{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695500468282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695500468282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 16:21:08 2023 " "Processing started: Sat Sep 23 16:21:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695500468282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500468282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500468282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695500468405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695500468405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRPII_FPGAFirmware_Release.v 1 1 " "Found 1 design units, including 1 entities, in source file CRPII_FPGAFirmware_Release.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRPII_FPGAFirmware_Release " "Found entity 1: CRPII_FPGAFirmware_Release" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v 1 1 " "Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" { { "Info" "ISGN_ENTITY_NAME" "1 S70FL01GS_Flash_Memory_Interface_address_swap " "Found entity 1: S70FL01GS_Flash_Memory_Interface_address_swap" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "SPI/spi_slave.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFO/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 S70FL01GS_Flash_Memory_Interface " "Found entity 1: S70FL01GS_Flash_Memory_Interface" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRPII_FPGAFirmware_Release " "Elaborating entity \"CRPII_FPGAFirmware_Release\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695500474345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waiting_for_fresh_frame CRPII_FPGAFirmware_Release.v(67) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(67): object \"waiting_for_fresh_frame\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_MISO CRPII_FPGAFirmware_Release.v(117) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(117): object \"FPGA_MISO\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latest_hercules_SPI_listener_rx_data CRPII_FPGAFirmware_Release.v(152) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(152): object \"latest_hercules_SPI_listener_rx_data\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "configure_flash CRPII_FPGAFirmware_Release.v(225) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(225): object \"configure_flash\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_BAR CRPII_FPGAFirmware_Release.v(226) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(226): object \"read_BAR\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_flash CRPII_FPGAFirmware_Release.v(235) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(235): object \"write_flash\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_PP4_done CRPII_FPGAFirmware_Release.v(354) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(354): object \"flash_PP4_done\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_PP4_RDSR1_done CRPII_FPGAFirmware_Release.v(357) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(357): object \"flash_PP4_RDSR1_done\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_PP4_RDSR1_response CRPII_FPGAFirmware_Release.v(359) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(359): object \"flash_PP4_RDSR1_response\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_camera_LV CRPII_FPGAFirmware_Release.v(364) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(364): object \"new_camera_LV\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_new_camera_LV CRPII_FPGAFirmware_Release.v(365) " "Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(365): object \"reset_new_camera_LV\" assigned a value but never read" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474347 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CRPII_FPGAFirmware_Release.v(194) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(194): truncated value with size 32 to match size of target (24)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474348 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CRPII_FPGAFirmware_Release.v(404) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(404): truncated value with size 32 to match size of target (24)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474349 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRPII_FPGAFirmware_Release.v(849) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(849): truncated value with size 32 to match size of target (4)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474351 "|CRPII_FPGAFirmware_Release"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CRPII_FPGAFirmware_Release.v(376) " "Verilog HDL Case Statement information at CRPII_FPGAFirmware_Release.v(376): all case item expressions in this case statement are onehot" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 376 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695500474352 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CRPII_FPGAFirmware_Release.v(1334) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1334): truncated value with size 32 to match size of target (8)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474355 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CRPII_FPGAFirmware_Release.v(1346) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1346): truncated value with size 32 to match size of target (8)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474355 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CRPII_FPGAFirmware_Release.v(1367) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1367): truncated value with size 32 to match size of target (12)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474356 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRPII_FPGAFirmware_Release.v(1378) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1378): truncated value with size 32 to match size of target (4)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474356 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "capturing_camera_frames CRPII_FPGAFirmware_Release.v(1386) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1386): variable \"capturing_camera_frames\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695500474356 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done_waiting_for_fresh_frame CRPII_FPGAFirmware_Release.v(1386) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1386): variable \"done_waiting_for_fresh_frame\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695500474356 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lines_of_frame_counter CRPII_FPGAFirmware_Release.v(1389) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1389): variable \"lines_of_frame_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1389 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695500474356 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "interleave_phase CRPII_FPGAFirmware_Release.v(1389) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1389): variable \"interleave_phase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1389 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695500474356 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FIFO_write_enable CRPII_FPGAFirmware_Release.v(1384) " "Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1384): inferring latch(es) for variable \"FIFO_write_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695500474356 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRPII_FPGAFirmware_Release.v(1425) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1425): truncated value with size 32 to match size of target (4)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474356 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CRPII_FPGAFirmware_Release.v(1460) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1460): truncated value with size 32 to match size of target (10)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474357 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRPII_FPGAFirmware_Release.v(1483) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1483): truncated value with size 32 to match size of target (4)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474357 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CRPII_FPGAFirmware_Release.v(1501) " "Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1501): truncated value with size 32 to match size of target (10)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474357 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "camera_1_trigger CRPII_FPGAFirmware_Release.v(32) " "Output port \"camera_1_trigger\" at CRPII_FPGAFirmware_Release.v(32) has no driver" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695500474361 "|CRPII_FPGAFirmware_Release"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "camera_2_trigger CRPII_FPGAFirmware_Release.v(41) " "Output port \"camera_2_trigger\" at CRPII_FPGAFirmware_Release.v(41) has no driver" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695500474361 "|CRPII_FPGAFirmware_Release"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_write_enable CRPII_FPGAFirmware_Release.v(1397) " "Inferred latch for \"FIFO_write_enable\" at CRPII_FPGAFirmware_Release.v(1397)" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1397 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474364 "|CRPII_FPGAFirmware_Release"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:hercules_SPI_listener " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:hercules_SPI_listener\"" {  } { { "CRPII_FPGAFirmware_Release.v" "hercules_SPI_listener" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_slave.v(72) " "Verilog HDL assignment warning at spi_slave.v(72): truncated value with size 32 to match size of target (4)" {  } { { "SPI/spi_slave.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474448 "|CRPII_FPGAFirmware_Release|spi_slave:hercules_SPI_listener"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL\"" {  } { { "CRPII_FPGAFirmware_Release.v" "PLL" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474516 ""}  } { { "PLL/PLL.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695500474516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S70FL01GS_Flash_Memory_Interface_address_swap S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem " "Elaborating entity \"S70FL01GS_Flash_Memory_Interface_address_swap\" for hierarchy \"S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\"" {  } { { "CRPII_FPGAFirmware_Release.v" "flash_mem" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "READ4_command S70FL01GS_Flash_Memory_Interface_address_swap.v(91) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(91): object \"READ4_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474558 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRRD_command S70FL01GS_Flash_Memory_Interface_address_swap.v(93) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(93): object \"BRRD_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474558 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRWR_command S70FL01GS_Flash_Memory_Interface_address_swap.v(94) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(94): object \"BRWR_command\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474558 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BAR_setting S70FL01GS_Flash_Memory_Interface_address_swap.v(101) " "Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(101): object \"BAR_setting\" assigned a value but never read" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695500474558 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(171) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(171): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474559 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(184) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(184): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474559 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(269) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(269): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474560 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(318) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(318): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474560 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 S70FL01GS_Flash_Memory_Interface_address_swap.v(368) " "Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(368): truncated value with size 32 to match size of target (3)" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474561 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flash_mem_interface_output_valid S70FL01GS_Flash_Memory_Interface_address_swap.v(24) " "Output port \"flash_mem_interface_output_valid\" at S70FL01GS_Flash_Memory_Interface_address_swap.v(24) has no driver" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695500474567 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS " "Elaborating entity \"spi_master\" for hierarchy \"S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\"" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "MAS" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474609 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiple_byte_transfer spi_master.v(123) " "Verilog HDL Always Construct warning at spi_master.v(123): variable \"multiple_byte_transfer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695500474609 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiple_byte_transfer spi_master.v(134) " "Verilog HDL Always Construct warning at spi_master.v(134): variable \"multiple_byte_transfer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695500474609 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mid spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"mid\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695500474610 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695500474610 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SS spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"SS\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695500474610 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "received_data spi_master.v(92) " "Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable \"received_data\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695500474610 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master.v(184) " "Verilog HDL assignment warning at spi_master.v(184): truncated value with size 32 to match size of target (5)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474610 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(217) " "Verilog HDL assignment warning at spi_master.v(217): truncated value with size 32 to match size of target (4)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695500474610 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[0\] spi_master.v(92) " "Inferred latch for \"received_data\[0\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[1\] spi_master.v(92) " "Inferred latch for \"received_data\[1\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[2\] spi_master.v(92) " "Inferred latch for \"received_data\[2\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[3\] spi_master.v(92) " "Inferred latch for \"received_data\[3\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[4\] spi_master.v(92) " "Inferred latch for \"received_data\[4\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[5\] spi_master.v(92) " "Inferred latch for \"received_data\[5\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[6\] spi_master.v(92) " "Inferred latch for \"received_data\[6\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_data\[7\] spi_master.v(92) " "Inferred latch for \"received_data\[7\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS spi_master.v(92) " "Inferred latch for \"SS\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done spi_master.v(92) " "Inferred latch for \"done\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[0\] spi_master.v(92) " "Inferred latch for \"mid\[0\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[1\] spi_master.v(92) " "Inferred latch for \"mid\[1\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[2\] spi_master.v(92) " "Inferred latch for \"mid\[2\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[3\] spi_master.v(92) " "Inferred latch for \"mid\[3\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mid\[4\] spi_master.v(92) " "Inferred latch for \"mid\[4\]\" at spi_master.v(92)" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474612 "|CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:CAM_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:CAM_FIFO\"" {  } { { "CRPII_FPGAFirmware_Release.v" "CAM_FIFO" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO/FIFO.v" "dcfifo_component" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\"" {  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:CAM_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2592 " "Parameter \"lpm_numwords\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695500474844 ""}  } { { "FIFO/FIFO.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695500474844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_fmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fmf1 " "Found entity 1: dcfifo_fmf1" {  } { { "db/dcfifo_fmf1.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fmf1 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated " "Elaborating entity \"dcfifo_fmf1\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_vo6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_vo6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_vo6 " "Found entity 1: a_graycounter_vo6" {  } { { "db/a_graycounter_vo6.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_vo6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_vo6 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|a_graycounter_vo6:rdptr_g1p " "Elaborating entity \"a_graycounter_vo6\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|a_graycounter_vo6:rdptr_g1p\"" {  } { { "db/dcfifo_fmf1.tdf" "rdptr_g1p" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_r6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r6c " "Found entity 1: a_graycounter_r6c" {  } { { "db/a_graycounter_r6c.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_r6c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r6c FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|a_graycounter_r6c:wrptr_g1p " "Elaborating entity \"a_graycounter_r6c\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|a_graycounter_r6c:wrptr_g1p\"" {  } { { "db/dcfifo_fmf1.tdf" "wrptr_g1p" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jb41 " "Found entity 1: altsyncram_jb41" {  } { { "db/altsyncram_jb41.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_jb41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jb41 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|altsyncram_jb41:fifo_ram " "Elaborating entity \"altsyncram_jb41\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|altsyncram_jb41:fifo_ram\"" {  } { { "db/dcfifo_fmf1.tdf" "fifo_ram" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_sal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_sal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\"" {  } { { "db/dcfifo_fmf1.tdf" "rs_dgwp" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_d09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe12" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_sal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_tal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_tal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\"" {  } { { "db/dcfifo_fmf1.tdf" "ws_dgrp" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_e09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500474989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500474989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe15" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_tal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500474989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_j76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_j76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_j76 " "Found entity 1: cmpr_j76" {  } { { "db/cmpr_j76.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_j76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695500475020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500475020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_j76 FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|cmpr_j76:rdempty_eq_comp " "Elaborating entity \"cmpr_j76\" for hierarchy \"FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|cmpr_j76:rdempty_eq_comp\"" {  } { { "db/dcfifo_fmf1.tdf" "rdempty_eq_comp" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500475020 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/PLL_altpll.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/PLL_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "/home/iris/intelFPGA/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "PLL/PLL.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v" 104 0 0 } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500475121 "|CRPII_FPGAFirmware_Release|PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1695500475121 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1695500475121 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selected_camera_LV " "Found clock multiplexer selected_camera_LV" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 95 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1695500475230 "|CRPII_FPGAFirmware_Release|selected_camera_LV"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selected_camera_pixel_clock " "Found clock multiplexer selected_camera_pixel_clock" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 93 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1695500475230 "|CRPII_FPGAFirmware_Release|selected_camera_pixel_clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selected_camera_FV " "Found clock multiplexer selected_camera_FV" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 94 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1695500475230 "|CRPII_FPGAFirmware_Release|selected_camera_FV"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1695500475230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Latch S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send " "Ports D and ENA on the latch are fed by the same signal S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|current_state.send" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1695500475969 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1695500475969 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695500475971 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695500475971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flash_reset VCC " "Pin \"flash_reset\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695500476219 "|CRPII_FPGAFirmware_Release|flash_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_CS2 VCC " "Pin \"flash_CS2\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695500476219 "|CRPII_FPGAFirmware_Release|flash_CS2"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_WP VCC " "Pin \"flash_WP\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695500476219 "|CRPII_FPGAFirmware_Release|flash_WP"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_HOLD VCC " "Pin \"flash_HOLD\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695500476219 "|CRPII_FPGAFirmware_Release|flash_HOLD"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_1_standby_bar VCC " "Pin \"camera_1_standby_bar\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695500476219 "|CRPII_FPGAFirmware_Release|camera_1_standby_bar"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_1_trigger GND " "Pin \"camera_1_trigger\" is stuck at GND" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695500476219 "|CRPII_FPGAFirmware_Release|camera_1_trigger"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_2_standby_bar VCC " "Pin \"camera_2_standby_bar\" is stuck at VCC" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695500476219 "|CRPII_FPGAFirmware_Release|camera_2_standby_bar"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_2_trigger GND " "Pin \"camera_2_trigger\" is stuck at GND" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695500476219 "|CRPII_FPGAFirmware_Release|camera_2_trigger"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695500476219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695500476325 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695500477350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695500477511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695500477511 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_1_pixel_in\[0\] " "No output dependent on input pin \"camera_1_pixel_in\[0\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500477622 "|CRPII_FPGAFirmware_Release|camera_1_pixel_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_1_pixel_in\[1\] " "No output dependent on input pin \"camera_1_pixel_in\[1\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500477622 "|CRPII_FPGAFirmware_Release|camera_1_pixel_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_1_pixel_in\[2\] " "No output dependent on input pin \"camera_1_pixel_in\[2\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500477622 "|CRPII_FPGAFirmware_Release|camera_1_pixel_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_1_pixel_in\[3\] " "No output dependent on input pin \"camera_1_pixel_in\[3\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500477622 "|CRPII_FPGAFirmware_Release|camera_1_pixel_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_2_pixel_in\[0\] " "No output dependent on input pin \"camera_2_pixel_in\[0\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500477622 "|CRPII_FPGAFirmware_Release|camera_2_pixel_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_2_pixel_in\[1\] " "No output dependent on input pin \"camera_2_pixel_in\[1\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500477622 "|CRPII_FPGAFirmware_Release|camera_2_pixel_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_2_pixel_in\[2\] " "No output dependent on input pin \"camera_2_pixel_in\[2\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500477622 "|CRPII_FPGAFirmware_Release|camera_2_pixel_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "camera_2_pixel_in\[3\] " "No output dependent on input pin \"camera_2_pixel_in\[3\]\"" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695500477622 "|CRPII_FPGAFirmware_Release|camera_2_pixel_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695500477622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1035 " "Implemented 1035 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695500477622 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695500477622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "973 " "Implemented 973 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695500477622 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1695500477622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695500477622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695500477634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 16:21:17 2023 " "Processing ended: Sat Sep 23 16:21:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695500477634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695500477634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695500477634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695500477634 ""}
