{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.07308,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.08728,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0269223,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0292095,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0123329,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0292095,
	"finish__design__instance__count__class:macro": 11,
	"finish__design__instance__area__class:macro": 160975,
	"finish__design__instance__count__class:fill_cell": 66477,
	"finish__design__instance__area__class:fill_cell": 215112,
	"finish__design__instance__count__class:tap_cell": 3171,
	"finish__design__instance__area__class:tap_cell": 843.486,
	"finish__design__instance__count__class:buffer": 538,
	"finish__design__instance__area__class:buffer": 429.324,
	"finish__design__instance__count__class:clock_buffer": 802,
	"finish__design__instance__area__class:clock_buffer": 1036.34,
	"finish__design__instance__count__class:timing_repair_buffer": 4119,
	"finish__design__instance__area__class:timing_repair_buffer": 6480.29,
	"finish__design__instance__count__class:inverter": 1823,
	"finish__design__instance__area__class:inverter": 1175.19,
	"finish__design__instance__count__class:clock_inverter": 552,
	"finish__design__instance__area__class:clock_inverter": 550.62,
	"finish__design__instance__count__class:sequential_cell": 4315,
	"finish__design__instance__area__class:sequential_cell": 19512.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 20872,
	"finish__design__instance__area__class:multi_input_combinational_cell": 31626.9,
	"finish__design__instance__count": 102680,
	"finish__design__instance__area": 437742,
	"finish__timing__setup__tns": -0.256695,
	"finish__timing__hold__tns": -7.75828,
	"finish__timing__setup__ws": -0.0346397,
	"finish__timing__hold__ws": -0.0331027,
	"finish__clock__skew__setup": 0.130797,
	"finish__clock__skew__hold": 0.130797,
	"finish__timing__drv__max_slew_limit": 0.315419,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.106994,
	"finish__timing__drv__max_cap": 3,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 19,
	"finish__timing__drv__hold_violation_count": 843,
	"finish__power__internal__total": 0.115411,
	"finish__power__switching__total": 0.0382763,
	"finish__power__leakage__total": 0.00908139,
	"finish__power__total": 0.162769,
	"finish__design__io": 2511,
	"finish__design__die__area": 480000,
	"finish__design__core__area": 450857,
	"finish__design__instance__count": 36203,
	"finish__design__instance__area": 222630,
	"finish__design__instance__count__stdcell": 36192,
	"finish__design__instance__area__stdcell": 61654.5,
	"finish__design__instance__count__macros": 11,
	"finish__design__instance__area__macros": 160975,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.493792,
	"finish__design__instance__utilization__stdcell": 0.212688,
	"finish__design__rows": 1276,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 1276,
	"finish__design__sites": 1040475,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 1040475,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}