
smartMuseumShowcase_2560_C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ac  00800200  00001dd6  00001e6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001dd6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  008002ac  008002ac  00001f16  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001f16  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001f74  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003c0  00000000  00000000  00001fb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003438  00000000  00000000  00002374  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001235  00000000  00000000  000057ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002368  00000000  00000000  000069e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008f0  00000000  00000000  00008d4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000ae4  00000000  00000000  0000963c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000023c2  00000000  00000000  0000a120  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000330  00000000  00000000  0000c4e2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	7c c0       	rjmp	.+248    	; 0xfa <__ctors_end>
       2:	00 00       	nop
       4:	9b c0       	rjmp	.+310    	; 0x13c <__bad_interrupt>
       6:	00 00       	nop
       8:	99 c0       	rjmp	.+306    	; 0x13c <__bad_interrupt>
       a:	00 00       	nop
       c:	5e c7       	rjmp	.+3772   	; 0xeca <__vector_3>
       e:	00 00       	nop
      10:	97 c2       	rjmp	.+1326   	; 0x540 <__vector_4>
      12:	00 00       	nop
      14:	93 c0       	rjmp	.+294    	; 0x13c <__bad_interrupt>
      16:	00 00       	nop
      18:	91 c0       	rjmp	.+290    	; 0x13c <__bad_interrupt>
      1a:	00 00       	nop
      1c:	8f c0       	rjmp	.+286    	; 0x13c <__bad_interrupt>
      1e:	00 00       	nop
      20:	8d c0       	rjmp	.+282    	; 0x13c <__bad_interrupt>
      22:	00 00       	nop
      24:	8b c0       	rjmp	.+278    	; 0x13c <__bad_interrupt>
      26:	00 00       	nop
      28:	89 c0       	rjmp	.+274    	; 0x13c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	87 c0       	rjmp	.+270    	; 0x13c <__bad_interrupt>
      2e:	00 00       	nop
      30:	85 c0       	rjmp	.+266    	; 0x13c <__bad_interrupt>
      32:	00 00       	nop
      34:	83 c0       	rjmp	.+262    	; 0x13c <__bad_interrupt>
      36:	00 00       	nop
      38:	81 c0       	rjmp	.+258    	; 0x13c <__bad_interrupt>
      3a:	00 00       	nop
      3c:	7f c0       	rjmp	.+254    	; 0x13c <__bad_interrupt>
      3e:	00 00       	nop
      40:	7d c0       	rjmp	.+250    	; 0x13c <__bad_interrupt>
      42:	00 00       	nop
      44:	d8 c0       	rjmp	.+432    	; 0x1f6 <__vector_17>
      46:	00 00       	nop
      48:	79 c0       	rjmp	.+242    	; 0x13c <__bad_interrupt>
      4a:	00 00       	nop
      4c:	77 c0       	rjmp	.+238    	; 0x13c <__bad_interrupt>
      4e:	00 00       	nop
      50:	75 c0       	rjmp	.+234    	; 0x13c <__bad_interrupt>
      52:	00 00       	nop
      54:	73 c0       	rjmp	.+230    	; 0x13c <__bad_interrupt>
      56:	00 00       	nop
      58:	71 c0       	rjmp	.+226    	; 0x13c <__bad_interrupt>
      5a:	00 00       	nop
      5c:	6f c0       	rjmp	.+222    	; 0x13c <__bad_interrupt>
      5e:	00 00       	nop
      60:	6d c0       	rjmp	.+218    	; 0x13c <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 41 09 	jmp	0x1282	; 0x1282 <__vector_25>
      68:	69 c0       	rjmp	.+210    	; 0x13c <__bad_interrupt>
      6a:	00 00       	nop
      6c:	67 c0       	rjmp	.+206    	; 0x13c <__bad_interrupt>
      6e:	00 00       	nop
      70:	65 c0       	rjmp	.+202    	; 0x13c <__bad_interrupt>
      72:	00 00       	nop
      74:	63 c0       	rjmp	.+198    	; 0x13c <__bad_interrupt>
      76:	00 00       	nop
      78:	61 c0       	rjmp	.+194    	; 0x13c <__bad_interrupt>
      7a:	00 00       	nop
      7c:	5f c0       	rjmp	.+190    	; 0x13c <__bad_interrupt>
      7e:	00 00       	nop
      80:	5d c0       	rjmp	.+186    	; 0x13c <__bad_interrupt>
      82:	00 00       	nop
      84:	5b c0       	rjmp	.+182    	; 0x13c <__bad_interrupt>
      86:	00 00       	nop
      88:	59 c0       	rjmp	.+178    	; 0x13c <__bad_interrupt>
      8a:	00 00       	nop
      8c:	57 c0       	rjmp	.+174    	; 0x13c <__bad_interrupt>
      8e:	00 00       	nop
      90:	55 c0       	rjmp	.+170    	; 0x13c <__bad_interrupt>
      92:	00 00       	nop
      94:	53 c0       	rjmp	.+166    	; 0x13c <__bad_interrupt>
      96:	00 00       	nop
      98:	51 c0       	rjmp	.+162    	; 0x13c <__bad_interrupt>
      9a:	00 00       	nop
      9c:	4f c0       	rjmp	.+158    	; 0x13c <__bad_interrupt>
      9e:	00 00       	nop
      a0:	4d c0       	rjmp	.+154    	; 0x13c <__bad_interrupt>
      a2:	00 00       	nop
      a4:	4b c0       	rjmp	.+150    	; 0x13c <__bad_interrupt>
      a6:	00 00       	nop
      a8:	49 c0       	rjmp	.+146    	; 0x13c <__bad_interrupt>
      aa:	00 00       	nop
      ac:	47 c0       	rjmp	.+142    	; 0x13c <__bad_interrupt>
      ae:	00 00       	nop
      b0:	45 c0       	rjmp	.+138    	; 0x13c <__bad_interrupt>
      b2:	00 00       	nop
      b4:	43 c0       	rjmp	.+134    	; 0x13c <__bad_interrupt>
      b6:	00 00       	nop
      b8:	41 c0       	rjmp	.+130    	; 0x13c <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 6b 09 	jmp	0x12d6	; 0x12d6 <__vector_47>
      c0:	3d c0       	rjmp	.+122    	; 0x13c <__bad_interrupt>
      c2:	00 00       	nop
      c4:	3b c0       	rjmp	.+118    	; 0x13c <__bad_interrupt>
      c6:	00 00       	nop
      c8:	39 c0       	rjmp	.+114    	; 0x13c <__bad_interrupt>
      ca:	00 00       	nop
      cc:	37 c0       	rjmp	.+110    	; 0x13c <__bad_interrupt>
      ce:	00 00       	nop
      d0:	35 c0       	rjmp	.+106    	; 0x13c <__bad_interrupt>
      d2:	00 00       	nop
      d4:	33 c0       	rjmp	.+102    	; 0x13c <__bad_interrupt>
      d6:	00 00       	nop
      d8:	31 c0       	rjmp	.+98     	; 0x13c <__bad_interrupt>
      da:	00 00       	nop
      dc:	2f c0       	rjmp	.+94     	; 0x13c <__bad_interrupt>
      de:	00 00       	nop
      e0:	2d c0       	rjmp	.+90     	; 0x13c <__bad_interrupt>
      e2:	00 00       	nop
      e4:	5e 0b       	sbc	r21, r30
      e6:	61 0b       	sbc	r22, r17
      e8:	65 0b       	sbc	r22, r21
      ea:	69 0b       	sbc	r22, r25
      ec:	6d 0b       	sbc	r22, r29
      ee:	71 0b       	sbc	r23, r17
      f0:	75 0b       	sbc	r23, r21
      f2:	79 0b       	sbc	r23, r25
      f4:	7d 0b       	sbc	r23, r29
      f6:	81 0b       	sbc	r24, r17
      f8:	85 0b       	sbc	r24, r21

000000fa <__ctors_end>:
      fa:	11 24       	eor	r1, r1
      fc:	1f be       	out	0x3f, r1	; 63
      fe:	cf ef       	ldi	r28, 0xFF	; 255
     100:	d1 e2       	ldi	r29, 0x21	; 33
     102:	de bf       	out	0x3e, r29	; 62
     104:	cd bf       	out	0x3d, r28	; 61
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0c bf       	out	0x3c, r16	; 60

0000010a <__do_copy_data>:
     10a:	12 e0       	ldi	r17, 0x02	; 2
     10c:	a0 e0       	ldi	r26, 0x00	; 0
     10e:	b2 e0       	ldi	r27, 0x02	; 2
     110:	e6 ed       	ldi	r30, 0xD6	; 214
     112:	fd e1       	ldi	r31, 0x1D	; 29
     114:	00 e0       	ldi	r16, 0x00	; 0
     116:	0b bf       	out	0x3b, r16	; 59
     118:	02 c0       	rjmp	.+4      	; 0x11e <__do_copy_data+0x14>
     11a:	07 90       	elpm	r0, Z+
     11c:	0d 92       	st	X+, r0
     11e:	ac 3a       	cpi	r26, 0xAC	; 172
     120:	b1 07       	cpc	r27, r17
     122:	d9 f7       	brne	.-10     	; 0x11a <__do_copy_data+0x10>

00000124 <__do_clear_bss>:
     124:	22 e0       	ldi	r18, 0x02	; 2
     126:	ac ea       	ldi	r26, 0xAC	; 172
     128:	b2 e0       	ldi	r27, 0x02	; 2
     12a:	01 c0       	rjmp	.+2      	; 0x12e <.do_clear_bss_start>

0000012c <.do_clear_bss_loop>:
     12c:	1d 92       	st	X+, r1

0000012e <.do_clear_bss_start>:
     12e:	a4 3e       	cpi	r26, 0xE4	; 228
     130:	b2 07       	cpc	r27, r18
     132:	e1 f7       	brne	.-8      	; 0x12c <.do_clear_bss_loop>
     134:	0e 94 a4 0b 	call	0x1748	; 0x1748 <main>
     138:	0c 94 e9 0e 	jmp	0x1dd2	; 0x1dd2 <_exit>

0000013c <__bad_interrupt>:
     13c:	61 cf       	rjmp	.-318    	; 0x0 <__vectors>

0000013e <ir_reset>:
	cycles_counter = 0;
	state = STATE_START;
}

void ir_handle_state_wait_edge_rising() {
	ir_reset();
     13e:	10 92 b5 02 	sts	0x02B5, r1	; 0x8002b5 <state>
     142:	10 92 b0 02 	sts	0x02B0, r1	; 0x8002b0 <repeat>
     146:	10 92 c0 02 	sts	0x02C0, r1	; 0x8002c0 <cycles_counter>
     14a:	10 92 c1 02 	sts	0x02C1, r1	; 0x8002c1 <cycles_counter+0x1>
     14e:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <cycles_counter+0x2>
     152:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <cycles_counter+0x3>
     156:	08 95       	ret

00000158 <ir_init>:
     158:	e1 e8       	ldi	r30, 0x81	; 129
     15a:	f0 e0       	ldi	r31, 0x00	; 0
     15c:	80 81       	ld	r24, Z
     15e:	88 60       	ori	r24, 0x08	; 8
     160:	80 83       	st	Z, r24
     162:	80 81       	ld	r24, Z
     164:	81 60       	ori	r24, 0x01	; 1
     166:	80 83       	st	Z, r24
     168:	ef e6       	ldi	r30, 0x6F	; 111
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	80 81       	ld	r24, Z
     16e:	82 60       	ori	r24, 0x02	; 2
     170:	80 83       	st	Z, r24
     172:	8f e9       	ldi	r24, 0x9F	; 159
     174:	90 e0       	ldi	r25, 0x00	; 0
     176:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     17a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     17e:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     182:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
     186:	53 98       	cbi	0x0a, 3	; 10
     188:	eb 9a       	sbi	0x1d, 3	; 29
     18a:	e9 e6       	ldi	r30, 0x69	; 105
     18c:	f0 e0       	ldi	r31, 0x00	; 0
     18e:	80 81       	ld	r24, Z
     190:	80 68       	ori	r24, 0x80	; 128
     192:	80 83       	st	Z, r24
     194:	78 94       	sei
     196:	d3 df       	rcall	.-90     	; 0x13e <ir_reset>
     198:	10 92 b6 02 	sts	0x02B6, r1	; 0x8002b6 <total_cycles_counter>
     19c:	10 92 b7 02 	sts	0x02B7, r1	; 0x8002b7 <total_cycles_counter+0x1>
     1a0:	10 92 b8 02 	sts	0x02B8, r1	; 0x8002b8 <total_cycles_counter+0x2>
     1a4:	10 92 b9 02 	sts	0x02B9, r1	; 0x8002b9 <total_cycles_counter+0x3>
     1a8:	08 95       	ret

000001aa <ir_check_command>:
     1aa:	98 23       	and	r25, r24
     1ac:	81 e0       	ldi	r24, 0x01	; 1
     1ae:	09 f0       	breq	.+2      	; 0x1b2 <ir_check_command+0x8>
     1b0:	80 e0       	ldi	r24, 0x00	; 0
     1b2:	08 95       	ret

000001b4 <ir_check_timeout>:
     1b4:	80 91 b6 02 	lds	r24, 0x02B6	; 0x8002b6 <total_cycles_counter>
     1b8:	90 91 b7 02 	lds	r25, 0x02B7	; 0x8002b7 <total_cycles_counter+0x1>
     1bc:	a0 91 b8 02 	lds	r26, 0x02B8	; 0x8002b8 <total_cycles_counter+0x2>
     1c0:	b0 91 b9 02 	lds	r27, 0x02B9	; 0x8002b9 <total_cycles_counter+0x3>
     1c4:	88 3f       	cpi	r24, 0xF8	; 248
     1c6:	9a 42       	sbci	r25, 0x2A	; 42
     1c8:	a1 05       	cpc	r26, r1
     1ca:	b1 05       	cpc	r27, r1
     1cc:	98 f0       	brcs	.+38     	; 0x1f4 <ir_check_timeout+0x40>
     1ce:	b7 df       	rcall	.-146    	; 0x13e <ir_reset>
     1d0:	10 92 b6 02 	sts	0x02B6, r1	; 0x8002b6 <total_cycles_counter>
     1d4:	10 92 b7 02 	sts	0x02B7, r1	; 0x8002b7 <total_cycles_counter+0x1>
     1d8:	10 92 b8 02 	sts	0x02B8, r1	; 0x8002b8 <total_cycles_counter+0x2>
     1dc:	10 92 b9 02 	sts	0x02B9, r1	; 0x8002b9 <total_cycles_counter+0x3>
     1e0:	e9 e6       	ldi	r30, 0x69	; 105
     1e2:	f0 e0       	ldi	r31, 0x00	; 0
     1e4:	80 81       	ld	r24, Z
     1e6:	80 68       	ori	r24, 0x80	; 128
     1e8:	80 83       	st	Z, r24
     1ea:	80 81       	ld	r24, Z
     1ec:	8f 7b       	andi	r24, 0xBF	; 191
     1ee:	80 83       	st	Z, r24
     1f0:	10 92 bf 02 	sts	0x02BF, r1	; 0x8002bf <edge>
     1f4:	08 95       	ret

000001f6 <__vector_17>:
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
     202:	9f 93       	push	r25
     204:	af 93       	push	r26
     206:	bf 93       	push	r27
     208:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     20c:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     210:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     214:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     218:	01 96       	adiw	r24, 0x01	; 1
     21a:	a1 1d       	adc	r26, r1
     21c:	b1 1d       	adc	r27, r1
     21e:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <cycles_counter>
     222:	90 93 c1 02 	sts	0x02C1, r25	; 0x8002c1 <cycles_counter+0x1>
     226:	a0 93 c2 02 	sts	0x02C2, r26	; 0x8002c2 <cycles_counter+0x2>
     22a:	b0 93 c3 02 	sts	0x02C3, r27	; 0x8002c3 <cycles_counter+0x3>
     22e:	80 91 b6 02 	lds	r24, 0x02B6	; 0x8002b6 <total_cycles_counter>
     232:	90 91 b7 02 	lds	r25, 0x02B7	; 0x8002b7 <total_cycles_counter+0x1>
     236:	a0 91 b8 02 	lds	r26, 0x02B8	; 0x8002b8 <total_cycles_counter+0x2>
     23a:	b0 91 b9 02 	lds	r27, 0x02B9	; 0x8002b9 <total_cycles_counter+0x3>
     23e:	01 96       	adiw	r24, 0x01	; 1
     240:	a1 1d       	adc	r26, r1
     242:	b1 1d       	adc	r27, r1
     244:	80 93 b6 02 	sts	0x02B6, r24	; 0x8002b6 <total_cycles_counter>
     248:	90 93 b7 02 	sts	0x02B7, r25	; 0x8002b7 <total_cycles_counter+0x1>
     24c:	a0 93 b8 02 	sts	0x02B8, r26	; 0x8002b8 <total_cycles_counter+0x2>
     250:	b0 93 b9 02 	sts	0x02B9, r27	; 0x8002b9 <total_cycles_counter+0x3>
     254:	bf 91       	pop	r27
     256:	af 91       	pop	r26
     258:	9f 91       	pop	r25
     25a:	8f 91       	pop	r24
     25c:	0f 90       	pop	r0
     25e:	0f be       	out	0x3f, r0	; 63
     260:	0f 90       	pop	r0
     262:	1f 90       	pop	r1
     264:	18 95       	reti

00000266 <ir_handle_state_wait_edge_falling>:
     266:	10 92 c0 02 	sts	0x02C0, r1	; 0x8002c0 <cycles_counter>
     26a:	10 92 c1 02 	sts	0x02C1, r1	; 0x8002c1 <cycles_counter+0x1>
     26e:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <cycles_counter+0x2>
     272:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <cycles_counter+0x3>
     276:	81 e0       	ldi	r24, 0x01	; 1
     278:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
     27c:	08 95       	ret

0000027e <ir_handle_state_start_edge_falling>:
}

void ir_handle_state_start_edge_falling() {
	
	if(cycles_counter >= TIME_START_HALFBIT_HIGH_COMMAND_MIN && cycles_counter <= TIME_START_HALFBIT_HIGH_COMMAND_MAX) {
     27e:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     282:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     286:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     28a:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     28e:	89 3a       	cpi	r24, 0xA9	; 169
     290:	91 40       	sbci	r25, 0x01	; 1
     292:	a1 05       	cpc	r26, r1
     294:	b1 05       	cpc	r27, r1
     296:	d8 f0       	brcs	.+54     	; 0x2ce <ir_handle_state_start_edge_falling+0x50>
     298:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     29c:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     2a0:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     2a4:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     2a8:	8c 3d       	cpi	r24, 0xDC	; 220
     2aa:	91 40       	sbci	r25, 0x01	; 1
     2ac:	a1 05       	cpc	r26, r1
     2ae:	b1 05       	cpc	r27, r1
     2b0:	70 f4       	brcc	.+28     	; 0x2ce <ir_handle_state_start_edge_falling+0x50>
		state = STATE_BITS;
     2b2:	82 e0       	ldi	r24, 0x02	; 2
     2b4:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
		command_bits_counter = 0;
     2b8:	10 92 be 02 	sts	0x02BE, r1	; 0x8002be <command_bits_counter>
		command = 0;
     2bc:	10 92 b1 02 	sts	0x02B1, r1	; 0x8002b1 <command>
     2c0:	10 92 b2 02 	sts	0x02B2, r1	; 0x8002b2 <command+0x1>
     2c4:	10 92 b3 02 	sts	0x02B3, r1	; 0x8002b3 <command+0x2>
     2c8:	10 92 b4 02 	sts	0x02B4, r1	; 0x8002b4 <command+0x3>
		return;
     2cc:	08 95       	ret
	}

	if (cycles_counter >= TIME_START_HALFBIT_HIGH_REPEAT_MIN && cycles_counter <= TIME_START_HALFBIT_HIGH_REPEAT_MAX) {
     2ce:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     2d2:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     2d6:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     2da:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     2de:	88 3c       	cpi	r24, 0xC8	; 200
     2e0:	91 05       	cpc	r25, r1
     2e2:	a1 05       	cpc	r26, r1
     2e4:	b1 05       	cpc	r27, r1
     2e6:	20 f1       	brcs	.+72     	; 0x330 <ir_handle_state_start_edge_falling+0xb2>
     2e8:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     2ec:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     2f0:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     2f4:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     2f8:	8b 3f       	cpi	r24, 0xFB	; 251
     2fa:	91 05       	cpc	r25, r1
     2fc:	a1 05       	cpc	r26, r1
     2fe:	b1 05       	cpc	r27, r1
     300:	b8 f4       	brcc	.+46     	; 0x330 <ir_handle_state_start_edge_falling+0xb2>
		state = STATE_STOP;
     302:	83 e0       	ldi	r24, 0x03	; 3
     304:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
		repeat = 1;
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	80 93 b0 02 	sts	0x02B0, r24	; 0x8002b0 <repeat>
		command = current_command;
     30e:	80 91 ba 02 	lds	r24, 0x02BA	; 0x8002ba <current_command>
     312:	90 91 bb 02 	lds	r25, 0x02BB	; 0x8002bb <current_command+0x1>
     316:	a0 91 bc 02 	lds	r26, 0x02BC	; 0x8002bc <current_command+0x2>
     31a:	b0 91 bd 02 	lds	r27, 0x02BD	; 0x8002bd <current_command+0x3>
     31e:	80 93 b1 02 	sts	0x02B1, r24	; 0x8002b1 <command>
     322:	90 93 b2 02 	sts	0x02B2, r25	; 0x8002b2 <command+0x1>
     326:	a0 93 b3 02 	sts	0x02B3, r26	; 0x8002b3 <command+0x2>
     32a:	b0 93 b4 02 	sts	0x02B4, r27	; 0x8002b4 <command+0x3>
		return;
     32e:	08 95       	ret
	}

	ir_reset();
     330:	06 cf       	rjmp	.-500    	; 0x13e <ir_reset>
     332:	08 95       	ret

00000334 <ir_handle_state_start_edge_rising>:
}

void ir_handle_state_start_edge_rising() {
	cycles_counter = 0;
     334:	10 92 c0 02 	sts	0x02C0, r1	; 0x8002c0 <cycles_counter>
     338:	10 92 c1 02 	sts	0x02C1, r1	; 0x8002c1 <cycles_counter+0x1>
     33c:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <cycles_counter+0x2>
     340:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <cycles_counter+0x3>
	state = STATE_START;
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
     34a:	08 95       	ret

0000034c <ir_handle_state_bits_edge_falling>:
}

void ir_handle_state_bits_edge_falling() {
		if (cycles_counter >= TIME_COMMAND_HALFBIT_HIGH_ZERO_MIN && cycles_counter <= TIME_COMMAND_HALFBIT_HIGH_ZERO_MAX) {
     34c:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     350:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     354:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     358:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     35c:	4f 97       	sbiw	r24, 0x1f	; 31
     35e:	a1 05       	cpc	r26, r1
     360:	b1 05       	cpc	r27, r1
     362:	08 f4       	brcc	.+2      	; 0x366 <ir_handle_state_bits_edge_falling+0x1a>
     364:	50 c0       	rjmp	.+160    	; 0x406 <__FUSE_REGION_LENGTH__+0x6>
     366:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     36a:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     36e:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     372:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     376:	82 35       	cpi	r24, 0x52	; 82
     378:	91 05       	cpc	r25, r1
     37a:	a1 05       	cpc	r26, r1
     37c:	b1 05       	cpc	r27, r1
     37e:	08 f0       	brcs	.+2      	; 0x382 <ir_handle_state_bits_edge_falling+0x36>
     380:	42 c0       	rjmp	.+132    	; 0x406 <__FUSE_REGION_LENGTH__+0x6>
		command = (command << 1);
     382:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <command>
     386:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <command+0x1>
     38a:	a0 91 b3 02 	lds	r26, 0x02B3	; 0x8002b3 <command+0x2>
     38e:	b0 91 b4 02 	lds	r27, 0x02B4	; 0x8002b4 <command+0x3>
     392:	88 0f       	add	r24, r24
     394:	99 1f       	adc	r25, r25
     396:	aa 1f       	adc	r26, r26
     398:	bb 1f       	adc	r27, r27
     39a:	80 93 b1 02 	sts	0x02B1, r24	; 0x8002b1 <command>
     39e:	90 93 b2 02 	sts	0x02B2, r25	; 0x8002b2 <command+0x1>
     3a2:	a0 93 b3 02 	sts	0x02B3, r26	; 0x8002b3 <command+0x2>
     3a6:	b0 93 b4 02 	sts	0x02B4, r27	; 0x8002b4 <command+0x3>
		command_bits_counter++;
     3aa:	80 91 be 02 	lds	r24, 0x02BE	; 0x8002be <command_bits_counter>
     3ae:	8f 5f       	subi	r24, 0xFF	; 255
     3b0:	80 93 be 02 	sts	0x02BE, r24	; 0x8002be <command_bits_counter>

		if (command_bits_counter < 32) {
     3b4:	80 91 be 02 	lds	r24, 0x02BE	; 0x8002be <command_bits_counter>
     3b8:	80 32       	cpi	r24, 0x20	; 32
     3ba:	20 f4       	brcc	.+8      	; 0x3c4 <ir_handle_state_bits_edge_falling+0x78>
			state = STATE_BITS;
     3bc:	82 e0       	ldi	r24, 0x02	; 2
     3be:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
     3c2:	08 95       	ret
			} else if (!ir_check_command(command)) {
     3c4:	60 91 b1 02 	lds	r22, 0x02B1	; 0x8002b1 <command>
     3c8:	70 91 b2 02 	lds	r23, 0x02B2	; 0x8002b2 <command+0x1>
     3cc:	80 91 b3 02 	lds	r24, 0x02B3	; 0x8002b3 <command+0x2>
     3d0:	90 91 b4 02 	lds	r25, 0x02B4	; 0x8002b4 <command+0x3>
     3d4:	ea de       	rcall	.-556    	; 0x1aa <ir_check_command>
     3d6:	81 11       	cpse	r24, r1
     3d8:	02 c0       	rjmp	.+4      	; 0x3de <ir_handle_state_bits_edge_falling+0x92>
			ir_reset();
     3da:	b1 ce       	rjmp	.-670    	; 0x13e <ir_reset>
     3dc:	08 95       	ret
			} else {
			state = STATE_STOP;
     3de:	83 e0       	ldi	r24, 0x03	; 3
     3e0:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
			current_command = command;
     3e4:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <command>
     3e8:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <command+0x1>
     3ec:	a0 91 b3 02 	lds	r26, 0x02B3	; 0x8002b3 <command+0x2>
     3f0:	b0 91 b4 02 	lds	r27, 0x02B4	; 0x8002b4 <command+0x3>
     3f4:	80 93 ba 02 	sts	0x02BA, r24	; 0x8002ba <current_command>
     3f8:	90 93 bb 02 	sts	0x02BB, r25	; 0x8002bb <current_command+0x1>
     3fc:	a0 93 bc 02 	sts	0x02BC, r26	; 0x8002bc <current_command+0x2>
     400:	b0 93 bd 02 	sts	0x02BD, r27	; 0x8002bd <current_command+0x3>
     404:	08 95       	ret
		}

		return;
	}

	if (cycles_counter >= TIME_COMMAND_HALFBIT_HIGH_ONE_MIN && cycles_counter <= TIME_COMMAND_HALFBIT_HIGH_ONE_MAX) {
     406:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     40a:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     40e:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     412:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     416:	80 39       	cpi	r24, 0x90	; 144
     418:	91 05       	cpc	r25, r1
     41a:	a1 05       	cpc	r26, r1
     41c:	b1 05       	cpc	r27, r1
     41e:	08 f4       	brcc	.+2      	; 0x422 <__FUSE_REGION_LENGTH__+0x22>
     420:	54 c0       	rjmp	.+168    	; 0x4ca <__FUSE_REGION_LENGTH__+0xca>
     422:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <cycles_counter>
     426:	90 91 c1 02 	lds	r25, 0x02C1	; 0x8002c1 <cycles_counter+0x1>
     42a:	a0 91 c2 02 	lds	r26, 0x02C2	; 0x8002c2 <cycles_counter+0x2>
     42e:	b0 91 c3 02 	lds	r27, 0x02C3	; 0x8002c3 <cycles_counter+0x3>
     432:	83 3c       	cpi	r24, 0xC3	; 195
     434:	91 05       	cpc	r25, r1
     436:	a1 05       	cpc	r26, r1
     438:	b1 05       	cpc	r27, r1
     43a:	08 f0       	brcs	.+2      	; 0x43e <__FUSE_REGION_LENGTH__+0x3e>
     43c:	46 c0       	rjmp	.+140    	; 0x4ca <__FUSE_REGION_LENGTH__+0xca>
		command = ((command << 1) | 1);
     43e:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <command>
     442:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <command+0x1>
     446:	a0 91 b3 02 	lds	r26, 0x02B3	; 0x8002b3 <command+0x2>
     44a:	b0 91 b4 02 	lds	r27, 0x02B4	; 0x8002b4 <command+0x3>
     44e:	88 0f       	add	r24, r24
     450:	99 1f       	adc	r25, r25
     452:	aa 1f       	adc	r26, r26
     454:	bb 1f       	adc	r27, r27
     456:	81 60       	ori	r24, 0x01	; 1
     458:	80 93 b1 02 	sts	0x02B1, r24	; 0x8002b1 <command>
     45c:	90 93 b2 02 	sts	0x02B2, r25	; 0x8002b2 <command+0x1>
     460:	a0 93 b3 02 	sts	0x02B3, r26	; 0x8002b3 <command+0x2>
     464:	b0 93 b4 02 	sts	0x02B4, r27	; 0x8002b4 <command+0x3>
		command_bits_counter++;
     468:	80 91 be 02 	lds	r24, 0x02BE	; 0x8002be <command_bits_counter>
     46c:	8f 5f       	subi	r24, 0xFF	; 255
     46e:	80 93 be 02 	sts	0x02BE, r24	; 0x8002be <command_bits_counter>

		if (command_bits_counter < 32) {
     472:	80 91 be 02 	lds	r24, 0x02BE	; 0x8002be <command_bits_counter>
     476:	80 32       	cpi	r24, 0x20	; 32
     478:	20 f4       	brcc	.+8      	; 0x482 <__FUSE_REGION_LENGTH__+0x82>
			state = STATE_BITS;
     47a:	82 e0       	ldi	r24, 0x02	; 2
     47c:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
     480:	08 95       	ret
			} else if (!ir_check_command(command)) {
     482:	60 91 b1 02 	lds	r22, 0x02B1	; 0x8002b1 <command>
     486:	70 91 b2 02 	lds	r23, 0x02B2	; 0x8002b2 <command+0x1>
     48a:	80 91 b3 02 	lds	r24, 0x02B3	; 0x8002b3 <command+0x2>
     48e:	90 91 b4 02 	lds	r25, 0x02B4	; 0x8002b4 <command+0x3>
     492:	8b de       	rcall	.-746    	; 0x1aa <ir_check_command>
     494:	81 11       	cpse	r24, r1
     496:	02 c0       	rjmp	.+4      	; 0x49c <__FUSE_REGION_LENGTH__+0x9c>
			ir_reset();
     498:	52 ce       	rjmp	.-860    	; 0x13e <ir_reset>
     49a:	08 95       	ret
			} else {
			state = STATE_STOP;
     49c:	83 e0       	ldi	r24, 0x03	; 3
     49e:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
			current_command = command;
     4a2:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <command>
     4a6:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <command+0x1>
     4aa:	a0 91 b3 02 	lds	r26, 0x02B3	; 0x8002b3 <command+0x2>
     4ae:	b0 91 b4 02 	lds	r27, 0x02B4	; 0x8002b4 <command+0x3>
     4b2:	80 93 ba 02 	sts	0x02BA, r24	; 0x8002ba <current_command>
     4b6:	90 93 bb 02 	sts	0x02BB, r25	; 0x8002bb <current_command+0x1>
     4ba:	a0 93 bc 02 	sts	0x02BC, r26	; 0x8002bc <current_command+0x2>
     4be:	b0 93 bd 02 	sts	0x02BD, r27	; 0x8002bd <current_command+0x3>
			newCommandFlag=1;
     4c2:	81 e0       	ldi	r24, 0x01	; 1
     4c4:	80 93 af 02 	sts	0x02AF, r24	; 0x8002af <newCommandFlag>
     4c8:	08 95       	ret

		return;
	}


	command_bits_counter = 0;
     4ca:	10 92 be 02 	sts	0x02BE, r1	; 0x8002be <command_bits_counter>
	command = 0;
     4ce:	10 92 b1 02 	sts	0x02B1, r1	; 0x8002b1 <command>
     4d2:	10 92 b2 02 	sts	0x02B2, r1	; 0x8002b2 <command+0x1>
     4d6:	10 92 b3 02 	sts	0x02B3, r1	; 0x8002b3 <command+0x2>
     4da:	10 92 b4 02 	sts	0x02B4, r1	; 0x8002b4 <command+0x3>
	ir_reset();
     4de:	2f ce       	rjmp	.-930    	; 0x13e <ir_reset>
     4e0:	08 95       	ret

000004e2 <ir_handle_state_bits_edge_rising>:
}

void ir_handle_state_bits_edge_rising() {
	cycles_counter = 0;
     4e2:	10 92 c0 02 	sts	0x02C0, r1	; 0x8002c0 <cycles_counter>
     4e6:	10 92 c1 02 	sts	0x02C1, r1	; 0x8002c1 <cycles_counter+0x1>
     4ea:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <cycles_counter+0x2>
     4ee:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <cycles_counter+0x3>
	state = STATE_BITS;
     4f2:	82 e0       	ldi	r24, 0x02	; 2
     4f4:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <state>
     4f8:	08 95       	ret

000004fa <ir_handle_state_stop>:
}

void ir_handle_state_stop() {
	cycles_counter = 0;
     4fa:	10 92 c0 02 	sts	0x02C0, r1	; 0x8002c0 <cycles_counter>
     4fe:	10 92 c1 02 	sts	0x02C1, r1	; 0x8002c1 <cycles_counter+0x1>
     502:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <cycles_counter+0x2>
     506:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <cycles_counter+0x3>
	state = STATE_WAIT;
     50a:	10 92 b5 02 	sts	0x02B5, r1	; 0x8002b5 <state>
	current_command = command;
     50e:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <command>
     512:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <command+0x1>
     516:	a0 91 b3 02 	lds	r26, 0x02B3	; 0x8002b3 <command+0x2>
     51a:	b0 91 b4 02 	lds	r27, 0x02B4	; 0x8002b4 <command+0x3>
     51e:	80 93 ba 02 	sts	0x02BA, r24	; 0x8002ba <current_command>
     522:	90 93 bb 02 	sts	0x02BB, r25	; 0x8002bb <current_command+0x1>
     526:	a0 93 bc 02 	sts	0x02BC, r26	; 0x8002bc <current_command+0x2>
     52a:	b0 93 bd 02 	sts	0x02BD, r27	; 0x8002bd <current_command+0x3>
	total_cycles_counter = 0;
     52e:	10 92 b6 02 	sts	0x02B6, r1	; 0x8002b6 <total_cycles_counter>
     532:	10 92 b7 02 	sts	0x02B7, r1	; 0x8002b7 <total_cycles_counter+0x1>
     536:	10 92 b8 02 	sts	0x02B8, r1	; 0x8002b8 <total_cycles_counter+0x2>
     53a:	10 92 b9 02 	sts	0x02B9, r1	; 0x8002b9 <total_cycles_counter+0x3>
     53e:	08 95       	ret

00000540 <__vector_4>:
ISR(TIMER1_COMPA_vect) {
	cycles_counter++;
	total_cycles_counter++;
}

ISR(INT3_vect) {
     540:	1f 92       	push	r1
     542:	0f 92       	push	r0
     544:	0f b6       	in	r0, 0x3f	; 63
     546:	0f 92       	push	r0
     548:	11 24       	eor	r1, r1
     54a:	0b b6       	in	r0, 0x3b	; 59
     54c:	0f 92       	push	r0
     54e:	2f 93       	push	r18
     550:	3f 93       	push	r19
     552:	4f 93       	push	r20
     554:	5f 93       	push	r21
     556:	6f 93       	push	r22
     558:	7f 93       	push	r23
     55a:	8f 93       	push	r24
     55c:	9f 93       	push	r25
     55e:	af 93       	push	r26
     560:	bf 93       	push	r27
     562:	ef 93       	push	r30
     564:	ff 93       	push	r31
	ir_check_timeout();
     566:	26 de       	rcall	.-948    	; 0x1b4 <ir_check_timeout>

	switch (state) {
     568:	80 91 b5 02 	lds	r24, 0x02B5	; 0x8002b5 <state>
     56c:	81 30       	cpi	r24, 0x01	; 1
     56e:	71 f0       	breq	.+28     	; 0x58c <__vector_4+0x4c>
     570:	28 f0       	brcs	.+10     	; 0x57c <__vector_4+0x3c>
     572:	82 30       	cpi	r24, 0x02	; 2
     574:	b9 f0       	breq	.+46     	; 0x5a4 <__vector_4+0x64>
     576:	83 30       	cpi	r24, 0x03	; 3
     578:	09 f1       	breq	.+66     	; 0x5bc <__vector_4+0x7c>
     57a:	22 c0       	rjmp	.+68     	; 0x5c0 <__vector_4+0x80>
		case STATE_WAIT:
		if (edge == EDGE_FALLING)
     57c:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <edge>
     580:	81 11       	cpse	r24, r1
     582:	02 c0       	rjmp	.+4      	; 0x588 <__vector_4+0x48>
		ir_handle_state_wait_edge_falling();
     584:	70 de       	rcall	.-800    	; 0x266 <ir_handle_state_wait_edge_falling>
     586:	1d c0       	rjmp	.+58     	; 0x5c2 <__vector_4+0x82>
	cycles_counter = 0;
	state = STATE_START;
}

void ir_handle_state_wait_edge_rising() {
	ir_reset();
     588:	da dd       	rcall	.-1100   	; 0x13e <ir_reset>
     58a:	1b c0       	rjmp	.+54     	; 0x5c2 <__vector_4+0x82>
		else
		ir_handle_state_wait_edge_rising();
		break;

		case STATE_START:
		if (edge == EDGE_RISING)
     58c:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <edge>
     590:	81 30       	cpi	r24, 0x01	; 1
     592:	11 f4       	brne	.+4      	; 0x598 <__vector_4+0x58>
		ir_handle_state_start_edge_rising();
     594:	cf de       	rcall	.-610    	; 0x334 <ir_handle_state_start_edge_rising>
     596:	15 c0       	rjmp	.+42     	; 0x5c2 <__vector_4+0x82>
		else if (edge == EDGE_FALLING)
     598:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <edge>
     59c:	81 11       	cpse	r24, r1
     59e:	11 c0       	rjmp	.+34     	; 0x5c2 <__vector_4+0x82>
		ir_handle_state_start_edge_falling();
     5a0:	6e de       	rcall	.-804    	; 0x27e <ir_handle_state_start_edge_falling>
     5a2:	0f c0       	rjmp	.+30     	; 0x5c2 <__vector_4+0x82>
		break;

		case STATE_BITS:
		if (edge == EDGE_RISING)
     5a4:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <edge>
     5a8:	81 30       	cpi	r24, 0x01	; 1
     5aa:	11 f4       	brne	.+4      	; 0x5b0 <__vector_4+0x70>
		ir_handle_state_bits_edge_rising();
     5ac:	9a df       	rcall	.-204    	; 0x4e2 <ir_handle_state_bits_edge_rising>
     5ae:	09 c0       	rjmp	.+18     	; 0x5c2 <__vector_4+0x82>
		else if (edge == EDGE_FALLING)
     5b0:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <edge>
     5b4:	81 11       	cpse	r24, r1
     5b6:	05 c0       	rjmp	.+10     	; 0x5c2 <__vector_4+0x82>
		ir_handle_state_bits_edge_falling();
     5b8:	c9 de       	rcall	.-622    	; 0x34c <ir_handle_state_bits_edge_falling>
     5ba:	03 c0       	rjmp	.+6      	; 0x5c2 <__vector_4+0x82>
		break;

		case STATE_STOP:
		ir_handle_state_stop();
     5bc:	9e df       	rcall	.-196    	; 0x4fa <ir_handle_state_stop>
		break;
     5be:	01 c0       	rjmp	.+2      	; 0x5c2 <__vector_4+0x82>

		default:
		ir_reset();
     5c0:	be dd       	rcall	.-1156   	; 0x13e <ir_reset>
	EICRA &= ~(1 << ISC30);
	edge = EDGE_FALLING;
}

void inline toggle_edge() {
	if (edge == EDGE_FALLING) {
     5c2:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <edge>
     5c6:	81 11       	cpse	r24, r1
     5c8:	0c c0       	rjmp	.+24     	; 0x5e2 <__vector_4+0xa2>
volatile uint8_t command_bits_counter;
volatile unsigned char newCommandFlag;

/* Rising edge detection */
void inline check_rising_edge() {
	EICRA |= (1 << ISC31);
     5ca:	e9 e6       	ldi	r30, 0x69	; 105
     5cc:	f0 e0       	ldi	r31, 0x00	; 0
     5ce:	80 81       	ld	r24, Z
     5d0:	80 68       	ori	r24, 0x80	; 128
     5d2:	80 83       	st	Z, r24
	EICRA |= (1 << ISC30);
     5d4:	80 81       	ld	r24, Z
     5d6:	80 64       	ori	r24, 0x40	; 64
     5d8:	80 83       	st	Z, r24
	edge = EDGE_RISING;
     5da:	81 e0       	ldi	r24, 0x01	; 1
     5dc:	80 93 bf 02 	sts	0x02BF, r24	; 0x8002bf <edge>
     5e0:	0e c0       	rjmp	.+28     	; 0x5fe <__vector_4+0xbe>
}

void inline toggle_edge() {
	if (edge == EDGE_FALLING) {
		check_rising_edge();
		} else if (edge == EDGE_RISING) {
     5e2:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <edge>
     5e6:	81 30       	cpi	r24, 0x01	; 1
     5e8:	51 f4       	brne	.+20     	; 0x5fe <__vector_4+0xbe>
	edge = EDGE_RISING;
}

/* Falling edge detection */
void inline check_falling_edge() {
	EICRA |= (1 << ISC31);
     5ea:	e9 e6       	ldi	r30, 0x69	; 105
     5ec:	f0 e0       	ldi	r31, 0x00	; 0
     5ee:	80 81       	ld	r24, Z
     5f0:	80 68       	ori	r24, 0x80	; 128
     5f2:	80 83       	st	Z, r24
	EICRA &= ~(1 << ISC30);
     5f4:	80 81       	ld	r24, Z
     5f6:	8f 7b       	andi	r24, 0xBF	; 191
     5f8:	80 83       	st	Z, r24
	edge = EDGE_FALLING;
     5fa:	10 92 bf 02 	sts	0x02BF, r1	; 0x8002bf <edge>
		break;
	}

	toggle_edge();
}
     5fe:	ff 91       	pop	r31
     600:	ef 91       	pop	r30
     602:	bf 91       	pop	r27
     604:	af 91       	pop	r26
     606:	9f 91       	pop	r25
     608:	8f 91       	pop	r24
     60a:	7f 91       	pop	r23
     60c:	6f 91       	pop	r22
     60e:	5f 91       	pop	r21
     610:	4f 91       	pop	r20
     612:	3f 91       	pop	r19
     614:	2f 91       	pop	r18
     616:	0f 90       	pop	r0
     618:	0b be       	out	0x3b, r0	; 59
     61a:	0f 90       	pop	r0
     61c:	0f be       	out	0x3f, r0	; 63
     61e:	0f 90       	pop	r0
     620:	1f 90       	pop	r1
     622:	18 95       	reti

00000624 <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
     624:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     628:	82 e1       	ldi	r24, 0x12	; 18
     62a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     62e:	08 95       	ret

00000630 <i2c_start>:
     630:	94 ea       	ldi	r25, 0xA4	; 164
     632:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     636:	ec eb       	ldi	r30, 0xBC	; 188
     638:	f0 e0       	ldi	r31, 0x00	; 0
     63a:	90 81       	ld	r25, Z
     63c:	99 23       	and	r25, r25
     63e:	ec f7       	brge	.-6      	; 0x63a <i2c_start+0xa>
     640:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     644:	98 7f       	andi	r25, 0xF8	; 248
     646:	98 30       	cpi	r25, 0x08	; 8
     648:	11 f0       	breq	.+4      	; 0x64e <i2c_start+0x1e>
     64a:	90 31       	cpi	r25, 0x10	; 16
     64c:	a1 f4       	brne	.+40     	; 0x676 <i2c_start+0x46>
     64e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     652:	84 e8       	ldi	r24, 0x84	; 132
     654:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     658:	ec eb       	ldi	r30, 0xBC	; 188
     65a:	f0 e0       	ldi	r31, 0x00	; 0
     65c:	80 81       	ld	r24, Z
     65e:	88 23       	and	r24, r24
     660:	ec f7       	brge	.-6      	; 0x65c <i2c_start+0x2c>
     662:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     666:	98 7f       	andi	r25, 0xF8	; 248
     668:	98 31       	cpi	r25, 0x18	; 24
     66a:	39 f0       	breq	.+14     	; 0x67a <i2c_start+0x4a>
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	90 34       	cpi	r25, 0x40	; 64
     670:	29 f4       	brne	.+10     	; 0x67c <i2c_start+0x4c>
     672:	80 e0       	ldi	r24, 0x00	; 0
     674:	08 95       	ret
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	08 95       	ret
     67a:	80 e0       	ldi	r24, 0x00	; 0
     67c:	08 95       	ret

0000067e <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     67e:	84 e9       	ldi	r24, 0x94	; 148
     680:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     684:	ec eb       	ldi	r30, 0xBC	; 188
     686:	f0 e0       	ldi	r31, 0x00	; 0
     688:	80 81       	ld	r24, Z
     68a:	84 fd       	sbrc	r24, 4
     68c:	fd cf       	rjmp	.-6      	; 0x688 <i2c_stop+0xa>

}/* i2c_stop */
     68e:	08 95       	ret

00000690 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     690:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
     694:	84 e8       	ldi	r24, 0x84	; 132
     696:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     69a:	ec eb       	ldi	r30, 0xBC	; 188
     69c:	f0 e0       	ldi	r31, 0x00	; 0
     69e:	80 81       	ld	r24, Z
     6a0:	88 23       	and	r24, r24
     6a2:	ec f7       	brge	.-6      	; 0x69e <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     6a4:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     6a8:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	98 32       	cpi	r25, 0x28	; 40
     6ae:	09 f4       	brne	.+2      	; 0x6b2 <i2c_write+0x22>
     6b0:	80 e0       	ldi	r24, 0x00	; 0
	return 0;

}/* i2c_write */
     6b2:	08 95       	ret

000006b4 <lcd_read>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
     6b4:	cf 93       	push	r28
     6b6:	88 23       	and	r24, r24
     6b8:	31 f0       	breq	.+12     	; 0x6c6 <lcd_read+0x12>
     6ba:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     6be:	81 60       	ori	r24, 0x01	; 1
     6c0:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     6c4:	05 c0       	rjmp	.+10     	; 0x6d0 <lcd_read+0x1c>
     6c6:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     6ca:	8e 7f       	andi	r24, 0xFE	; 254
     6cc:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     6d0:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     6d4:	82 60       	ori	r24, 0x02	; 2
     6d6:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     6da:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     6de:	87 e0       	ldi	r24, 0x07	; 7
     6e0:	8d d1       	rcall	.+794    	; 0x9fc <pcf8574_setoutput>
     6e2:	62 e0       	ldi	r22, 0x02	; 2
     6e4:	87 e0       	ldi	r24, 0x07	; 7
     6e6:	d4 d1       	rcall	.+936    	; 0xa90 <pcf8574_setoutputpinhigh>
     6e8:	00 c0       	rjmp	.+0      	; 0x6ea <lcd_read+0x36>
     6ea:	64 e0       	ldi	r22, 0x04	; 4
     6ec:	87 e0       	ldi	r24, 0x07	; 7
     6ee:	6f d1       	rcall	.+734    	; 0x9ce <pcf8574_getoutputpin>
     6f0:	c8 2f       	mov	r28, r24
     6f2:	62 e0       	ldi	r22, 0x02	; 2
     6f4:	87 e0       	ldi	r24, 0x07	; 7
     6f6:	cf d1       	rcall	.+926    	; 0xa96 <pcf8574_setoutputpinlow>
     6f8:	00 c0       	rjmp	.+0      	; 0x6fa <lcd_read+0x46>
     6fa:	62 e0       	ldi	r22, 0x02	; 2
     6fc:	87 e0       	ldi	r24, 0x07	; 7
     6fe:	c8 d1       	rcall	.+912    	; 0xa90 <pcf8574_setoutputpinhigh>
     700:	00 c0       	rjmp	.+0      	; 0x702 <lcd_read+0x4e>
     702:	64 e0       	ldi	r22, 0x04	; 4
     704:	87 e0       	ldi	r24, 0x07	; 7
     706:	63 d1       	rcall	.+710    	; 0x9ce <pcf8574_getoutputpin>
     708:	c2 95       	swap	r28
     70a:	c0 7f       	andi	r28, 0xF0	; 240
     70c:	8f 70       	andi	r24, 0x0F	; 15
     70e:	c8 2b       	or	r28, r24
     710:	62 e0       	ldi	r22, 0x02	; 2
     712:	87 e0       	ldi	r24, 0x07	; 7
     714:	c0 d1       	rcall	.+896    	; 0xa96 <pcf8574_setoutputpinlow>
     716:	8c 2f       	mov	r24, r28
     718:	cf 91       	pop	r28
     71a:	08 95       	ret

0000071c <lcd_waitbusy>:
     71c:	80 e0       	ldi	r24, 0x00	; 0
     71e:	ca df       	rcall	.-108    	; 0x6b4 <lcd_read>
     720:	88 23       	and	r24, r24
     722:	e4 f3       	brlt	.-8      	; 0x71c <lcd_waitbusy>
     724:	88 e0       	ldi	r24, 0x08	; 8
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	01 97       	sbiw	r24, 0x01	; 1
     72a:	f1 f7       	brne	.-4      	; 0x728 <lcd_waitbusy+0xc>
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	c2 cf       	rjmp	.-124    	; 0x6b4 <lcd_read>
     730:	08 95       	ret

00000732 <toggle_e>:
     732:	62 e0       	ldi	r22, 0x02	; 2
     734:	87 e0       	ldi	r24, 0x07	; 7
     736:	ac d1       	rcall	.+856    	; 0xa90 <pcf8574_setoutputpinhigh>
     738:	00 c0       	rjmp	.+0      	; 0x73a <toggle_e+0x8>
     73a:	62 e0       	ldi	r22, 0x02	; 2
     73c:	87 e0       	ldi	r24, 0x07	; 7
     73e:	ab c1       	rjmp	.+854    	; 0xa96 <pcf8574_setoutputpinlow>
     740:	08 95       	ret

00000742 <lcd_write>:
     742:	cf 93       	push	r28
     744:	c8 2f       	mov	r28, r24
     746:	66 23       	and	r22, r22
     748:	31 f0       	breq	.+12     	; 0x756 <lcd_write+0x14>
     74a:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     74e:	81 60       	ori	r24, 0x01	; 1
     750:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     754:	05 c0       	rjmp	.+10     	; 0x760 <lcd_write+0x1e>
     756:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     75a:	8e 7f       	andi	r24, 0xFE	; 254
     75c:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     760:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     764:	8d 7f       	andi	r24, 0xFD	; 253
     766:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     76a:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     76e:	87 e0       	ldi	r24, 0x07	; 7
     770:	45 d1       	rcall	.+650    	; 0x9fc <pcf8574_setoutput>
     772:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     776:	8f 77       	andi	r24, 0x7F	; 127
     778:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     77c:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     780:	8f 7b       	andi	r24, 0xBF	; 191
     782:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     786:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     78a:	8f 7d       	andi	r24, 0xDF	; 223
     78c:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     790:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     794:	8f 7e       	andi	r24, 0xEF	; 239
     796:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     79a:	cc 23       	and	r28, r28
     79c:	2c f4       	brge	.+10     	; 0x7a8 <lcd_write+0x66>
     79e:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     7a2:	80 68       	ori	r24, 0x80	; 128
     7a4:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     7a8:	c6 ff       	sbrs	r28, 6
     7aa:	05 c0       	rjmp	.+10     	; 0x7b6 <lcd_write+0x74>
     7ac:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     7b0:	80 64       	ori	r24, 0x40	; 64
     7b2:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     7b6:	c5 ff       	sbrs	r28, 5
     7b8:	05 c0       	rjmp	.+10     	; 0x7c4 <lcd_write+0x82>
     7ba:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     7be:	80 62       	ori	r24, 0x20	; 32
     7c0:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     7c4:	c4 ff       	sbrs	r28, 4
     7c6:	05 c0       	rjmp	.+10     	; 0x7d2 <lcd_write+0x90>
     7c8:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     7cc:	80 61       	ori	r24, 0x10	; 16
     7ce:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     7d2:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     7d6:	87 e0       	ldi	r24, 0x07	; 7
     7d8:	11 d1       	rcall	.+546    	; 0x9fc <pcf8574_setoutput>
     7da:	ab df       	rcall	.-170    	; 0x732 <toggle_e>
     7dc:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     7e0:	8f 77       	andi	r24, 0x7F	; 127
     7e2:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     7e6:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     7ea:	8f 7b       	andi	r24, 0xBF	; 191
     7ec:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     7f0:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     7f4:	8f 7d       	andi	r24, 0xDF	; 223
     7f6:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     7fa:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     7fe:	8f 7e       	andi	r24, 0xEF	; 239
     800:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     804:	c3 ff       	sbrs	r28, 3
     806:	05 c0       	rjmp	.+10     	; 0x812 <lcd_write+0xd0>
     808:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     80c:	80 68       	ori	r24, 0x80	; 128
     80e:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     812:	c2 ff       	sbrs	r28, 2
     814:	05 c0       	rjmp	.+10     	; 0x820 <lcd_write+0xde>
     816:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     81a:	80 64       	ori	r24, 0x40	; 64
     81c:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     820:	c1 ff       	sbrs	r28, 1
     822:	05 c0       	rjmp	.+10     	; 0x82e <lcd_write+0xec>
     824:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     828:	80 62       	ori	r24, 0x20	; 32
     82a:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     82e:	c0 ff       	sbrs	r28, 0
     830:	05 c0       	rjmp	.+10     	; 0x83c <lcd_write+0xfa>
     832:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     836:	80 61       	ori	r24, 0x10	; 16
     838:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     83c:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     840:	87 e0       	ldi	r24, 0x07	; 7
     842:	dc d0       	rcall	.+440    	; 0x9fc <pcf8574_setoutput>
     844:	76 df       	rcall	.-276    	; 0x732 <toggle_e>
     846:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     84a:	80 61       	ori	r24, 0x10	; 16
     84c:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     850:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     854:	80 62       	ori	r24, 0x20	; 32
     856:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     85a:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     85e:	80 64       	ori	r24, 0x40	; 64
     860:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     864:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     868:	80 68       	ori	r24, 0x80	; 128
     86a:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     86e:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     872:	87 e0       	ldi	r24, 0x07	; 7
     874:	c3 d0       	rcall	.+390    	; 0x9fc <pcf8574_setoutput>
     876:	cf 91       	pop	r28
     878:	08 95       	ret

0000087a <lcd_command>:
     87a:	cf 93       	push	r28
     87c:	c8 2f       	mov	r28, r24
     87e:	4e df       	rcall	.-356    	; 0x71c <lcd_waitbusy>
     880:	60 e0       	ldi	r22, 0x00	; 0
     882:	8c 2f       	mov	r24, r28
     884:	5e df       	rcall	.-324    	; 0x742 <lcd_write>
     886:	cf 91       	pop	r28
     888:	08 95       	ret

0000088a <lcd_gotoxy>:
     88a:	61 11       	cpse	r22, r1
     88c:	03 c0       	rjmp	.+6      	; 0x894 <lcd_gotoxy+0xa>
     88e:	80 58       	subi	r24, 0x80	; 128
     890:	f4 cf       	rjmp	.-24     	; 0x87a <lcd_command>
     892:	08 95       	ret
     894:	80 54       	subi	r24, 0x40	; 64
     896:	f1 cf       	rjmp	.-30     	; 0x87a <lcd_command>
     898:	08 95       	ret

0000089a <lcd_clrscr>:
     89a:	81 e0       	ldi	r24, 0x01	; 1
     89c:	ee cf       	rjmp	.-36     	; 0x87a <lcd_command>
     89e:	08 95       	ret

000008a0 <lcd_led>:
     8a0:	88 23       	and	r24, r24
     8a2:	31 f0       	breq	.+12     	; 0x8b0 <lcd_led+0x10>
     8a4:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     8a8:	87 7f       	andi	r24, 0xF7	; 247
     8aa:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     8ae:	05 c0       	rjmp	.+10     	; 0x8ba <lcd_led+0x1a>
     8b0:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <__data_end>
     8b4:	88 60       	ori	r24, 0x08	; 8
     8b6:	80 93 ac 02 	sts	0x02AC, r24	; 0x8002ac <__data_end>
     8ba:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     8be:	87 e0       	ldi	r24, 0x07	; 7
     8c0:	9d c0       	rjmp	.+314    	; 0x9fc <pcf8574_setoutput>
     8c2:	08 95       	ret

000008c4 <lcd_home>:
     8c4:	82 e0       	ldi	r24, 0x02	; 2
     8c6:	d9 cf       	rjmp	.-78     	; 0x87a <lcd_command>
     8c8:	08 95       	ret

000008ca <lcd_putc>:
     8ca:	cf 93       	push	r28
     8cc:	c8 2f       	mov	r28, r24
     8ce:	26 df       	rcall	.-436    	; 0x71c <lcd_waitbusy>
     8d0:	ca 30       	cpi	r28, 0x0A	; 10
     8d2:	41 f4       	brne	.+16     	; 0x8e4 <lcd_putc+0x1a>
     8d4:	80 34       	cpi	r24, 0x40	; 64
     8d6:	10 f0       	brcs	.+4      	; 0x8dc <lcd_putc+0x12>
     8d8:	80 e0       	ldi	r24, 0x00	; 0
     8da:	01 c0       	rjmp	.+2      	; 0x8de <lcd_putc+0x14>
     8dc:	80 e4       	ldi	r24, 0x40	; 64
     8de:	80 58       	subi	r24, 0x80	; 128
     8e0:	cc df       	rcall	.-104    	; 0x87a <lcd_command>
     8e2:	0f c0       	rjmp	.+30     	; 0x902 <lcd_putc+0x38>
     8e4:	80 31       	cpi	r24, 0x10	; 16
     8e6:	21 f4       	brne	.+8      	; 0x8f0 <lcd_putc+0x26>
     8e8:	60 e0       	ldi	r22, 0x00	; 0
     8ea:	80 ec       	ldi	r24, 0xC0	; 192
     8ec:	2a df       	rcall	.-428    	; 0x742 <lcd_write>
     8ee:	05 c0       	rjmp	.+10     	; 0x8fa <lcd_putc+0x30>
     8f0:	80 35       	cpi	r24, 0x50	; 80
     8f2:	19 f4       	brne	.+6      	; 0x8fa <lcd_putc+0x30>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	80 e8       	ldi	r24, 0x80	; 128
     8f8:	24 df       	rcall	.-440    	; 0x742 <lcd_write>
     8fa:	10 df       	rcall	.-480    	; 0x71c <lcd_waitbusy>
     8fc:	61 e0       	ldi	r22, 0x01	; 1
     8fe:	8c 2f       	mov	r24, r28
     900:	20 df       	rcall	.-448    	; 0x742 <lcd_write>
     902:	cf 91       	pop	r28
     904:	08 95       	ret

00000906 <lcd_puts>:
     906:	cf 93       	push	r28
     908:	df 93       	push	r29
     90a:	ec 01       	movw	r28, r24
     90c:	21 96       	adiw	r28, 0x01	; 1
     90e:	fc 01       	movw	r30, r24
     910:	80 81       	ld	r24, Z
     912:	88 23       	and	r24, r24
     914:	21 f0       	breq	.+8      	; 0x91e <lcd_puts+0x18>
     916:	d9 df       	rcall	.-78     	; 0x8ca <lcd_putc>
     918:	89 91       	ld	r24, Y+
     91a:	81 11       	cpse	r24, r1
     91c:	fc cf       	rjmp	.-8      	; 0x916 <lcd_puts+0x10>
     91e:	df 91       	pop	r29
     920:	cf 91       	pop	r28
     922:	08 95       	ret

00000924 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     924:	1f 93       	push	r17
     926:	cf 93       	push	r28
     928:	df 93       	push	r29
     92a:	18 2f       	mov	r17, r24
	#if LCD_PCF8574_INIT == 1
	//init pcf8574
	pcf8574_init();
     92c:	40 d0       	rcall	.+128    	; 0x9ae <pcf8574_init>
	#endif

	dataport = 0;
     92e:	10 92 ac 02 	sts	0x02AC, r1	; 0x8002ac <__data_end>
	pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     932:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     936:	87 e0       	ldi	r24, 0x07	; 7
     938:	61 d0       	rcall	.+194    	; 0x9fc <pcf8574_setoutput>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     93a:	80 e0       	ldi	r24, 0x00	; 0
     93c:	9a ef       	ldi	r25, 0xFA	; 250
     93e:	01 97       	sbiw	r24, 0x01	; 1
     940:	f1 f7       	brne	.-4      	; 0x93e <lcd_init+0x1a>
	pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);

    delay(16000);        /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    dataport |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
     942:	90 91 ac 02 	lds	r25, 0x02AC	; 0x8002ac <__data_end>
     946:	90 62       	ori	r25, 0x20	; 32
     948:	90 93 ac 02 	sts	0x02AC, r25	; 0x8002ac <__data_end>
    dataport |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
     94c:	90 91 ac 02 	lds	r25, 0x02AC	; 0x8002ac <__data_end>
     950:	90 61       	ori	r25, 0x10	; 16
     952:	90 93 ac 02 	sts	0x02AC, r25	; 0x8002ac <__data_end>
    pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     956:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     95a:	87 e0       	ldi	r24, 0x07	; 7
     95c:	4f d0       	rcall	.+158    	; 0x9fc <pcf8574_setoutput>

    lcd_e_toggle();
     95e:	e9 de       	rcall	.-558    	; 0x732 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     960:	e0 e0       	ldi	r30, 0x00	; 0
     962:	fe e4       	ldi	r31, 0x4E	; 78
     964:	31 97       	sbiw	r30, 0x01	; 1
     966:	f1 f7       	brne	.-4      	; 0x964 <lcd_init+0x40>

    lcd_e_toggle();
    delay(4992);         /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
     968:	e4 de       	rcall	.-568    	; 0x732 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     96a:	c0 e0       	ldi	r28, 0x00	; 0
     96c:	d1 e0       	ldi	r29, 0x01	; 1
     96e:	fe 01       	movw	r30, r28
     970:	31 97       	sbiw	r30, 0x01	; 1
     972:	f1 f7       	brne	.-4      	; 0x970 <lcd_init+0x4c>
    /* repeat last command */ 
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
     974:	de de       	rcall	.-580    	; 0x732 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     976:	fe 01       	movw	r30, r28
     978:	31 97       	sbiw	r30, 0x01	; 1
     97a:	f1 f7       	brne	.-4      	; 0x978 <lcd_init+0x54>
    /* repeat last command a third time */
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    dataport &= ~_BV(LCD_DATA0_PIN);
     97c:	90 91 ac 02 	lds	r25, 0x02AC	; 0x8002ac <__data_end>
     980:	9f 7e       	andi	r25, 0xEF	; 239
     982:	90 93 ac 02 	sts	0x02AC, r25	; 0x8002ac <__data_end>
    pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     986:	60 91 ac 02 	lds	r22, 0x02AC	; 0x8002ac <__data_end>
     98a:	87 e0       	ldi	r24, 0x07	; 7
     98c:	37 d0       	rcall	.+110    	; 0x9fc <pcf8574_setoutput>
    lcd_e_toggle();
     98e:	d1 de       	rcall	.-606    	; 0x732 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     990:	21 97       	sbiw	r28, 0x01	; 1
     992:	f1 f7       	brne	.-4      	; 0x990 <lcd_init+0x6c>
    lcd_e_toggle();
    delay(64);           /* some displays need this additional delay */
    
    /* from now the LCD only accepts 4 bit I/O, we can use lcd_command() */    

    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
     994:	88 e2       	ldi	r24, 0x28	; 40
     996:	71 df       	rcall	.-286    	; 0x87a <lcd_command>

    lcd_command(LCD_DISP_OFF);              /* display off                  */
     998:	88 e0       	ldi	r24, 0x08	; 8
     99a:	6f df       	rcall	.-290    	; 0x87a <lcd_command>
    lcd_clrscr();                           /* display clear                */
     99c:	7e df       	rcall	.-260    	; 0x89a <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
     99e:	86 e0       	ldi	r24, 0x06	; 6
     9a0:	6c df       	rcall	.-296    	; 0x87a <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
     9a2:	81 2f       	mov	r24, r17
     9a4:	6a df       	rcall	.-300    	; 0x87a <lcd_command>
	
	
}/* lcd_init */
     9a6:	df 91       	pop	r29
     9a8:	cf 91       	pop	r28
     9aa:	1f 91       	pop	r17
     9ac:	08 95       	ret

000009ae <pcf8574_init>:
		i2c_write(b);
		i2c_stop();
		return 0;
	}
	return -1;
}
     9ae:	3a de       	rcall	.-908    	; 0x624 <i2c_init>
     9b0:	85 e3       	ldi	r24, 0x35	; 53
     9b2:	8a 95       	dec	r24
     9b4:	f1 f7       	brne	.-4      	; 0x9b2 <pcf8574_init+0x4>
     9b6:	00 00       	nop
     9b8:	80 e0       	ldi	r24, 0x00	; 0
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	fc 01       	movw	r30, r24
     9be:	ec 53       	subi	r30, 0x3C	; 60
     9c0:	fd 4f       	sbci	r31, 0xFD	; 253
     9c2:	10 82       	st	Z, r1
     9c4:	01 96       	adiw	r24, 0x01	; 1
     9c6:	88 30       	cpi	r24, 0x08	; 8
     9c8:	91 05       	cpc	r25, r1
     9ca:	c1 f7       	brne	.-16     	; 0x9bc <pcf8574_init+0xe>
     9cc:	08 95       	ret

000009ce <pcf8574_getoutputpin>:
     9ce:	88 30       	cpi	r24, 0x08	; 8
     9d0:	88 f4       	brcc	.+34     	; 0x9f4 <pcf8574_getoutputpin+0x26>
     9d2:	68 30       	cpi	r22, 0x08	; 8
     9d4:	88 f4       	brcc	.+34     	; 0x9f8 <pcf8574_getoutputpin+0x2a>
     9d6:	e8 2f       	mov	r30, r24
     9d8:	f0 e0       	ldi	r31, 0x00	; 0
     9da:	ec 53       	subi	r30, 0x3C	; 60
     9dc:	fd 4f       	sbci	r31, 0xFD	; 253
     9de:	80 81       	ld	r24, Z
     9e0:	08 2e       	mov	r0, r24
     9e2:	00 0c       	add	r0, r0
     9e4:	99 0b       	sbc	r25, r25
     9e6:	02 c0       	rjmp	.+4      	; 0x9ec <pcf8574_getoutputpin+0x1e>
     9e8:	95 95       	asr	r25
     9ea:	87 95       	ror	r24
     9ec:	6a 95       	dec	r22
     9ee:	e2 f7       	brpl	.-8      	; 0x9e8 <pcf8574_getoutputpin+0x1a>
     9f0:	81 70       	andi	r24, 0x01	; 1
     9f2:	08 95       	ret
     9f4:	8f ef       	ldi	r24, 0xFF	; 255
     9f6:	08 95       	ret
     9f8:	8f ef       	ldi	r24, 0xFF	; 255
     9fa:	08 95       	ret

000009fc <pcf8574_setoutput>:
     9fc:	cf 93       	push	r28
     9fe:	88 30       	cpi	r24, 0x08	; 8
     a00:	80 f4       	brcc	.+32     	; 0xa22 <pcf8574_setoutput+0x26>
     a02:	c6 2f       	mov	r28, r22
     a04:	98 2f       	mov	r25, r24
     a06:	e8 2f       	mov	r30, r24
     a08:	f0 e0       	ldi	r31, 0x00	; 0
     a0a:	ec 53       	subi	r30, 0x3C	; 60
     a0c:	fd 4f       	sbci	r31, 0xFD	; 253
     a0e:	60 83       	st	Z, r22
     a10:	80 e2       	ldi	r24, 0x20	; 32
     a12:	89 0f       	add	r24, r25
     a14:	88 0f       	add	r24, r24
     a16:	0c de       	rcall	.-1000   	; 0x630 <i2c_start>
     a18:	8c 2f       	mov	r24, r28
     a1a:	3a de       	rcall	.-908    	; 0x690 <i2c_write>
     a1c:	30 de       	rcall	.-928    	; 0x67e <i2c_stop>
     a1e:	80 e0       	ldi	r24, 0x00	; 0
     a20:	01 c0       	rjmp	.+2      	; 0xa24 <pcf8574_setoutput+0x28>
     a22:	8f ef       	ldi	r24, 0xFF	; 255
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <pcf8574_setoutputpin>:

/*
 * set output pin
 */
int8_t pcf8574_setoutputpin(uint8_t deviceid, uint8_t pin, uint8_t data) {
     a28:	cf 93       	push	r28
     a2a:	df 93       	push	r29
	if((deviceid >= 0 && deviceid < PCF8574_MAXDEVICES) && (pin >= 0 && pin < PCF8574_MAXPINS)) {
     a2c:	88 30       	cpi	r24, 0x08	; 8
     a2e:	50 f5       	brcc	.+84     	; 0xa84 <pcf8574_setoutputpin+0x5c>
     a30:	68 30       	cpi	r22, 0x08	; 8
     a32:	50 f5       	brcc	.+84     	; 0xa88 <pcf8574_setoutputpin+0x60>
	    uint8_t b = 0;
	    b = pcf8574_pinstatus[deviceid];
     a34:	28 2f       	mov	r18, r24
     a36:	30 e0       	ldi	r19, 0x00	; 0
     a38:	f9 01       	movw	r30, r18
     a3a:	ec 53       	subi	r30, 0x3C	; 60
     a3c:	fd 4f       	sbci	r31, 0xFD	; 253
     a3e:	90 81       	ld	r25, Z
	    b = (data != 0) ? (b | (1 << pin)) : (b & ~(1 << pin));
     a40:	44 23       	and	r20, r20
     a42:	49 f0       	breq	.+18     	; 0xa56 <pcf8574_setoutputpin+0x2e>
     a44:	c1 e0       	ldi	r28, 0x01	; 1
     a46:	d0 e0       	ldi	r29, 0x00	; 0
     a48:	02 c0       	rjmp	.+4      	; 0xa4e <pcf8574_setoutputpin+0x26>
     a4a:	cc 0f       	add	r28, r28
     a4c:	dd 1f       	adc	r29, r29
     a4e:	6a 95       	dec	r22
     a50:	e2 f7       	brpl	.-8      	; 0xa4a <pcf8574_setoutputpin+0x22>
     a52:	c9 2b       	or	r28, r25
     a54:	09 c0       	rjmp	.+18     	; 0xa68 <pcf8574_setoutputpin+0x40>
     a56:	c1 e0       	ldi	r28, 0x01	; 1
     a58:	d0 e0       	ldi	r29, 0x00	; 0
     a5a:	02 c0       	rjmp	.+4      	; 0xa60 <pcf8574_setoutputpin+0x38>
     a5c:	cc 0f       	add	r28, r28
     a5e:	dd 1f       	adc	r29, r29
     a60:	6a 95       	dec	r22
     a62:	e2 f7       	brpl	.-8      	; 0xa5c <pcf8574_setoutputpin+0x34>
     a64:	c0 95       	com	r28
     a66:	c9 23       	and	r28, r25
     a68:	98 2f       	mov	r25, r24
	    pcf8574_pinstatus[deviceid] = b;
     a6a:	f9 01       	movw	r30, r18
     a6c:	ec 53       	subi	r30, 0x3C	; 60
     a6e:	fd 4f       	sbci	r31, 0xFD	; 253
     a70:	c0 83       	st	Z, r28
	    //update device
		i2c_start(((PCF8574_ADDRBASE+deviceid)<<1) | I2C_WRITE);
     a72:	80 e2       	ldi	r24, 0x20	; 32
     a74:	89 0f       	add	r24, r25
     a76:	88 0f       	add	r24, r24
     a78:	db dd       	rcall	.-1098   	; 0x630 <i2c_start>
		i2c_write(b);
     a7a:	8c 2f       	mov	r24, r28
     a7c:	09 de       	rcall	.-1006   	; 0x690 <i2c_write>
		i2c_stop();
     a7e:	ff dd       	rcall	.-1026   	; 0x67e <i2c_stop>
		return 0;
     a80:	80 e0       	ldi	r24, 0x00	; 0
     a82:	03 c0       	rjmp	.+6      	; 0xa8a <pcf8574_setoutputpin+0x62>
	}
	return -1;
     a84:	8f ef       	ldi	r24, 0xFF	; 255
     a86:	01 c0       	rjmp	.+2      	; 0xa8a <pcf8574_setoutputpin+0x62>
     a88:	8f ef       	ldi	r24, 0xFF	; 255
}
     a8a:	df 91       	pop	r29
     a8c:	cf 91       	pop	r28
     a8e:	08 95       	ret

00000a90 <pcf8574_setoutputpinhigh>:

/*
 * set output pin high
 */
int8_t pcf8574_setoutputpinhigh(uint8_t deviceid, uint8_t pin) {
	return pcf8574_setoutputpin(deviceid, pin, 1);
     a90:	41 e0       	ldi	r20, 0x01	; 1
     a92:	ca cf       	rjmp	.-108    	; 0xa28 <pcf8574_setoutputpin>
}
     a94:	08 95       	ret

00000a96 <pcf8574_setoutputpinlow>:

/*
 * set output pin low
 */
int8_t pcf8574_setoutputpinlow(uint8_t deviceid, uint8_t pin) {
	return pcf8574_setoutputpin(deviceid, pin, 0);
     a96:	40 e0       	ldi	r20, 0x00	; 0
     a98:	c7 cf       	rjmp	.-114    	; 0xa28 <pcf8574_setoutputpin>
}
     a9a:	08 95       	ret

00000a9c <LEDLIGHT_Timer4_PWM_ChannelA_Init>:
*/
#include <avr/io.h>

void LEDLIGHT_Timer4_PWM_ChannelA_Init()
{
	DDRH |=(1<<PH3);
     a9c:	e1 e0       	ldi	r30, 0x01	; 1
     a9e:	f1 e0       	ldi	r31, 0x01	; 1
     aa0:	80 81       	ld	r24, Z
     aa2:	88 60       	ori	r24, 0x08	; 8
     aa4:	80 83       	st	Z, r24
	// TCCR4A ?Timer/Counter 4 Control Register A
	// Bit 7:6 ?COMnA1:0: Compare Output Mode for Channel A
	// Bit 5:4 ?COMnB1:0: Compare Output Mode for Channel B
	// Bit 3:2 ?COMnC1:0: Compare Output Mode for Channel C
	// Bit 1:0 ?WGMn1:0: Waveform Generation Mode (0101 Fast PWM, 8-bit)
	TCCR4A = 0b10000001;	// No output pins in use, set all to normal mode, waveform  = Fast PWM, 8-bit
     aa6:	81 e8       	ldi	r24, 0x81	; 129
     aa8:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	// Bit 7 ?ICNCn: Input Capture Noise Canceler
	// Bit 6 ?ICESn: Input Capture Edge Select
	// Bit 4 ?Reserved Bit
	// Bit 4:3 ?WGMn3:2: Waveform Generation Mode (0101 Fast PWM, 8-bit)
	// Bit 2:0 ?CSn2:0: Clock Select (010 = 8 prescaler)
	TCCR4B = 0b00001010; // waveform  = Fast PWM, 8-bit, 8 prescaler
     aac:	8a e0       	ldi	r24, 0x0A	; 10
     aae:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	
	// TCCR4C ?Timer/Counter 4 Control Register C
	// Bit 7 ?FOCnA: Force Output Compare for Channel A
	// Bit 6 ?FOCnB: Force Output Compare for Channel B
	// Bit 5 ?FOCnC: Force Output Compare for Channel C
	TCCR4C = 0b00000000;
     ab2:	10 92 a2 00 	sts	0x00A2, r1	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	
	// TCNT4H and TCNT4L Timer/Counter 4
	TCNT4 = 0;
     ab6:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     aba:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	
	// OCR4AH and OCR4AL ?Output Compare Register 4 A
	OCR4AH = 0x00;
     abe:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7000a9>
	OCR4AL = 0x00;
     ac2:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
     ac6:	08 95       	ret

00000ac8 <mfrc522_write>:
		mfrc522_write(TxControlReg,byte|0x03);//output signal on pin TX1, TX2
	}
}

void mfrc522_write(uint8_t reg, uint8_t data)
{
     ac8:	cf 93       	push	r28
     aca:	c6 2f       	mov	r28, r22
	ENABLE_CHIP();
     acc:	28 98       	cbi	0x05, 0	; 5
	spi_transmit((reg<<1)&0x7E);//SPI address byte format @ page11 of MFRC522.pdf
     ace:	88 0f       	add	r24, r24
     ad0:	8e 77       	andi	r24, 0x7E	; 126
     ad2:	d8 d1       	rcall	.+944    	; 0xe84 <spi_transmit>
	spi_transmit(data);
     ad4:	8c 2f       	mov	r24, r28
     ad6:	d6 d1       	rcall	.+940    	; 0xe84 <spi_transmit>
	DISABLE_CHIP();
     ad8:	28 9a       	sbi	0x05, 0	; 5
}
     ada:	cf 91       	pop	r28
     adc:	08 95       	ret

00000ade <mfrc522_read>:

uint8_t mfrc522_read(uint8_t reg)
{
	uint8_t data;	
	ENABLE_CHIP();
     ade:	28 98       	cbi	0x05, 0	; 5
	spi_transmit(((reg<<1)&0x7E)|0x80);
     ae0:	88 0f       	add	r24, r24
     ae2:	8e 77       	andi	r24, 0x7E	; 126
     ae4:	80 68       	ori	r24, 0x80	; 128
     ae6:	ce d1       	rcall	.+924    	; 0xe84 <spi_transmit>
	data = spi_transmit(0x00);
     ae8:	80 e0       	ldi	r24, 0x00	; 0
     aea:	cc d1       	rcall	.+920    	; 0xe84 <spi_transmit>
	DISABLE_CHIP();
     aec:	28 9a       	sbi	0x05, 0	; 5
	return data;
}
     aee:	08 95       	ret

00000af0 <mfrc522_reset>:

void mfrc522_reset()
{
	mfrc522_write(CommandReg,SoftReset_CMD);
     af0:	6f e0       	ldi	r22, 0x0F	; 15
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	e9 cf       	rjmp	.-46     	; 0xac8 <mfrc522_write>
     af6:	08 95       	ret

00000af8 <mfrc522_init>:
#endif

void mfrc522_init()
{
	uint8_t byte;
	mfrc522_reset();//soft reset
     af8:	fb df       	rcall	.-10     	; 0xaf0 <mfrc522_reset>
	
	mfrc522_write(TModeReg, 0x8D);// timer starts automatically, TPrescaler[11:8]:0xD
     afa:	6d e8       	ldi	r22, 0x8D	; 141
     afc:	8a e2       	ldi	r24, 0x2A	; 42
     afe:	e4 df       	rcall	.-56     	; 0xac8 <mfrc522_write>
    mfrc522_write(TPrescalerReg, 0x3E);//TPrescalerReg[11:0]: 0xD3E
     b00:	6e e3       	ldi	r22, 0x3E	; 62
     b02:	8b e2       	ldi	r24, 0x2B	; 43
     b04:	e1 df       	rcall	.-62     	; 0xac8 <mfrc522_write>
    mfrc522_write(TReloadReg_1, 30); 
     b06:	6e e1       	ldi	r22, 0x1E	; 30
     b08:	8c e2       	ldi	r24, 0x2C	; 44
     b0a:	de df       	rcall	.-68     	; 0xac8 <mfrc522_write>
    mfrc522_write(TReloadReg_2, 0);	//TReloadVal[15:0]:0x3000, Td=(TPrescaler*2+1)*(TReloadVal+1)/13.56MHz=6s
     b0c:	60 e0       	ldi	r22, 0x00	; 0
     b0e:	8d e2       	ldi	r24, 0x2D	; 45
     b10:	db df       	rcall	.-74     	; 0xac8 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);	//forces a 100 % ASK modulation independent of the ModGsPReg register setting 
     b12:	60 e4       	ldi	r22, 0x40	; 64
     b14:	85 e1       	ldi	r24, 0x15	; 21
     b16:	d8 df       	rcall	.-80     	; 0xac8 <mfrc522_write>
	mfrc522_write(ModeReg, 0x3D);//TxWaitRF:1 transmitter can only be started if an RF field is generated;polarity of pin MFIN is active HIGH 
     b18:	6d e3       	ldi	r22, 0x3D	; 61
     b1a:	81 e1       	ldi	r24, 0x11	; 17
     b1c:	d5 df       	rcall	.-86     	; 0xac8 <mfrc522_write>
	
	byte = mfrc522_read(TxControlReg);
     b1e:	84 e1       	ldi	r24, 0x14	; 20
     b20:	de df       	rcall	.-68     	; 0xade <mfrc522_read>
	if(!(byte&0x03))
     b22:	98 2f       	mov	r25, r24
     b24:	93 70       	andi	r25, 0x03	; 3
     b26:	21 f4       	brne	.+8      	; 0xb30 <mfrc522_init+0x38>
	{
		mfrc522_write(TxControlReg,byte|0x03);//output signal on pin TX1, TX2
     b28:	68 2f       	mov	r22, r24
     b2a:	63 60       	ori	r22, 0x03	; 3
     b2c:	84 e1       	ldi	r24, 0x14	; 20
     b2e:	cc cf       	rjmp	.-104    	; 0xac8 <mfrc522_write>
     b30:	08 95       	ret

00000b32 <mfrc522_to_card>:
   
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
     b32:	3f 92       	push	r3
     b34:	4f 92       	push	r4
     b36:	5f 92       	push	r5
     b38:	6f 92       	push	r6
     b3a:	7f 92       	push	r7
     b3c:	8f 92       	push	r8
     b3e:	9f 92       	push	r9
     b40:	af 92       	push	r10
     b42:	bf 92       	push	r11
     b44:	cf 92       	push	r12
     b46:	df 92       	push	r13
     b48:	ef 92       	push	r14
     b4a:	ff 92       	push	r15
     b4c:	0f 93       	push	r16
     b4e:	1f 93       	push	r17
     b50:	cf 93       	push	r28
     b52:	df 93       	push	r29
     b54:	98 2e       	mov	r9, r24
     b56:	f6 2e       	mov	r15, r22
     b58:	e7 2e       	mov	r14, r23
     b5a:	44 2e       	mov	r4, r20
     b5c:	82 2e       	mov	r8, r18
     b5e:	33 2e       	mov	r3, r19
     b60:	58 01       	movw	r10, r16
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
     b62:	8c e0       	ldi	r24, 0x0C	; 12
     b64:	98 16       	cp	r9, r24
     b66:	09 f4       	brne	.+2      	; 0xb6a <mfrc522_to_card+0x38>
     b68:	be c0       	rjmp	.+380    	; 0xce6 <mfrc522_to_card+0x1b4>
     b6a:	ee e0       	ldi	r30, 0x0E	; 14
     b6c:	9e 16       	cp	r9, r30
     b6e:	09 f4       	brne	.+2      	; 0xb72 <mfrc522_to_card+0x40>
     b70:	d9 c0       	rjmp	.+434    	; 0xd24 <mfrc522_to_card+0x1f2>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     b72:	84 e0       	ldi	r24, 0x04	; 4
     b74:	b4 df       	rcall	.-152    	; 0xade <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     b76:	68 2f       	mov	r22, r24
     b78:	6f 77       	andi	r22, 0x7F	; 127
     b7a:	84 e0       	ldi	r24, 0x04	; 4
     b7c:	a5 df       	rcall	.-182    	; 0xac8 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     b7e:	8a e0       	ldi	r24, 0x0A	; 10
     b80:	ae df       	rcall	.-164    	; 0xade <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     b82:	68 2f       	mov	r22, r24
     b84:	60 68       	ori	r22, 0x80	; 128
     b86:	8a e0       	ldi	r24, 0x0A	; 10
     b88:	9f df       	rcall	.-194    	; 0xac8 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     b8a:	60 e0       	ldi	r22, 0x00	; 0
     b8c:	81 e0       	ldi	r24, 0x01	; 1
     b8e:	9c df       	rcall	.-200    	; 0xac8 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     b90:	51 2c       	mov	r5, r1
     b92:	61 2c       	mov	r6, r1
     b94:	71 2c       	mov	r7, r1
     b96:	41 14       	cp	r4, r1
     b98:	51 04       	cpc	r5, r1
     b9a:	61 04       	cpc	r6, r1
     b9c:	71 04       	cpc	r7, r1
     b9e:	d9 f0       	breq	.+54     	; 0xbd6 <mfrc522_to_card+0xa4>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     ba0:	10 e0       	ldi	r17, 0x00	; 0
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     ba2:	00 e0       	ldi	r16, 0x00	; 0
     ba4:	05 c0       	rjmp	.+10     	; 0xbb0 <mfrc522_to_card+0x7e>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     ba6:	10 e3       	ldi	r17, 0x30	; 48
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     ba8:	07 e7       	ldi	r16, 0x77	; 119
     baa:	02 c0       	rjmp	.+4      	; 0xbb0 <mfrc522_to_card+0x7e>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     bac:	10 e1       	ldi	r17, 0x10	; 16

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     bae:	02 e1       	ldi	r16, 0x12	; 18
     bb0:	cf 2d       	mov	r28, r15
     bb2:	de 2d       	mov	r29, r14
     bb4:	c1 2c       	mov	r12, r1
     bb6:	d1 2c       	mov	r13, r1
     bb8:	76 01       	movw	r14, r12
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
     bba:	69 91       	ld	r22, Y+
     bbc:	89 e0       	ldi	r24, 0x09	; 9
     bbe:	84 df       	rcall	.-248    	; 0xac8 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     bc0:	ff ef       	ldi	r31, 0xFF	; 255
     bc2:	cf 1a       	sub	r12, r31
     bc4:	df 0a       	sbc	r13, r31
     bc6:	ef 0a       	sbc	r14, r31
     bc8:	ff 0a       	sbc	r15, r31
     bca:	c4 14       	cp	r12, r4
     bcc:	d5 04       	cpc	r13, r5
     bce:	e6 04       	cpc	r14, r6
     bd0:	f7 04       	cpc	r15, r7
     bd2:	98 f3       	brcs	.-26     	; 0xbba <mfrc522_to_card+0x88>
     bd4:	02 c0       	rjmp	.+4      	; 0xbda <mfrc522_to_card+0xa8>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     bd6:	10 e0       	ldi	r17, 0x00	; 0
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     bd8:	00 e0       	ldi	r16, 0x00	; 0
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     bda:	69 2d       	mov	r22, r9
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	74 df       	rcall	.-280    	; 0xac8 <mfrc522_write>
    if (cmd == Transceive_CMD)
     be0:	8c e0       	ldi	r24, 0x0C	; 12
     be2:	98 12       	cpse	r9, r24
     be4:	06 c0       	rjmp	.+12     	; 0xbf2 <mfrc522_to_card+0xc0>
    {    
		n=mfrc522_read(BitFramingReg);
     be6:	8d e0       	ldi	r24, 0x0D	; 13
     be8:	7a df       	rcall	.-268    	; 0xade <mfrc522_read>
		mfrc522_write(BitFramingReg,n|0x80);  
     bea:	68 2f       	mov	r22, r24
     bec:	60 68       	ori	r22, 0x80	; 128
     bee:	8d e0       	ldi	r24, 0x0D	; 13
     bf0:	6b df       	rcall	.-298    	; 0xac8 <mfrc522_write>
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
     bf2:	84 e0       	ldi	r24, 0x04	; 4
     bf4:	74 df       	rcall	.-280    	; 0xade <mfrc522_read>
     bf6:	f8 2e       	mov	r15, r24
     bf8:	c0 e0       	ldi	r28, 0x00	; 0
     bfa:	d0 e0       	ldi	r29, 0x00	; 0
     bfc:	11 60       	ori	r17, 0x01	; 1
     bfe:	09 c0       	rjmp	.+18     	; 0xc12 <mfrc522_to_card+0xe0>
     c00:	84 e0       	ldi	r24, 0x04	; 4
     c02:	6d df       	rcall	.-294    	; 0xade <mfrc522_read>
     c04:	f8 2e       	mov	r15, r24
     c06:	21 96       	adiw	r28, 0x01	; 1
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
     c08:	cf 3c       	cpi	r28, 0xCF	; 207
     c0a:	e7 e0       	ldi	r30, 0x07	; 7
     c0c:	de 07       	cpc	r29, r30
     c0e:	09 f4       	brne	.+2      	; 0xc12 <mfrc522_to_card+0xe0>
     c10:	a2 c0       	rjmp	.+324    	; 0xd56 <mfrc522_to_card+0x224>
     c12:	8f 2d       	mov	r24, r15
     c14:	81 23       	and	r24, r17
     c16:	a1 f3       	breq	.-24     	; 0xc00 <mfrc522_to_card+0xce>
     c18:	a6 c0       	rjmp	.+332    	; 0xd66 <mfrc522_to_card+0x234>
     c1a:	01 70       	andi	r16, 0x01	; 1
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
     c1c:	f0 22       	and	r15, r16
     c1e:	11 f0       	breq	.+4      	; 0xc24 <mfrc522_to_card+0xf2>
            {   
				status = CARD_NOT_FOUND;			//??   
     c20:	c2 e0       	ldi	r28, 0x02	; 2
     c22:	01 c0       	rjmp	.+2      	; 0xc26 <mfrc522_to_card+0xf4>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
     c24:	c1 e0       	ldi	r28, 0x01	; 1
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
			}

            if (cmd == Transceive_CMD)
     c26:	fc e0       	ldi	r31, 0x0C	; 12
     c28:	9f 12       	cpse	r9, r31
     c2a:	a9 c0       	rjmp	.+338    	; 0xd7e <mfrc522_to_card+0x24c>
            {
               	n = mfrc522_read(FIFOLevelReg);
     c2c:	8a e0       	ldi	r24, 0x0A	; 10
     c2e:	57 df       	rcall	.-338    	; 0xade <mfrc522_read>
     c30:	48 2e       	mov	r4, r24
              	lastBits = mfrc522_read(ControlReg) & 0x07;
     c32:	8c e0       	ldi	r24, 0x0C	; 12
     c34:	54 df       	rcall	.-344    	; 0xade <mfrc522_read>
     c36:	28 2f       	mov	r18, r24
     c38:	27 70       	andi	r18, 0x07	; 7
                if (lastBits)
     c3a:	a9 f0       	breq	.+42     	; 0xc66 <mfrc522_to_card+0x134>
                {   
					*back_data_len = (n-1)*8 + lastBits;   
     c3c:	84 2d       	mov	r24, r4
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	01 97       	sbiw	r24, 0x01	; 1
     c42:	88 0f       	add	r24, r24
     c44:	99 1f       	adc	r25, r25
     c46:	88 0f       	add	r24, r24
     c48:	99 1f       	adc	r25, r25
     c4a:	88 0f       	add	r24, r24
     c4c:	99 1f       	adc	r25, r25
     c4e:	82 0f       	add	r24, r18
     c50:	91 1d       	adc	r25, r1
     c52:	09 2e       	mov	r0, r25
     c54:	00 0c       	add	r0, r0
     c56:	aa 0b       	sbc	r26, r26
     c58:	bb 0b       	sbc	r27, r27
     c5a:	f5 01       	movw	r30, r10
     c5c:	80 83       	st	Z, r24
     c5e:	91 83       	std	Z+1, r25	; 0x01
     c60:	a2 83       	std	Z+2, r26	; 0x02
     c62:	b3 83       	std	Z+3, r27	; 0x03
     c64:	11 c0       	rjmp	.+34     	; 0xc88 <mfrc522_to_card+0x156>
				}
                else
                {   
					*back_data_len = n*8;   
     c66:	84 2d       	mov	r24, r4
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	88 0f       	add	r24, r24
     c6c:	99 1f       	adc	r25, r25
     c6e:	88 0f       	add	r24, r24
     c70:	99 1f       	adc	r25, r25
     c72:	88 0f       	add	r24, r24
     c74:	99 1f       	adc	r25, r25
     c76:	09 2e       	mov	r0, r25
     c78:	00 0c       	add	r0, r0
     c7a:	aa 0b       	sbc	r26, r26
     c7c:	bb 0b       	sbc	r27, r27
     c7e:	f5 01       	movw	r30, r10
     c80:	80 83       	st	Z, r24
     c82:	91 83       	std	Z+1, r25	; 0x01
     c84:	a2 83       	std	Z+2, r26	; 0x02
     c86:	b3 83       	std	Z+3, r27	; 0x03
				}

                if (n == 0)
     c88:	44 20       	and	r4, r4
     c8a:	71 f0       	breq	.+28     	; 0xca8 <mfrc522_to_card+0x176>
     c8c:	84 2d       	mov	r24, r4
     c8e:	81 31       	cpi	r24, 0x11	; 17
     c90:	08 f0       	brcs	.+2      	; 0xc94 <mfrc522_to_card+0x162>
     c92:	80 e1       	ldi	r24, 0x10	; 16
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     c94:	48 2e       	mov	r4, r24
     c96:	51 2c       	mov	r5, r1
     c98:	61 2c       	mov	r6, r1
     c9a:	71 2c       	mov	r7, r1
     c9c:	41 14       	cp	r4, r1
     c9e:	51 04       	cpc	r5, r1
     ca0:	61 04       	cpc	r6, r1
     ca2:	71 04       	cpc	r7, r1
     ca4:	29 f4       	brne	.+10     	; 0xcb0 <mfrc522_to_card+0x17e>
     ca6:	6b c0       	rjmp	.+214    	; 0xd7e <mfrc522_to_card+0x24c>
     ca8:	41 2c       	mov	r4, r1
     caa:	51 2c       	mov	r5, r1
     cac:	32 01       	movw	r6, r4
     cae:	43 94       	inc	r4
     cb0:	08 2d       	mov	r16, r8
     cb2:	13 2d       	mov	r17, r3
     cb4:	c1 2c       	mov	r12, r1
     cb6:	d1 2c       	mov	r13, r1
     cb8:	76 01       	movw	r14, r12
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
     cba:	89 e0       	ldi	r24, 0x09	; 9
     cbc:	10 df       	rcall	.-480    	; 0xade <mfrc522_read>
     cbe:	f8 01       	movw	r30, r16
     cc0:	81 93       	st	Z+, r24
     cc2:	8f 01       	movw	r16, r30
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     cc4:	ff ef       	ldi	r31, 0xFF	; 255
     cc6:	cf 1a       	sub	r12, r31
     cc8:	df 0a       	sbc	r13, r31
     cca:	ef 0a       	sbc	r14, r31
     ccc:	ff 0a       	sbc	r15, r31
     cce:	c4 14       	cp	r12, r4
     cd0:	d5 04       	cpc	r13, r5
     cd2:	e6 04       	cpc	r14, r6
     cd4:	f7 04       	cpc	r15, r7
     cd6:	88 f3       	brcs	.-30     	; 0xcba <mfrc522_to_card+0x188>
     cd8:	52 c0       	rjmp	.+164    	; 0xd7e <mfrc522_to_card+0x24c>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     cda:	6c e0       	ldi	r22, 0x0C	; 12
     cdc:	81 e0       	ldi	r24, 0x01	; 1
     cde:	f4 de       	rcall	.-536    	; 0xac8 <mfrc522_write>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     ce0:	10 e3       	ldi	r17, 0x30	; 48
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     ce2:	07 e7       	ldi	r16, 0x77	; 119
     ce4:	80 cf       	rjmp	.-256    	; 0xbe6 <mfrc522_to_card+0xb4>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     ce6:	84 e0       	ldi	r24, 0x04	; 4
     ce8:	fa de       	rcall	.-524    	; 0xade <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     cea:	68 2f       	mov	r22, r24
     cec:	6f 77       	andi	r22, 0x7F	; 127
     cee:	84 e0       	ldi	r24, 0x04	; 4
     cf0:	eb de       	rcall	.-554    	; 0xac8 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     cf2:	8a e0       	ldi	r24, 0x0A	; 10
     cf4:	f4 de       	rcall	.-536    	; 0xade <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     cf6:	68 2f       	mov	r22, r24
     cf8:	60 68       	ori	r22, 0x80	; 128
     cfa:	8a e0       	ldi	r24, 0x0A	; 10
     cfc:	e5 de       	rcall	.-566    	; 0xac8 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     cfe:	60 e0       	ldi	r22, 0x00	; 0
     d00:	81 e0       	ldi	r24, 0x01	; 1
     d02:	e2 de       	rcall	.-572    	; 0xac8 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     d04:	51 2c       	mov	r5, r1
     d06:	61 2c       	mov	r6, r1
     d08:	71 2c       	mov	r7, r1
     d0a:	41 14       	cp	r4, r1
     d0c:	51 04       	cpc	r5, r1
     d0e:	61 04       	cpc	r6, r1
     d10:	71 04       	cpc	r7, r1
     d12:	09 f0       	breq	.+2      	; 0xd16 <mfrc522_to_card+0x1e4>
     d14:	48 cf       	rjmp	.-368    	; 0xba6 <mfrc522_to_card+0x74>
     d16:	e1 cf       	rjmp	.-62     	; 0xcda <mfrc522_to_card+0x1a8>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     d18:	6e e0       	ldi	r22, 0x0E	; 14
     d1a:	81 e0       	ldi	r24, 0x01	; 1
     d1c:	d5 de       	rcall	.-598    	; 0xac8 <mfrc522_write>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     d1e:	10 e1       	ldi	r17, 0x10	; 16

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     d20:	02 e1       	ldi	r16, 0x12	; 18
     d22:	67 cf       	rjmp	.-306    	; 0xbf2 <mfrc522_to_card+0xc0>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     d24:	84 e0       	ldi	r24, 0x04	; 4
     d26:	db de       	rcall	.-586    	; 0xade <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     d28:	68 2f       	mov	r22, r24
     d2a:	6f 77       	andi	r22, 0x7F	; 127
     d2c:	84 e0       	ldi	r24, 0x04	; 4
     d2e:	cc de       	rcall	.-616    	; 0xac8 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     d30:	8a e0       	ldi	r24, 0x0A	; 10
     d32:	d5 de       	rcall	.-598    	; 0xade <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     d34:	68 2f       	mov	r22, r24
     d36:	60 68       	ori	r22, 0x80	; 128
     d38:	8a e0       	ldi	r24, 0x0A	; 10
     d3a:	c6 de       	rcall	.-628    	; 0xac8 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     d3c:	60 e0       	ldi	r22, 0x00	; 0
     d3e:	81 e0       	ldi	r24, 0x01	; 1
     d40:	c3 de       	rcall	.-634    	; 0xac8 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     d42:	51 2c       	mov	r5, r1
     d44:	61 2c       	mov	r6, r1
     d46:	71 2c       	mov	r7, r1
     d48:	41 14       	cp	r4, r1
     d4a:	51 04       	cpc	r5, r1
     d4c:	61 04       	cpc	r6, r1
     d4e:	71 04       	cpc	r7, r1
     d50:	09 f0       	breq	.+2      	; 0xd54 <mfrc522_to_card+0x222>
     d52:	2c cf       	rjmp	.-424    	; 0xbac <mfrc522_to_card+0x7a>
     d54:	e1 cf       	rjmp	.-62     	; 0xd18 <mfrc522_to_card+0x1e6>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     d56:	8d e0       	ldi	r24, 0x0D	; 13
     d58:	c2 de       	rcall	.-636    	; 0xade <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     d5a:	68 2f       	mov	r22, r24
     d5c:	6f 77       	andi	r22, 0x7F	; 127
     d5e:	8d e0       	ldi	r24, 0x0D	; 13
     d60:	b3 de       	rcall	.-666    	; 0xac8 <mfrc522_write>
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
     d62:	c3 e0       	ldi	r28, 0x03	; 3
     d64:	0c c0       	rjmp	.+24     	; 0xd7e <mfrc522_to_card+0x24c>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     d66:	8d e0       	ldi	r24, 0x0D	; 13
     d68:	ba de       	rcall	.-652    	; 0xade <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     d6a:	68 2f       	mov	r22, r24
     d6c:	6f 77       	andi	r22, 0x7F	; 127
     d6e:	8d e0       	ldi	r24, 0x0D	; 13
     d70:	ab de       	rcall	.-682    	; 0xac8 <mfrc522_write>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
     d72:	86 e0       	ldi	r24, 0x06	; 6
     d74:	b4 de       	rcall	.-664    	; 0xade <mfrc522_read>
     d76:	8b 71       	andi	r24, 0x1B	; 27
     d78:	09 f4       	brne	.+2      	; 0xd7c <mfrc522_to_card+0x24a>
     d7a:	4f cf       	rjmp	.-354    	; 0xc1a <mfrc522_to_card+0xe8>
				}
            }
        }
        else
        {   
			status = ERROR;  
     d7c:	c3 e0       	ldi	r28, 0x03	; 3
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
     d7e:	8c 2f       	mov	r24, r28
     d80:	df 91       	pop	r29
     d82:	cf 91       	pop	r28
     d84:	1f 91       	pop	r17
     d86:	0f 91       	pop	r16
     d88:	ff 90       	pop	r15
     d8a:	ef 90       	pop	r14
     d8c:	df 90       	pop	r13
     d8e:	cf 90       	pop	r12
     d90:	bf 90       	pop	r11
     d92:	af 90       	pop	r10
     d94:	9f 90       	pop	r9
     d96:	8f 90       	pop	r8
     d98:	7f 90       	pop	r7
     d9a:	6f 90       	pop	r6
     d9c:	5f 90       	pop	r5
     d9e:	4f 90       	pop	r4
     da0:	3f 90       	pop	r3
     da2:	08 95       	ret

00000da4 <mfrc522_request>:
{
	mfrc522_write(CommandReg,SoftReset_CMD);
}

uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
     da4:	ef 92       	push	r14
     da6:	ff 92       	push	r15
     da8:	0f 93       	push	r16
     daa:	1f 93       	push	r17
     dac:	cf 93       	push	r28
     dae:	df 93       	push	r29
     db0:	00 d0       	rcall	.+0      	; 0xdb2 <mfrc522_request+0xe>
     db2:	1f 92       	push	r1
     db4:	cd b7       	in	r28, 0x3d	; 61
     db6:	de b7       	in	r29, 0x3e	; 62
     db8:	18 2f       	mov	r17, r24
     dba:	7b 01       	movw	r14, r22
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07);//TxLastBists = BitFramingReg[2..0]	???
     dbc:	67 e0       	ldi	r22, 0x07	; 7
     dbe:	8d e0       	ldi	r24, 0x0D	; 13
     dc0:	83 de       	rcall	.-762    	; 0xac8 <mfrc522_write>
	
	tag_type[0] = req_mode;
     dc2:	f7 01       	movw	r30, r14
     dc4:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
     dc6:	8e 01       	movw	r16, r28
     dc8:	0f 5f       	subi	r16, 0xFF	; 255
     dca:	1f 4f       	sbci	r17, 0xFF	; 255
     dcc:	97 01       	movw	r18, r14
     dce:	41 e0       	ldi	r20, 0x01	; 1
     dd0:	b7 01       	movw	r22, r14
     dd2:	8c e0       	ldi	r24, 0x0C	; 12
     dd4:	ae de       	rcall	.-676    	; 0xb32 <mfrc522_to_card>

	if ((status != CARD_FOUND) || (backBits != 0x10))
     dd6:	81 30       	cpi	r24, 0x01	; 1
     dd8:	59 f4       	brne	.+22     	; 0xdf0 <mfrc522_request+0x4c>
     dda:	49 81       	ldd	r20, Y+1	; 0x01
     ddc:	5a 81       	ldd	r21, Y+2	; 0x02
     dde:	6b 81       	ldd	r22, Y+3	; 0x03
     de0:	7c 81       	ldd	r23, Y+4	; 0x04
     de2:	40 31       	cpi	r20, 0x10	; 16
     de4:	51 05       	cpc	r21, r1
     de6:	61 05       	cpc	r22, r1
     de8:	71 05       	cpc	r23, r1
     dea:	19 f0       	breq	.+6      	; 0xdf2 <mfrc522_request+0x4e>
	{    
		status = ERROR;
     dec:	83 e0       	ldi	r24, 0x03	; 3
     dee:	01 c0       	rjmp	.+2      	; 0xdf2 <mfrc522_request+0x4e>
     df0:	83 e0       	ldi	r24, 0x03	; 3
	}
   
	return status;
}
     df2:	0f 90       	pop	r0
     df4:	0f 90       	pop	r0
     df6:	0f 90       	pop	r0
     df8:	0f 90       	pop	r0
     dfa:	df 91       	pop	r29
     dfc:	cf 91       	pop	r28
     dfe:	1f 91       	pop	r17
     e00:	0f 91       	pop	r16
     e02:	ff 90       	pop	r15
     e04:	ef 90       	pop	r14
     e06:	08 95       	ret

00000e08 <mfrc522_get_card_serial>:
    return status;
}


uint8_t mfrc522_get_card_serial(uint8_t * serial_out)
{
     e08:	ef 92       	push	r14
     e0a:	ff 92       	push	r15
     e0c:	0f 93       	push	r16
     e0e:	1f 93       	push	r17
     e10:	cf 93       	push	r28
     e12:	df 93       	push	r29
     e14:	00 d0       	rcall	.+0      	; 0xe16 <mfrc522_get_card_serial+0xe>
     e16:	1f 92       	push	r1
     e18:	cd b7       	in	r28, 0x3d	; 61
     e1a:	de b7       	in	r29, 0x3e	; 62
     e1c:	7c 01       	movw	r14, r24
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
     e1e:	60 e0       	ldi	r22, 0x00	; 0
     e20:	8d e0       	ldi	r24, 0x0D	; 13
     e22:	52 de       	rcall	.-860    	; 0xac8 <mfrc522_write>
 
    serial_out[0] = PICC_ANTICOLL;
     e24:	83 e9       	ldi	r24, 0x93	; 147
     e26:	f7 01       	movw	r30, r14
     e28:	80 83       	st	Z, r24
    serial_out[1] = 0x20;
     e2a:	80 e2       	ldi	r24, 0x20	; 32
     e2c:	81 83       	std	Z+1, r24	; 0x01
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
     e2e:	8e 01       	movw	r16, r28
     e30:	0f 5f       	subi	r16, 0xFF	; 255
     e32:	1f 4f       	sbci	r17, 0xFF	; 255
     e34:	97 01       	movw	r18, r14
     e36:	42 e0       	ldi	r20, 0x02	; 2
     e38:	b7 01       	movw	r22, r14
     e3a:	8c e0       	ldi	r24, 0x0C	; 12
     e3c:	7a de       	rcall	.-780    	; 0xb32 <mfrc522_to_card>

    if (status == CARD_FOUND)
     e3e:	81 30       	cpi	r24, 0x01	; 1
     e40:	71 f4       	brne	.+28     	; 0xe5e <mfrc522_get_card_serial+0x56>
     e42:	f7 01       	movw	r30, r14
     e44:	a7 01       	movw	r20, r14
     e46:	4c 5f       	subi	r20, 0xFC	; 252
     e48:	5f 4f       	sbci	r21, 0xFF	; 255
     e4a:	90 e0       	ldi	r25, 0x00	; 0
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
     e4c:	21 91       	ld	r18, Z+
     e4e:	92 27       	eor	r25, r18
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
     e50:	e4 17       	cp	r30, r20
     e52:	f5 07       	cpc	r31, r21
     e54:	d9 f7       	brne	.-10     	; 0xe4c <mfrc522_get_card_serial+0x44>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
     e56:	f7 01       	movw	r30, r14
     e58:	24 81       	ldd	r18, Z+4	; 0x04
     e5a:	29 13       	cpse	r18, r25
		{   
			status = ERROR;    
     e5c:	83 e0       	ldi	r24, 0x03	; 3
		}
    }
    return status;
}
     e5e:	0f 90       	pop	r0
     e60:	0f 90       	pop	r0
     e62:	0f 90       	pop	r0
     e64:	0f 90       	pop	r0
     e66:	df 91       	pop	r29
     e68:	cf 91       	pop	r28
     e6a:	1f 91       	pop	r17
     e6c:	0f 91       	pop	r16
     e6e:	ff 90       	pop	r15
     e70:	ef 90       	pop	r14
     e72:	08 95       	ret

00000e74 <spi_init>:
#include "spi.h"

#if SPI_CONFIG_AS_MASTER
void spi_init()
{
	SPI_DDR |= (1<<SPI_MOSI)|(1<<SPI_SCK)|(1<<SPI_SS);
     e74:	84 b1       	in	r24, 0x04	; 4
     e76:	87 60       	ori	r24, 0x07	; 7
     e78:	84 b9       	out	0x04, r24	; 4
	SPI_DDR &= ~(1<<SPI_MISO);
     e7a:	23 98       	cbi	0x04, 3	; 4
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);//prescaler 16
     e7c:	8c b5       	in	r24, 0x2c	; 44
     e7e:	81 65       	ori	r24, 0x51	; 81
     e80:	8c bd       	out	0x2c, r24	; 44
     e82:	08 95       	ret

00000e84 <spi_transmit>:
}


uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     e84:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     e86:	0d b4       	in	r0, 0x2d	; 45
     e88:	07 fe       	sbrs	r0, 7
     e8a:	fd cf       	rjmp	.-6      	; 0xe86 <spi_transmit+0x2>
	
	return SPDR;
     e8c:	8e b5       	in	r24, 0x2e	; 46
}
     e8e:	08 95       	ret

00000e90 <alarm_ON>:
#include "lcd1602/lcdpcf8574.h"

#include "tricolorled.h"

void alarm_ON(){
	PORTA|= (1<<DDA1);//active alarm
     e90:	11 9a       	sbi	0x02, 1	; 2
	lcd_gotoxy(13,1);
     e92:	61 e0       	ldi	r22, 0x01	; 1
     e94:	8d e0       	ldi	r24, 0x0D	; 13
     e96:	f9 dc       	rcall	.-1550   	; 0x88a <lcd_gotoxy>
	lcd_puts("ON ");
     e98:	8f e0       	ldi	r24, 0x0F	; 15
     e9a:	92 e0       	ldi	r25, 0x02	; 2
     e9c:	34 cd       	rjmp	.-1432   	; 0x906 <lcd_puts>
     e9e:	08 95       	ret

00000ea0 <alarm_OFF>:
}

void alarm_OFF(){
	PORTA&= ~(1<<DDA1);//inactive alarm
     ea0:	11 98       	cbi	0x02, 1	; 2
		lcd_gotoxy(13,1);
     ea2:	61 e0       	ldi	r22, 0x01	; 1
     ea4:	8d e0       	ldi	r24, 0x0D	; 13
     ea6:	f1 dc       	rcall	.-1566   	; 0x88a <lcd_gotoxy>
		lcd_puts("OFF");
     ea8:	8e e7       	ldi	r24, 0x7E	; 126
     eaa:	92 e0       	ldi	r25, 0x02	; 2
     eac:	2c cd       	rjmp	.-1448   	; 0x906 <lcd_puts>
     eae:	08 95       	ret

00000eb0 <secuButtonInit>:
}

void secuButtonInit(){
	DDRA |= (1<<DDA1);//set portA pin0 to digital output, used as alarm control signal, set 1 will active alarm, set 0 inactive alarm
     eb0:	09 9a       	sbi	0x01, 1	; 1
	alarm_OFF();//turn off alarm
     eb2:	f6 df       	rcall	.-20     	; 0xea0 <alarm_OFF>
	
	DDRD &= ~(1<<DDD2);//set PORTD pin2 to digital input, as security button signal input
     eb4:	52 98       	cbi	0x0a, 2	; 10
	PORTD |= (1<<PD2);//pull up resister enable
     eb6:	5a 9a       	sbi	0x0b, 2	; 11
	EICRA |= (1<<ISC21);//falling edge on INTn generates an interrupt request
     eb8:	e9 e6       	ldi	r30, 0x69	; 105
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	80 62       	ori	r24, 0x20	; 32
     ec0:	80 83       	st	Z, r24
	EIMSK |= (1<<INT2);//enable external interrupt 2
     ec2:	ea 9a       	sbi	0x1d, 2	; 29
	EIFR |= (1<<INTF2);//clear external interrupt 2 flag
     ec4:	e2 9a       	sbi	0x1c, 2	; 28
	sei();
     ec6:	78 94       	sei
     ec8:	08 95       	ret

00000eca <__vector_3>:
}


ISR(INT2_vect)
{
     eca:	1f 92       	push	r1
     ecc:	0f 92       	push	r0
     ece:	0f b6       	in	r0, 0x3f	; 63
     ed0:	0f 92       	push	r0
     ed2:	11 24       	eor	r1, r1
     ed4:	0b b6       	in	r0, 0x3b	; 59
     ed6:	0f 92       	push	r0
     ed8:	2f 93       	push	r18
     eda:	3f 93       	push	r19
     edc:	4f 93       	push	r20
     ede:	5f 93       	push	r21
     ee0:	6f 93       	push	r22
     ee2:	7f 93       	push	r23
     ee4:	8f 93       	push	r24
     ee6:	9f 93       	push	r25
     ee8:	af 93       	push	r26
     eea:	bf 93       	push	r27
     eec:	ef 93       	push	r30
     eee:	ff 93       	push	r31
	static unsigned char flag=0;
	if(0==flag){
     ef0:	80 91 ad 02 	lds	r24, 0x02AD	; 0x8002ad <flag.1890>
     ef4:	81 11       	cpse	r24, r1
     ef6:	08 c0       	rjmp	.+16     	; 0xf08 <__vector_3+0x3e>
		flag=1;
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	80 93 ad 02 	sts	0x02AD, r24	; 0x8002ad <flag.1890>
		tricolorled_onoff(LED_RED,LED_ON);
     efe:	61 e0       	ldi	r22, 0x01	; 1
     f00:	80 e0       	ldi	r24, 0x00	; 0
     f02:	4b d0       	rcall	.+150    	; 0xf9a <tricolorled_onoff>
		alarm_ON();
     f04:	c5 df       	rcall	.-118    	; 0xe90 <alarm_ON>
     f06:	06 c0       	rjmp	.+12     	; 0xf14 <__vector_3+0x4a>
		//fprintf(USART,"Allarm On!");
		
	}
	else
	{
		flag=0;
     f08:	10 92 ad 02 	sts	0x02AD, r1	; 0x8002ad <flag.1890>
		tricolorled_onoff(LED_RED,LED_OFF);
     f0c:	60 e0       	ldi	r22, 0x00	; 0
     f0e:	80 e0       	ldi	r24, 0x00	; 0
     f10:	44 d0       	rcall	.+136    	; 0xf9a <tricolorled_onoff>
		alarm_OFF();
     f12:	c6 df       	rcall	.-116    	; 0xea0 <alarm_OFF>
		//fprintf(USART,"Allarm OFF!");
	}
}
     f14:	ff 91       	pop	r31
     f16:	ef 91       	pop	r30
     f18:	bf 91       	pop	r27
     f1a:	af 91       	pop	r26
     f1c:	9f 91       	pop	r25
     f1e:	8f 91       	pop	r24
     f20:	7f 91       	pop	r23
     f22:	6f 91       	pop	r22
     f24:	5f 91       	pop	r21
     f26:	4f 91       	pop	r20
     f28:	3f 91       	pop	r19
     f2a:	2f 91       	pop	r18
     f2c:	0f 90       	pop	r0
     f2e:	0b be       	out	0x3b, r0	; 59
     f30:	0f 90       	pop	r0
     f32:	0f be       	out	0x3f, r0	; 63
     f34:	0f 90       	pop	r0
     f36:	1f 90       	pop	r1
     f38:	18 95       	reti

00000f3a <Servo_Timer3_FastPWM>:
#define PORTS PORTE
#define SPin  PE3

void Servo_Timer3_FastPWM()
{
	DDRS |= (1<<DDSPin); //set servo PWM pin as OUTPUT
     f3a:	6b 9a       	sbi	0x0d, 3	; 13
	PORTS &= ~(1<<SPin); //set servo pin to low
     f3c:	73 98       	cbi	0x0e, 3	; 14
	// TCCR3A ?Timer/Counter 3 Control Register A
	// Bit 7:6 ?COMnA1:0: Compare Output Mode for Channel A (For FAST PWM 10 = Clear OC3A on Compare match (Non-Inverting))
	// Bit 5:4 ?COMnB1:0: Compare Output Mode for Channel B (For FAST PWM 10 = Clear OC3B on Compare match (Non-Inverting))
	// Bit 3:2 ?COMnC1:0: Compare Output Mode for Channel C (For FAST PWM 10 = Clear OC3C on Compare match (Non-Inverting))
	// Bit 1:0 ?WGMn1:0: Waveform Generation Mode (Waveform bits WGM3(3..0) 1110 Fast PWM ICR3 is TOP)
	TCCR3A = 0b10000010;	// Fast PWM non inverting, ICR3 used as TOP
     f3e:	82 e8       	ldi	r24, 0x82	; 130
     f40:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	// Bit 7 ?ICNCn: Input Capture Noise Canceler
	// Bit 6 ?ICESn: Input Capture Edge Select
	// Bit 5 ?Reserved Bit
	// Bit 4:3 ?WGMn3:2: Waveform Generation Mode
	// Bit 2:0 ?CSn2:0: Clock Select
	TCCR3B = 0b00011010;	// Fast PWM, Use Prescaler 8
     f44:	8a e1       	ldi	r24, 0x1A	; 26
     f46:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>

	// TCCR3C ?Timer/Counter 3 Control Register C
	// Bit 7 ?FOCnA: Force Output Compare for Channel A
	// Bit 6 ?FOCnB: Force Output Compare for Channel B
	// Bit 5 ?FOCnC: Force Output Compare for Channel C
	TCCR3C = 0b00000000;
     f4a:	10 92 92 00 	sts	0x0092, r1	; 0x800092 <__TEXT_REGION_LENGTH__+0x700092>
	// For the SERVO, the pulses should occur every 18ms, i.e. 18000uS
	// With a 2MHz clock speed, each clock pulse takes 0.5us, therefore need to count 36000 clock pulses
	// Decimal 36000 = 0x8CA0
	// This count value defines where a single cycle ends.
	// The actual pulse width is much shorter than the whole cycle.
	ICR3H = 0x8C; // 16-bit access (write high byte first, read low byte first)
     f4e:	8c e8       	ldi	r24, 0x8C	; 140
     f50:	80 93 97 00 	sts	0x0097, r24	; 0x800097 <__TEXT_REGION_LENGTH__+0x700097>
	ICR3L = 0xA0;
     f54:	80 ea       	ldi	r24, 0xA0	; 160
     f56:	80 93 96 00 	sts	0x0096, r24	; 0x800096 <__TEXT_REGION_LENGTH__+0x700096>

	// Set Timer/Counter count/value registers (16 bit) TCNT1H and TCNT1L
	TCNT3H = 0; // 16-bit access (write high byte first, read low byte first)
     f5a:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
	TCNT3L = 0;
     f5e:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>

	// Initialise Channel A servo to mid-range position
	// Set Timer/Counter Output Compare Registers (16 bit) OCR3AH and OCR3AL
	// Pulse width ranges from 750uS to 2250uS
	// 'Neutral' (Mid range) pulse width 1.5mS = 1500uS pulse width
	OCR3A = 3000;
     f62:	88 eb       	ldi	r24, 0xB8	; 184
     f64:	9b e0       	ldi	r25, 0x0B	; 11
     f66:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     f6a:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
	// Bit 5 ?ICIEn: Timer/Countern, Input Capture Interrupt Enable
	// Bit 3 ?OCIEnC: Timer/Countern, Output Compare C Match Interrupt Enable
	// Bit 2 ?OCIEnB: Timer/Countern, Output Compare B Match Interrupt Enable
	// Bit 1 ?OCIEnA: Timer/Countern, Output Compare A Match Interrupt Enable
	// Bit 0 ?TOIEn: Timer/Countern, Overflow Interrupt Enable
	TIMSK3 = 0b00000000;	// No interrupts needed, PWM pulses appear directly on OC3A (Port E Bit3)
     f6e:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
	
	// TIFR3 ?Timer/Counter3 Interrupt Flag Register
	TIFR3 = 0b00101111;		// Clear all interrupt flags
     f72:	8f e2       	ldi	r24, 0x2F	; 47
     f74:	88 bb       	out	0x18, r24	; 24
	
	sei();// Enable interrupts at global level Set Global Interrupt Enable bit
     f76:	78 94       	sei
     f78:	08 95       	ret

00000f7a <SetServoPosition>:
}

// set Servo position to 0-180(+/-10)degree, Pulse width ranges from 500us to 2500us
void SetServoPosition(unsigned char sw){
	if(0==sw){
     f7a:	81 11       	cpse	r24, r1
     f7c:	07 c0       	rjmp	.+14     	; 0xf8c <SetServoPosition+0x12>
		OCR3A=2500;
     f7e:	84 ec       	ldi	r24, 0xC4	; 196
     f80:	99 e0       	ldi	r25, 0x09	; 9
     f82:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     f86:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
     f8a:	08 95       	ret
	}
	else{
		OCR3A=4300;
     f8c:	8c ec       	ldi	r24, 0xCC	; 204
     f8e:	90 e1       	ldi	r25, 0x10	; 16
     f90:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     f94:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
     f98:	08 95       	ret

00000f9a <tricolorled_onoff>:
	_delay_ms(1000);
	tricolorled_onoff(LED_BLUE,LED_OFF);	
	};
	
void tricolorled_onoff(unsigned char color, unsigned char ledonoff){
	switch(color){
     f9a:	81 30       	cpi	r24, 0x01	; 1
     f9c:	91 f0       	breq	.+36     	; 0xfc2 <tricolorled_onoff+0x28>
     f9e:	18 f0       	brcs	.+6      	; 0xfa6 <tricolorled_onoff+0xc>
     fa0:	82 30       	cpi	r24, 0x02	; 2
     fa2:	e9 f0       	breq	.+58     	; 0xfde <tricolorled_onoff+0x44>
     fa4:	2a c0       	rjmp	.+84     	; 0xffa <tricolorled_onoff+0x60>
		case LED_RED:
				if(ledonoff){
     fa6:	66 23       	and	r22, r22
     fa8:	31 f0       	breq	.+12     	; 0xfb6 <tricolorled_onoff+0x1c>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_RED_PIN); //turn on led
     faa:	eb e0       	ldi	r30, 0x0B	; 11
     fac:	f1 e0       	ldi	r31, 0x01	; 1
     fae:	80 81       	ld	r24, Z
     fb0:	81 60       	ori	r24, 0x01	; 1
     fb2:	80 83       	st	Z, r24
     fb4:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_RED_PIN); //turn off led 
     fb6:	eb e0       	ldi	r30, 0x0B	; 11
     fb8:	f1 e0       	ldi	r31, 0x01	; 1
     fba:	80 81       	ld	r24, Z
     fbc:	8e 7f       	andi	r24, 0xFE	; 254
     fbe:	80 83       	st	Z, r24
     fc0:	08 95       	ret
				};
				break;
		case LED_GREEN:
				if(ledonoff){
     fc2:	66 23       	and	r22, r22
     fc4:	31 f0       	breq	.+12     	; 0xfd2 <tricolorled_onoff+0x38>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_GREEN_PIN); //turn on led
     fc6:	eb e0       	ldi	r30, 0x0B	; 11
     fc8:	f1 e0       	ldi	r31, 0x01	; 1
     fca:	80 81       	ld	r24, Z
     fcc:	82 60       	ori	r24, 0x02	; 2
     fce:	80 83       	st	Z, r24
     fd0:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_GREEN_PIN); //turn off led
     fd2:	eb e0       	ldi	r30, 0x0B	; 11
     fd4:	f1 e0       	ldi	r31, 0x01	; 1
     fd6:	80 81       	ld	r24, Z
     fd8:	8d 7f       	andi	r24, 0xFD	; 253
     fda:	80 83       	st	Z, r24
     fdc:	08 95       	ret
				};
				break;
		case LED_BLUE:
				if(ledonoff){
     fde:	66 23       	and	r22, r22
     fe0:	31 f0       	breq	.+12     	; 0xfee <tricolorled_onoff+0x54>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_BLUE_PIN); //turn on led
     fe2:	eb e0       	ldi	r30, 0x0B	; 11
     fe4:	f1 e0       	ldi	r31, 0x01	; 1
     fe6:	80 81       	ld	r24, Z
     fe8:	84 60       	ori	r24, 0x04	; 4
     fea:	80 83       	st	Z, r24
     fec:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_BLUE_PIN); //turn off led
     fee:	eb e0       	ldi	r30, 0x0B	; 11
     ff0:	f1 e0       	ldi	r31, 0x01	; 1
     ff2:	80 81       	ld	r24, Z
     ff4:	8b 7f       	andi	r24, 0xFB	; 251
     ff6:	80 83       	st	Z, r24
     ff8:	08 95       	ret
				};
				break;
		default: TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
     ffa:	eb e0       	ldi	r30, 0x0B	; 11
     ffc:	f1 e0       	ldi	r31, 0x01	; 1
     ffe:	80 81       	ld	r24, Z
    1000:	88 7f       	andi	r24, 0xF8	; 248
    1002:	80 83       	st	Z, r24
    1004:	08 95       	ret

00001006 <triColorLed_init>:
#define TRICOLORLED_GREEN_PIN PL1
#define TRICOLORLED_BLUE_PIN PL2

void triColorLed_init(){
	
	TRICOLORLED_DDR |= (1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN) ; //set three pins to output
    1006:	ea e0       	ldi	r30, 0x0A	; 10
    1008:	f1 e0       	ldi	r31, 0x01	; 1
    100a:	80 81       	ld	r24, Z
    100c:	87 60       	ori	r24, 0x07	; 7
    100e:	80 83       	st	Z, r24
	TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
    1010:	eb e0       	ldi	r30, 0x0B	; 11
    1012:	f1 e0       	ldi	r31, 0x01	; 1
    1014:	80 81       	ld	r24, Z
    1016:	88 7f       	andi	r24, 0xF8	; 248
    1018:	80 83       	st	Z, r24
	
	//check red led
	tricolorled_onoff(LED_RED,LED_ON);
    101a:	61 e0       	ldi	r22, 0x01	; 1
    101c:	80 e0       	ldi	r24, 0x00	; 0
    101e:	bd df       	rcall	.-134    	; 0xf9a <tricolorled_onoff>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1020:	2f ef       	ldi	r18, 0xFF	; 255
    1022:	83 ed       	ldi	r24, 0xD3	; 211
    1024:	90 e3       	ldi	r25, 0x30	; 48
    1026:	21 50       	subi	r18, 0x01	; 1
    1028:	80 40       	sbci	r24, 0x00	; 0
    102a:	90 40       	sbci	r25, 0x00	; 0
    102c:	e1 f7       	brne	.-8      	; 0x1026 <triColorLed_init+0x20>
    102e:	00 c0       	rjmp	.+0      	; 0x1030 <triColorLed_init+0x2a>
    1030:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_RED,LED_OFF);
    1032:	60 e0       	ldi	r22, 0x00	; 0
    1034:	80 e0       	ldi	r24, 0x00	; 0
    1036:	b1 df       	rcall	.-158    	; 0xf9a <tricolorled_onoff>
	//check green led
	tricolorled_onoff(LED_GREEN,LED_ON);
    1038:	61 e0       	ldi	r22, 0x01	; 1
    103a:	81 e0       	ldi	r24, 0x01	; 1
    103c:	ae df       	rcall	.-164    	; 0xf9a <tricolorled_onoff>
    103e:	2f ef       	ldi	r18, 0xFF	; 255
    1040:	83 ed       	ldi	r24, 0xD3	; 211
    1042:	90 e3       	ldi	r25, 0x30	; 48
    1044:	21 50       	subi	r18, 0x01	; 1
    1046:	80 40       	sbci	r24, 0x00	; 0
    1048:	90 40       	sbci	r25, 0x00	; 0
    104a:	e1 f7       	brne	.-8      	; 0x1044 <triColorLed_init+0x3e>
    104c:	00 c0       	rjmp	.+0      	; 0x104e <triColorLed_init+0x48>
    104e:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_GREEN,LED_OFF);
    1050:	60 e0       	ldi	r22, 0x00	; 0
    1052:	81 e0       	ldi	r24, 0x01	; 1
    1054:	a2 df       	rcall	.-188    	; 0xf9a <tricolorled_onoff>
	//check blue led
	tricolorled_onoff(LED_BLUE,LED_ON);
    1056:	61 e0       	ldi	r22, 0x01	; 1
    1058:	82 e0       	ldi	r24, 0x02	; 2
    105a:	9f df       	rcall	.-194    	; 0xf9a <tricolorled_onoff>
    105c:	2f ef       	ldi	r18, 0xFF	; 255
    105e:	83 ed       	ldi	r24, 0xD3	; 211
    1060:	90 e3       	ldi	r25, 0x30	; 48
    1062:	21 50       	subi	r18, 0x01	; 1
    1064:	80 40       	sbci	r24, 0x00	; 0
    1066:	90 40       	sbci	r25, 0x00	; 0
    1068:	e1 f7       	brne	.-8      	; 0x1062 <triColorLed_init+0x5c>
    106a:	00 c0       	rjmp	.+0      	; 0x106c <triColorLed_init+0x66>
    106c:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_BLUE,LED_OFF);	
    106e:	60 e0       	ldi	r22, 0x00	; 0
    1070:	82 e0       	ldi	r24, 0x02	; 2
    1072:	93 cf       	rjmp	.-218    	; 0xf9a <tricolorled_onoff>
    1074:	08 95       	ret

00001076 <tricolorled_toggle>:
		         break;		
	}
	};
	
	void tricolorled_toggle(unsigned char color){
		switch(color){
    1076:	81 30       	cpi	r24, 0x01	; 1
    1078:	59 f0       	breq	.+22     	; 0x1090 <tricolorled_toggle+0x1a>
    107a:	18 f0       	brcs	.+6      	; 0x1082 <tricolorled_toggle+0xc>
    107c:	82 30       	cpi	r24, 0x02	; 2
    107e:	79 f0       	breq	.+30     	; 0x109e <tricolorled_toggle+0x28>
    1080:	15 c0       	rjmp	.+42     	; 0x10ac <tricolorled_toggle+0x36>
			case LED_RED:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_RED_PIN); //toggle led
    1082:	eb e0       	ldi	r30, 0x0B	; 11
    1084:	f1 e0       	ldi	r31, 0x01	; 1
    1086:	90 81       	ld	r25, Z
    1088:	81 e0       	ldi	r24, 0x01	; 1
    108a:	89 27       	eor	r24, r25
    108c:	80 83       	st	Z, r24
			    break;
    108e:	08 95       	ret
			case LED_GREEN:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_GREEN_PIN); //toggle led
    1090:	eb e0       	ldi	r30, 0x0B	; 11
    1092:	f1 e0       	ldi	r31, 0x01	; 1
    1094:	90 81       	ld	r25, Z
    1096:	82 e0       	ldi	r24, 0x02	; 2
    1098:	89 27       	eor	r24, r25
    109a:	80 83       	st	Z, r24
			    break;
    109c:	08 95       	ret
			case LED_BLUE:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_BLUE_PIN); //toggle led
    109e:	eb e0       	ldi	r30, 0x0B	; 11
    10a0:	f1 e0       	ldi	r31, 0x01	; 1
    10a2:	90 81       	ld	r25, Z
    10a4:	84 e0       	ldi	r24, 0x04	; 4
    10a6:	89 27       	eor	r24, r25
    10a8:	80 83       	st	Z, r24
			    break;
    10aa:	08 95       	ret
			default: TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
    10ac:	eb e0       	ldi	r30, 0x0B	; 11
    10ae:	f1 e0       	ldi	r31, 0x01	; 1
    10b0:	80 81       	ld	r24, Z
    10b2:	88 7f       	andi	r24, 0xF8	; 248
    10b4:	80 83       	st	Z, r24
    10b6:	08 95       	ret

000010b8 <dht_getdata>:
#elif DHT_FLOAT == 0
int8_t dht_gethumidity(int8_t *humidity) {
	int8_t temperature = 0;
#endif
	return dht_getdata(&temperature, humidity);
}
    10b8:	8f 92       	push	r8
    10ba:	9f 92       	push	r9
    10bc:	bf 92       	push	r11
    10be:	cf 92       	push	r12
    10c0:	df 92       	push	r13
    10c2:	ef 92       	push	r14
    10c4:	ff 92       	push	r15
    10c6:	1f 93       	push	r17
    10c8:	cf 93       	push	r28
    10ca:	df 93       	push	r29
    10cc:	00 d0       	rcall	.+0      	; 0x10ce <dht_getdata+0x16>
    10ce:	1f 92       	push	r1
    10d0:	1f 92       	push	r1
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
    10d6:	7c 01       	movw	r14, r24
    10d8:	4b 01       	movw	r8, r22
    10da:	fe 01       	movw	r30, r28
    10dc:	31 96       	adiw	r30, 0x01	; 1
    10de:	85 e0       	ldi	r24, 0x05	; 5
    10e0:	df 01       	movw	r26, r30
    10e2:	1d 92       	st	X+, r1
    10e4:	8a 95       	dec	r24
    10e6:	e9 f7       	brne	.-6      	; 0x10e2 <dht_getdata+0x2a>
    10e8:	24 9a       	sbi	0x04, 4	; 4
    10ea:	2c 9a       	sbi	0x05, 4	; 5
    10ec:	bf ef       	ldi	r27, 0xFF	; 255
    10ee:	e1 ee       	ldi	r30, 0xE1	; 225
    10f0:	f4 e0       	ldi	r31, 0x04	; 4
    10f2:	b1 50       	subi	r27, 0x01	; 1
    10f4:	e0 40       	sbci	r30, 0x00	; 0
    10f6:	f0 40       	sbci	r31, 0x00	; 0
    10f8:	e1 f7       	brne	.-8      	; 0x10f2 <dht_getdata+0x3a>
    10fa:	00 c0       	rjmp	.+0      	; 0x10fc <dht_getdata+0x44>
    10fc:	00 00       	nop
    10fe:	2c 98       	cbi	0x05, 4	; 5
    1100:	2f ef       	ldi	r18, 0xFF	; 255
    1102:	80 ee       	ldi	r24, 0xE0	; 224
    1104:	90 e0       	ldi	r25, 0x00	; 0
    1106:	21 50       	subi	r18, 0x01	; 1
    1108:	80 40       	sbci	r24, 0x00	; 0
    110a:	90 40       	sbci	r25, 0x00	; 0
    110c:	e1 f7       	brne	.-8      	; 0x1106 <dht_getdata+0x4e>
    110e:	00 c0       	rjmp	.+0      	; 0x1110 <dht_getdata+0x58>
    1110:	00 00       	nop
    1112:	2c 9a       	sbi	0x05, 4	; 5
    1114:	24 98       	cbi	0x04, 4	; 4
    1116:	a5 ed       	ldi	r26, 0xD5	; 213
    1118:	aa 95       	dec	r26
    111a:	f1 f7       	brne	.-4      	; 0x1118 <dht_getdata+0x60>
    111c:	00 00       	nop
    111e:	1c 99       	sbic	0x03, 4	; 3
    1120:	5f c0       	rjmp	.+190    	; 0x11e0 <dht_getdata+0x128>
    1122:	ef e3       	ldi	r30, 0x3F	; 63
    1124:	f1 e0       	ldi	r31, 0x01	; 1
    1126:	31 97       	sbiw	r30, 0x01	; 1
    1128:	f1 f7       	brne	.-4      	; 0x1126 <dht_getdata+0x6e>
    112a:	00 c0       	rjmp	.+0      	; 0x112c <dht_getdata+0x74>
    112c:	00 00       	nop
    112e:	1c 9b       	sbis	0x03, 4	; 3
    1130:	59 c0       	rjmp	.+178    	; 0x11e4 <dht_getdata+0x12c>
    1132:	8f e3       	ldi	r24, 0x3F	; 63
    1134:	91 e0       	ldi	r25, 0x01	; 1
    1136:	01 97       	sbiw	r24, 0x01	; 1
    1138:	f1 f7       	brne	.-4      	; 0x1136 <dht_getdata+0x7e>
    113a:	00 c0       	rjmp	.+0      	; 0x113c <dht_getdata+0x84>
    113c:	00 00       	nop
    113e:	de 01       	movw	r26, r28
    1140:	11 96       	adiw	r26, 0x01	; 1
    1142:	6e 01       	movw	r12, r28
    1144:	96 e0       	ldi	r25, 0x06	; 6
    1146:	c9 0e       	add	r12, r25
    1148:	d1 1c       	adc	r13, r1
    114a:	17 e0       	ldi	r17, 0x07	; 7
    114c:	b1 2c       	mov	r11, r1
    114e:	60 e0       	ldi	r22, 0x00	; 0
    1150:	e1 e0       	ldi	r30, 0x01	; 1
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	79 ec       	ldi	r23, 0xC9	; 201
    1156:	90 e0       	ldi	r25, 0x00	; 0
    1158:	24 c0       	rjmp	.+72     	; 0x11a2 <dht_getdata+0xea>
    115a:	21 50       	subi	r18, 0x01	; 1
    115c:	31 09       	sbc	r19, r1
    115e:	19 f4       	brne	.+6      	; 0x1166 <dht_getdata+0xae>
    1160:	43 c0       	rjmp	.+134    	; 0x11e8 <dht_getdata+0x130>
    1162:	27 2f       	mov	r18, r23
    1164:	39 2f       	mov	r19, r25
    1166:	1c 9b       	sbis	0x03, 4	; 3
    1168:	f8 cf       	rjmp	.-16     	; 0x115a <dht_getdata+0xa2>
    116a:	20 ea       	ldi	r18, 0xA0	; 160
    116c:	2a 95       	dec	r18
    116e:	f1 f7       	brne	.-4      	; 0x116c <dht_getdata+0xb4>
    1170:	1c 9b       	sbis	0x03, 4	; 3
    1172:	08 c0       	rjmp	.+16     	; 0x1184 <dht_getdata+0xcc>
    1174:	9f 01       	movw	r18, r30
    1176:	04 2e       	mov	r0, r20
    1178:	02 c0       	rjmp	.+4      	; 0x117e <dht_getdata+0xc6>
    117a:	22 0f       	add	r18, r18
    117c:	33 1f       	adc	r19, r19
    117e:	0a 94       	dec	r0
    1180:	e2 f7       	brpl	.-8      	; 0x117a <dht_getdata+0xc2>
    1182:	82 2b       	or	r24, r18
    1184:	27 2f       	mov	r18, r23
    1186:	39 2f       	mov	r19, r25
    1188:	03 c0       	rjmp	.+6      	; 0x1190 <dht_getdata+0xd8>
    118a:	21 50       	subi	r18, 0x01	; 1
    118c:	31 09       	sbc	r19, r1
    118e:	71 f1       	breq	.+92     	; 0x11ec <dht_getdata+0x134>
    1190:	1c 99       	sbic	0x03, 4	; 3
    1192:	fb cf       	rjmp	.-10     	; 0x118a <dht_getdata+0xd2>
    1194:	41 50       	subi	r20, 0x01	; 1
    1196:	51 09       	sbc	r21, r1
    1198:	20 f7       	brcc	.-56     	; 0x1162 <dht_getdata+0xaa>
    119a:	8d 93       	st	X+, r24
    119c:	ac 15       	cp	r26, r12
    119e:	bd 05       	cpc	r27, r13
    11a0:	21 f0       	breq	.+8      	; 0x11aa <dht_getdata+0xf2>
    11a2:	41 2f       	mov	r20, r17
    11a4:	5b 2d       	mov	r21, r11
    11a6:	86 2f       	mov	r24, r22
    11a8:	dc cf       	rjmp	.-72     	; 0x1162 <dht_getdata+0xaa>
    11aa:	24 9a       	sbi	0x04, 4	; 4
    11ac:	2c 9a       	sbi	0x05, 4	; 5
    11ae:	8f ef       	ldi	r24, 0xFF	; 255
    11b0:	91 ee       	ldi	r25, 0xE1	; 225
    11b2:	a4 e0       	ldi	r26, 0x04	; 4
    11b4:	81 50       	subi	r24, 0x01	; 1
    11b6:	90 40       	sbci	r25, 0x00	; 0
    11b8:	a0 40       	sbci	r26, 0x00	; 0
    11ba:	e1 f7       	brne	.-8      	; 0x11b4 <dht_getdata+0xfc>
    11bc:	00 c0       	rjmp	.+0      	; 0x11be <dht_getdata+0x106>
    11be:	00 00       	nop
    11c0:	29 81       	ldd	r18, Y+1	; 0x01
    11c2:	3b 81       	ldd	r19, Y+3	; 0x03
    11c4:	8a 81       	ldd	r24, Y+2	; 0x02
    11c6:	82 0f       	add	r24, r18
    11c8:	83 0f       	add	r24, r19
    11ca:	9c 81       	ldd	r25, Y+4	; 0x04
    11cc:	89 0f       	add	r24, r25
    11ce:	9d 81       	ldd	r25, Y+5	; 0x05
    11d0:	89 13       	cpse	r24, r25
    11d2:	0e c0       	rjmp	.+28     	; 0x11f0 <dht_getdata+0x138>
    11d4:	f7 01       	movw	r30, r14
    11d6:	30 83       	st	Z, r19
    11d8:	d4 01       	movw	r26, r8
    11da:	2c 93       	st	X, r18
    11dc:	80 e0       	ldi	r24, 0x00	; 0
    11de:	09 c0       	rjmp	.+18     	; 0x11f2 <dht_getdata+0x13a>
    11e0:	8f ef       	ldi	r24, 0xFF	; 255
    11e2:	07 c0       	rjmp	.+14     	; 0x11f2 <dht_getdata+0x13a>
    11e4:	8f ef       	ldi	r24, 0xFF	; 255
    11e6:	05 c0       	rjmp	.+10     	; 0x11f2 <dht_getdata+0x13a>
    11e8:	8f ef       	ldi	r24, 0xFF	; 255
    11ea:	03 c0       	rjmp	.+6      	; 0x11f2 <dht_getdata+0x13a>
    11ec:	8f ef       	ldi	r24, 0xFF	; 255
    11ee:	01 c0       	rjmp	.+2      	; 0x11f2 <dht_getdata+0x13a>
    11f0:	8f ef       	ldi	r24, 0xFF	; 255
    11f2:	0f 90       	pop	r0
    11f4:	0f 90       	pop	r0
    11f6:	0f 90       	pop	r0
    11f8:	0f 90       	pop	r0
    11fa:	0f 90       	pop	r0
    11fc:	df 91       	pop	r29
    11fe:	cf 91       	pop	r28
    1200:	1f 91       	pop	r17
    1202:	ff 90       	pop	r15
    1204:	ef 90       	pop	r14
    1206:	df 90       	pop	r13
    1208:	cf 90       	pop	r12
    120a:	bf 90       	pop	r11
    120c:	9f 90       	pop	r9
    120e:	8f 90       	pop	r8
    1210:	08 95       	ret

00001212 <dht_gettemperaturehumidity>:
#if DHT_FLOAT == 1
int8_t dht_gettemperaturehumidity(float *temperature, float *humidity) {
#elif DHT_FLOAT == 0
	int8_t dht_gettemperaturehumidity(int8_t *temperature, int8_t *humidity) {
#endif
	return dht_getdata(temperature, humidity);
    1212:	52 cf       	rjmp	.-348    	; 0x10b8 <dht_getdata>
}
    1214:	08 95       	ret

00001216 <USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK>:
	// bit 4 FE Frame Error (flag) - programmatically clear this when writing to UCSRA
	// bit 3 DOR Data OverRun (flag)
	// bit 2 PE Parity Error
	// bit 1 UX2 Double the USART TX speed (but also depends on value loaded into the Baud Rate Registers)
	// bit 0 MPCM Multi-Processor Communication Mode
	UCSR0A = 0b00000010; // Set U2X (Double the USART Tx speed, to reduce clocking error)
    1216:	82 e0       	ldi	r24, 0x02	; 2
    1218:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
	// bit 2 UCSZ2 Character Size (see also UCSZ1:0 in UCSRC)
	// 0 = 5,6,7 or 8-bit data
	// 1 = 9-bit data
	// bit 1 RXB8 RX Data bit 8 (only for 9-bit data)
	// bit 0 TXB8 TX Data bit 8 (only for 9-bit data)
	UCSR0B = 0b10011000;  // RX Complete Int Enable, RX Enable, TX Enable, 8-bit data
    121c:	88 e9       	ldi	r24, 0x98	; 152
    121e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	// 11 = 8-bit data (UCSZ2 = 0)
	// 11 = 9-bit data (UCSZ2 = 1)
	// bit 0 UCPOL Clock POLarity
	// 0 Rising XCK edge
	// 1 Falling XCK edge
	UCSR0C = 0b00000111;		// Asynchronous, No Parity, 1 stop, 8-bit data, Falling XCK edge
    1222:	87 e0       	ldi	r24, 0x07	; 7
    1224:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>

	// UBRR0 - USART Baud Rate Register (16-bit register, comprising UBRR0H and UBRR0L)
	UBRR0H = 0; // 9600 baud, UBRR = 12, and  U2X must be set to '1' in UCSRA
    1228:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = F_CPU/8/9600-1;
    122c:	8f ec       	ldi	r24, 0xCF	; 207
    122e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
    1232:	08 95       	ret

00001234 <USART0_TX_SingleByte>:
	//sei();	   // Enable interrupts at global level, set Global Interrupt Enable (I) bit
}

 void USART0_TX_SingleByte(unsigned char cByte)
{
	while(!(UCSR0A & (1 << UDRE0)));	// Wait for Tx Buffer to become empty (check UDRE flag)
    1234:	e0 ec       	ldi	r30, 0xC0	; 192
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	90 81       	ld	r25, Z
    123a:	95 ff       	sbrs	r25, 5
    123c:	fd cf       	rjmp	.-6      	; 0x1238 <USART0_TX_SingleByte+0x4>
	UDR0 = cByte;	// Writing to the UDR transmit buffer causes the byte to be transmitted
    123e:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    1242:	08 95       	ret

00001244 <USART0_TX_String>:
}

void USART0_TX_String(char* sData)
{
    1244:	0f 93       	push	r16
    1246:	1f 93       	push	r17
    1248:	cf 93       	push	r28
    124a:	df 93       	push	r29
	int iCount;
	int iStrlen = strlen(sData);
    124c:	fc 01       	movw	r30, r24
    124e:	01 90       	ld	r0, Z+
    1250:	00 20       	and	r0, r0
    1252:	e9 f7       	brne	.-6      	; 0x124e <USART0_TX_String+0xa>
    1254:	31 97       	sbiw	r30, 0x01	; 1
    1256:	e8 1b       	sub	r30, r24
    1258:	f9 0b       	sbc	r31, r25
	if(0 != iStrlen)
    125a:	71 f0       	breq	.+28     	; 0x1278 <USART0_TX_String+0x34>
	{
		for(iCount = 0; iCount < iStrlen; iCount++)
    125c:	4a f0       	brmi	.+18     	; 0x1270 <USART0_TX_String+0x2c>
    125e:	ec 01       	movw	r28, r24
    1260:	8c 01       	movw	r16, r24
    1262:	0e 0f       	add	r16, r30
    1264:	1f 1f       	adc	r17, r31
		{
			USART0_TX_SingleByte(sData[iCount]);
    1266:	89 91       	ld	r24, Y+
    1268:	e5 df       	rcall	.-54     	; 0x1234 <USART0_TX_SingleByte>
{
	int iCount;
	int iStrlen = strlen(sData);
	if(0 != iStrlen)
	{
		for(iCount = 0; iCount < iStrlen; iCount++)
    126a:	c0 17       	cp	r28, r16
    126c:	d1 07       	cpc	r29, r17
    126e:	d9 f7       	brne	.-10     	; 0x1266 <USART0_TX_String+0x22>
		{
			USART0_TX_SingleByte(sData[iCount]);
		}
		USART0_TX_SingleByte(CR);
    1270:	8d e0       	ldi	r24, 0x0D	; 13
    1272:	e0 df       	rcall	.-64     	; 0x1234 <USART0_TX_SingleByte>
		USART0_TX_SingleByte(LF);
    1274:	8a e0       	ldi	r24, 0x0A	; 10
    1276:	de df       	rcall	.-68     	; 0x1234 <USART0_TX_SingleByte>
	}
}
    1278:	df 91       	pop	r29
    127a:	cf 91       	pop	r28
    127c:	1f 91       	pop	r17
    127e:	0f 91       	pop	r16
    1280:	08 95       	ret

00001282 <__vector_25>:
// {
// 	USART0_TX_String("Enter command {1,2,3,4} >");
// }

ISR(USART0_RX_vect) // (USART_RX_Complete_Handler) USART Receive-Complete Interrupt Handler
{
    1282:	1f 92       	push	r1
    1284:	0f 92       	push	r0
    1286:	0f b6       	in	r0, 0x3f	; 63
    1288:	0f 92       	push	r0
    128a:	11 24       	eor	r1, r1
// 		USART0_TX_String("Command '4' received");
// 		PORTB = 0b000001000;		// Turn on LED (bit 3)
// 		break;
// 	}
// 	USART0_DisplayPrompt();
}
    128c:	0f 90       	pop	r0
    128e:	0f be       	out	0x3f, r0	; 63
    1290:	0f 90       	pop	r0
    1292:	1f 90       	pop	r1
    1294:	18 95       	reti

00001296 <usart_putchar_printf>:

//Portotype functions
int usart_putchar_printf(char var, FILE *stream)
{
    1296:	cf 93       	push	r28
    1298:	c8 2f       	mov	r28, r24
	if (var == '\n') USART0_TX_SingleByte('\r');
    129a:	8a 30       	cpi	r24, 0x0A	; 10
    129c:	11 f4       	brne	.+4      	; 0x12a2 <usart_putchar_printf+0xc>
    129e:	8d e0       	ldi	r24, 0x0D	; 13
    12a0:	c9 df       	rcall	.-110    	; 0x1234 <USART0_TX_SingleByte>
	USART0_TX_SingleByte(var);
    12a2:	8c 2f       	mov	r24, r28
    12a4:	c7 df       	rcall	.-114    	; 0x1234 <USART0_TX_SingleByte>
	return 0;
}
    12a6:	80 e0       	ldi	r24, 0x00	; 0
    12a8:	90 e0       	ldi	r25, 0x00	; 0
    12aa:	cf 91       	pop	r28
    12ac:	08 95       	ret

000012ae <tiemr5_10ms_tick_configure>:
	}
}
//set 10ms tick to measure time
void tiemr5_10ms_tick_configure()
{
	TCCR5A = 0b00000000;	// Normal port operation (OC5A, OC5B, OC5C), Clear Timer on 'Compare Match' (CTC) waveform mode)
    12ae:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
	TCCR5B = 0b00001010;	// CTC waveform mode, use prescaler 8
    12b2:	8a e0       	ldi	r24, 0x0A	; 10
    12b4:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <__TEXT_REGION_LENGTH__+0x700121>
	
	// For F_CPU Mhz cup clock to achieve a 10 millisecond(100MHz) interval:
	// Need to count F_CPU/100 clock cycles (but already divided by 8)
	// So actually need to count to (F_CPU/100 / 8-1) = 16000000/100/8 -1 = 19999 decimal, = 4E1F Hex
	OCR5AH = 0x4E; // Output Compare Registers (16 bit) OCR5BH and OCR5BL
    12b8:	8e e4       	ldi	r24, 0x4E	; 78
    12ba:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <__TEXT_REGION_LENGTH__+0x700129>
	OCR5AL = 0x1F;
    12be:	8f e1       	ldi	r24, 0x1F	; 31
    12c0:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <__TEXT_REGION_LENGTH__+0x700128>

	TCNT5H = 0b00000000;	// Timer/Counter count/value registers (16 bit) TCNT5H and TCNT5L
    12c4:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <__TEXT_REGION_LENGTH__+0x700125>
	TCNT5L = 0b00000000;
    12c8:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__TEXT_REGION_LENGTH__+0x700124>
	TIMSK5 = 0b00000010;	// bit 1 OCIE5A		Use 'Output Compare A Match' Interrupt, i.e. generate an interrupt
    12cc:	82 e0       	ldi	r24, 0x02	; 2
    12ce:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
	// when the timer reaches the set value (in the OCR5A register)
	sei();
    12d2:	78 94       	sei
    12d4:	08 95       	ret

000012d6 <__vector_47>:
}

ISR(TIMER5_COMPA_vect) // TIMER5_CompareA_Handler (Interrupt Handler for Timer 5)
{
    12d6:	1f 92       	push	r1
    12d8:	0f 92       	push	r0
    12da:	0f b6       	in	r0, 0x3f	; 63
    12dc:	0f 92       	push	r0
    12de:	11 24       	eor	r1, r1
    12e0:	0b b6       	in	r0, 0x3b	; 59
    12e2:	0f 92       	push	r0
    12e4:	2f 93       	push	r18
    12e6:	3f 93       	push	r19
    12e8:	4f 93       	push	r20
    12ea:	5f 93       	push	r21
    12ec:	6f 93       	push	r22
    12ee:	7f 93       	push	r23
    12f0:	8f 93       	push	r24
    12f2:	9f 93       	push	r25
    12f4:	af 93       	push	r26
    12f6:	bf 93       	push	r27
    12f8:	ef 93       	push	r30
    12fa:	ff 93       	push	r31
	s_1_count++;
    12fc:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <s_1_count>
    1300:	90 91 e3 02 	lds	r25, 0x02E3	; 0x8002e3 <s_1_count+0x1>
    1304:	01 96       	adiw	r24, 0x01	; 1
    1306:	90 93 e3 02 	sts	0x02E3, r25	; 0x8002e3 <s_1_count+0x1>
    130a:	80 93 e2 02 	sts	0x02E2, r24	; 0x8002e2 <s_1_count>
	ms_300_count++;
    130e:	80 91 cc 02 	lds	r24, 0x02CC	; 0x8002cc <ms_300_count>
    1312:	8f 5f       	subi	r24, 0xFF	; 255
    1314:	80 93 cc 02 	sts	0x02CC, r24	; 0x8002cc <ms_300_count>
	
	if(s_1_count>=100)
    1318:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <s_1_count>
    131c:	90 91 e3 02 	lds	r25, 0x02E3	; 0x8002e3 <s_1_count+0x1>
    1320:	84 36       	cpi	r24, 0x64	; 100
    1322:	91 05       	cpc	r25, r1
    1324:	84 f0       	brlt	.+32     	; 0x1346 <__vector_47+0x70>
	{
		sampleFlag=1;// set sampleFlag, trigger DealTempHum(sampleFlag) function
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	80 93 cd 02 	sts	0x02CD, r24	; 0x8002cd <sampleFlag>
		rfidFlag=1;  //set rfidFlag, trigger DealRFID(rfidFlag)  function
    132c:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <rfidFlag>
		dht_gettemperaturehumidity(&temperature, &humidity);//get temperature and humidity from DHT11, must inside interrupt, put it outside will be interrupt by other interruption
    1330:	6f ed       	ldi	r22, 0xDF	; 223
    1332:	72 e0       	ldi	r23, 0x02	; 2
    1334:	8e ec       	ldi	r24, 0xCE	; 206
    1336:	92 e0       	ldi	r25, 0x02	; 2
    1338:	6c df       	rcall	.-296    	; 0x1212 <dht_gettemperaturehumidity>
		tricolorled_toggle(LED_GREEN);//green state indicator toggle every 1s
    133a:	81 e0       	ldi	r24, 0x01	; 1
    133c:	9c de       	rcall	.-712    	; 0x1076 <tricolorled_toggle>
		s_1_count=0;
    133e:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <s_1_count+0x1>
    1342:	10 92 e2 02 	sts	0x02E2, r1	; 0x8002e2 <s_1_count>
	}
	if(ms_300_count>=30){
    1346:	80 91 cc 02 	lds	r24, 0x02CC	; 0x8002cc <ms_300_count>
    134a:	8e 31       	cpi	r24, 0x1E	; 30
    134c:	28 f0       	brcs	.+10     	; 0x1358 <__vector_47+0x82>
		irFlag=1;//set irFlag, check IR remoter controller command
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	80 93 e0 02 	sts	0x02E0, r24	; 0x8002e0 <irFlag>
		ms_300_count=0;
    1354:	10 92 cc 02 	sts	0x02CC, r1	; 0x8002cc <ms_300_count>
	}
	
}
    1358:	ff 91       	pop	r31
    135a:	ef 91       	pop	r30
    135c:	bf 91       	pop	r27
    135e:	af 91       	pop	r26
    1360:	9f 91       	pop	r25
    1362:	8f 91       	pop	r24
    1364:	7f 91       	pop	r23
    1366:	6f 91       	pop	r22
    1368:	5f 91       	pop	r21
    136a:	4f 91       	pop	r20
    136c:	3f 91       	pop	r19
    136e:	2f 91       	pop	r18
    1370:	0f 90       	pop	r0
    1372:	0b be       	out	0x3b, r0	; 59
    1374:	0f 90       	pop	r0
    1376:	0f be       	out	0x3f, r0	; 63
    1378:	0f 90       	pop	r0
    137a:	1f 90       	pop	r1
    137c:	18 95       	reti

0000137e <DealTempHum>:

void DealTempHum(unsigned char sampleFlag)//get temperature and humidity value from DHT11 every 1 second.
{
    137e:	cf 93       	push	r28
    1380:	df 93       	push	r29
    1382:	00 d0       	rcall	.+0      	; 0x1384 <DealTempHum+0x6>
    1384:	cd b7       	in	r28, 0x3d	; 61
    1386:	de b7       	in	r29, 0x3e	; 62
	char buf[3];
	
	if(1==sampleFlag){
    1388:	81 30       	cpi	r24, 0x01	; 1
    138a:	01 f5       	brne	.+64     	; 0x13cc <DealTempHum+0x4e>
		//fprintf(USART,"temperature:%d,humidity:%d\n\t",temperature,humidity);
		lcd_gotoxy(3, 0);//set cursor to (3,0)
    138c:	60 e0       	ldi	r22, 0x00	; 0
    138e:	83 e0       	ldi	r24, 0x03	; 3
    1390:	7c da       	rcall	.-2824   	; 0x88a <lcd_gotoxy>
		itoa(temperature, buf, 10);
    1392:	80 91 ce 02 	lds	r24, 0x02CE	; 0x8002ce <temperature>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
    1396:	4a e0       	ldi	r20, 0x0A	; 10
    1398:	be 01       	movw	r22, r28
    139a:	6f 5f       	subi	r22, 0xFF	; 255
    139c:	7f 4f       	sbci	r23, 0xFF	; 255
    139e:	08 2e       	mov	r0, r24
    13a0:	00 0c       	add	r0, r0
    13a2:	99 0b       	sbc	r25, r25
    13a4:	f8 d1       	rcall	.+1008   	; 0x1796 <__itoa_ncheck>
		lcd_puts(buf);
    13a6:	ce 01       	movw	r24, r28
    13a8:	01 96       	adiw	r24, 0x01	; 1
    13aa:	ad da       	rcall	.-2726   	; 0x906 <lcd_puts>
		lcd_gotoxy(11, 0);
    13ac:	60 e0       	ldi	r22, 0x00	; 0
    13ae:	8b e0       	ldi	r24, 0x0B	; 11
    13b0:	6c da       	rcall	.-2856   	; 0x88a <lcd_gotoxy>
		itoa(humidity, buf, 10);
    13b2:	80 91 df 02 	lds	r24, 0x02DF	; 0x8002df <humidity>
    13b6:	4a e0       	ldi	r20, 0x0A	; 10
    13b8:	be 01       	movw	r22, r28
    13ba:	6f 5f       	subi	r22, 0xFF	; 255
    13bc:	7f 4f       	sbci	r23, 0xFF	; 255
    13be:	08 2e       	mov	r0, r24
    13c0:	00 0c       	add	r0, r0
    13c2:	99 0b       	sbc	r25, r25
    13c4:	e8 d1       	rcall	.+976    	; 0x1796 <__itoa_ncheck>
		lcd_puts(buf);
    13c6:	ce 01       	movw	r24, r28
    13c8:	01 96       	adiw	r24, 0x01	; 1
    13ca:	9d da       	rcall	.-2758   	; 0x906 <lcd_puts>
		sampleFlag=0;
		

	}
}
    13cc:	0f 90       	pop	r0
    13ce:	0f 90       	pop	r0
    13d0:	0f 90       	pop	r0
    13d2:	df 91       	pop	r29
    13d4:	cf 91       	pop	r28
    13d6:	08 95       	ret

000013d8 <DealRFID>:

unsigned char DealRFID(unsigned char rfidFlag){
	unsigned char RFIDbyte;
	if(1==rfidFlag)
    13d8:	81 30       	cpi	r24, 0x01	; 1
    13da:	09 f0       	breq	.+2      	; 0x13de <DealRFID+0x6>
    13dc:	59 c0       	rjmp	.+178    	; 0x1490 <DealRFID+0xb8>
	{
		RFIDbyte = mfrc522_request(PICC_REQALL,RFIDstr);//read mfrc522
    13de:	6f ec       	ldi	r22, 0xCF	; 207
    13e0:	72 e0       	ldi	r23, 0x02	; 2
    13e2:	82 e5       	ldi	r24, 0x52	; 82
    13e4:	df dc       	rcall	.-1602   	; 0xda4 <mfrc522_request>
		if(RFIDbyte == CARD_FOUND)
    13e6:	81 30       	cpi	r24, 0x01	; 1
    13e8:	09 f0       	breq	.+2      	; 0x13ec <DealRFID+0x14>
    13ea:	54 c0       	rjmp	.+168    	; 0x1494 <DealRFID+0xbc>
		{
			RFIDbyte = mfrc522_get_card_serial(RFIDstr);
    13ec:	8f ec       	ldi	r24, 0xCF	; 207
    13ee:	92 e0       	ldi	r25, 0x02	; 2
    13f0:	0b dd       	rcall	.-1514   	; 0xe08 <mfrc522_get_card_serial>
			for(RFIDbyte=0;RFIDbyte<8;RFIDbyte++)
			{
				//fprintf(USART,"serialnumber[%d]: %x\n",RFIDbyte,RFIDstr[RFIDbyte]);
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
    13f2:	80 91 cf 02 	lds	r24, 0x02CF	; 0x8002cf <RFIDstr>
    13f6:	85 3e       	cpi	r24, 0xE5	; 229
    13f8:	09 f0       	breq	.+2      	; 0x13fc <DealRFID+0x24>
    13fa:	4e c0       	rjmp	.+156    	; 0x1498 <DealRFID+0xc0>
    13fc:	ed e9       	ldi	r30, 0x9D	; 157
    13fe:	f2 e0       	ldi	r31, 0x02	; 2
    1400:	a0 ed       	ldi	r26, 0xD0	; 208
    1402:	b2 e0       	ldi	r27, 0x02	; 2
    1404:	24 ea       	ldi	r18, 0xA4	; 164
    1406:	32 e0       	ldi	r19, 0x02	; 2
    1408:	91 91       	ld	r25, Z+
    140a:	8d 91       	ld	r24, X+
    140c:	98 13       	cpse	r25, r24
    140e:	46 c0       	rjmp	.+140    	; 0x149c <DealRFID+0xc4>
	{
		RFIDbyte = mfrc522_request(PICC_REQALL,RFIDstr);//read mfrc522
		if(RFIDbyte == CARD_FOUND)
		{
			RFIDbyte = mfrc522_get_card_serial(RFIDstr);
			for(RFIDbyte=0;RFIDbyte<8;RFIDbyte++)
    1410:	e2 17       	cp	r30, r18
    1412:	f3 07       	cpc	r31, r19
    1414:	c9 f7       	brne	.-14     	; 0x1408 <DealRFID+0x30>
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
				{
					return 0;
				}
			}
			tricolorled_onoff(LED_BLUE, LED_ON);
    1416:	61 e0       	ldi	r22, 0x01	; 1
    1418:	82 e0       	ldi	r24, 0x02	; 2
    141a:	bf dd       	rcall	.-1154   	; 0xf9a <tricolorled_onoff>
			if(LOCK==lockState){
    141c:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
    1420:	81 30       	cpi	r24, 0x01	; 1
    1422:	a1 f4       	brne	.+40     	; 0x144c <DealRFID+0x74>
				SetServoPosition(UNLOCK);
    1424:	80 e0       	ldi	r24, 0x00	; 0
    1426:	a9 dd       	rcall	.-1198   	; 0xf7a <SetServoPosition>
				lockState=UNLOCK;
    1428:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__data_start>
				lcd_gotoxy(7,1);
    142c:	61 e0       	ldi	r22, 0x01	; 1
    142e:	87 e0       	ldi	r24, 0x07	; 7
    1430:	2c da       	rcall	.-2984   	; 0x88a <lcd_gotoxy>

				lcd_puts("OPE");
    1432:	83 e1       	ldi	r24, 0x13	; 19
    1434:	92 e0       	ldi	r25, 0x02	; 2
    1436:	67 da       	rcall	.-2866   	; 0x906 <lcd_puts>
				fprintf(USART,"show case door unlocked!");
    1438:	21 e0       	ldi	r18, 0x01	; 1
    143a:	32 e0       	ldi	r19, 0x02	; 2
    143c:	48 e1       	ldi	r20, 0x18	; 24
    143e:	50 e0       	ldi	r21, 0x00	; 0
    1440:	61 e0       	ldi	r22, 0x01	; 1
    1442:	70 e0       	ldi	r23, 0x00	; 0
    1444:	87 e1       	ldi	r24, 0x17	; 23
    1446:	92 e0       	ldi	r25, 0x02	; 2
    1448:	d8 d1       	rcall	.+944    	; 0x17fa <fwrite>
    144a:	14 c0       	rjmp	.+40     	; 0x1474 <DealRFID+0x9c>
			}
			else
			{
				SetServoPosition(LOCK);
    144c:	81 e0       	ldi	r24, 0x01	; 1
    144e:	95 dd       	rcall	.-1238   	; 0xf7a <SetServoPosition>
				lockState=LOCK;
    1450:	81 e0       	ldi	r24, 0x01	; 1
    1452:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
				lcd_gotoxy(7,1);
    1456:	61 e0       	ldi	r22, 0x01	; 1
    1458:	87 e0       	ldi	r24, 0x07	; 7
    145a:	17 da       	rcall	.-3026   	; 0x88a <lcd_gotoxy>

				lcd_puts("LOC");
    145c:	80 e3       	ldi	r24, 0x30	; 48
    145e:	92 e0       	ldi	r25, 0x02	; 2
    1460:	52 da       	rcall	.-2908   	; 0x906 <lcd_puts>
				fprintf(USART,"show case door locked!");
    1462:	21 e0       	ldi	r18, 0x01	; 1
    1464:	32 e0       	ldi	r19, 0x02	; 2
    1466:	46 e1       	ldi	r20, 0x16	; 22
    1468:	50 e0       	ldi	r21, 0x00	; 0
    146a:	61 e0       	ldi	r22, 0x01	; 1
    146c:	70 e0       	ldi	r23, 0x00	; 0
    146e:	84 e3       	ldi	r24, 0x34	; 52
    1470:	92 e0       	ldi	r25, 0x02	; 2
    1472:	c3 d1       	rcall	.+902    	; 0x17fa <fwrite>
    1474:	2f ef       	ldi	r18, 0xFF	; 255
    1476:	83 ed       	ldi	r24, 0xD3	; 211
    1478:	90 e3       	ldi	r25, 0x30	; 48
    147a:	21 50       	subi	r18, 0x01	; 1
    147c:	80 40       	sbci	r24, 0x00	; 0
    147e:	90 40       	sbci	r25, 0x00	; 0
    1480:	e1 f7       	brne	.-8      	; 0x147a <DealRFID+0xa2>
    1482:	00 c0       	rjmp	.+0      	; 0x1484 <DealRFID+0xac>
    1484:	00 00       	nop
			}	
			_delay_ms(1000);
			tricolorled_onoff(LED_BLUE, LED_OFF);
    1486:	60 e0       	ldi	r22, 0x00	; 0
    1488:	82 e0       	ldi	r24, 0x02	; 2
    148a:	87 dd       	rcall	.-1266   	; 0xf9a <tricolorled_onoff>
		}
		rfidFlag=0;
		return 1;
    148c:	81 e0       	ldi	r24, 0x01	; 1
    148e:	08 95       	ret
	}
	return 0;
    1490:	80 e0       	ldi	r24, 0x00	; 0
    1492:	08 95       	ret
			}	
			_delay_ms(1000);
			tricolorled_onoff(LED_BLUE, LED_OFF);
		}
		rfidFlag=0;
		return 1;
    1494:	81 e0       	ldi	r24, 0x01	; 1
    1496:	08 95       	ret
			for(RFIDbyte=0;RFIDbyte<8;RFIDbyte++)
			{
				//fprintf(USART,"serialnumber[%d]: %x\n",RFIDbyte,RFIDstr[RFIDbyte]);
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
				{
					return 0;
    1498:	80 e0       	ldi	r24, 0x00	; 0
    149a:	08 95       	ret
    149c:	80 e0       	ldi	r24, 0x00	; 0
		rfidFlag=0;
		return 1;
	}
	return 0;
	
}
    149e:	08 95       	ret

000014a0 <DealIR>:

void DealIR(unsigned char irFlag){
    14a0:	cf 92       	push	r12
    14a2:	df 92       	push	r13
    14a4:	ef 92       	push	r14
    14a6:	ff 92       	push	r15
    14a8:	cf 93       	push	r28
    14aa:	df 93       	push	r29
    14ac:	00 d0       	rcall	.+0      	; 0x14ae <DealIR+0xe>
    14ae:	cd b7       	in	r28, 0x3d	; 61
    14b0:	de b7       	in	r29, 0x3e	; 62
	uint32_t current_command = 0;
	static unsigned char SwitchesValue;
	char buf[3];
	if(1==irFlag){
    14b2:	81 30       	cpi	r24, 0x01	; 1
    14b4:	09 f0       	breq	.+2      	; 0x14b8 <DealIR+0x18>
    14b6:	2c c1       	rjmp	.+600    	; 0x1710 <DealIR+0x270>
		check_falling_edge();
	}
}

uint32_t inline get_current_command() {
	if(1==newCommandFlag){
    14b8:	80 91 af 02 	lds	r24, 0x02AF	; 0x8002af <newCommandFlag>
    14bc:	81 30       	cpi	r24, 0x01	; 1
    14be:	09 f0       	breq	.+2      	; 0x14c2 <DealIR+0x22>
    14c0:	27 c1       	rjmp	.+590    	; 0x1710 <DealIR+0x270>
		newCommandFlag=0;
    14c2:	10 92 af 02 	sts	0x02AF, r1	; 0x8002af <newCommandFlag>
		return current_command;
    14c6:	c0 90 ba 02 	lds	r12, 0x02BA	; 0x8002ba <current_command>
    14ca:	d0 90 bb 02 	lds	r13, 0x02BB	; 0x8002bb <current_command+0x1>
    14ce:	e0 90 bc 02 	lds	r14, 0x02BC	; 0x8002bc <current_command+0x2>
    14d2:	f0 90 bd 02 	lds	r15, 0x02BD	; 0x8002bd <current_command+0x3>
		current_command = get_current_command();
		if (current_command != 0){
    14d6:	c1 14       	cp	r12, r1
    14d8:	d1 04       	cpc	r13, r1
    14da:	e1 04       	cpc	r14, r1
    14dc:	f1 04       	cpc	r15, r1
    14de:	09 f4       	brne	.+2      	; 0x14e2 <DealIR+0x42>
    14e0:	17 c1       	rjmp	.+558    	; 0x1710 <DealIR+0x270>
			fprintf(USART,"current_command:%x\n",current_command);
    14e2:	ff 92       	push	r15
    14e4:	ef 92       	push	r14
    14e6:	df 92       	push	r13
    14e8:	cf 92       	push	r12
    14ea:	8b e4       	ldi	r24, 0x4B	; 75
    14ec:	92 e0       	ldi	r25, 0x02	; 2
    14ee:	9f 93       	push	r25
    14f0:	8f 93       	push	r24
    14f2:	81 e0       	ldi	r24, 0x01	; 1
    14f4:	92 e0       	ldi	r25, 0x02	; 2
    14f6:	9f 93       	push	r25
    14f8:	8f 93       	push	r24
    14fa:	70 d1       	rcall	.+736    	; 0x17dc <fprintf>
			switch (current_command) {
    14fc:	0f b6       	in	r0, 0x3f	; 63
    14fe:	f8 94       	cli
    1500:	de bf       	out	0x3e, r29	; 62
    1502:	0f be       	out	0x3f, r0	; 63
    1504:	cd bf       	out	0x3d, r28	; 61
    1506:	9d ea       	ldi	r25, 0xAD	; 173
    1508:	c9 16       	cp	r12, r25
    150a:	92 e5       	ldi	r25, 0x52	; 82
    150c:	d9 06       	cpc	r13, r25
    150e:	9f ef       	ldi	r25, 0xFF	; 255
    1510:	e9 06       	cpc	r14, r25
    1512:	f1 04       	cpc	r15, r1
    1514:	09 f4       	brne	.+2      	; 0x1518 <DealIR+0x78>
    1516:	ab c0       	rjmp	.+342    	; 0x166e <DealIR+0x1ce>
    1518:	c8 f5       	brcc	.+114    	; 0x158c <DealIR+0xec>
    151a:	9f ec       	ldi	r25, 0xCF	; 207
    151c:	c9 16       	cp	r12, r25
    151e:	90 e3       	ldi	r25, 0x30	; 48
    1520:	d9 06       	cpc	r13, r25
    1522:	9f ef       	ldi	r25, 0xFF	; 255
    1524:	e9 06       	cpc	r14, r25
    1526:	f1 04       	cpc	r15, r1
    1528:	09 f4       	brne	.+2      	; 0x152c <DealIR+0x8c>
    152a:	81 c0       	rjmp	.+258    	; 0x162e <DealIR+0x18e>
    152c:	98 f4       	brcc	.+38     	; 0x1554 <DealIR+0xb4>
    152e:	9f ee       	ldi	r25, 0xEF	; 239
    1530:	c9 16       	cp	r12, r25
    1532:	90 e1       	ldi	r25, 0x10	; 16
    1534:	d9 06       	cpc	r13, r25
    1536:	9f ef       	ldi	r25, 0xFF	; 255
    1538:	e9 06       	cpc	r14, r25
    153a:	f1 04       	cpc	r15, r1
    153c:	09 f4       	brne	.+2      	; 0x1540 <DealIR+0xa0>
    153e:	83 c0       	rjmp	.+262    	; 0x1646 <DealIR+0x1a6>
    1540:	87 ee       	ldi	r24, 0xE7	; 231
    1542:	c8 16       	cp	r12, r24
    1544:	88 e1       	ldi	r24, 0x18	; 24
    1546:	d8 06       	cpc	r13, r24
    1548:	8f ef       	ldi	r24, 0xFF	; 255
    154a:	e8 06       	cpc	r14, r24
    154c:	f1 04       	cpc	r15, r1
    154e:	09 f4       	brne	.+2      	; 0x1552 <DealIR+0xb2>
    1550:	72 c0       	rjmp	.+228    	; 0x1636 <DealIR+0x196>
    1552:	94 c0       	rjmp	.+296    	; 0x167c <DealIR+0x1dc>
    1554:	9d eb       	ldi	r25, 0xBD	; 189
    1556:	c9 16       	cp	r12, r25
    1558:	92 e4       	ldi	r25, 0x42	; 66
    155a:	d9 06       	cpc	r13, r25
    155c:	9f ef       	ldi	r25, 0xFF	; 255
    155e:	e9 06       	cpc	r14, r25
    1560:	f1 04       	cpc	r15, r1
    1562:	09 f4       	brne	.+2      	; 0x1566 <DealIR+0xc6>
    1564:	7c c0       	rjmp	.+248    	; 0x165e <DealIR+0x1be>
    1566:	85 eb       	ldi	r24, 0xB5	; 181
    1568:	c8 16       	cp	r12, r24
    156a:	8a e4       	ldi	r24, 0x4A	; 74
    156c:	d8 06       	cpc	r13, r24
    156e:	8f ef       	ldi	r24, 0xFF	; 255
    1570:	e8 06       	cpc	r14, r24
    1572:	f1 04       	cpc	r15, r1
    1574:	09 f4       	brne	.+2      	; 0x1578 <DealIR+0xd8>
    1576:	77 c0       	rjmp	.+238    	; 0x1666 <DealIR+0x1c6>
    1578:	97 ec       	ldi	r25, 0xC7	; 199
    157a:	c9 16       	cp	r12, r25
    157c:	98 e3       	ldi	r25, 0x38	; 56
    157e:	d9 06       	cpc	r13, r25
    1580:	9f ef       	ldi	r25, 0xFF	; 255
    1582:	e9 06       	cpc	r14, r25
    1584:	f1 04       	cpc	r15, r1
    1586:	09 f0       	breq	.+2      	; 0x158a <DealIR+0xea>
    1588:	79 c0       	rjmp	.+242    	; 0x167c <DealIR+0x1dc>
    158a:	61 c0       	rjmp	.+194    	; 0x164e <DealIR+0x1ae>
    158c:	85 e8       	ldi	r24, 0x85	; 133
    158e:	c8 16       	cp	r12, r24
    1590:	8a e7       	ldi	r24, 0x7A	; 122
    1592:	d8 06       	cpc	r13, r24
    1594:	8f ef       	ldi	r24, 0xFF	; 255
    1596:	e8 06       	cpc	r14, r24
    1598:	f1 04       	cpc	r15, r1
    159a:	09 f4       	brne	.+2      	; 0x159e <DealIR+0xfe>
    159c:	50 c0       	rjmp	.+160    	; 0x163e <DealIR+0x19e>
    159e:	90 f4       	brcc	.+36     	; 0x15c4 <DealIR+0x124>
    15a0:	85 ea       	ldi	r24, 0xA5	; 165
    15a2:	c8 16       	cp	r12, r24
    15a4:	8a e5       	ldi	r24, 0x5A	; 90
    15a6:	d8 06       	cpc	r13, r24
    15a8:	8f ef       	ldi	r24, 0xFF	; 255
    15aa:	e8 06       	cpc	r14, r24
    15ac:	f1 04       	cpc	r15, r1
    15ae:	09 f4       	brne	.+2      	; 0x15b2 <DealIR+0x112>
    15b0:	52 c0       	rjmp	.+164    	; 0x1656 <DealIR+0x1b6>
    15b2:	97 e9       	ldi	r25, 0x97	; 151
    15b4:	c9 16       	cp	r12, r25
    15b6:	98 e6       	ldi	r25, 0x68	; 104
    15b8:	d9 06       	cpc	r13, r25
    15ba:	9f ef       	ldi	r25, 0xFF	; 255
    15bc:	e9 06       	cpc	r14, r25
    15be:	f1 04       	cpc	r15, r1
    15c0:	99 f1       	breq	.+102    	; 0x1628 <DealIR+0x188>
    15c2:	5c c0       	rjmp	.+184    	; 0x167c <DealIR+0x1dc>
    15c4:	87 e5       	ldi	r24, 0x57	; 87
    15c6:	c8 16       	cp	r12, r24
    15c8:	88 ea       	ldi	r24, 0xA8	; 168
    15ca:	d8 06       	cpc	r13, r24
    15cc:	8f ef       	ldi	r24, 0xFF	; 255
    15ce:	e8 06       	cpc	r14, r24
    15d0:	f1 04       	cpc	r15, r1
    15d2:	f9 f0       	breq	.+62     	; 0x1612 <DealIR+0x172>
    15d4:	9f e1       	ldi	r25, 0x1F	; 31
    15d6:	c9 16       	cp	r12, r25
    15d8:	90 ee       	ldi	r25, 0xE0	; 224
    15da:	d9 06       	cpc	r13, r25
    15dc:	9f ef       	ldi	r25, 0xFF	; 255
    15de:	e9 06       	cpc	r14, r25
    15e0:	f1 04       	cpc	r15, r1
    15e2:	51 f0       	breq	.+20     	; 0x15f8 <DealIR+0x158>
    15e4:	87 e6       	ldi	r24, 0x67	; 103
    15e6:	c8 16       	cp	r12, r24
    15e8:	88 e9       	ldi	r24, 0x98	; 152
    15ea:	d8 06       	cpc	r13, r24
    15ec:	8f ef       	ldi	r24, 0xFF	; 255
    15ee:	e8 06       	cpc	r14, r24
    15f0:	f1 04       	cpc	r15, r1
    15f2:	09 f0       	breq	.+2      	; 0x15f6 <DealIR+0x156>
    15f4:	43 c0       	rjmp	.+134    	; 0x167c <DealIR+0x1dc>
    15f6:	3f c0       	rjmp	.+126    	; 0x1676 <DealIR+0x1d6>
				case COMMAND_VOL_MINUS:
				if( SwitchesValue == 0)
    15f8:	80 91 ae 02 	lds	r24, 0x02AE	; 0x8002ae <SwitchesValue.2270>
    15fc:	81 11       	cpse	r24, r1
    15fe:	03 c0       	rjmp	.+6      	; 0x1606 <DealIR+0x166>
				{
					SwitchesValue = 11;
    1600:	8b e0       	ldi	r24, 0x0B	; 11
    1602:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				}
				SwitchesValue--;
    1606:	80 91 ae 02 	lds	r24, 0x02AE	; 0x8002ae <SwitchesValue.2270>
    160a:	81 50       	subi	r24, 0x01	; 1
    160c:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    1610:	35 c0       	rjmp	.+106    	; 0x167c <DealIR+0x1dc>
				case COMMAND_VOL_PLUS:
				SwitchesValue++;
    1612:	80 91 ae 02 	lds	r24, 0x02AE	; 0x8002ae <SwitchesValue.2270>
    1616:	8f 5f       	subi	r24, 0xFF	; 255
				if(SwitchesValue >= 11)
    1618:	8b 30       	cpi	r24, 0x0B	; 11
    161a:	18 f4       	brcc	.+6      	; 0x1622 <DealIR+0x182>
					SwitchesValue = 11;
				}
				SwitchesValue--;
				break;
				case COMMAND_VOL_PLUS:
				SwitchesValue++;
    161c:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
    1620:	2d c0       	rjmp	.+90     	; 0x167c <DealIR+0x1dc>
				if(SwitchesValue >= 11)
				{
					SwitchesValue = 0;
    1622:	10 92 ae 02 	sts	0x02AE, r1	; 0x8002ae <SwitchesValue.2270>
    1626:	2a c0       	rjmp	.+84     	; 0x167c <DealIR+0x1dc>
				};
				break;
				case COMMAND_0:SwitchesValue=0;
    1628:	10 92 ae 02 	sts	0x02AE, r1	; 0x8002ae <SwitchesValue.2270>
				break;
    162c:	27 c0       	rjmp	.+78     	; 0x167c <DealIR+0x1dc>
				case COMMAND_1:SwitchesValue=1;
    162e:	81 e0       	ldi	r24, 0x01	; 1
    1630:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    1634:	23 c0       	rjmp	.+70     	; 0x167c <DealIR+0x1dc>
				case COMMAND_2:SwitchesValue=2;
    1636:	82 e0       	ldi	r24, 0x02	; 2
    1638:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    163c:	1f c0       	rjmp	.+62     	; 0x167c <DealIR+0x1dc>
				case COMMAND_3:SwitchesValue=3;
    163e:	83 e0       	ldi	r24, 0x03	; 3
    1640:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    1644:	1b c0       	rjmp	.+54     	; 0x167c <DealIR+0x1dc>
				case COMMAND_4:SwitchesValue=4;
    1646:	84 e0       	ldi	r24, 0x04	; 4
    1648:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    164c:	17 c0       	rjmp	.+46     	; 0x167c <DealIR+0x1dc>
				case COMMAND_5:SwitchesValue=5;
    164e:	85 e0       	ldi	r24, 0x05	; 5
    1650:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    1654:	13 c0       	rjmp	.+38     	; 0x167c <DealIR+0x1dc>
				case COMMAND_6:SwitchesValue=6;
    1656:	86 e0       	ldi	r24, 0x06	; 6
    1658:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    165c:	0f c0       	rjmp	.+30     	; 0x167c <DealIR+0x1dc>
				case COMMAND_7:SwitchesValue=7;
    165e:	87 e0       	ldi	r24, 0x07	; 7
    1660:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    1664:	0b c0       	rjmp	.+22     	; 0x167c <DealIR+0x1dc>
				case COMMAND_8:SwitchesValue=8;
    1666:	88 e0       	ldi	r24, 0x08	; 8
    1668:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    166c:	07 c0       	rjmp	.+14     	; 0x167c <DealIR+0x1dc>
				case COMMAND_9:SwitchesValue=9;
    166e:	89 e0       	ldi	r24, 0x09	; 9
    1670:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
    1674:	03 c0       	rjmp	.+6      	; 0x167c <DealIR+0x1dc>
				case COMMAND_100_PLUS:SwitchesValue=10;
    1676:	8a e0       	ldi	r24, 0x0A	; 10
    1678:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <SwitchesValue.2270>
				break;
				default:
				break;
			}
			//change light value on lcd display
			lcd_gotoxy(2,1);
    167c:	61 e0       	ldi	r22, 0x01	; 1
    167e:	82 e0       	ldi	r24, 0x02	; 2
    1680:	04 d9       	rcall	.-3576   	; 0x88a <lcd_gotoxy>
			lcd_puts("  ");
    1682:	8f e5       	ldi	r24, 0x5F	; 95
    1684:	92 e0       	ldi	r25, 0x02	; 2
    1686:	3f d9       	rcall	.-3458   	; 0x906 <lcd_puts>
			lcd_gotoxy(2,1);
    1688:	61 e0       	ldi	r22, 0x01	; 1
    168a:	82 e0       	ldi	r24, 0x02	; 2
    168c:	fe d8       	rcall	.-3588   	; 0x88a <lcd_gotoxy>
			itoa(SwitchesValue, buf, 10);
    168e:	80 91 ae 02 	lds	r24, 0x02AE	; 0x8002ae <SwitchesValue.2270>
    1692:	4a e0       	ldi	r20, 0x0A	; 10
    1694:	be 01       	movw	r22, r28
    1696:	6f 5f       	subi	r22, 0xFF	; 255
    1698:	7f 4f       	sbci	r23, 0xFF	; 255
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	7c d0       	rcall	.+248    	; 0x1796 <__itoa_ncheck>
			lcd_puts(buf);
    169e:	ce 01       	movw	r24, r28
    16a0:	01 96       	adiw	r24, 0x01	; 1
    16a2:	31 d9       	rcall	.-3486   	; 0x906 <lcd_puts>
			switch(SwitchesValue)
    16a4:	80 91 ae 02 	lds	r24, 0x02AE	; 0x8002ae <SwitchesValue.2270>
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	8b 30       	cpi	r24, 0x0B	; 11
    16ac:	91 05       	cpc	r25, r1
    16ae:	80 f5       	brcc	.+96     	; 0x1710 <DealIR+0x270>
    16b0:	fc 01       	movw	r30, r24
    16b2:	88 27       	eor	r24, r24
    16b4:	ee 58       	subi	r30, 0x8E	; 142
    16b6:	ff 4f       	sbci	r31, 0xFF	; 255
    16b8:	8f 4f       	sbci	r24, 0xFF	; 255
    16ba:	65 c0       	rjmp	.+202    	; 0x1786 <__tablejump2__>
			{
				case 0:
				OCR4AL =  0;			// led light off
    16bc:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    16c0:	27 c0       	rjmp	.+78     	; 0x1710 <DealIR+0x270>
				case 1:
				OCR4AL = 26;			// 10% duty cycle
    16c2:	8a e1       	ldi	r24, 0x1A	; 26
    16c4:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    16c8:	23 c0       	rjmp	.+70     	; 0x1710 <DealIR+0x270>
				case 2:
				OCR4AL = 51;			// 20% duty cycle
    16ca:	83 e3       	ldi	r24, 0x33	; 51
    16cc:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    16d0:	1f c0       	rjmp	.+62     	; 0x1710 <DealIR+0x270>
				case 3:
				OCR4AL = 77;		// 30% duty cycle
    16d2:	8d e4       	ldi	r24, 0x4D	; 77
    16d4:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    16d8:	1b c0       	rjmp	.+54     	; 0x1710 <DealIR+0x270>
				case 4:
				OCR4AL = 102;		// 40% duty cycle
    16da:	86 e6       	ldi	r24, 0x66	; 102
    16dc:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    16e0:	17 c0       	rjmp	.+46     	; 0x1710 <DealIR+0x270>
				case 5:
				OCR4AL = 128;		// 50% duty cycle
    16e2:	80 e8       	ldi	r24, 0x80	; 128
    16e4:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    16e8:	13 c0       	rjmp	.+38     	; 0x1710 <DealIR+0x270>
				case 6:
				OCR4AL = 153;		// 60% duty cycle
    16ea:	89 e9       	ldi	r24, 0x99	; 153
    16ec:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    16f0:	0f c0       	rjmp	.+30     	; 0x1710 <DealIR+0x270>
				case 7:
				OCR4AL = 179;		// 70% duty cycle
    16f2:	83 eb       	ldi	r24, 0xB3	; 179
    16f4:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    16f8:	0b c0       	rjmp	.+22     	; 0x1710 <DealIR+0x270>
				case 8:
				OCR4AL = 204;		// 80% duty cycle (LEDS appear near-full brightness)
    16fa:	8c ec       	ldi	r24, 0xCC	; 204
    16fc:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    1700:	07 c0       	rjmp	.+14     	; 0x1710 <DealIR+0x270>
				case 9:
				OCR4AL = 230;		 // 90% duty cycle (LEDS appear near-full brightness)
    1702:	86 ee       	ldi	r24, 0xE6	; 230
    1704:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
    1708:	03 c0       	rjmp	.+6      	; 0x1710 <DealIR+0x270>
				case 10:
				OCR4AL = 255;		 // 100% duty cycle (LEDS appear near-full brightness)
    170a:	8f ef       	ldi	r24, 0xFF	; 255
    170c:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
				break;
			}
		}
		irFlag=0;
	}
}
    1710:	0f 90       	pop	r0
    1712:	0f 90       	pop	r0
    1714:	0f 90       	pop	r0
    1716:	df 91       	pop	r29
    1718:	cf 91       	pop	r28
    171a:	ff 90       	pop	r15
    171c:	ef 90       	pop	r14
    171e:	df 90       	pop	r13
    1720:	cf 90       	pop	r12
    1722:	08 95       	ret

00001724 <lcdFormate>:

void lcdFormate()//formate lcd display
{
	lcd_gotoxy(0, 0);
    1724:	60 e0       	ldi	r22, 0x00	; 0
    1726:	80 e0       	ldi	r24, 0x00	; 0
    1728:	b0 d8       	rcall	.-3744   	; 0x88a <lcd_gotoxy>
	lcd_puts(" T:88 C  H:88%");
    172a:	82 e6       	ldi	r24, 0x62	; 98
    172c:	92 e0       	ldi	r25, 0x02	; 2
    172e:	eb d8       	rcall	.-3626   	; 0x906 <lcd_puts>
	lcd_gotoxy(5, 0);
    1730:	60 e0       	ldi	r22, 0x00	; 0
    1732:	85 e0       	ldi	r24, 0x05	; 5
    1734:	aa d8       	rcall	.-3756   	; 0x88a <lcd_gotoxy>
	lcd_putc(0xdf);
    1736:	8f ed       	ldi	r24, 0xDF	; 223
    1738:	c8 d8       	rcall	.-3696   	; 0x8ca <lcd_putc>
	lcd_gotoxy(0,1);
    173a:	61 e0       	ldi	r22, 0x01	; 1
    173c:	80 e0       	ldi	r24, 0x00	; 0
    173e:	a5 d8       	rcall	.-3766   	; 0x88a <lcd_gotoxy>
	lcd_puts("L:0  D:LOC A:OFF");
    1740:	81 e7       	ldi	r24, 0x71	; 113
    1742:	92 e0       	ldi	r25, 0x02	; 2
    1744:	e0 c8       	rjmp	.-3648   	; 0x906 <lcd_puts>
    1746:	08 95       	ret

00001748 <main>:
unsigned char DealRFID(unsigned char rfidFlag); // control locker servo according to RFID, active every 300 ms
void DealIR(unsigned char irFlag);// change led light according to IR remote controller commands, active every 300 ms

int main(void)
{
	USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK();//for program debug, show debug information on serial monitor
    1748:	66 dd       	rcall	.-1332   	; 0x1216 <USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK>
	lcd_init(LCD_DISP_ON);//initialize lcd,display on, cursor off
    174a:	8c e0       	ldi	r24, 0x0C	; 12
    174c:	eb d8       	rcall	.-3626   	; 0x924 <lcd_init>
	lcd_led(LCD_Backlight_ON); //light lcd backlight
    174e:	80 e0       	ldi	r24, 0x00	; 0
    1750:	a7 d8       	rcall	.-3762   	; 0x8a0 <lcd_led>
	lcd_home();//lcd cursor go home
    1752:	b8 d8       	rcall	.-3728   	; 0x8c4 <lcd_home>
	---0 1 2 3 4 5 6 7 8 9 A B C D E F---
	0--  T 8 8  C     H : 8 8 %    --0
	1--L : 1 0   D : L O C   A : O F F--1
	---0 1 2 3 4 5 6 7 8 9 A B C D E F---
	*/
	lcdFormate();// formate lcd display according to the upside framework
    1754:	e7 df       	rcall	.-50     	; 0x1724 <lcdFormate>
	
	triColorLed_init();//three color led initialize
    1756:	57 dc       	rcall	.-1874   	; 0x1006 <triColorLed_init>
	
	tiemr5_10ms_tick_configure();// tick timer configure, create interrupt very 10ms
    1758:	aa dd       	rcall	.-1196   	; 0x12ae <tiemr5_10ms_tick_configure>
	
	spi_init();//initialize SPI port for mfrc522, AVR as master
    175a:	8c db       	rcall	.-2280   	; 0xe74 <spi_init>
	mfrc522_init();//initialize RFID
    175c:	cd d9       	rcall	.-3174   	; 0xaf8 <mfrc522_init>
	
	Servo_Timer3_FastPWM();//initialize timer3 to fastPWM mode, create 18ms period PWM signal for servo
    175e:	ed db       	rcall	.-2086   	; 0xf3a <Servo_Timer3_FastPWM>
	SetServoPosition(LOCK);//set servo to lock position originally
    1760:	81 e0       	ldi	r24, 0x01	; 1
    1762:	0b dc       	rcall	.-2026   	; 0xf7a <SetServoPosition>

	secuButtonInit();//security button initialization,release this button will cause Alarm active
    1764:	a5 db       	rcall	.-2230   	; 0xeb0 <secuButtonInit>
	
	ir_init();//initialize IR remote controller
    1766:	0e 94 ac 00 	call	0x158	; 0x158 <ir_init>
	
	LEDLIGHT_Timer4_PWM_ChannelA_Init();//initialize pwm single for led light dimmer
    176a:	98 d9       	rcall	.-3280   	; 0xa9c <LEDLIGHT_Timer4_PWM_ChannelA_Init>
	
	USART0_TX_String("initialization finish!!!\n");
    176c:	82 e8       	ldi	r24, 0x82	; 130
    176e:	92 e0       	ldi	r25, 0x02	; 2
    1770:	69 dd       	rcall	.-1326   	; 0x1244 <USART0_TX_String>
	while(1)
	{
		DealTempHum(sampleFlag);//every 1s, check DHT11 and display
    1772:	80 91 cd 02 	lds	r24, 0x02CD	; 0x8002cd <sampleFlag>
    1776:	03 de       	rcall	.-1018   	; 0x137e <DealTempHum>
		DealRFID(rfidFlag);     //every 1s, check RFID input, unlock/lock locker
    1778:	80 91 e1 02 	lds	r24, 0x02E1	; 0x8002e1 <rfidFlag>
    177c:	2d de       	rcall	.-934    	; 0x13d8 <DealRFID>
		DealIR(irFlag);         //every 300 ms, check IR remoter command, new command input will be dealed to change led light
    177e:	80 91 e0 02 	lds	r24, 0x02E0	; 0x8002e0 <irFlag>
    1782:	8e de       	rcall	.-740    	; 0x14a0 <DealIR>
	}
    1784:	f6 cf       	rjmp	.-20     	; 0x1772 <main+0x2a>

00001786 <__tablejump2__>:
    1786:	ee 0f       	add	r30, r30
    1788:	ff 1f       	adc	r31, r31
    178a:	88 1f       	adc	r24, r24
    178c:	8b bf       	out	0x3b, r24	; 59
    178e:	07 90       	elpm	r0, Z+
    1790:	f6 91       	elpm	r31, Z
    1792:	e0 2d       	mov	r30, r0
    1794:	19 94       	eijmp

00001796 <__itoa_ncheck>:
    1796:	bb 27       	eor	r27, r27
    1798:	4a 30       	cpi	r20, 0x0A	; 10
    179a:	31 f4       	brne	.+12     	; 0x17a8 <__itoa_ncheck+0x12>
    179c:	99 23       	and	r25, r25
    179e:	22 f4       	brpl	.+8      	; 0x17a8 <__itoa_ncheck+0x12>
    17a0:	bd e2       	ldi	r27, 0x2D	; 45
    17a2:	90 95       	com	r25
    17a4:	81 95       	neg	r24
    17a6:	9f 4f       	sbci	r25, 0xFF	; 255
    17a8:	01 c0       	rjmp	.+2      	; 0x17ac <__utoa_common>

000017aa <__utoa_ncheck>:
    17aa:	bb 27       	eor	r27, r27

000017ac <__utoa_common>:
    17ac:	fb 01       	movw	r30, r22
    17ae:	55 27       	eor	r21, r21
    17b0:	aa 27       	eor	r26, r26
    17b2:	88 0f       	add	r24, r24
    17b4:	99 1f       	adc	r25, r25
    17b6:	aa 1f       	adc	r26, r26
    17b8:	a4 17       	cp	r26, r20
    17ba:	10 f0       	brcs	.+4      	; 0x17c0 <__utoa_common+0x14>
    17bc:	a4 1b       	sub	r26, r20
    17be:	83 95       	inc	r24
    17c0:	50 51       	subi	r21, 0x10	; 16
    17c2:	b9 f7       	brne	.-18     	; 0x17b2 <__utoa_common+0x6>
    17c4:	a0 5d       	subi	r26, 0xD0	; 208
    17c6:	aa 33       	cpi	r26, 0x3A	; 58
    17c8:	08 f0       	brcs	.+2      	; 0x17cc <__utoa_common+0x20>
    17ca:	a9 5d       	subi	r26, 0xD9	; 217
    17cc:	a1 93       	st	Z+, r26
    17ce:	00 97       	sbiw	r24, 0x00	; 0
    17d0:	79 f7       	brne	.-34     	; 0x17b0 <__utoa_common+0x4>
    17d2:	b1 11       	cpse	r27, r1
    17d4:	b1 93       	st	Z+, r27
    17d6:	11 92       	st	Z+, r1
    17d8:	cb 01       	movw	r24, r22
    17da:	55 c2       	rjmp	.+1194   	; 0x1c86 <strrev>

000017dc <fprintf>:
    17dc:	cf 93       	push	r28
    17de:	df 93       	push	r29
    17e0:	cd b7       	in	r28, 0x3d	; 61
    17e2:	de b7       	in	r29, 0x3e	; 62
    17e4:	ae 01       	movw	r20, r28
    17e6:	46 5f       	subi	r20, 0xF6	; 246
    17e8:	5f 4f       	sbci	r21, 0xFF	; 255
    17ea:	68 85       	ldd	r22, Y+8	; 0x08
    17ec:	79 85       	ldd	r23, Y+9	; 0x09
    17ee:	8e 81       	ldd	r24, Y+6	; 0x06
    17f0:	9f 81       	ldd	r25, Y+7	; 0x07
    17f2:	45 d0       	rcall	.+138    	; 0x187e <vfprintf>
    17f4:	df 91       	pop	r29
    17f6:	cf 91       	pop	r28
    17f8:	08 95       	ret

000017fa <fwrite>:
    17fa:	8f 92       	push	r8
    17fc:	9f 92       	push	r9
    17fe:	af 92       	push	r10
    1800:	bf 92       	push	r11
    1802:	cf 92       	push	r12
    1804:	df 92       	push	r13
    1806:	ef 92       	push	r14
    1808:	ff 92       	push	r15
    180a:	0f 93       	push	r16
    180c:	1f 93       	push	r17
    180e:	cf 93       	push	r28
    1810:	df 93       	push	r29
    1812:	5b 01       	movw	r10, r22
    1814:	4a 01       	movw	r8, r20
    1816:	79 01       	movw	r14, r18
    1818:	d9 01       	movw	r26, r18
    181a:	13 96       	adiw	r26, 0x03	; 3
    181c:	2c 91       	ld	r18, X
    181e:	21 ff       	sbrs	r18, 1
    1820:	1d c0       	rjmp	.+58     	; 0x185c <fwrite+0x62>
    1822:	c0 e0       	ldi	r28, 0x00	; 0
    1824:	d0 e0       	ldi	r29, 0x00	; 0
    1826:	c8 15       	cp	r28, r8
    1828:	d9 05       	cpc	r29, r9
    182a:	d9 f0       	breq	.+54     	; 0x1862 <fwrite+0x68>
    182c:	8c 01       	movw	r16, r24
    182e:	6c 01       	movw	r12, r24
    1830:	ca 0c       	add	r12, r10
    1832:	db 1c       	adc	r13, r11
    1834:	c8 01       	movw	r24, r16
    1836:	0c 15       	cp	r16, r12
    1838:	1d 05       	cpc	r17, r13
    183a:	71 f0       	breq	.+28     	; 0x1858 <fwrite+0x5e>
    183c:	0f 5f       	subi	r16, 0xFF	; 255
    183e:	1f 4f       	sbci	r17, 0xFF	; 255
    1840:	d7 01       	movw	r26, r14
    1842:	18 96       	adiw	r26, 0x08	; 8
    1844:	ed 91       	ld	r30, X+
    1846:	fc 91       	ld	r31, X
    1848:	19 97       	sbiw	r26, 0x09	; 9
    184a:	b7 01       	movw	r22, r14
    184c:	dc 01       	movw	r26, r24
    184e:	8c 91       	ld	r24, X
    1850:	19 95       	eicall
    1852:	89 2b       	or	r24, r25
    1854:	79 f3       	breq	.-34     	; 0x1834 <fwrite+0x3a>
    1856:	05 c0       	rjmp	.+10     	; 0x1862 <fwrite+0x68>
    1858:	21 96       	adiw	r28, 0x01	; 1
    185a:	e5 cf       	rjmp	.-54     	; 0x1826 <fwrite+0x2c>
    185c:	80 e0       	ldi	r24, 0x00	; 0
    185e:	90 e0       	ldi	r25, 0x00	; 0
    1860:	01 c0       	rjmp	.+2      	; 0x1864 <fwrite+0x6a>
    1862:	ce 01       	movw	r24, r28
    1864:	df 91       	pop	r29
    1866:	cf 91       	pop	r28
    1868:	1f 91       	pop	r17
    186a:	0f 91       	pop	r16
    186c:	ff 90       	pop	r15
    186e:	ef 90       	pop	r14
    1870:	df 90       	pop	r13
    1872:	cf 90       	pop	r12
    1874:	bf 90       	pop	r11
    1876:	af 90       	pop	r10
    1878:	9f 90       	pop	r9
    187a:	8f 90       	pop	r8
    187c:	08 95       	ret

0000187e <vfprintf>:
    187e:	2f 92       	push	r2
    1880:	3f 92       	push	r3
    1882:	4f 92       	push	r4
    1884:	5f 92       	push	r5
    1886:	6f 92       	push	r6
    1888:	7f 92       	push	r7
    188a:	8f 92       	push	r8
    188c:	9f 92       	push	r9
    188e:	af 92       	push	r10
    1890:	bf 92       	push	r11
    1892:	cf 92       	push	r12
    1894:	df 92       	push	r13
    1896:	ef 92       	push	r14
    1898:	ff 92       	push	r15
    189a:	0f 93       	push	r16
    189c:	1f 93       	push	r17
    189e:	cf 93       	push	r28
    18a0:	df 93       	push	r29
    18a2:	cd b7       	in	r28, 0x3d	; 61
    18a4:	de b7       	in	r29, 0x3e	; 62
    18a6:	2c 97       	sbiw	r28, 0x0c	; 12
    18a8:	0f b6       	in	r0, 0x3f	; 63
    18aa:	f8 94       	cli
    18ac:	de bf       	out	0x3e, r29	; 62
    18ae:	0f be       	out	0x3f, r0	; 63
    18b0:	cd bf       	out	0x3d, r28	; 61
    18b2:	7c 01       	movw	r14, r24
    18b4:	6b 01       	movw	r12, r22
    18b6:	8a 01       	movw	r16, r20
    18b8:	fc 01       	movw	r30, r24
    18ba:	17 82       	std	Z+7, r1	; 0x07
    18bc:	16 82       	std	Z+6, r1	; 0x06
    18be:	83 81       	ldd	r24, Z+3	; 0x03
    18c0:	81 ff       	sbrs	r24, 1
    18c2:	b0 c1       	rjmp	.+864    	; 0x1c24 <vfprintf+0x3a6>
    18c4:	ce 01       	movw	r24, r28
    18c6:	01 96       	adiw	r24, 0x01	; 1
    18c8:	4c 01       	movw	r8, r24
    18ca:	f7 01       	movw	r30, r14
    18cc:	93 81       	ldd	r25, Z+3	; 0x03
    18ce:	f6 01       	movw	r30, r12
    18d0:	93 fd       	sbrc	r25, 3
    18d2:	85 91       	lpm	r24, Z+
    18d4:	93 ff       	sbrs	r25, 3
    18d6:	81 91       	ld	r24, Z+
    18d8:	6f 01       	movw	r12, r30
    18da:	88 23       	and	r24, r24
    18dc:	09 f4       	brne	.+2      	; 0x18e0 <vfprintf+0x62>
    18de:	9e c1       	rjmp	.+828    	; 0x1c1c <vfprintf+0x39e>
    18e0:	85 32       	cpi	r24, 0x25	; 37
    18e2:	39 f4       	brne	.+14     	; 0x18f2 <vfprintf+0x74>
    18e4:	93 fd       	sbrc	r25, 3
    18e6:	85 91       	lpm	r24, Z+
    18e8:	93 ff       	sbrs	r25, 3
    18ea:	81 91       	ld	r24, Z+
    18ec:	6f 01       	movw	r12, r30
    18ee:	85 32       	cpi	r24, 0x25	; 37
    18f0:	21 f4       	brne	.+8      	; 0x18fa <vfprintf+0x7c>
    18f2:	b7 01       	movw	r22, r14
    18f4:	90 e0       	ldi	r25, 0x00	; 0
    18f6:	d7 d1       	rcall	.+942    	; 0x1ca6 <fputc>
    18f8:	e8 cf       	rjmp	.-48     	; 0x18ca <vfprintf+0x4c>
    18fa:	51 2c       	mov	r5, r1
    18fc:	31 2c       	mov	r3, r1
    18fe:	20 e0       	ldi	r18, 0x00	; 0
    1900:	20 32       	cpi	r18, 0x20	; 32
    1902:	a0 f4       	brcc	.+40     	; 0x192c <vfprintf+0xae>
    1904:	8b 32       	cpi	r24, 0x2B	; 43
    1906:	69 f0       	breq	.+26     	; 0x1922 <vfprintf+0xa4>
    1908:	30 f4       	brcc	.+12     	; 0x1916 <vfprintf+0x98>
    190a:	80 32       	cpi	r24, 0x20	; 32
    190c:	59 f0       	breq	.+22     	; 0x1924 <vfprintf+0xa6>
    190e:	83 32       	cpi	r24, 0x23	; 35
    1910:	69 f4       	brne	.+26     	; 0x192c <vfprintf+0xae>
    1912:	20 61       	ori	r18, 0x10	; 16
    1914:	2c c0       	rjmp	.+88     	; 0x196e <vfprintf+0xf0>
    1916:	8d 32       	cpi	r24, 0x2D	; 45
    1918:	39 f0       	breq	.+14     	; 0x1928 <vfprintf+0xaa>
    191a:	80 33       	cpi	r24, 0x30	; 48
    191c:	39 f4       	brne	.+14     	; 0x192c <vfprintf+0xae>
    191e:	21 60       	ori	r18, 0x01	; 1
    1920:	26 c0       	rjmp	.+76     	; 0x196e <vfprintf+0xf0>
    1922:	22 60       	ori	r18, 0x02	; 2
    1924:	24 60       	ori	r18, 0x04	; 4
    1926:	23 c0       	rjmp	.+70     	; 0x196e <vfprintf+0xf0>
    1928:	28 60       	ori	r18, 0x08	; 8
    192a:	21 c0       	rjmp	.+66     	; 0x196e <vfprintf+0xf0>
    192c:	27 fd       	sbrc	r18, 7
    192e:	27 c0       	rjmp	.+78     	; 0x197e <vfprintf+0x100>
    1930:	30 ed       	ldi	r19, 0xD0	; 208
    1932:	38 0f       	add	r19, r24
    1934:	3a 30       	cpi	r19, 0x0A	; 10
    1936:	78 f4       	brcc	.+30     	; 0x1956 <vfprintf+0xd8>
    1938:	26 ff       	sbrs	r18, 6
    193a:	06 c0       	rjmp	.+12     	; 0x1948 <vfprintf+0xca>
    193c:	fa e0       	ldi	r31, 0x0A	; 10
    193e:	5f 9e       	mul	r5, r31
    1940:	30 0d       	add	r19, r0
    1942:	11 24       	eor	r1, r1
    1944:	53 2e       	mov	r5, r19
    1946:	13 c0       	rjmp	.+38     	; 0x196e <vfprintf+0xf0>
    1948:	8a e0       	ldi	r24, 0x0A	; 10
    194a:	38 9e       	mul	r3, r24
    194c:	30 0d       	add	r19, r0
    194e:	11 24       	eor	r1, r1
    1950:	33 2e       	mov	r3, r19
    1952:	20 62       	ori	r18, 0x20	; 32
    1954:	0c c0       	rjmp	.+24     	; 0x196e <vfprintf+0xf0>
    1956:	8e 32       	cpi	r24, 0x2E	; 46
    1958:	21 f4       	brne	.+8      	; 0x1962 <vfprintf+0xe4>
    195a:	26 fd       	sbrc	r18, 6
    195c:	5f c1       	rjmp	.+702    	; 0x1c1c <vfprintf+0x39e>
    195e:	20 64       	ori	r18, 0x40	; 64
    1960:	06 c0       	rjmp	.+12     	; 0x196e <vfprintf+0xf0>
    1962:	8c 36       	cpi	r24, 0x6C	; 108
    1964:	11 f4       	brne	.+4      	; 0x196a <vfprintf+0xec>
    1966:	20 68       	ori	r18, 0x80	; 128
    1968:	02 c0       	rjmp	.+4      	; 0x196e <vfprintf+0xf0>
    196a:	88 36       	cpi	r24, 0x68	; 104
    196c:	41 f4       	brne	.+16     	; 0x197e <vfprintf+0x100>
    196e:	f6 01       	movw	r30, r12
    1970:	93 fd       	sbrc	r25, 3
    1972:	85 91       	lpm	r24, Z+
    1974:	93 ff       	sbrs	r25, 3
    1976:	81 91       	ld	r24, Z+
    1978:	6f 01       	movw	r12, r30
    197a:	81 11       	cpse	r24, r1
    197c:	c1 cf       	rjmp	.-126    	; 0x1900 <vfprintf+0x82>
    197e:	98 2f       	mov	r25, r24
    1980:	9f 7d       	andi	r25, 0xDF	; 223
    1982:	95 54       	subi	r25, 0x45	; 69
    1984:	93 30       	cpi	r25, 0x03	; 3
    1986:	28 f4       	brcc	.+10     	; 0x1992 <vfprintf+0x114>
    1988:	0c 5f       	subi	r16, 0xFC	; 252
    198a:	1f 4f       	sbci	r17, 0xFF	; 255
    198c:	ff e3       	ldi	r31, 0x3F	; 63
    198e:	f9 83       	std	Y+1, r31	; 0x01
    1990:	0d c0       	rjmp	.+26     	; 0x19ac <vfprintf+0x12e>
    1992:	83 36       	cpi	r24, 0x63	; 99
    1994:	31 f0       	breq	.+12     	; 0x19a2 <vfprintf+0x124>
    1996:	83 37       	cpi	r24, 0x73	; 115
    1998:	71 f0       	breq	.+28     	; 0x19b6 <vfprintf+0x138>
    199a:	83 35       	cpi	r24, 0x53	; 83
    199c:	09 f0       	breq	.+2      	; 0x19a0 <vfprintf+0x122>
    199e:	57 c0       	rjmp	.+174    	; 0x1a4e <vfprintf+0x1d0>
    19a0:	21 c0       	rjmp	.+66     	; 0x19e4 <vfprintf+0x166>
    19a2:	f8 01       	movw	r30, r16
    19a4:	80 81       	ld	r24, Z
    19a6:	89 83       	std	Y+1, r24	; 0x01
    19a8:	0e 5f       	subi	r16, 0xFE	; 254
    19aa:	1f 4f       	sbci	r17, 0xFF	; 255
    19ac:	44 24       	eor	r4, r4
    19ae:	43 94       	inc	r4
    19b0:	51 2c       	mov	r5, r1
    19b2:	54 01       	movw	r10, r8
    19b4:	14 c0       	rjmp	.+40     	; 0x19de <vfprintf+0x160>
    19b6:	38 01       	movw	r6, r16
    19b8:	f2 e0       	ldi	r31, 0x02	; 2
    19ba:	6f 0e       	add	r6, r31
    19bc:	71 1c       	adc	r7, r1
    19be:	f8 01       	movw	r30, r16
    19c0:	a0 80       	ld	r10, Z
    19c2:	b1 80       	ldd	r11, Z+1	; 0x01
    19c4:	26 ff       	sbrs	r18, 6
    19c6:	03 c0       	rjmp	.+6      	; 0x19ce <vfprintf+0x150>
    19c8:	65 2d       	mov	r22, r5
    19ca:	70 e0       	ldi	r23, 0x00	; 0
    19cc:	02 c0       	rjmp	.+4      	; 0x19d2 <vfprintf+0x154>
    19ce:	6f ef       	ldi	r22, 0xFF	; 255
    19d0:	7f ef       	ldi	r23, 0xFF	; 255
    19d2:	c5 01       	movw	r24, r10
    19d4:	2c 87       	std	Y+12, r18	; 0x0c
    19d6:	4c d1       	rcall	.+664    	; 0x1c70 <strnlen>
    19d8:	2c 01       	movw	r4, r24
    19da:	83 01       	movw	r16, r6
    19dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    19de:	2f 77       	andi	r18, 0x7F	; 127
    19e0:	22 2e       	mov	r2, r18
    19e2:	16 c0       	rjmp	.+44     	; 0x1a10 <vfprintf+0x192>
    19e4:	38 01       	movw	r6, r16
    19e6:	f2 e0       	ldi	r31, 0x02	; 2
    19e8:	6f 0e       	add	r6, r31
    19ea:	71 1c       	adc	r7, r1
    19ec:	f8 01       	movw	r30, r16
    19ee:	a0 80       	ld	r10, Z
    19f0:	b1 80       	ldd	r11, Z+1	; 0x01
    19f2:	26 ff       	sbrs	r18, 6
    19f4:	03 c0       	rjmp	.+6      	; 0x19fc <vfprintf+0x17e>
    19f6:	65 2d       	mov	r22, r5
    19f8:	70 e0       	ldi	r23, 0x00	; 0
    19fa:	02 c0       	rjmp	.+4      	; 0x1a00 <vfprintf+0x182>
    19fc:	6f ef       	ldi	r22, 0xFF	; 255
    19fe:	7f ef       	ldi	r23, 0xFF	; 255
    1a00:	c5 01       	movw	r24, r10
    1a02:	2c 87       	std	Y+12, r18	; 0x0c
    1a04:	2a d1       	rcall	.+596    	; 0x1c5a <strnlen_P>
    1a06:	2c 01       	movw	r4, r24
    1a08:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a0a:	20 68       	ori	r18, 0x80	; 128
    1a0c:	22 2e       	mov	r2, r18
    1a0e:	83 01       	movw	r16, r6
    1a10:	23 fc       	sbrc	r2, 3
    1a12:	19 c0       	rjmp	.+50     	; 0x1a46 <vfprintf+0x1c8>
    1a14:	83 2d       	mov	r24, r3
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	48 16       	cp	r4, r24
    1a1a:	59 06       	cpc	r5, r25
    1a1c:	a0 f4       	brcc	.+40     	; 0x1a46 <vfprintf+0x1c8>
    1a1e:	b7 01       	movw	r22, r14
    1a20:	80 e2       	ldi	r24, 0x20	; 32
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	40 d1       	rcall	.+640    	; 0x1ca6 <fputc>
    1a26:	3a 94       	dec	r3
    1a28:	f5 cf       	rjmp	.-22     	; 0x1a14 <vfprintf+0x196>
    1a2a:	f5 01       	movw	r30, r10
    1a2c:	27 fc       	sbrc	r2, 7
    1a2e:	85 91       	lpm	r24, Z+
    1a30:	27 fe       	sbrs	r2, 7
    1a32:	81 91       	ld	r24, Z+
    1a34:	5f 01       	movw	r10, r30
    1a36:	b7 01       	movw	r22, r14
    1a38:	90 e0       	ldi	r25, 0x00	; 0
    1a3a:	35 d1       	rcall	.+618    	; 0x1ca6 <fputc>
    1a3c:	31 10       	cpse	r3, r1
    1a3e:	3a 94       	dec	r3
    1a40:	f1 e0       	ldi	r31, 0x01	; 1
    1a42:	4f 1a       	sub	r4, r31
    1a44:	51 08       	sbc	r5, r1
    1a46:	41 14       	cp	r4, r1
    1a48:	51 04       	cpc	r5, r1
    1a4a:	79 f7       	brne	.-34     	; 0x1a2a <vfprintf+0x1ac>
    1a4c:	de c0       	rjmp	.+444    	; 0x1c0a <vfprintf+0x38c>
    1a4e:	84 36       	cpi	r24, 0x64	; 100
    1a50:	11 f0       	breq	.+4      	; 0x1a56 <vfprintf+0x1d8>
    1a52:	89 36       	cpi	r24, 0x69	; 105
    1a54:	31 f5       	brne	.+76     	; 0x1aa2 <vfprintf+0x224>
    1a56:	f8 01       	movw	r30, r16
    1a58:	27 ff       	sbrs	r18, 7
    1a5a:	07 c0       	rjmp	.+14     	; 0x1a6a <vfprintf+0x1ec>
    1a5c:	60 81       	ld	r22, Z
    1a5e:	71 81       	ldd	r23, Z+1	; 0x01
    1a60:	82 81       	ldd	r24, Z+2	; 0x02
    1a62:	93 81       	ldd	r25, Z+3	; 0x03
    1a64:	0c 5f       	subi	r16, 0xFC	; 252
    1a66:	1f 4f       	sbci	r17, 0xFF	; 255
    1a68:	08 c0       	rjmp	.+16     	; 0x1a7a <vfprintf+0x1fc>
    1a6a:	60 81       	ld	r22, Z
    1a6c:	71 81       	ldd	r23, Z+1	; 0x01
    1a6e:	07 2e       	mov	r0, r23
    1a70:	00 0c       	add	r0, r0
    1a72:	88 0b       	sbc	r24, r24
    1a74:	99 0b       	sbc	r25, r25
    1a76:	0e 5f       	subi	r16, 0xFE	; 254
    1a78:	1f 4f       	sbci	r17, 0xFF	; 255
    1a7a:	2f 76       	andi	r18, 0x6F	; 111
    1a7c:	72 2e       	mov	r7, r18
    1a7e:	97 ff       	sbrs	r25, 7
    1a80:	09 c0       	rjmp	.+18     	; 0x1a94 <vfprintf+0x216>
    1a82:	90 95       	com	r25
    1a84:	80 95       	com	r24
    1a86:	70 95       	com	r23
    1a88:	61 95       	neg	r22
    1a8a:	7f 4f       	sbci	r23, 0xFF	; 255
    1a8c:	8f 4f       	sbci	r24, 0xFF	; 255
    1a8e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a90:	20 68       	ori	r18, 0x80	; 128
    1a92:	72 2e       	mov	r7, r18
    1a94:	2a e0       	ldi	r18, 0x0A	; 10
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	a4 01       	movw	r20, r8
    1a9a:	3d d1       	rcall	.+634    	; 0x1d16 <__ultoa_invert>
    1a9c:	a8 2e       	mov	r10, r24
    1a9e:	a8 18       	sub	r10, r8
    1aa0:	43 c0       	rjmp	.+134    	; 0x1b28 <vfprintf+0x2aa>
    1aa2:	85 37       	cpi	r24, 0x75	; 117
    1aa4:	29 f4       	brne	.+10     	; 0x1ab0 <vfprintf+0x232>
    1aa6:	2f 7e       	andi	r18, 0xEF	; 239
    1aa8:	b2 2e       	mov	r11, r18
    1aaa:	2a e0       	ldi	r18, 0x0A	; 10
    1aac:	30 e0       	ldi	r19, 0x00	; 0
    1aae:	25 c0       	rjmp	.+74     	; 0x1afa <vfprintf+0x27c>
    1ab0:	f2 2f       	mov	r31, r18
    1ab2:	f9 7f       	andi	r31, 0xF9	; 249
    1ab4:	bf 2e       	mov	r11, r31
    1ab6:	8f 36       	cpi	r24, 0x6F	; 111
    1ab8:	c1 f0       	breq	.+48     	; 0x1aea <vfprintf+0x26c>
    1aba:	18 f4       	brcc	.+6      	; 0x1ac2 <vfprintf+0x244>
    1abc:	88 35       	cpi	r24, 0x58	; 88
    1abe:	79 f0       	breq	.+30     	; 0x1ade <vfprintf+0x260>
    1ac0:	ad c0       	rjmp	.+346    	; 0x1c1c <vfprintf+0x39e>
    1ac2:	80 37       	cpi	r24, 0x70	; 112
    1ac4:	19 f0       	breq	.+6      	; 0x1acc <vfprintf+0x24e>
    1ac6:	88 37       	cpi	r24, 0x78	; 120
    1ac8:	21 f0       	breq	.+8      	; 0x1ad2 <vfprintf+0x254>
    1aca:	a8 c0       	rjmp	.+336    	; 0x1c1c <vfprintf+0x39e>
    1acc:	2f 2f       	mov	r18, r31
    1ace:	20 61       	ori	r18, 0x10	; 16
    1ad0:	b2 2e       	mov	r11, r18
    1ad2:	b4 fe       	sbrs	r11, 4
    1ad4:	0d c0       	rjmp	.+26     	; 0x1af0 <vfprintf+0x272>
    1ad6:	8b 2d       	mov	r24, r11
    1ad8:	84 60       	ori	r24, 0x04	; 4
    1ada:	b8 2e       	mov	r11, r24
    1adc:	09 c0       	rjmp	.+18     	; 0x1af0 <vfprintf+0x272>
    1ade:	24 ff       	sbrs	r18, 4
    1ae0:	0a c0       	rjmp	.+20     	; 0x1af6 <vfprintf+0x278>
    1ae2:	9f 2f       	mov	r25, r31
    1ae4:	96 60       	ori	r25, 0x06	; 6
    1ae6:	b9 2e       	mov	r11, r25
    1ae8:	06 c0       	rjmp	.+12     	; 0x1af6 <vfprintf+0x278>
    1aea:	28 e0       	ldi	r18, 0x08	; 8
    1aec:	30 e0       	ldi	r19, 0x00	; 0
    1aee:	05 c0       	rjmp	.+10     	; 0x1afa <vfprintf+0x27c>
    1af0:	20 e1       	ldi	r18, 0x10	; 16
    1af2:	30 e0       	ldi	r19, 0x00	; 0
    1af4:	02 c0       	rjmp	.+4      	; 0x1afa <vfprintf+0x27c>
    1af6:	20 e1       	ldi	r18, 0x10	; 16
    1af8:	32 e0       	ldi	r19, 0x02	; 2
    1afa:	f8 01       	movw	r30, r16
    1afc:	b7 fe       	sbrs	r11, 7
    1afe:	07 c0       	rjmp	.+14     	; 0x1b0e <vfprintf+0x290>
    1b00:	60 81       	ld	r22, Z
    1b02:	71 81       	ldd	r23, Z+1	; 0x01
    1b04:	82 81       	ldd	r24, Z+2	; 0x02
    1b06:	93 81       	ldd	r25, Z+3	; 0x03
    1b08:	0c 5f       	subi	r16, 0xFC	; 252
    1b0a:	1f 4f       	sbci	r17, 0xFF	; 255
    1b0c:	06 c0       	rjmp	.+12     	; 0x1b1a <vfprintf+0x29c>
    1b0e:	60 81       	ld	r22, Z
    1b10:	71 81       	ldd	r23, Z+1	; 0x01
    1b12:	80 e0       	ldi	r24, 0x00	; 0
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	0e 5f       	subi	r16, 0xFE	; 254
    1b18:	1f 4f       	sbci	r17, 0xFF	; 255
    1b1a:	a4 01       	movw	r20, r8
    1b1c:	fc d0       	rcall	.+504    	; 0x1d16 <__ultoa_invert>
    1b1e:	a8 2e       	mov	r10, r24
    1b20:	a8 18       	sub	r10, r8
    1b22:	fb 2d       	mov	r31, r11
    1b24:	ff 77       	andi	r31, 0x7F	; 127
    1b26:	7f 2e       	mov	r7, r31
    1b28:	76 fe       	sbrs	r7, 6
    1b2a:	0b c0       	rjmp	.+22     	; 0x1b42 <vfprintf+0x2c4>
    1b2c:	37 2d       	mov	r19, r7
    1b2e:	3e 7f       	andi	r19, 0xFE	; 254
    1b30:	a5 14       	cp	r10, r5
    1b32:	50 f4       	brcc	.+20     	; 0x1b48 <vfprintf+0x2ca>
    1b34:	74 fe       	sbrs	r7, 4
    1b36:	0a c0       	rjmp	.+20     	; 0x1b4c <vfprintf+0x2ce>
    1b38:	72 fc       	sbrc	r7, 2
    1b3a:	08 c0       	rjmp	.+16     	; 0x1b4c <vfprintf+0x2ce>
    1b3c:	37 2d       	mov	r19, r7
    1b3e:	3e 7e       	andi	r19, 0xEE	; 238
    1b40:	05 c0       	rjmp	.+10     	; 0x1b4c <vfprintf+0x2ce>
    1b42:	ba 2c       	mov	r11, r10
    1b44:	37 2d       	mov	r19, r7
    1b46:	03 c0       	rjmp	.+6      	; 0x1b4e <vfprintf+0x2d0>
    1b48:	ba 2c       	mov	r11, r10
    1b4a:	01 c0       	rjmp	.+2      	; 0x1b4e <vfprintf+0x2d0>
    1b4c:	b5 2c       	mov	r11, r5
    1b4e:	34 ff       	sbrs	r19, 4
    1b50:	0d c0       	rjmp	.+26     	; 0x1b6c <vfprintf+0x2ee>
    1b52:	fe 01       	movw	r30, r28
    1b54:	ea 0d       	add	r30, r10
    1b56:	f1 1d       	adc	r31, r1
    1b58:	80 81       	ld	r24, Z
    1b5a:	80 33       	cpi	r24, 0x30	; 48
    1b5c:	11 f4       	brne	.+4      	; 0x1b62 <vfprintf+0x2e4>
    1b5e:	39 7e       	andi	r19, 0xE9	; 233
    1b60:	09 c0       	rjmp	.+18     	; 0x1b74 <vfprintf+0x2f6>
    1b62:	32 ff       	sbrs	r19, 2
    1b64:	06 c0       	rjmp	.+12     	; 0x1b72 <vfprintf+0x2f4>
    1b66:	b3 94       	inc	r11
    1b68:	b3 94       	inc	r11
    1b6a:	04 c0       	rjmp	.+8      	; 0x1b74 <vfprintf+0x2f6>
    1b6c:	83 2f       	mov	r24, r19
    1b6e:	86 78       	andi	r24, 0x86	; 134
    1b70:	09 f0       	breq	.+2      	; 0x1b74 <vfprintf+0x2f6>
    1b72:	b3 94       	inc	r11
    1b74:	33 fd       	sbrc	r19, 3
    1b76:	12 c0       	rjmp	.+36     	; 0x1b9c <vfprintf+0x31e>
    1b78:	30 ff       	sbrs	r19, 0
    1b7a:	06 c0       	rjmp	.+12     	; 0x1b88 <vfprintf+0x30a>
    1b7c:	5a 2c       	mov	r5, r10
    1b7e:	b3 14       	cp	r11, r3
    1b80:	18 f4       	brcc	.+6      	; 0x1b88 <vfprintf+0x30a>
    1b82:	53 0c       	add	r5, r3
    1b84:	5b 18       	sub	r5, r11
    1b86:	b3 2c       	mov	r11, r3
    1b88:	b3 14       	cp	r11, r3
    1b8a:	60 f4       	brcc	.+24     	; 0x1ba4 <vfprintf+0x326>
    1b8c:	b7 01       	movw	r22, r14
    1b8e:	80 e2       	ldi	r24, 0x20	; 32
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	3c 87       	std	Y+12, r19	; 0x0c
    1b94:	88 d0       	rcall	.+272    	; 0x1ca6 <fputc>
    1b96:	b3 94       	inc	r11
    1b98:	3c 85       	ldd	r19, Y+12	; 0x0c
    1b9a:	f6 cf       	rjmp	.-20     	; 0x1b88 <vfprintf+0x30a>
    1b9c:	b3 14       	cp	r11, r3
    1b9e:	10 f4       	brcc	.+4      	; 0x1ba4 <vfprintf+0x326>
    1ba0:	3b 18       	sub	r3, r11
    1ba2:	01 c0       	rjmp	.+2      	; 0x1ba6 <vfprintf+0x328>
    1ba4:	31 2c       	mov	r3, r1
    1ba6:	34 ff       	sbrs	r19, 4
    1ba8:	11 c0       	rjmp	.+34     	; 0x1bcc <vfprintf+0x34e>
    1baa:	b7 01       	movw	r22, r14
    1bac:	80 e3       	ldi	r24, 0x30	; 48
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	3c 87       	std	Y+12, r19	; 0x0c
    1bb2:	79 d0       	rcall	.+242    	; 0x1ca6 <fputc>
    1bb4:	3c 85       	ldd	r19, Y+12	; 0x0c
    1bb6:	32 ff       	sbrs	r19, 2
    1bb8:	16 c0       	rjmp	.+44     	; 0x1be6 <vfprintf+0x368>
    1bba:	31 fd       	sbrc	r19, 1
    1bbc:	03 c0       	rjmp	.+6      	; 0x1bc4 <vfprintf+0x346>
    1bbe:	88 e7       	ldi	r24, 0x78	; 120
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	02 c0       	rjmp	.+4      	; 0x1bc8 <vfprintf+0x34a>
    1bc4:	88 e5       	ldi	r24, 0x58	; 88
    1bc6:	90 e0       	ldi	r25, 0x00	; 0
    1bc8:	b7 01       	movw	r22, r14
    1bca:	0c c0       	rjmp	.+24     	; 0x1be4 <vfprintf+0x366>
    1bcc:	83 2f       	mov	r24, r19
    1bce:	86 78       	andi	r24, 0x86	; 134
    1bd0:	51 f0       	breq	.+20     	; 0x1be6 <vfprintf+0x368>
    1bd2:	31 ff       	sbrs	r19, 1
    1bd4:	02 c0       	rjmp	.+4      	; 0x1bda <vfprintf+0x35c>
    1bd6:	8b e2       	ldi	r24, 0x2B	; 43
    1bd8:	01 c0       	rjmp	.+2      	; 0x1bdc <vfprintf+0x35e>
    1bda:	80 e2       	ldi	r24, 0x20	; 32
    1bdc:	37 fd       	sbrc	r19, 7
    1bde:	8d e2       	ldi	r24, 0x2D	; 45
    1be0:	b7 01       	movw	r22, r14
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	60 d0       	rcall	.+192    	; 0x1ca6 <fputc>
    1be6:	a5 14       	cp	r10, r5
    1be8:	30 f4       	brcc	.+12     	; 0x1bf6 <vfprintf+0x378>
    1bea:	b7 01       	movw	r22, r14
    1bec:	80 e3       	ldi	r24, 0x30	; 48
    1bee:	90 e0       	ldi	r25, 0x00	; 0
    1bf0:	5a d0       	rcall	.+180    	; 0x1ca6 <fputc>
    1bf2:	5a 94       	dec	r5
    1bf4:	f8 cf       	rjmp	.-16     	; 0x1be6 <vfprintf+0x368>
    1bf6:	aa 94       	dec	r10
    1bf8:	f4 01       	movw	r30, r8
    1bfa:	ea 0d       	add	r30, r10
    1bfc:	f1 1d       	adc	r31, r1
    1bfe:	80 81       	ld	r24, Z
    1c00:	b7 01       	movw	r22, r14
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	50 d0       	rcall	.+160    	; 0x1ca6 <fputc>
    1c06:	a1 10       	cpse	r10, r1
    1c08:	f6 cf       	rjmp	.-20     	; 0x1bf6 <vfprintf+0x378>
    1c0a:	33 20       	and	r3, r3
    1c0c:	09 f4       	brne	.+2      	; 0x1c10 <vfprintf+0x392>
    1c0e:	5d ce       	rjmp	.-838    	; 0x18ca <vfprintf+0x4c>
    1c10:	b7 01       	movw	r22, r14
    1c12:	80 e2       	ldi	r24, 0x20	; 32
    1c14:	90 e0       	ldi	r25, 0x00	; 0
    1c16:	47 d0       	rcall	.+142    	; 0x1ca6 <fputc>
    1c18:	3a 94       	dec	r3
    1c1a:	f7 cf       	rjmp	.-18     	; 0x1c0a <vfprintf+0x38c>
    1c1c:	f7 01       	movw	r30, r14
    1c1e:	86 81       	ldd	r24, Z+6	; 0x06
    1c20:	97 81       	ldd	r25, Z+7	; 0x07
    1c22:	02 c0       	rjmp	.+4      	; 0x1c28 <vfprintf+0x3aa>
    1c24:	8f ef       	ldi	r24, 0xFF	; 255
    1c26:	9f ef       	ldi	r25, 0xFF	; 255
    1c28:	2c 96       	adiw	r28, 0x0c	; 12
    1c2a:	0f b6       	in	r0, 0x3f	; 63
    1c2c:	f8 94       	cli
    1c2e:	de bf       	out	0x3e, r29	; 62
    1c30:	0f be       	out	0x3f, r0	; 63
    1c32:	cd bf       	out	0x3d, r28	; 61
    1c34:	df 91       	pop	r29
    1c36:	cf 91       	pop	r28
    1c38:	1f 91       	pop	r17
    1c3a:	0f 91       	pop	r16
    1c3c:	ff 90       	pop	r15
    1c3e:	ef 90       	pop	r14
    1c40:	df 90       	pop	r13
    1c42:	cf 90       	pop	r12
    1c44:	bf 90       	pop	r11
    1c46:	af 90       	pop	r10
    1c48:	9f 90       	pop	r9
    1c4a:	8f 90       	pop	r8
    1c4c:	7f 90       	pop	r7
    1c4e:	6f 90       	pop	r6
    1c50:	5f 90       	pop	r5
    1c52:	4f 90       	pop	r4
    1c54:	3f 90       	pop	r3
    1c56:	2f 90       	pop	r2
    1c58:	08 95       	ret

00001c5a <strnlen_P>:
    1c5a:	fc 01       	movw	r30, r24
    1c5c:	05 90       	lpm	r0, Z+
    1c5e:	61 50       	subi	r22, 0x01	; 1
    1c60:	70 40       	sbci	r23, 0x00	; 0
    1c62:	01 10       	cpse	r0, r1
    1c64:	d8 f7       	brcc	.-10     	; 0x1c5c <strnlen_P+0x2>
    1c66:	80 95       	com	r24
    1c68:	90 95       	com	r25
    1c6a:	8e 0f       	add	r24, r30
    1c6c:	9f 1f       	adc	r25, r31
    1c6e:	08 95       	ret

00001c70 <strnlen>:
    1c70:	fc 01       	movw	r30, r24
    1c72:	61 50       	subi	r22, 0x01	; 1
    1c74:	70 40       	sbci	r23, 0x00	; 0
    1c76:	01 90       	ld	r0, Z+
    1c78:	01 10       	cpse	r0, r1
    1c7a:	d8 f7       	brcc	.-10     	; 0x1c72 <strnlen+0x2>
    1c7c:	80 95       	com	r24
    1c7e:	90 95       	com	r25
    1c80:	8e 0f       	add	r24, r30
    1c82:	9f 1f       	adc	r25, r31
    1c84:	08 95       	ret

00001c86 <strrev>:
    1c86:	dc 01       	movw	r26, r24
    1c88:	fc 01       	movw	r30, r24
    1c8a:	67 2f       	mov	r22, r23
    1c8c:	71 91       	ld	r23, Z+
    1c8e:	77 23       	and	r23, r23
    1c90:	e1 f7       	brne	.-8      	; 0x1c8a <strrev+0x4>
    1c92:	32 97       	sbiw	r30, 0x02	; 2
    1c94:	04 c0       	rjmp	.+8      	; 0x1c9e <strrev+0x18>
    1c96:	7c 91       	ld	r23, X
    1c98:	6d 93       	st	X+, r22
    1c9a:	70 83       	st	Z, r23
    1c9c:	62 91       	ld	r22, -Z
    1c9e:	ae 17       	cp	r26, r30
    1ca0:	bf 07       	cpc	r27, r31
    1ca2:	c8 f3       	brcs	.-14     	; 0x1c96 <strrev+0x10>
    1ca4:	08 95       	ret

00001ca6 <fputc>:
    1ca6:	0f 93       	push	r16
    1ca8:	1f 93       	push	r17
    1caa:	cf 93       	push	r28
    1cac:	df 93       	push	r29
    1cae:	fb 01       	movw	r30, r22
    1cb0:	23 81       	ldd	r18, Z+3	; 0x03
    1cb2:	21 fd       	sbrc	r18, 1
    1cb4:	03 c0       	rjmp	.+6      	; 0x1cbc <fputc+0x16>
    1cb6:	8f ef       	ldi	r24, 0xFF	; 255
    1cb8:	9f ef       	ldi	r25, 0xFF	; 255
    1cba:	28 c0       	rjmp	.+80     	; 0x1d0c <fputc+0x66>
    1cbc:	22 ff       	sbrs	r18, 2
    1cbe:	16 c0       	rjmp	.+44     	; 0x1cec <fputc+0x46>
    1cc0:	46 81       	ldd	r20, Z+6	; 0x06
    1cc2:	57 81       	ldd	r21, Z+7	; 0x07
    1cc4:	24 81       	ldd	r18, Z+4	; 0x04
    1cc6:	35 81       	ldd	r19, Z+5	; 0x05
    1cc8:	42 17       	cp	r20, r18
    1cca:	53 07       	cpc	r21, r19
    1ccc:	44 f4       	brge	.+16     	; 0x1cde <fputc+0x38>
    1cce:	a0 81       	ld	r26, Z
    1cd0:	b1 81       	ldd	r27, Z+1	; 0x01
    1cd2:	9d 01       	movw	r18, r26
    1cd4:	2f 5f       	subi	r18, 0xFF	; 255
    1cd6:	3f 4f       	sbci	r19, 0xFF	; 255
    1cd8:	31 83       	std	Z+1, r19	; 0x01
    1cda:	20 83       	st	Z, r18
    1cdc:	8c 93       	st	X, r24
    1cde:	26 81       	ldd	r18, Z+6	; 0x06
    1ce0:	37 81       	ldd	r19, Z+7	; 0x07
    1ce2:	2f 5f       	subi	r18, 0xFF	; 255
    1ce4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ce6:	37 83       	std	Z+7, r19	; 0x07
    1ce8:	26 83       	std	Z+6, r18	; 0x06
    1cea:	10 c0       	rjmp	.+32     	; 0x1d0c <fputc+0x66>
    1cec:	eb 01       	movw	r28, r22
    1cee:	09 2f       	mov	r16, r25
    1cf0:	18 2f       	mov	r17, r24
    1cf2:	00 84       	ldd	r0, Z+8	; 0x08
    1cf4:	f1 85       	ldd	r31, Z+9	; 0x09
    1cf6:	e0 2d       	mov	r30, r0
    1cf8:	19 95       	eicall
    1cfa:	89 2b       	or	r24, r25
    1cfc:	e1 f6       	brne	.-72     	; 0x1cb6 <fputc+0x10>
    1cfe:	8e 81       	ldd	r24, Y+6	; 0x06
    1d00:	9f 81       	ldd	r25, Y+7	; 0x07
    1d02:	01 96       	adiw	r24, 0x01	; 1
    1d04:	9f 83       	std	Y+7, r25	; 0x07
    1d06:	8e 83       	std	Y+6, r24	; 0x06
    1d08:	81 2f       	mov	r24, r17
    1d0a:	90 2f       	mov	r25, r16
    1d0c:	df 91       	pop	r29
    1d0e:	cf 91       	pop	r28
    1d10:	1f 91       	pop	r17
    1d12:	0f 91       	pop	r16
    1d14:	08 95       	ret

00001d16 <__ultoa_invert>:
    1d16:	fa 01       	movw	r30, r20
    1d18:	aa 27       	eor	r26, r26
    1d1a:	28 30       	cpi	r18, 0x08	; 8
    1d1c:	51 f1       	breq	.+84     	; 0x1d72 <__ultoa_invert+0x5c>
    1d1e:	20 31       	cpi	r18, 0x10	; 16
    1d20:	81 f1       	breq	.+96     	; 0x1d82 <__ultoa_invert+0x6c>
    1d22:	e8 94       	clt
    1d24:	6f 93       	push	r22
    1d26:	6e 7f       	andi	r22, 0xFE	; 254
    1d28:	6e 5f       	subi	r22, 0xFE	; 254
    1d2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1d2c:	8f 4f       	sbci	r24, 0xFF	; 255
    1d2e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d30:	af 4f       	sbci	r26, 0xFF	; 255
    1d32:	b1 e0       	ldi	r27, 0x01	; 1
    1d34:	3e d0       	rcall	.+124    	; 0x1db2 <__ultoa_invert+0x9c>
    1d36:	b4 e0       	ldi	r27, 0x04	; 4
    1d38:	3c d0       	rcall	.+120    	; 0x1db2 <__ultoa_invert+0x9c>
    1d3a:	67 0f       	add	r22, r23
    1d3c:	78 1f       	adc	r23, r24
    1d3e:	89 1f       	adc	r24, r25
    1d40:	9a 1f       	adc	r25, r26
    1d42:	a1 1d       	adc	r26, r1
    1d44:	68 0f       	add	r22, r24
    1d46:	79 1f       	adc	r23, r25
    1d48:	8a 1f       	adc	r24, r26
    1d4a:	91 1d       	adc	r25, r1
    1d4c:	a1 1d       	adc	r26, r1
    1d4e:	6a 0f       	add	r22, r26
    1d50:	71 1d       	adc	r23, r1
    1d52:	81 1d       	adc	r24, r1
    1d54:	91 1d       	adc	r25, r1
    1d56:	a1 1d       	adc	r26, r1
    1d58:	20 d0       	rcall	.+64     	; 0x1d9a <__ultoa_invert+0x84>
    1d5a:	09 f4       	brne	.+2      	; 0x1d5e <__ultoa_invert+0x48>
    1d5c:	68 94       	set
    1d5e:	3f 91       	pop	r19
    1d60:	2a e0       	ldi	r18, 0x0A	; 10
    1d62:	26 9f       	mul	r18, r22
    1d64:	11 24       	eor	r1, r1
    1d66:	30 19       	sub	r19, r0
    1d68:	30 5d       	subi	r19, 0xD0	; 208
    1d6a:	31 93       	st	Z+, r19
    1d6c:	de f6       	brtc	.-74     	; 0x1d24 <__ultoa_invert+0xe>
    1d6e:	cf 01       	movw	r24, r30
    1d70:	08 95       	ret
    1d72:	46 2f       	mov	r20, r22
    1d74:	47 70       	andi	r20, 0x07	; 7
    1d76:	40 5d       	subi	r20, 0xD0	; 208
    1d78:	41 93       	st	Z+, r20
    1d7a:	b3 e0       	ldi	r27, 0x03	; 3
    1d7c:	0f d0       	rcall	.+30     	; 0x1d9c <__ultoa_invert+0x86>
    1d7e:	c9 f7       	brne	.-14     	; 0x1d72 <__ultoa_invert+0x5c>
    1d80:	f6 cf       	rjmp	.-20     	; 0x1d6e <__ultoa_invert+0x58>
    1d82:	46 2f       	mov	r20, r22
    1d84:	4f 70       	andi	r20, 0x0F	; 15
    1d86:	40 5d       	subi	r20, 0xD0	; 208
    1d88:	4a 33       	cpi	r20, 0x3A	; 58
    1d8a:	18 f0       	brcs	.+6      	; 0x1d92 <__ultoa_invert+0x7c>
    1d8c:	49 5d       	subi	r20, 0xD9	; 217
    1d8e:	31 fd       	sbrc	r19, 1
    1d90:	40 52       	subi	r20, 0x20	; 32
    1d92:	41 93       	st	Z+, r20
    1d94:	02 d0       	rcall	.+4      	; 0x1d9a <__ultoa_invert+0x84>
    1d96:	a9 f7       	brne	.-22     	; 0x1d82 <__ultoa_invert+0x6c>
    1d98:	ea cf       	rjmp	.-44     	; 0x1d6e <__ultoa_invert+0x58>
    1d9a:	b4 e0       	ldi	r27, 0x04	; 4
    1d9c:	a6 95       	lsr	r26
    1d9e:	97 95       	ror	r25
    1da0:	87 95       	ror	r24
    1da2:	77 95       	ror	r23
    1da4:	67 95       	ror	r22
    1da6:	ba 95       	dec	r27
    1da8:	c9 f7       	brne	.-14     	; 0x1d9c <__ultoa_invert+0x86>
    1daa:	00 97       	sbiw	r24, 0x00	; 0
    1dac:	61 05       	cpc	r22, r1
    1dae:	71 05       	cpc	r23, r1
    1db0:	08 95       	ret
    1db2:	9b 01       	movw	r18, r22
    1db4:	ac 01       	movw	r20, r24
    1db6:	0a 2e       	mov	r0, r26
    1db8:	06 94       	lsr	r0
    1dba:	57 95       	ror	r21
    1dbc:	47 95       	ror	r20
    1dbe:	37 95       	ror	r19
    1dc0:	27 95       	ror	r18
    1dc2:	ba 95       	dec	r27
    1dc4:	c9 f7       	brne	.-14     	; 0x1db8 <__ultoa_invert+0xa2>
    1dc6:	62 0f       	add	r22, r18
    1dc8:	73 1f       	adc	r23, r19
    1dca:	84 1f       	adc	r24, r20
    1dcc:	95 1f       	adc	r25, r21
    1dce:	a0 1d       	adc	r26, r0
    1dd0:	08 95       	ret

00001dd2 <_exit>:
    1dd2:	f8 94       	cli

00001dd4 <__stop_program>:
    1dd4:	ff cf       	rjmp	.-2      	; 0x1dd4 <__stop_program>
