 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 14:53:19 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              93.00
  Critical Path Length:          5.83
  Critical Path Slack:           0.00
  Critical Path Clk Period:      6.00
  Total Negative Slack:         -0.00
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3567
  Hierarchical Port Count:      65838
  Leaf Cell Count:              41813
  Buf/Inv Cell Count:            7963
  Buf Cell Count:                2575
  Inv Cell Count:                5388
  CT Buf/Inv Cell Count:          238
  Combinational Cell Count:     34259
  Sequential Cell Count:         7554
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   353115.648628
  Noncombinational Area:
                        181087.948811
  Buf/Inv Area:          50900.890586
  Total Buffer Area:         21010.64
  Total Inverter Area:       29890.25
  Macro/Black Box Area:      0.000000
  Net Area:              72708.942806
  Net XLength        :      828895.75
  Net YLength        :     1008559.94
  -----------------------------------
  Cell Area:            534203.597438
  Design Area:          606912.540245
  Net Length        :      1837455.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         46928
  Nets With Violations:            34
  Max Trans Violations:             2
  Max Cap Violations:              34
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   28.84
  Logic Optimization:                 51.05
  Mapping Optimization:              128.50
  -----------------------------------------
  Overall Compile Time:              243.92
  Overall Compile Wall Clock Time:   247.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
