Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jun 25 13:43:35 2024
| Host         : LAPTOP-OPG22R0F running 64-bit major release  (build 9200)
| Command      : report_methodology -file LSTM_net_methodology_drc_routed.rpt -pb LSTM_net_methodology_drc_routed.pb -rpx LSTM_net_methodology_drc_routed.rpx
| Design       : LSTM_net
| Device       : xc7a35tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 207
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 207        |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'clock' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[0]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[10]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[11]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[12]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[13]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[14]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[15]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[16]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[17]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[18]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[19]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[1]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[20]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[21]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[22]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[23]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[24]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[25]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[26]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[27]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[28]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[29]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[2]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[30]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[31]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[3]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[4]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[5]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[6]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[7]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[8]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'input[9]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'reset' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'start' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_ad0[0]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_ad0[1]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_ad0[2]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_ad0[3]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_ad0[4]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[0]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[100]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[101]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[102]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[103]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[104]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[105]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[106]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[107]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[108]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[109]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[10]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[110]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[111]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[112]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[113]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[114]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[115]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[116]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[117]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[118]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[119]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[11]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[120]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#65 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[121]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#66 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[122]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#67 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[123]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#68 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[124]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#69 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[125]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#70 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[126]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#71 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[127]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#72 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[12]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#73 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[13]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#74 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[14]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#75 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[15]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#76 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[16]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#77 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[17]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#78 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[18]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#79 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[19]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#80 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[1]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#81 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[20]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#82 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[21]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#83 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[22]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#84 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[23]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#85 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[24]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#86 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[25]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#87 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[26]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#88 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[27]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#89 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[28]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#90 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[29]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#91 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[2]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#92 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[30]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#93 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[31]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#94 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[32]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#95 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[33]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#96 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[34]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#97 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[35]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#98 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[36]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#99 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[37]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#100 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[38]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#101 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[39]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#102 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[3]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#103 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[40]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#104 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[41]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#105 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[42]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#106 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[43]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#107 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[44]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#108 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[45]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#109 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[46]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#110 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[47]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#111 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[48]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#112 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[49]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#113 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[4]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#114 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[50]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#115 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[51]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#116 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[52]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#117 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[53]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#118 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[54]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#119 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[55]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#120 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[56]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#121 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[57]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#122 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[58]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#123 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[59]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#124 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[5]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#125 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[60]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#126 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[61]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#127 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[62]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#128 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[63]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#129 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[64]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#130 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[65]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#131 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[66]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#132 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[67]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#133 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[68]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#134 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[69]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#135 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[6]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#136 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[70]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#137 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[71]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#138 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[72]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#139 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[73]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#140 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[74]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#141 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[75]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#142 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[76]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#143 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[77]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#144 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[78]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#145 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[79]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#146 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[7]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#147 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[80]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#148 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[81]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#149 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[82]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#150 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[83]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#151 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[84]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#152 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[85]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#153 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[86]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#154 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[87]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#155 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[88]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#156 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[89]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#157 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[8]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#158 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[90]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#159 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[91]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#160 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[92]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#161 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[93]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#162 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[94]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#163 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[95]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#164 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[96]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#165 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[97]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#166 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[98]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#167 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[99]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#168 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'w_arr[9]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] 0.500 [all_inputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 3)
Related violations: <none>

XDCH-2#169 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[0]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#170 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[10]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#171 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[11]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#172 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[12]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#173 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[13]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#174 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[14]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#175 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[15]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#176 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[16]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#177 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[17]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#178 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[18]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#179 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[19]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#180 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[1]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#181 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[20]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#182 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[21]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#183 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[22]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#184 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[23]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#185 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[24]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#186 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[25]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#187 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[26]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#188 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[27]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#189 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[28]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#190 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[29]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#191 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[2]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#192 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[30]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#193 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[31]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#194 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[3]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#195 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[4]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#196 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[5]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#197 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[6]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#198 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[7]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#199 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[8]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#200 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'd_out[9]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#201 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'done' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#202 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'rd_in' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#203 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'w_ad[0]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#204 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'w_ad[1]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#205 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'w_ad[2]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#206 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'w_ad[3]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>

XDCH-2#207 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'w_ad[4]' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clock] 0.500 [all_outputs]
C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/DUAL-LSTM/HLSTM.srcs/constrs_1/new/XDC1.xdc (Line: 4)
Related violations: <none>


