{"vcs1":{"timestamp_begin":1682279022.295257475, "rt":0.92, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682279023.283008574, "rt":1.20, "ut":0.22, "st":0.25}}
{"link":{"timestamp_begin":1682279024.537625684, "rt":1.75, "ut":0.06, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682279022.005234875}
{"VCS_COMP_START_TIME": 1682279022.005234875}
{"VCS_COMP_END_TIME": 1682279027.129458389}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340856}}
{"stitch_vcselab": {"peak_mem": 238988}}
