<html><body><samp><pre>
<!@TC:1726319583>
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: user-HP-ProBook-450-G5

# Sat Sep 14 15:13:03 2024

#Implementation: project


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1726319583> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1726319583> | Running in 64-bit mode 
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG289:@XP_HELP">CG289</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:26:42:26:92:@W:CG289:@XP_MSG">top.v(26)</a><!@TM:1726319583> | Specified digits overflow the number's size</font>
<font color=#A52A2A>@W:<a href="@W:CG289:@XP_HELP">CG289</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:65:49:65:60:@W:CG289:@XP_MSG">top.v(65)</a><!@TM:1726319583> | Specified digits overflow the number's size</font>
<font color=#A52A2A>@W:<a href="@W:CG289:@XP_HELP">CG289</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:134:51:134:62:@W:CG289:@XP_MSG">top.v(134)</a><!@TM:1726319583> | Specified digits overflow the number's size</font>
@I::"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v" (library work)
@N: : <!@TM:1726319583> | stack limit increased to max 
Verilog syntax check successful!
Selecting top level module pipelinec_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:3:7:3:48:@N:CG364:@XP_MSG">top.v(3)</a><!@TM:1726319583> | Synthesizing module bin_op_eq_uint25_t_uint25_t_0clk_de264c78 in library work.
Running optimization stage 1 on bin_op_eq_uint25_t_uint25_t_0clk_de264c78 .......
Finished optimization stage 1 on bin_op_eq_uint25_t_uint25_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:17:7:17:49:@N:CG364:@XP_MSG">top.v(17)</a><!@TM:1726319583> | Synthesizing module bin_op_plus_uint25_t_uint1_t_0clk_de264c78 in library work.
Running optimization stage 1 on bin_op_plus_uint25_t_uint1_t_0clk_de264c78 .......
Finished optimization stage 1 on bin_op_plus_uint25_t_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:123:7:123:50:@N:CG364:@XP_MSG">top.v(123)</a><!@TM:1726319583> | Synthesizing module mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 in library work.
Running optimization stage 1 on mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 .......
Finished optimization stage 1 on mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:109:7:109:48:@N:CG364:@XP_MSG">top.v(109)</a><!@TM:1726319583> | Synthesizing module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 in library work.
Running optimization stage 1 on mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 .......
Finished optimization stage 1 on mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:149:7:149:41:@N:CG364:@XP_MSG">top.v(149)</a><!@TM:1726319583> | Synthesizing module unary_op_not_uint1_t_0clk_de264c78 in library work.
Running optimization stage 1 on unary_op_not_uint1_t_0clk_de264c78 .......
Finished optimization stage 1 on unary_op_not_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:29:7:29:26:@N:CG364:@XP_MSG">top.v(29)</a><!@TM:1726319583> | Synthesizing module blink_0clk_a5a1cd4e in library work.
Running optimization stage 1 on blink_0clk_a5a1cd4e .......
Finished optimization stage 1 on blink_0clk_a5a1cd4e (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v:2:7:2:20:@N:CG364:@XP_MSG">pipelinec_top.v(2)</a><!@TM:1726319583> | Synthesizing module pipelinec_top in library work.
Running optimization stage 1 on pipelinec_top .......
Finished optimization stage 1 on pipelinec_top (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on pipelinec_top .......
Finished optimization stage 2 on pipelinec_top (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on blink_0clk_a5a1cd4e .......
Finished optimization stage 2 on blink_0clk_a5a1cd4e (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on unary_op_not_uint1_t_0clk_de264c78 .......
Finished optimization stage 2 on unary_op_not_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 .......
Finished optimization stage 2 on mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 .......
Finished optimization stage 2 on mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on bin_op_plus_uint25_t_uint1_t_0clk_de264c78 .......
Finished optimization stage 2 on bin_op_plus_uint25_t_uint1_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on bin_op_eq_uint25_t_uint25_t_0clk_de264c78 .......
Finished optimization stage 2 on bin_op_eq_uint25_t_uint25_t_0clk_de264c78 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 14 15:13:03 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1726319583> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 14 15:13:03 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/project_project_comp.rt.csv:@XP_FILE">project_project_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 14 15:13:03 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726319583>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1726319584> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 14 15:13:04 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726319583>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726319583>
# Sat Sep 14 15:13:05 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 225MB peak: 225MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1726319586> | No constraint file specified. 
Linked File:  <a href="/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project_scck.rpt:@XP_FILE">project_project_scck.rpt</a>
See clock summary report "/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1726319586> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1726319586> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1726319586> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 240MB peak: 240MB)

NConnInternalConnection caching is on
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1726319586> | Applying initial value "0" on instance led_mux_blink_c_l17_c3_f797_iffalse. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1726319586> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1726319586> | Applying initial value "0000000000000000000000000" on instance bin_op_eq_blink_c_l17_c6_5cdf_left[24:0]. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1726319586> | Applying syn_allowed_resources blockrams=208 on top level netlist pipelinec_top  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                 Requested     Requested     Clock        Clock          Clock
Level     Clock                 Frequency     Period        Type         Group          Load 
---------------------------------------------------------------------------------------------
0 -       pipelinec_top|clk     200.0 MHz     5.000         inferred     (multiple)     26   
=============================================================================================



Clock Load Summary
***********************

                      Clock     Source        Clock Pin                                            Non-clock Pin     Non-clock Pin
Clock                 Load      Pin           Seq Example                                          Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------
pipelinec_top|clk     26        clk(port)     blink_inst.led_mux_blink_c_l17_c3_f797_iffalse.C     -                 -            
==================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v:62:2:62:8:@W:MT529:@XP_MSG">top.v(62)</a><!@TM:1726319586> | Found inferred clock pipelinec_top|clk which controls 26 sequential elements including blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                  
-------------------------------------------------------------------------------------------------------------------------
<a href="@|L:/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/project_project_prem.srm@|S:clk@|E:blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk                 port                   26         blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1726319586> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 14 15:13:06 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726319583>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1726319583>
# Sat Sep 14 15:13:06 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
<a name=mapperReport20></a>Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1726319588> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1726319588> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1726319588> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 228MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.76ns		  34 /        26

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1726319588> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

Writing Analyst data base /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/synwork/project_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1726319588> | Writing EDF file: /home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1726319588> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1726319588> | Found inferred clock pipelinec_top|clk with period 5.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport21></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sat Sep 14 15:13:08 2024
#


Top view:               pipelinec_top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1726319588> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1726319588> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary22></a>Performance Summary</a>
*******************


Worst slack in design: 1.968

                      Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock        Frequency     Frequency     Period        Period        Slack     Type         Group     
---------------------------------------------------------------------------------------------------------------
pipelinec_top|clk     200.0 MHz     329.9 MHz     5.000         3.031         1.968     inferred     (multiple)
===============================================================================================================





<a name=clockRelationships23></a>Clock Relationships</a>
*******************

Clocks                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
pipelinec_top|clk  pipelinec_top|clk  |  5.000       1.969  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo24></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport25></a>Detailed Report for Clock: pipelinec_top|clk</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                     Starting                                                                            Arrival          
Instance                                             Reference             Type        Pin     Net                                       Time        Slack
                                                     Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[0]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[0]     0.955       1.968
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[1]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[1]     0.907       2.078
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[2]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[2]     0.907       2.078
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[3]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[3]     0.907       2.139
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[4]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[4]     0.907       2.139
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[5]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[5]     0.907       2.200
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[6]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[6]     0.907       2.200
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[7]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[7]     0.907       2.260
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[8]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[8]     0.907       2.260
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[9]     pipelinec_top|clk     FD1S3AX     Q       bin_op_eq_blink_c_l17_c6_5cdf_left[9]     0.907       2.321
==========================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                      Starting                                                           Required          
Instance                                              Reference             Type        Pin     Net                      Time         Slack
                                                      Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[23]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[23]     4.946        1.968
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[24]     4.946        1.968
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[21]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[21]     4.946        2.030
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[22]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[22]     4.946        2.030
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[19]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[19]     4.946        2.091
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[20]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[20]     4.946        2.091
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[17]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[17]     4.946        2.151
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[18]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[18]     4.946        2.151
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[15]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[15]     4.946        2.212
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[16]     pipelinec_top|clk     FD1S3AX     D       reg_comb_counter[16]     4.946        2.212
===========================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srr:srsf/home/user/FPGA/tools/PipelineC/ulx3s/3.build/build/project/project_project.srs:fp:31070:37055:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      2.978
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.968

    Number of logic level(s):                14
    Starting point:                          blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[0] / Q
    Ending point:                            blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24] / D
    The start point is clocked by            pipelinec_top|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pipelinec_top|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[0]                      FD1S3AX      Q        Out     0.955     0.955 r     -         
bin_op_eq_blink_c_l17_c6_5cdf_left[0]                                 Net          -        -       -         -           3         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_0_0      CCU2C        A1       In      0.000     0.955 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_0_0      CCU2C        COUT     Out     0.900     1.855 r     -         
return_output_cry_0                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_1_0      CCU2C        CIN      In      0.000     1.855 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_1_0      CCU2C        COUT     Out     0.061     1.916 r     -         
return_output_cry_2                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_3_0      CCU2C        CIN      In      0.000     1.916 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_3_0      CCU2C        COUT     Out     0.061     1.977 r     -         
return_output_cry_4                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_5_0      CCU2C        CIN      In      0.000     1.977 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_5_0      CCU2C        COUT     Out     0.061     2.038 r     -         
return_output_cry_6                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_7_0      CCU2C        CIN      In      0.000     2.038 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_7_0      CCU2C        COUT     Out     0.061     2.099 r     -         
return_output_cry_8                                                   Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_9_0      CCU2C        CIN      In      0.000     2.099 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_9_0      CCU2C        COUT     Out     0.061     2.160 r     -         
return_output_cry_10                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_11_0     CCU2C        CIN      In      0.000     2.160 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_11_0     CCU2C        COUT     Out     0.061     2.221 r     -         
return_output_cry_12                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_13_0     CCU2C        CIN      In      0.000     2.221 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_13_0     CCU2C        COUT     Out     0.061     2.282 r     -         
return_output_cry_14                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_15_0     CCU2C        CIN      In      0.000     2.282 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_15_0     CCU2C        COUT     Out     0.061     2.343 r     -         
return_output_cry_16                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_17_0     CCU2C        CIN      In      0.000     2.343 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_17_0     CCU2C        COUT     Out     0.061     2.404 r     -         
return_output_cry_18                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_19_0     CCU2C        CIN      In      0.000     2.404 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_19_0     CCU2C        COUT     Out     0.061     2.465 r     -         
return_output_cry_20                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_21_0     CCU2C        CIN      In      0.000     2.465 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_21_0     CCU2C        COUT     Out     0.061     2.526 r     -         
return_output_cry_22                                                  Net          -        -       -         -           1         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_23_0     CCU2C        CIN      In      0.000     2.526 r     -         
blink_inst.bin_op_plus_blink_c_l26_c5_29f1.return_output_cry_23_0     CCU2C        S1       Out     0.272     2.797 r     -         
bin_op_plus_blink_c_l26_c5_29f1_return_output[24]                     Net          -        -       -         -           1         
blink_inst.counter_mux_blink_c_l17_c3_f797.return_output[24]          ORCALUT4     D        In      0.000     2.797 r     -         
blink_inst.counter_mux_blink_c_l17_c3_f797.return_output[24]          ORCALUT4     Z        Out     0.180     2.978 r     -         
reg_comb_counter[24]                                                  Net          -        -       -         -           1         
blink_inst.bin_op_eq_blink_c_l17_c6_5cdf_left[24]                     FD1S3AX      D        In      0.000     2.978 r     -         
====================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)

---------------------------------------
<a name=resourceUsage29></a>Resource Usage Report</a>
Part: lfe5u_85f-6

Register bits: 26 of 83640 (0%)
PIC Latch:       0
I/O cells:       2


Details:
CCU2C:          13
FD1S3AX:        26
GSR:            1
IB:             1
OB:             1
ORCALUT4:       34
PUR:            1
VHI:            6
VLO:            6
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 296MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Sep 14 15:13:08 2024

###########################################################]

</pre></samp></body></html>
