<HTML>
<HEAD>
<TITLE>Int 1A/AX=B10Ah/SF=8086h
</TITLE>
<META NAME="Description" CONTENT="
Int 1A/AX=B10Ah/SF=8086h - PCI BIOS v2.0c+ - READ CONFIGURATION DWORD (Intel devices) - 
AX = B10Ah subfn 8086h
BH = bus number
BL = device/function number (bits 7-3 device, bits 2-0 function)
DI = register number (0000h-00FFh) (see #00878)
Return: CF clear if successful
ECX = dword read
CF set on error
AH = status (00h,87h) (see #00729)
EAX, EBX, ECX, and EDX may be modified
all other flags (except IF) may be modified
">
<META NAME="robots" CONTENT="none">
</HEAD>
<BODY BGCOLOR="#FFD0A0">
<center>
<h2>Int 1A/AX=B10Ah/SF=8086h
</h2>
</center><p>
<table border=1 cellpadding=3 cellspacing=1>
<td>
<a href="rb-2386.htm">
<img src=./gif/lup.gif border=0 alt=Prev></a>
<a href="rb-2388.htm">
<img src=./gif/ldown.gif border=0 alt=Next></a>
<a href="../rbrown.htm">
<img src=./gif/lhome.gif border=0 alt=Ralf Brown Page></a>
<td><a href="int.htm">Interrups</a></td>
<td><a href="cat.htm">Categories</a></td>
<td><a href="alpha.htm">Contents</a></td>
</td></table><p>
<p><img src=./gif/rbline.gif width="100%" alt="------"><p>
<h3><font color=#C00040>PCI BIOS v2.0c+ - READ CONFIGURATION DWORD (Intel devices)</font></h3>
<PRE>
AX = B10Ah subfn 8086h
BH = bus number
BL = device/function number (bits 7-3 device, bits 2-0 function)
DI = register number (0000h-00FFh) <a href="rb-2377.htm#Table878">(see #00878)</a><br>
<p><b>Return:</b><br>CF clear if successful
ECX = dword read
CF set on error
AH = status (00h,87h) <a href="rb-2371.htm#Table729">(see #00729)</a>
EAX, EBX, ECX, and EDX may be modified
all other flags (except IF) may be modified
</PRE>
<p><b>Notes:</b>
This function may require up to 1024 byte of stack; it will not enable
interrupts if they were disabled before making the call.
The meanings of BL and BH on entry were exchanged between the initial
drafts of the specification and final implementation
<p><b>See Also:</b>
<a href="rb-2377.htm">AX=B10Ah</a> - <a href="rb-2386.htm">AX=B10Ah/SF=1106h</a> - <a href="rb-2391.htm">AX=B10Dh</a>
<PRE>
<p>
Format of PCI Configuration data for Intel 82375 EISA Bridge:
<a name=table1054></a>
Offset  Size    Description     (Table 01054)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 0482h)
<p><b>(revision numbers:</b><br>03h = 82375EB, 04h = 82375SB)
40h    BYTE    PCI Control
!!!intel\29047704.pdf pg. 32
41h    BYTE    PCI Arbiter Control
42h    BYTE    PCI Arbiter Priority Control
43h    BYTE    PCI Arbiter Priority Control Extension
44h    BYTE    MEMCS# Control
45h    BYTE    MEMCS# Bottom of Hole
46h    BYTE    MEMCS# Top of Hole
47h    BYTE    MEMCS# Top of Memory
48h    WORD    EISA Address Decode Control 1
4Ah  2 BYTEs   reserved
4Ch    BYTE    ISA I/O Recovery Time Control
4Dh  7 BYTEs   reserved
54h    BYTE    MEMCS# Attribute Register #1
55h    BYTE    MEMCS# Attribute Register #2
56h    BYTE    MEMCS# Attribute Register #3
57h    BYTE    reserved
58h    BYTE    PCI Decode Control
59h    BYTE    reserved
5Ah    BYTE    EISA Address Decode Control 2
5Bh    BYTE    reserved
5Ch    BYTE    EISA-to-PCI Memory Region Attributes
5Dh  3 BYTEs   reserved
60h  4 DWORDs  EISA-to-PCI Memory Region Address registers 1-4
70h  4 DWORDs  EISA-to-PCI I/O Region Address registers 1-4
80h    WORD    BIOS Timer base address
82h  2 BYTEs   reserved
84h    BYTE    EISA Latency Timer Control Register
85h  3 BYTEs   reserved
88h    DWORD   PCEB Test Control Register ("DO NOT WRITE")
8Ch 116 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#00878 - #01055
<PRE>
<p>
Format of PCI Configuration data for Intel 82434LX/NX Cache/DRAM Controller:
<a name=table1055></a>
Offset  Size    Description     (Table 01055)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 04A3h)
<p><b>(revision numbers:</b><br>01h/03h are 82434LX, 1xh are 82434NX)
(command register only supports bits 8,6,2,1,0)
40h 16 BYTEs   unused (hard-wired to 00h)
44h    BYTE    ??? (AMI BIOS writes 00h)
45h    BYTE    ??? (AMI BIOS writes 00h)
50h    BYTE    Host CPU Selection <a href="rb-2387.htm#Table1056">(see #01056)</a>
51h    BYTE    deturbo frequency control register
when deturbo mode is selected (see PORT 0CF9h), the chipset
places a hold on the memory bus for a fraction of the
time inversely proportional to the value in this register
by comparing it against a free-running 8-bit counter counting
at 1/8 the CPU clock speed
(i.e. C0h = 1/4, 80h = 1/2, 40h = 3/4, 20h = 7/8, etc.)
(only bits 7-6 writable, bits 5-0 hardwired to 0)
52h    BYTE    Secondary Cache Control <a href="rb-2387.htm#Table1057">(see #01057)</a>
53h    BYTE    Host Read/Write Buffer Control <a href="rb-2387.htm#Table1058">(see #01058)</a>
54h    BYTE    PCI Read/Write Buffer Control
<p><b>bits 7-3:</b><br>Reserved
<p><b>bit 2:</b><br>LBXs connected to TRDY#
<p><b>bit 1:</b><br>Enable PCI burst writes
<p><b>bit 0:</b><br>Enable PCI-to-memory posted writes
55h  2 BYTEs   reserved
57h    BYTE    DRAM Control <a href="rb-2387.htm#Table1059">(see #01059)</a>
58h    BYTE    DRAM Timing (see also #01117)
<p><b>bits 7-2:</b><br>Reserved
<p><b>bit 1:</b><br>(NX only) RAS# Wait State
<p><b>bit 0:</b><br>CAS# Wait State (one extra wait state before CAS#
within burst cycle)
59h  7 BYTEs   Programmable Attribute Map registers 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h  8 BYTEs   DRAM Row Boundary registers 0-7
(chip revisions numbered < 10h [LX] only support six rows of
DRAM)
each register N indicates the amount of cumulative amount of
memory in SIMM banks 0-N, in multiples of 1M; offset 67h
(65h on 82434LX's) contains the total amount of memory
installed in the system; on the 82434NX, two additional
bits are concatenated to each row boundary from the DRAM Row
Boundary Extension registers to allow up to 1024M of memory
to be specified (though only 512M are supported)
68h  4 BYTEs   (NX only) DRAM Row Boundary Extension registers
each nybble is concatenated with the corresponding DRAM Row
Boundary register to form a 12-bit boundary value (of which
only the low 10 bits are actually used)
6Ch    DWORD   reserved (hardwired to 00000000h)
70h    BYTE    Error Command <a href="rb-2387.htm#Table1060">(see #01060)</a>
71h    BYTE    Error Status <a href="rb-2387.htm#Table1061">(see #01061)</a>
72h    BYTE    System Management RAM control (see also #01123)
<p><b>bits 7-6:</b><br>Reserved
<p><b>bit 5:</b><br>Map SMM-mode memory (64K) into address space when bits
2-0 = 010 (default 3000h:0000h; can be changed by
first SMM event)
<p><b>bit 4:</b><br>Close SMRAM space (allows data accesses to be forwarded
to PCI bus while execuding SMM code)
<p><b>bit 3:</b><br>Lock SMRAM space (can't be cleared by software)
<p><b>bits 2-0:</b><br>SMRAM memory address (010 = Axxxxh, 011 = Bxxxxh)
73h  5 BYTEs   reserved
78h    WORD    Memory Space Gap
<p><b>bit 15:</b><br>Enable ISA hole
<p><b>bits 14-12:</b><br>Size of ISA hole in MB (less 1); must be power of 2
<p><b>bits 11-8:</b><br>Reserved
<p><b>bits 7-4:</b><br>Bottom of ISA memory hole in MB
(must be multiple of gap size)
<p><b>bits 3-0:</b><br>Reserved
7Ah  2 BYTEs   reserved
7Ch    DWORD   Frame Buffer Range <a href="rb-2387.htm#Table1062">(see #01062)</a>
80h 128 BYTEs  reserved
</PRE>
<p><b>Note:</b>
The 82434NX is part of the Intel Neptune chipset
<p><b>See Also:</b>
#01064 - #01083
<PRE>
<p>
Bitfields for Intel 82434LX/NX Host CPU Selection:
<a name=table1056></a>
Bit(s)  Description     (Table 01056)
7-5    host CPU type.
<p><b>LX:</b><br>Hardwired to 100 (Pentium).
<p><b>NX:</b><br>"reserved" (101 on RB's system)
4-3    reserved
2      enable L1 cache
1-0    Host Operating Frequency (set according to external bus speed).
<p><b>00:</b><br>Reserved.
<p><b>01:</b><br>50 MHz.
<p><b>10:</b><br>60 MHz.
<p><b>11:</b><br>66 MHz.
<p><b>(LX:</b><br>Bit 1 reserved, only 60/66 MHz supported)
</PRE>
<p><b>See Also:</b>
#01055 - #01057
<PRE>
<p>
Bitfields for Intel 82434LX/NX Secondary Cache Control:
<a name=table1057></a>
Bit(s)  Description     (Table 01057)
7-6    secondary cache size.
00 none.
01 reserved.
10 256K.
11 512K
5      SRAM type.
0 standard SRAMs.
1 burst SRAMs
4      secondary cache allocation.
0 cache only CPU reads of memory with CACHE# asserted.
1 cache all CPU reads of cacheable memory
3      Cache Byte Control.
0 use single write enable and per-byte select lines.
1 use per-byte write enables on the cache
2      (NX only) SRAM connectivity.
0 disable CCS[1:0]# / CCS1# functionality.
1 enable CCS[1:0]# functionality to de-select async SRAMs, placing them
in a low-power standby mode.
1 enable CCS1# functionality for burst SRAMs, indicating the lack of an
external address latch
1      (LX only) Secondary Cache Write Policy.
0 write-through.
1 write-back (NX is always in write-back mode)
0      Secondary Cache Enable
</PRE>
<p><b>See Also:</b>
#01055 - #01058
<PRE>
<p>
Bitfields for Intel 82434LX/NX Host Read/Write Buffer Control:
<a name=table1058></a>
Bit(s)  Description     (Table 01058)
7-4    reserved
3      enable read-around-write
2      reserved
1      enable CPU-to-PCI posted writes
0      (LX only) enable CPU-to-memory posted writes.
(NX always posts memory writes)
</PRE>
<p><b>See Also:</b>
#01055 - #01057
<PRE>
<p>
Bitfields for Intel 82434LX/NX DRAM Control:
<a name=table1059></a>
Bit(s)  Description     (Table 01059)
7-6    (NX only) DRAM burst timing.
00  X-4-4-4 read/write (default).
01  X-4-4-4 read, X-3-3-3 write.
10  reserved.
11  X-3-3-3 read/write
5      parity error mask
4      0-Active RAS# mode
3      SMRAM enable (must be set to enable reg 72h)
2      Burst-of-Four Refresh
1      Refresh Type.
=0 RAS#-only.
=1 CAS#-before-RAS#
0      DRAM Refresh Enable
</PRE>
<p><b>See Also:</b>
#01055
<PRE>
<p>
Bitfields for Intel 82434LX/NX Error Command register:
<a name=table1060></a>
Bit(s)  Description     (Table 01060)
7      assert SERR# on receiving target abort
6      assert SERR# on PCI data-write parity error
5      (NX only) assert SERR# on PCI data-read parity error
4      (NX only) assert SERR# on PCI address parity error
3      (NX only) assert PERR# on data parity error
2      enable L2 cache parity
1      enable SERR# on DRAM/L2 cache data parity error
0      assert PEN# on data reads; allow CPU to signal parity error via PCHK#
</PRE>
<p><b>Notes:</b>
PCI command register bit 6 is master enable for bit 3;.
PCI cmd bits 6 and 8 are the master enable for bits 7-4 and 1.
Bits 1-0 = 10 is not permitted
<p><b>See Also:</b>
#01055 - #01061
<PRE>
<p>
Bitfields for Intel 82434LX/NX Error Status register:
<a name=table1061></a>
Bit(s)  Description     (Table 01061)
7      reserved
6      PCI-write detected parity error
5      (NX only) PCI-read detected parity error
4      (NX only) PCI address parity error detected
3      main memory data parity error
2      L2 cache data parity error
1      reserved
0      Shutdown cycle detected
</PRE>
<p><b>Note:</b>
Clear status bits by writing a 'one' bit to each bit to be cleared
<p><b>See Also:</b>
#01060 - #01055
<PRE>
<p>
Bitfields for Intel 82434LX/NX Frame Buffer Range register:
<a name=table1062></a>
Bit(s)  Description     (Table 01062)
31-20  buffer offset (in 1MB increments; must be multiple of buffer set set
by bits 3-0)
19-14  reserved
13     enable byte merging
12     128K VGA-range Attribute Enable.
When set, bits 13,9,7 also apply to VGA memory range (Axxxx-Bxxxx)
11-10  reserved
9      no lock requests
8      reserved
7      enable transparent bufer writes
6-4    reserved
3-0    buffer size in MB (less 1); must be power of 2
</PRE>
<p><b>Note:</b>
If bits 31-20=0, the frame buffer feature is disabled
<p><b>See Also:</b>
#01055
<PRE>
<p>
Format of PCI Configuration data for Intel 82424 Cache Controller:
<a name=table1063></a>
Offset  Size    Description     (Table 01063)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 0483h)
40h    BYTE    bus number
41h    BYTE    subordinate bus number
42h    BYTE    disconnect timer
50h    BYTE    host CPU selection
51h    BYTE    deturbo frequency control
when deturbo mode is selected (see PORT 0CF9h), the chipset
places a hold on the memory bus for a fraction of the
time inversely proportional to the value in this register
(i.e. C0h = 1/4, 80h = 1/2, 40h = 3/4, 20h = 7/8, etc.)
52h    BYTE    secondary cache control
53h    BYTE    write buffer control
54h    BYTE    PCI features control
55h    BYTE    DRAM Operation Mode Select
56h    BYTE    System Exception Handling
57h    BYTE    SMM Control Register
58h    BYTE    reserved
59h  7 BYTEs   Programmable Attribute Map registers 0-6 (see also #01118)
60h  4 BYTEs   DRAM Row Boundary registers 0-3
each register N indicates amount of memory in rows 0-N (each
row is 64 bits wide)
boundary register 3 (offset 63h) contains the total system
memory, which may not exceed 128M
64h  4 BYTEs   unused???
68h    WORD    Memory Hole-0
6Ah    WORD    Memory Hole-1
</PRE>
<p><b>Note:</b>
The above field names are those given by EduWARE's PCI Configuration
Manager v1.2
<p><b>See Also:</b>
#01055 - #01083 - #01108
<PRE>
<p>
Format of PCI Configuration data for Intel 82378 and 82379 ISA Bridges:
<a name=table1064></a>
Offset  Size    Description     (Table 01064)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 0484h)
(revision ID:
<p><b>bits 7-4:</b><br>Reserved
<p><b>bits 3-0:</b><br>Revision
0011 82378ZB A0-step
1000 82379AB A0-step)
40h    BYTE    PCI Control <a href="rb-2387.htm#Table1065">(see #01065)</a>
41h    BYTE    PCI Arbiter Control <a href="rb-2387.htm#Table1066">(see #01066)</a>
42h    BYTE    PCI Arbiter Priority Control <a href="rb-2387.htm#Table1067">(see #01067)</a>
43h    BYTE    (82378ZB) PCI Arbiter Priority Control Extension Register
<p><b>bit 0:</b><br>Bank 3 fixed priority mode select (see also #01067)
=0 REQ2# has higher priority
=1 REQ3# has higher priority
44h    BYTE    MEMCS# Control <a href="rb-2387.htm#Table1068">(see #01068)</a>
45h    BYTE    MEMCS# Bottom of Hole (address bits 23-16)
46h    BYTE    MEMCS# Top of Hole (address bits 23-16)
47h    BYTE    MEMCS# Top of Memory
(address bits 28-21 == size in 2M increments, less 1)
48h    BYTE    ISA Address Decoder Control <a href="rb-2387.htm#Table1069">(see #01069)</a>
49h    BYTE    ISA Address Decoder ROM Block Enable <a href="rb-2387.htm#Table1070">(see #01070)</a>
4Ah    BYTE    ISA Address Decoder Bottom of Hole (address bits 23-16)
4Bh    BYTE    ISA Address Decoder Top of Hole (address bits 23-16)
4Ch    BYTE    ISA Controller Recovery Time <a href="rb-2387.htm#Table1087">(see #01087)</a>
4Dh    BYTE    ISA Clock Divisor <a href="rb-2387.htm#Table1071">(see #01071)</a>
4Eh    BYTE    Utility Bus Chip Select Enable A <a href="rb-2387.htm#Table1072">(see #01072)</a>
4Fh    BYTE    Utility Bus Chip Select Enable B <a href="rb-2387.htm#Table1073">(see #01073)</a>
50h  4 BYTEs   reserved
54h    BYTE    MEMCS# Attribute Register #1 <a href="rb-2387.htm#Table1074">(see #01074)</a>
attributes for 16K blocks from C0000h-CFFFFh
55h    BYTE    MEMCS# Attribute Register #2 <a href="rb-2387.htm#Table1074">(see #01074)</a>
attributes for 16K blocks from D0000h-DFFFFh
56h    BYTE    MEMCS# Attribute Register #3 <a href="rb-2387.htm#Table1074">(see #01074)</a>
attributes for 16K blocks from E0000h-EFFFFh
57h    BYTE    (82378) Scatter/Gather Relocation Base Adress <a href="rb-2387.htm#Table1075">(see #01075)</a>
(82379AB) reserved
58h  8 BYTEs   reserved
60h    BYTE    (82378ZB) IRQ0# Route Control <a href="rb-2387.htm#Table1076">(see #01076)</a>
61h    BYTE    (82378ZB) IRQ1# Route Control <a href="rb-2387.htm#Table1076">(see #01076)</a>
62h    BYTE    (82378ZB) IRQ2# Route Control <a href="rb-2387.htm#Table1076">(see #01076)</a>
63h    BYTE    (82378ZB) IRQ3# Route Control <a href="rb-2387.htm#Table1076">(see #01076)</a>
64h 12 BYTEs   reserved
70h    BYTE    (82378) reserved
(82379AB, write-only) PIC/APIC Configuration Control
<a href="rb-2387.htm#Table1077">(see #01077)</a>
71h    BYTE    (82378) reserved
(82379AB, write-only) APIC Base Address Relocation
<a href="rb-0000.htm#Table0"></a>(see #01078,MEM FEC00000h)
72h 14 BYTEs   reserved
80h    WORD    BIOS timer base address (see PORT 0078h)
bits 15-2 are bits 15-2 of BIOS timer port address
<p><b>bit 1:</b><br>Reserved (0)
<p><b>bit 0:</b><br>Timer enabled (if disabled, other bits ignored)
82h 30 BYTEs   unused???
A0h    BYTE    SMI Control <a href="rb-2387.htm#Table1079">(see #01079)</a>
A1h    BYTE    reserved
A2h    WORD    SMI Enable <a href="rb-2387.htm#Table1080">(see #01080)</a>
A4h    DWORD   System Event Enable (SEE) <a href="rb-2387.htm#Table1081">(see #01081)</a>
A8h    BYTE    Fast-Off Timer (in minutes)
A9h    BYTE    reserved
AAh    WORD    active SMI Requests <a href="rb-2387.htm#Table1082">(see #01082)</a>
ACh    BYTE    (82378ZB) Clock Throttle STPCLK# Low Timer
duration of STPCLK# low period in 32 microsecond units
ADh    BYTE    reserved
AEh    BYTE    (82378ZB) Clock Throttle STPCLK# High Timer
duration of STPCLK# high period in 32 microsecond units
AFh 81 BYTEs   reserved
</PRE>
<p><b>See Also:</b>
#01055 - #01167 - <a href="int-1A.htm">PORT 040Ah</a>"82378ZB"
<PRE>
<p>
Bitfields for Intel 82378/82379 PCI Control:
<a name=table1065></a>
Bit(s)  Description     (Table 01065)
7      reserved (0)
6      DMA Reserved Page Register Aliasing Control.
=0 alias PORT 80h-8Fh to PORT 90h-9Fh
5      Interrupt Acknowledge Enable.
=0 ignore INTA cycles on the PCI bus, but still allow 8259 register
access and poll-mode functions
4-3    Subtractive Decoding Sample Point.
00 slow sample point.
01 typical.
10 fast sample point.
11 reserved
2      PCI Posted Write Buffer Enable
1      ISA Master Line Buffer Configuration.
=0 single-transaction mode.
=1 eight-byte mode for ISA bus master transfers
0      DMA Line Buffer Configuration.
=0 single-transaction mode.
=1 eight-byte mode
</PRE>
<p><b>See Also:</b>
#01064 - #01066
<PRE>
<p>
Bitfields for Intel 82378/82379 PCI Arbiter Control:
<a name=table1066></a>
Bit(s)  Description     (Table 01066)
7-5    reserveed (0)
4-3    Master Retry Timer.
00 disabled (retries never masked).
01 retries unmasked after 16 PCICLKs.
10 retries unmasked after 32 PCICLKs.
11 retries unmasked after 64 PCICLKs
2      Bus Park.
=1 park CPUREQ# on PCI bus when 82378 detects PCI bus idle
1      Bus Lock.
=0 resource lock.
=1 Bus lock
0      Guaranteed Access Time.
=1 ISA bus masters are guaranteed 2.5 microsecond CHRDY time-out
</PRE>
<p><b>See Also:</b>
#01064 - #01065
<PRE>
<p>
Bitfields for Intel 82378/82379 PCI Arbiter Priority Control:
<a name=table1067></a>
Bit(s)  Description     (Table 01067)
7      bank 3 rotate control
6      bank 2 rotate control
5      bank 1 rotate control
4      bank 0 rotate control
3      bank 2 fixed priority mode select B
2      bank 2 fixed priority mode select A
1      bank 1 fixed priority mode select
0      bank 0 fixed priority mode select
</PRE>
<p><b>Note:</b>
If both 'rotate' and 'fixed' bits are set for a given bank,
that bank will be in rotating-priority mode
<p><b>See Also:</b>
#01064 - #01066
<PRE>
<p>
Bitfields for Intel 82378/82379 MEMCS# Control Register:
<a name=table1068></a>
Bit(s)  Description     (Table 01068)
7-5    reserved (0)
4      MEMCS# Master Enable
3      write enable for 0F0000h-0FFFFFh
2      read enable for 0F0000h-0FFFFFh
1      write enable for 080000h-09FFFFh
0      read enable for 080000h-09FFFFh
</PRE>
<p><b>See Also:</b>
#01064
<PRE>
<p>
Bitfields for Intel 82378/82379 ISA Address Decoder Control Register:
<a name=table1069></a>
Bit(s)  Description     (Table 01069)
7-4    ISA memory cycle forwarding to PCI.
0000-1111 = 1M-16M top of ISA memory; any accesses above programmed
limit are forwarded to PCI bus
3-0    ISA/DMA memory cycle to PCI bus enables.
<p><b>Bit 3:</b><br>896K-960K (E000h-EFFFh).
<p><b>Bit 2:</b><br>640K-768K (A000h-BFFFh).
<p><b>Bit 1:</b><br>512K-640K (8000h-9FFFh).
<p><b>Bit 0:</b><br>0K-512K   (0000h-7FFFh)
</PRE>
<p><b>See Also:</b>
#01064 - #01070
<PRE>
<p>
Bitfields for Intel 82378/82379 ISA Address Decoder ROM Block Enable:
<a name=table1070></a>
Bit(s)  Description     (Table 01070)
7      enable 880K-896K (EC00h-EFFFh)
6      enable 864K-880K (E800h-EBFFh)
5      enable 848K-864K (E400h-E7FFh)
4      enable 832K-848K (E000h-E3FFh)
3      enable 816K-832K (DC00h-DFFFh)
2      enabel 800K-816K (D800h-DBFFh)
1      enable 784K-800K (D400h-D7FFh)
0      enable 768K-784K (D000h-D3FFh)
</PRE>
<p><b>Note:</b>
ISA accesses within any enabled ranges are forwarded to the PCI bus
<p><b>See Also:</b>
#01064 - #01069
<PRE>
<p>
Bitfields for Intel 82378/82379 ISA Clock Divisor Register:
<a name=table1071></a>
Bit(s)  Description     (Table 01071)
7      reserved (0)
6      enable positive decode of upper 64K BIOS at 000F0000h-000FFFFFh,
FFEF0000h-FFEFFFFFh, and FFFF0000h-FFFFFFFFh
5      coprocessor error enable.
=1 FERR# is driven onto IRQ13
4      IRQ12/Mouse Function Enable.
=0 standard IRQ12.
=1 mouse
3      RSTDRV enable.
=1 assert RSTDRV until this bit cleared (for use in changing ISA bus
speed)
2-0    PCICLK-to-ISA SYSCLK divisor.
000     4.
001     3.
Other   reserved
</PRE>
<p><b>See Also:</b>
#01064 - #01069
<PRE>
<p>
Bitfields for Intel 82378/82379 Utility Bus Chip Select A Register:
<a name=table1072></a>
Bit(s)  Description     (Table 01072)
7      extended BIOS enable (decode accesses to FFF80000h-FFFDFFFFh)
6      lower BIOS enable (decode accesses to E0000h-EFFFFh,
FFEE0000h-FFEEFFFFh, and FFFE0000h-FFFEFFFFh)
5      (82378ZB) floppy disk primary/secondary address select.
=1 use secondary address range
4      (82378ZB) IDE Decode enable
3,2    floppy disk address locations enable
1      keyboard controller address location enable.
Enables I/O addresses 60h,62h,64h,66h (82378ZB) or 60h/64h (82379AB)
0      RTC address location enabled.
=1 enable decode of I/O ports 70h-77h
</PRE>
<p><b>See Also:</b>
#01064 - #01089 - #01073
<PRE>
<p>
Bitfields for Intel 82378ZB/82379 Utility Bus Chip Select B Register:
<a name=table1073></a>
Bit(s)  Description     (Table 01073)
7      configuration RAM decode enable.
=1 permit write accesses to I/O port 0C00h and r/w to ports 08xxh
6      enable PORT 0092h
5-4    parallel port enable.
00 LPT1 (ports 03BCh-03BFh).
01 LPT2 (ports 0378h-037Fh).
10 LPT3 (ports 0278h-027Fh).
11 disabled
3-2    serial port B enable.
00 COM1 (03F8h-03FFh).
01 COM2 (02F8h-02FFh).
10 reserved.
11 port B disabled
1-0    serial port A enable.
00 COM1 (03F8h-03FFh).
01 COM2 (02F8h-02FFh).
10 reserved.
11 port A disabled
</PRE>
<p><b>Note:</b>
If both serial ports are set to the same address, port B is disabled
<p><b>See Also:</b>
#01064 - #01072 - PORT 0092h
<PRE>
<p>
Bitfields for Intel 82378/82379 MEMCS# Attribute Register 1/2/3:
<a name=table1074></a>
Bit(s)  Description     (Table 01074)
7      write-enable xC000h-xFFFFh expansion ROM
6      read-enable xC000h-xFFFFh expansion ROM
5      write-enable x8000h-xBFFFh expansion ROM
4      read-enable x8000h-xBFFFh expansion ROM
3      write-enable x4000h-x7FFFh expansion ROM
2      read-enable x4000h-x7FFFh expansion ROM
1      write-enable x0000h-x3FFFh expansion ROM
0      read-enable x0000h-x3FFFh expansion ROM
</PRE>
<p><b>Note:</b>
X = C/D/E depending on the attribute register
<p><b>See Also:</b>
#01064
<PRE>
<p>
Bitfields for Intel 82378ZB Scatter Gather Relocation Base Address:
<a name=table1075></a>
Bit(s)  Description     (Table 01075)
7-0    bits 15-8 of base address for scatter/gather I/O ports.
(default 04h; low 8 bits of address are always 10h-3Fh)
</PRE>
<p><b>See Also:</b>
#01064 - #01074 - #01076 - <a href="int-1A.htm">PORT 040Ah</a>"82378ZB" - #P0039
<PRE>
<p>
Bitfields for Intel 82371/82378/82379 PCI IRQ Route Control Register:
<a name=table1076></a>
Bit(s)  Description     (Table 01076)
7      disable IRQ routing
6-4    reserved (0)
3-0    ISA IRQ number to which to route the PCI IRQ
</PRE>
<p><b>Note:</b>
IRQs 0-2, 8, and 13 are reserved
<p><b>See Also:</b>
#01064 - #01167 - #01100
<PRE>
<p>
Bitfields for Intel 82379AB PIC/APIC Configuration Control Register:
<a name=table1077></a>
Bit(s)  Description     (Table 01077)
7-2    reserved
1      SMI Routing Control.
=1 SMI via APIC.
=0 SMI via SMI# signal
0      INT Routing Control.
=1 INT disabled (requires that APIC be enabled).
=0 INT enabled
</PRE>
<p><b>See Also:</b>
#01064 - #01078
<PRE>
<p>
Bitfields for Intel 82379AB/82371 APIC Base Address Relocation:
<a name=table1078></a>
Bit(s)  Description     (Table 01078)
7      reserved
6      (82379AB) reserved
6      (82371) A12 mask.
=1 ignore address bit 12 in APIC address
5-0    bits 15-10 of APIC memory address (ORed with FEC00000h to form base
address)
</PRE>
<p><b>See Also:</b>
#01064 - #01167 - #01077 - MEM FEC00000h
<PRE>
<p>
Bitfields for Intel 82378/82379 SMI Control Register:
<a name=table1079></a>
Bit(s)  Description     (Table 01079)
7      reserved
6      (82378) reserved.
(82379) require Stop Grant bus cycle before asserting STPCLK#
5-4    reserved
3      Fast-Off Timer freeze
2      STPCLK# scaling enable.
=1 enable Clock Throttle bytes in PCI configuration space
1      STPCLK# signal enable.
=1 assert STPCLK# on read from PORT 00B2h
0      SMI# Gate.
=1 enable SMI# on system management interrupt
</PRE>
<p><b>Notes:</b>
Bit 1 is cleared either with an explicit write of 0 here, or by any
write to PORT 00B2h.
Bit 0 does not affect the recording of SMI events, so a pending SMI
will cause an immediate SMI# when the bit is set
<p><b>See Also:</b>
#01064 - #01080 - #01081 - #01222 - PORT 00B2h
<PRE>
<p>
Bitfields for Intel 82371/82378/82379 SMI Enable Register:
<a name=table1080></a>
Bit(s)  Description     (Table 01080)
15-9   reserved
8      (82371SB only) Legacy USB SMI enable
7      APMC Write SMI enable.
=1 generate SMI on write to PORT 00B2h
6      EXTSMI# SMI enable
5      Fast-Off Timer SMI enable
4      IRQ12 (PS/2 mouse) SMI enable
3      IRQ8 (RTC alarm) SMI enable
2      IRQ4 (COM1/COM3) SMI enable
1      IRQ3 (COM2/COM4) SMI enable
0      IRQ1 (keyboard) SMI enable
</PRE>
<p><b>See Also:</b>
#01064 - #01079 - #01081 - #01167 - PORT 00B2h
<PRE>
<p>
Bitfields for Intel 82371/82378/82379 System Event Enable Register:
<a name=table1081></a>
Bit(s)  Description     (Table 01081)
31     Fast-Off SMI enable (system and break events)
30     (82379 only) Fast-Off Interrupt Enable (break events only)
30     (82371 only) INTR enable (break events only)
29     Fast-Off NMI enable (system and break events)
28     (82371SB only) Fast-Off APIC enable (break events only)
27     (82379 only) Fast-Off COM enable (system events only)
26     (82379 only) Fast-Off LPT enable (system events only)
25     (82379 only) Fast-Off Drive enable (system events only)
24     (82379 only) Fast-Off DMA enable (system events only)
23-16  reserved
15-3   Fast-Off IRQ (15-3) enable (system and break events)
2      reserved
1-0    Fast-Off IRQ (1-0) enable (system and break events)
</PRE>
<p><b>Note:</b>
Any enabled system event restarts the Fast-Off Timer, thus preventing
a Fast-Off powerdown; any enabled break event awakens the system from
powerdown
<p><b>See Also:</b>
#01064 - #01079 - #01080 - #01082 - #01167
<PRE>
<p>
Bitfields for Intel 82371/82378/82379 SMI Request Register:
<a name=table1082></a>
Bit(s)  Description     (Table 01082)
15-9   reserved
8      (82371SB only) Legacy USB SMI status
7      APM SMI Status (write to PORT 00B2h triggered SMI)
6      EXTSMI# SMI Status (EXTSMI# line triggered SMI)
5      Fast-Off Timer expired
4      IRQ12 triggered SMI
3      IRQ8 triggered SMI
2      IRQ4 triggered SMI
1      IRQ3 triggered SMI
0      IRQ1 triggered SMI
</PRE>
<p><b>Note:</b>
Software must explicitly reset the appropriate bits
<p><b>See Also:</b>
#01064 - #01081 - #01167
<PRE>
<p>
Format of PCI Configuration data for Intel 82425EX PSC:
<a name=table1083></a>
Offset  Size    Description     (Table 01083)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 0486h)
40h    BYTE    PCI control register <a href="rb-2387.htm#Table1084">(see #01084)</a>
41h  3 BYTEs   ???
44h    BYTE    host device control register <a href="rb-2387.htm#Table1085">(see #01085)</a>
45h  3 BYTEs   ???
48h    WORD    PCI local-bus IDE control register <a href="rb-2387.htm#Table1086">(see #01086)</a>
4Ah  2 BYTEs   ???
4Ch    BYTE    ISA I/O recovery timer register <a href="rb-2387.htm#Table1087">(see #01087)</a>
4Dh    BYTE    part revision register <a href="rb-2387.htm#Table1088">(see #01088)</a>
4Eh    BYTE    X-bus Chip Select A register <a href="rb-2387.htm#Table1089">(see #01089)</a>
4Fh    BYTE    X-bus Chip Select B register??? (see also #01102)
50h    BYTE    host select register
51h    BYTE    deturbo frequency control register
when deturbo mode is selected (see PORT 0CF9h), the chipset
places a hold on the memory bus for a fraction of the
time inversely proportional to the value in this register
(i.e. C0h = 1/4, 80h = 1/2, 40h = 3/4, 20h = 7/8, etc.)
52h    WORD    secondary (L2) cache control register
54h  2 BYTEs   ???
56h    WORD    DRAM control register
58h    BYTE    ???
59h  7 BYTEs   Programmable Attribute Map (PAM) registers 0-6 (see also #01118)
60h  5 BYTEs   DRAM row boundary registers 0-4
each register N indicates amount of memory in rows 0-N (each
row is 64 bits wide); the fifth row of memory (if
implemented) must contain either 8M or 16M, depending on
system configuration
boundary register 4 (offset 64h) contains the total system
memory, which may not exceed 128M
65h    BYTE    ???
66h    BYTE    PIRQ route control register 0
67h    BYTE    PIRQ route control register 1
68h    BYTE    DRAM memory hole register
69h    BYTE    top of memory
6Ah  6 BYTEs   ???
70h    BYTE    SMRAM control register
71h 47 BYTEs   unused???
A0h    BYTE    SMI control register
A1h    BYTE    ???
A2h    WORD    SMI enable register
A4h    DWORD   system event enable
A8h    BYTE    fast off timer register
A9h    BYTE    ???
AAh    WORD    SMI request register
ACh    BYTE    clock throttle STPCLK# low timer
ADh    BYTE    unused???
AEh    BYTE    clock throttle STPCLK# high timer
AFh    BYTE    ???
B0h 80 BYTEs   unused???
</PRE>
<p><b>See Also:</b>
#00878 - #01063 - #01055 - #01108 - #01167
<PRE>
<p>
Bitfields for Intel 82425EX PCI control register:
<a name=table1084></a>
Bit(s)  Description     (Table 01084)
0      CPU-to-PCI byte merging
1      CPU-to-PCI bursting enable
2      PCI posted-write buffer enable
4-3    subtractive decode sampling point.
00 slow.
01 typical.
10 fast.
11 reserved
5      DRAM parity error enable
6      target abort error enable
7      reserved
</PRE>
<p><b>See Also:</b>
#01083 - #01085 - #01086 - #01087
<PRE>
<p>
Bitfields for Intel 82425EX host device control register:
<a name=table1085></a>
Bit(s)  Description     (Table 01085)
0      HRDY# maximum signal sampling point.
0 slow timing.
1 fast timing
1      HDEV# signal sampling point.
0 slow timing.
1 fast timing
2      host device present
7-3    reserved
</PRE>
<p><b>See Also:</b>
#01083 - #01084
<PRE>
<p>
Bitfields for Intel 82425EX local-bus IDE control register:
<a name=table1086></a>
Bit(s)  Description     (Table 01086)
1-0    primary/secondary PCI IDE enable.
00 IDE disabled.
01 primary (ports 01F0h-01F7h,03F6,03F7h).
10 secondary (ports 0170h-017Fh,0376h,0377h).
11 reserved
3-2    fast timing bank drive select 1.
Bit 2 = drive 0 enabled.
Bit 3 = drive 1 enabled
5-4    IORDY sample point Enable Drive Select.
Bit 4 = drive 0 enabled.
Bit 5 = drive 1 enabled
7-6    reserved
9-8    IORDY sample point.
00 6 clocks.
01 5 clocks.
10 4 clocks.
11 3 clocks
12-10  recover time (000 = 8 PCI clocks, 001 = 7, ..., 101 = 3, 110/111 = 3)
15-13  reserved
</PRE>
<p><b>See Also:</b>
#01083 - #01084
<PRE>
<p>
Bitfields for Intel chipset ISA I/O recovery timer register:
<a name=table1087></a>
Bit(s)  Description     (Table 01087)
7      (82425EX/82371) DMA reserved page register aliasing disable.
=0 ports 0090h-009Fh alias ports 0080h-008Fh.
=1 ports 0090h-009Fh forwarded to ISA bus
6      8-bit I/O recovery enable
5-3    8-bit I/O recovery time.
000 = 8 SYSCLKs.
001-110 = 1-7 SYSCLKs
2      16-bit I/O recovery enable
1-0    16-bit I/O recovery time.
00 = 4 SYSCLKs.
01-11 = 1-3 SYSCLKs
</PRE>
<p><b>See Also:</b>
#01064 - #01083 - #01084 - #01167 - #01170
<PRE>
<p>
Bitfields for Intel 82425EX part revision register:
<a name=table1088></a>
Bit(s)  Description     (Table 01088)
7-5    fabrication house identifier (read-only)
4      E0000h-EFFFFh ISA-to-main-memory forwarding enabled
3-0    revision ID (read-only)
</PRE>
<p><b>See Also:</b>
#01083 - #01089
<PRE>
<p>
Bitfields for Intel 82425EX/82371 X-bus Chip Select A register:
<a name=table1089></a>
Bit(s)  Description     (Table 01089)
7      extended BIOS enabled at FFF80000h-FFFDFFFFh
6      lower (E000h) BIOS enabled
5      trigger IRQ13 on FERR#
4      IRQ12 mouse function enabled
3      (82371AB only) alias accesses to PORTs 63h/65h/67h to 61h.
(else) reserved (0)
2      BIOS memory write protect
1      keyboard controller addresses (60h,62h,64h,66h) enabled
0      RTC addresses (70h-77h) enabled
</PRE>
<p><b>See Also:</b>
#01083 - #01167 - #01088 - #01102
<PRE>
<p>
Format of PCI Configuration Data for Intel 82380AB PCI-ISA Bridge:
<a name=table1090></a>
Offset  Size    Description     (Table 01090)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vender ID 8086h, device ID 123Ch)
40h    BYTE    I/O Recovery Register <a href="rb-2387.htm#Table1091">(see #01091)</a>
41h    BYTE    reserved
42h    BYTE    MISA Error Status <a href="rb-2387.htm#Table1092">(see #01092)</a>
43h 189 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#00873 - #01093
<PRE>
<p>
Bitfields for Intel 82380AB I/O Recovery Register:
<a name=table1091></a>
Bit(s)  Description     (Table 01091)
7      SYSCLK select.
0 SYSCLK = PCICLK/4.
1 SYSCLK = PCICLK/3
6      enable 8-bit I/O recovery
5-3    additional recovery time for 8-bit I/O cycles, in SYSCLKs
2      enable 16-bit I/O recovery
1-0    additional recovery time for 16-bit I/O cycles, in SYSCLKs
</PRE>
<p><b>See Also:</b>
#01090
<PRE>
<p>
Bitfields for Intel 82380AB MISA error status:
<a name=table1092></a>
Bit(s)  Description     (Table 01092)
7-3    reserved
2      IOCHK# asserted
1      reserved
0      illegal byte lane combination for PCI I/O detected
</PRE>
<p><b>See Also:</b>
#01090
<PRE>
<p>
Format of PCI Configuration data for Intel 82380FB PCI-PCI Bridge (MPCI2):
<a name=table1093></a>
Offset  Size    Description     (Table 01093)
00h 64 BYTEs   header type 1 [bridge] <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 124Bh)
40h    BYTE    Connector Control <a href="rb-2387.htm#Table1094">(see #01094)</a>
41h    BYTE    Connector Event <a href="rb-2387.htm#Table1095">(see #01095)</a>
42h  2 BYTEs   reserved
44h    WORD    Serial Bus Interface/Burst Enable <a href="rb-2387.htm#Table1096">(see #01096)</a>
46h    BYTE    MPCI2 Miscellaneous Status <a href="rb-2387.htm#Table1097">(see #01097)</a>
47h  5 BYTEs   reserved
4Ch    WORD    Special Message Encode
encoded message portion of Special Cycle forwarded by MPCI2
4Eh 178 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#00873 - #01090
<PRE>
<p>
Bitfields for Intel 82380FB Connector Control register:
<a name=table1094></a>
Bit(s)  Description     (Table 01094)
7-4    reserved
3      QEN2 output signal
2      QEN1 output signal
1-0    reserved
</PRE>
<p><b>See Also:</b>
#01093
<PRE>
<p>
Bitfields for Intel 82380FB Connector Event register:
<a name=table1095></a>
Bit(s)  Description     (Table 01095)
7      reserved (1)
6      activate power-no suspend
5      (read-only) inverted state of MISAEN pin
4      (read-only) inverted state of DSTYP pin
3      undocking permit.
Software should set this bit for at least 32 microseconds; when this
bit is then cleared, the MPCI2 pulses the OPENACK signal for 256 us
to tell external hardware to "eject" the notebook
2      reserved (1)
1      system is docked
0      open requested
</PRE>
<p><b>See Also:</b>
#01093
<PRE>
<p>
Bitfields for Intel 82380FB Serial Interface/Burst Enable register:
<a name=table1096></a>
Bit(s)  Description     (Table 01096)
15-13  reserved
12     enable SERR# on discarding of posted write data
11     reserved
10     SDATA signal direction (0 = output, 1 = input)
9      enable write posting
8      enable read bursting
7      enable upstream blind prefetching
6      reserved
5      SDATA signal state (read when bit 10 set, write when bit 10 clear)
4      SDIN signal state
3      do not pulse P_SERR# when S_PERR# is asserted
2      cascade/frame determination delay (0 = 20 P_CLKs, 1 = 10 P_CLKs)
1      serial EEPROM chip select
0      serial EEPROM clock
</PRE>
<p><b>See Also:</b>
#01093
<PRE>
<p>
Bitfields for Intel 82380FB MPCI2 Miscellaneous Status register:
<a name=table1097></a>
Bit(s)  Description     (Table 01097)
7-1    reserved
0      (write-clear) P_SERR# was asserted due to invalidation of posted write
</PRE>
<p><b>See Also:</b>
#01093
<PRE>
<p>
Format of PCI Configuration Data for Intel 82439HX:
<a name=table1098></a>
Offset  Size    Description     (Table 01098)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vender ID 8086h, device ID 1250h)
(revision ID 00h = A0 stepping)
40h 16 BYTEs   reserved
50h    BYTE    PCI Control <a href="rb-2387.htm#Table1110">(see #01110)</a>
51h    BYTE    reserved
52h    BYTE    cache control <a href="rb-2387.htm#Table1112">(see #01112)</a>
53h  3 BYTEs   reserved
56h    BYTE    DRAM extended control <a href="rb-2387.htm#Table1115">(see #01115)</a>
57h    BYTE    DRAM control <a href="rb-2387.htm#Table1116">(see #01116)</a>
58h    BYTE    DRAM timing <a href="rb-2387.htm#Table1117">(see #01117)</a>
59h  7 BYTEs   Programmable Attribute Map registers 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h  8 BYTEs   DRAM Row Boundary registers 0-7
each register N indicates cumulative amount of memory in rows
0-N (each 64 bits wide), in 4M units
68h    BYTE    DRAM Row Type <a href="rb-2387.htm#Table1119">(see #01119)</a>
bits 0-7 indicate whether each row 0-7 contains EDO DRAM
instead of page-mode DRAM
69h    BYTE    ???
6Ah  8 BYTEs   reserved
72h    BYTE    System Management RAM control <a href="rb-2387.htm#Table1123">(see #01123)</a>
73h 29 BYTEs   reserved
90h    BYTE    Error Command <a href="rb-2387.htm#Table1126">(see #01126)</a>
91h    BYTE    Error Status <a href="rb-2387.htm#Table1127">(see #01127)</a> (read-only)
92h    BYTE    Error Syndrome (read-only)
latest non-zero ECC error syndrome
93h 109 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#01108 - #01229
<PRE>
<p>
Format of PCI Configuration Data for Intel 82439TX "MTXC":
<a name=table1099></a>
Offset  Size    Description     (Table 01099)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7100h)
(revision ID 00h = A0 stepping)
40h 15 BYTEs   reserved
4Fh    BYTE    Arbitration Control register <a href="rb-2387.htm#Table1109">(see #01109)</a>
50h    BYTE    PCI Control register <a href="rb-2387.htm#Table1110">(see #01110)</a>
51h    BYTE    reserved
52h    BYTE    Cache Control register <a href="rb-2387.htm#Table1112">(see #01112)</a>
53h    BYTE    Extended Cache Control register <a href="rb-2387.htm#Table1113">(see #01113)</a>
54h    WORD    SDRAM Control Register <a href="rb-2387.htm#Table1114">(see #01114)</a>
56h    BYTE    DRAM Extended Control register <a href="rb-2387.htm#Table1115">(see #01115)</a>
57h    BYTE    DRAM Control register <a href="rb-2387.htm#Table1116">(see #01116)</a>
58h    BYTE    DRAM Timing register <a href="rb-2387.htm#Table1117">(see #01117)</a>
59h  7 BYTEs   Programmable Attribute Map registers 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h  6 BYTEs   DRAM Row Boundary registers 0-5
each register N indicates cumulative amount of memory in rows
0-N (each 64 bits wide), in 4M units
66h    BYTE    reserved
67h    BYTE    DRAM Row Type High register <a href="rb-2387.htm#Table1213">(see #01213)</a>
68h    BYTE    DRAM Row Type Low register <a href="rb-2387.htm#Table1119">(see #01119)</a>
69h  7 BYTEs   reserved
70h    BYTE    Multi-Transaction Timer register
number of PCLKs guaranteed to the current agent before the
82439TX will grant the bus to another PCI agent on request
71h    BYTE    Extended System Management RAM Control register <a href="rb-2387.htm#Table1149">(see #01149)</a>
72h    BYTE    System Management RAM Control register <a href="rb-2387.htm#Table1123">(see #01123)</a>
73h  6 BYTEs   reserved
79h    BYTE    Miscellaneous Control register <a href="rb-2387.htm#Table1128">(see #01128)</a>
7Ah 134 BYTEs  reserved
</PRE>
<p><b>Note:</b>
The Intel 82439TX chipset uses PCI configuration mechanism #1
<p><b>See Also:</b>
#00873 - PORT 0CF8h
<PRE>
<p>
Format of PCI Configuration Data for Intel 82371AB (PIIX4), ISA Bridge:
<a name=table1100></a>
Offset  Size    Description     (Table 01100)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7110h)
40h 12 BYTEs   reserved
4Ch    BYTE    ISA I/O recovery timer <a href="rb-2387.htm#Table1101">(see #01101)</a>
4Dh    BYTE    reserved
4Eh    WORD    X-Bus Chip Select <a href="rb-0000.htm#Table0"></a>(see #01089,#01102)
50h 16 BYTEs   reserved
60h    BYTE    PIRQA route control <a href="rb-2387.htm#Table1076">(see #01076)</a>
61h    BYTE    PIRQB route control <a href="rb-2387.htm#Table1076">(see #01076)</a>
62h    BYTE    PIRQC route control <a href="rb-2387.htm#Table1076">(see #01076)</a>
63h    BYTE    PIRQD route control <a href="rb-2387.htm#Table1076">(see #01076)</a>
!!!intel\29056201.pdf p.59
64h    BYTE    serial IRQ control
65h  4 BYTEs   reserved???
69h    BYTE    top of memory
6Ah    WORD    miscellaneous status
6Ch 10 BYTEs   reserved???
76h    BYTE    motherboard device DMA control 0
77h    BYTE    motherboard device DMA control 1
78h  9 BYTEs   reserved???
80h    BYTE    APIC base address relocation
81h    BYTE    reserved???
82h    BYTE    deterministic latency control
83h 13 BYTEs   reserved???
90h    WORD    PCI DMA configuration
92h    WORD    distributed DMA (channels 0-3) slave base pointer
94h    WORD    distributed DMA (channels 5-7) slave base pointer
96h 26 BYTEs   reserved???
B0h    DWORD   general configuration
B4h 23 BYTEs   reserved???
CBh    BYTE    real-time clock configuration
CCh 52 BYTEs   reserved
</PRE>
<p><b>See Also:</b>
#00873 - #01103 - #01104 - #01105
<PRE>
<p>
Bitfields for Intel PIIX4 ISA I/O recovery timer:
<a name=table1101></a>
Bit(s)  Description     (Table 01101)
7      disable aliasing PORTs 90h-9Fh into 80h-8Fh (except PORT 0092h)
6      enable 8-bit I/O recover timer in bits 5-3
5-3    additional 8-bit I/O recovery time (added to 3.5 SYSCLK minimum).
000 = 8 SYSCLKs, else N SYSCLKs
2      enable 16-bit I/O recovery timer in bits 1-0
1-0    additional 16-bit I/O recovery time (added to 3.5 SYSCLK minimum).
00 = 3 SYSCLKs.
01 = 1 SYSCLK.
10 = 2 SYSCLKs.
11 = 4 SYSCLKs
</PRE>
<p><b>See Also:</b>
#01100
<PRE>
<p>
Bitfields for Intel 82371 X-Bus Chip Select Enable (high byte):
<a name=table1102></a>
Bit(s)  Description     (Table 01102)
7-3    reserved
2      (82371AB) enable positive PCI decode for Micro Controller at PORTs 62h
and 66h
1      (82371AB) enable one-megabyte extended BIOS (FFF00000h-FFF7FFFFh are
forwarded to ISA bus, aliased to top of 16M region)
0      enable I/O APIC
</PRE>
<p><b>See Also:</b>
#01089
<PRE>
<p>
Format of PCI Configuration Data for Intel 82371AB (PIIX4), IDE Controller:
<a name=table1103></a>
Offset  Size    Description     (Table 01103)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7111h)
20h    DWORD   I/O base address (for 16 contiguous PORTs)
!!!intel\29056201.pdf p.89
40h    WORD    primary channel timing register
42h    WORD    secondary channel timing register
44h    BYTE    slave IDE timing
45h  3 BYTEs   reserved???
48h    BYTE    Ultra DMA/33 control
49h    BYTE    reserved???
4Ah    WORD    Ultra DMA/33 timing
4Ch 180 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#00873 - #01100 - #01104 - #01105
<PRE>
<p>
Format of PCI Configuration Data for Intel 82371AB (PIIX4), USB Controller:
<a name=table1104></a>
Offset  Size    Description     (Table 01104)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7112h)
20h    DWORD   I/O base address (for 32 contiguous PORTs)
!!!intel\29056201.pdf p.102
40h 32 BYTEs   reserved
60h    BYTE    USB specification release number
00h pre-release 1.0
10h release 1.0
61h 95 BYTEs   reserved
C0h    WORD    legacy support
C2h 61 BYTEs   reserved
FFh    BYTE    miscellaneous support
</PRE>
<p><b>See Also:</b>
#00873 - #01100 - #01103 - #01105
<PRE>
<p>
Format of PCI Configuration Data for Intel 82371AB (PIIX4), Power Management:
<a name=table1105></a>
Offset  Size    Description     (Table 01105)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7113h)
40h    DWORD   base address of power-management I/O ports
(same format as PCI base addresses; low bit hardwired to 1)
44h    DWORD   initial counts of device 0-11 idle timers
48h    DWORD   !!!intel\29056201.pdf p.117
4Ch    DWORD   general-purpose input control
50h  3 BYTEs   "device resource D"
53h    BYTE    unused???
54h    DWORD   device activity event selection A
58h    DWORD   device activity event selection B
5Ch    DWORD   "device resource A"
60h    DWORD   "device resource B"
64h    DWORD   "device resource C"
68h  3 BYTEs   "device resource E"
6Bh  5 BYTEs   unused???
70h  3 BYTEs   "device resource G"
73h    BYTE    unused???
74h    DWORD   "device resource H"
78h    DWORD   "device resource I"
7Ch    DWORD   "device resource J"
80h    BYTE    miscellaneous power management
81h 15 BYTEs   unused???
90h    DWORD   base address for SMBus I/O ports
(same format as PCI base addresses; low bit hardwired to 1)
94h    ...
D2h    BYTE    SMBus host configuration
D3h    BYTE    SMBus slave command
D4h    BYTE    SMBus slave shadow port 1 address
D5h    BYTE    SMBus slave shadow port 2 address
D6h    BYTE    SMBus revision
D7h
</PRE>
<p><b>See Also:</b>
#00873 - #01100 - #01103 - #01104
<PRE>
<p>
Format of PCI Configuration Data for Intel 82437MX:
<a name=table1106></a>
Offset  Size    Description     (Table 01106)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 1235h)
40h 16 BYTEs   reserved
50h    BYTE    PCI Control <a href="rb-2387.htm#Table1111">(see #01111)</a>
51h    BYTE    reserved
52h    BYTE    cache control <a href="rb-2387.htm#Table1112">(see #01112)</a>
53h  4 BYTEs   reserved
57h    BYTE    DRAM Control <a href="rb-2387.htm#Table1116">(see #01116)</a>
58h    BYTE    DRAM timing <a href="rb-2387.htm#Table1117">(see #01117)</a>
59h  7 BYTEs   Programmable Attribute Map registers 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h  4 BYTEs   DRAM Row Boundary Registers 0-3
each register N indicates cumulative amount of memory in rows
0-N, in 4M units (each row is 64 bits wide)
64h  4 BYTEs   reserved
68h    BYTE    DRAM Row Type <a href="rb-2387.htm#Table1121">(see #01121)</a>
69h  9 BYTEs   reserved
72h    BYTE    System Management RAM control <a href="rb-2387.htm#Table1123">(see #01123)</a>
73h 141 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#01108 - #01107
<PRE>
<p>
Format of PCI Configuration Data for Intel 82437FX:
<a name=table1107></a>
Offset  Size    Description     (Table 01107)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 122Dh) <a href="rb-2372.htm#Table873">(see #00873)</a>
40h 16 BYTEs   reserved
50h    BYTE    PCI Control <a href="rb-2387.htm#Table1111">(see #01111)</a>
51h    BYTE    reserved
52h    BYTE    cache control <a href="rb-2387.htm#Table1112">(see #01112)</a>
53h  4 BYTEs   reserved
57h    BYTE    DRAM Control <a href="rb-2387.htm#Table1116">(see #01116)</a>
58h    BYTE    DRAM timing <a href="rb-2387.htm#Table1117">(see #01117)</a>
59h  7 BYTEs   Programmable Attribute Map registers 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h  5 BYTEs   DRAM Row Boundary Registers 0-4
each register N indicates cumulative amount of memory in rows
0-N, in 4M units (each row is 64 bits wide)
65h  3 BYTEs   reserved
68h    BYTE    DRAM Row Type <a href="rb-2387.htm#Table1121">(see #01121)</a>
69h  9 BYTEs   reserved
72h    BYTE    System Management RAM control <a href="rb-2387.htm#Table1123">(see #01123)</a>
73h 141 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#01106 - #01108
<PRE>
<p>
Format of PCI Configuration Data for Intel 82437VX:
<a name=table1108></a>
Offset  Size    Description     (Table 01108)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7030h)
(revision ID 00h = A0 stepping)
40h 15 BYTEs   reserved
4Fh    BYTE    arbitration control <a href="rb-2387.htm#Table1109">(see #01109)</a>
50h    BYTE    PCI Control <a href="rb-2387.htm#Table1110">(see #01110)</a>
51h    BYTE    reserved
52h    BYTE    cache control <a href="rb-2387.htm#Table1112">(see #01112)</a>
53h    BYTE    cache control extensions <a href="rb-2387.htm#Table1113">(see #01113)</a>
54h    WORD    SDRAM control <a href="rb-2387.htm#Table1114">(see #01114)</a>
55h    BYTE    reserved
56h    BYTE    DRAM extended control <a href="rb-2387.htm#Table1115">(see #01115)</a>
57h    BYTE    DRAM control <a href="rb-2387.htm#Table1116">(see #01116)</a>
58h    BYTE    DRAM timing <a href="rb-2387.htm#Table1117">(see #01117)</a>
59h  7 BYTEs   Programmable Attribute Map registers 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h  5 BYTEs   DRAM Row Boundary registers 0-4
each register N indicates amount of memory in rows 0-N in 4M
units (each row is 64 bits wide); the fifth row of memory (if
implemented) must contain either 8M or 16M, depending on
system configuration
boundary register 4 (offset 64h) contains the total system
memory, which may not exceed 128M
65h  2 BYTEs   reserved
67h    BYTE    DRAM Row Type (high)
defines memory type in DRAM row 4 in bits 4,0 <a href="rb-2387.htm#Table1119">(see #01119)</a>
68h    BYTE    DRAM Row Type (low) <a href="rb-2387.htm#Table1119">(see #01119)</a>
69h    BYTE    PCI TRDY timer <a href="rb-2387.htm#Table1122">(see #01122)</a>
6Ah  6 BYTEs   reserved
70h    BYTE    Multi-Transaction Timer
number of PCLKs guaranteed to the current agent before the
82437 will grant the bus to another PCI agent on request
71h    BYTE    reserved
72h    BYTE    System Management RAM control <a href="rb-2387.htm#Table1123">(see #01123)</a>
73h    BYTE    shared memory buffer control <a href="rb-2387.htm#Table1124">(see #01124)</a>
74h    BYTE    shared memory buffer start address, in 0.5MB units
end address is top-of-memory at offset 64h or start of an
enabled PCI memory hole when top-of-memory is 16M
76h  2 BYTEs   reserved
78h    BYTE    graphics controller latency timers <a href="rb-2387.htm#Table1125">(see #01125)</a>
79h 135 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#00873 - #01063 - #01083 - #01098 - #01106
<PRE>
<p>
Bitfields for Intel 82437VX,82439TX Arbitration Control register:
<a name=table1109></a>
Bit(s)  Description     (Table 01109)
7      extended CPU-to-PIIX PHLDA# signalling enabled
6-0    (82439TX) reserved
6-4    reserved
3      (82437VX) CPU priority enable.
=1 CPU gets PCI bus after two PCI slots.
=0 CPU gets PCI bus after three PCI slots
2-0    reserved
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01110
<PRE>
<p>
Bitfields for Intel 82437VX,82439HX/TX PCI Control register:
<a name=table1110></a>
Bit(s)  Description     (Table 01110)
7-4    reserved (82437VX,82439TX)
7      DRAM ECC/Parity Select (82439HX).
=1 ECC.
=0 parity
6      ECC TEST enable (82439HX)
5      shutdown to port 92h (82439HX).
=1 send 01h to PORT 0092h on Shutdown special cycle on host bus
4      dual-processor NA# enable (82439HX)
3      PCI Concurrency Enable.
=1 CPU can access DRAM/L2 during non-PIIX PCI master cycles.
=0 CPU kept off PCI bus during all PCI bus-master cycles
2-0    reserved (82437VX,82439TX)
2      SERR# Output Type (82439HX only).
=1 SERR# is actively driven high when negated.
=0 SERR# is PCI-compatible open-drain output
1      reserved
0      Global TXC Enable (82439HX only).
=1 enable new 82439HX features
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01098 - #01112 - #01111
<PRE>
<p>
Bitfields for Intel 82437FX/82437MX PCI Control register:
<a name=table1111></a>
Bit(s)  Description     (Table 01111)
7-5    CPU inactivity timer (in PCI Clocks less 1)
4      reserved
3      enable PCI Peer Concurrency.
=1 CPU can access DRAM/L2 during non-PIIX PCI master cycles.
=0 CPU kept off PCI bus during all PCI bus-master cycles
2      disable PCI Bursting
1      disable PCI Streaming
0      disable Bus Concurrency
</PRE>
<p><b>See Also:</b>
#01106 - #01107 - #01110
<PRE>
<p>
Bitfields for Intel 82437,82439HX/TX cache control register:
<a name=table1112></a>
Bit(s)  Description     (Table 01112)
7-6    secondary cache size.
00 none.
01 256K.
10 512K.
11 reserved
5-4    L2 RAM type.
00 pipelined burst SRAM/DRAM.
01 reserved.
10 asynchronous SRAM (82437FX/MX/VX,82439TX only).
11 two banks of pipelined burst cache
3      NA disable.
=1 never assert NA# pin
2      reserved (82437FX/MX/VX,82439TX)
2      Extended Cacheability Enable (82439HX).
=1 cache up to 512M.
=0 cache only first 64M
1      Secondary Cache Force Miss or Invalidate.
=1 force all memory accesses to bypass L2 cache
0      First Level Cache Enable.
=1 all memory accesses made non-cacheable by CPU L1 cache
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01098 - #01110 - #01113 - #01114 - #01106
<PRE>
<p>
Bitfields for Intel 82437VX,82439TX cache control extensions register:
<a name=table1113></a>
Bit(s)  Description     (Table 01113)
7-6    reserved
5      DRAM cache detected (read-only)
4-0    DRAM cache refresh timer.
Number of HCLKs 82437VX,82439TX remains idle during DRAM cache refresh
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01112
<PRE>
<p>
Bitfields for Intel 82437VX,82439TX SDRAM control register:
<a name=table1114></a>
Bit(s)  Description     (Table 01114)
15-9   reserved
8-6    Special SDRAM Mode Select.
000 normal mode (default).
001 enable NOP command.
010 enable All Banks Precharge command.
011 enable Mode Register Command.
100 enable CBR Cycle.
101 reserved.
11x reserved
5      (82437VX) reserved
5      (82439TX) RAS# to CAS# Override.
=1 and CAS# latency=0, RAS# to CAS# is delayed 2 HCLKs.
=0 RAS# to CAS# delay determined solely by CAS# latency setting
4      CAS# latency.
=1 latency is 2 for all SDRAM cycles.
=0 latency is 3
3      RAS# precharge and refresh timing.
=0 slower.
=1 faster
2      reserved
1      (82437VX) reserved
1      (82439TX) 64-Mbit Technology Enable.
=1 supports 64M-bit SDRAM devices.
=0 supports 64M-bit EDO/FPM devices only
0      reserved
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01112
<PRE>
<p>
Bitfields for Intel 82437VX,82439HX/TX DRAM extended control register:
<a name=table1115></a>
Bit(s)  Description     (Table 01115)
7      reserved
6      (VX/TX) refresh RAS# assertion length (0=4 clocks, 1=5 clocks)
5      (VX/TX) Fast EDO Path Select
4      Speculative Leadoff Disable
3      (82439HX) Turn-Around Insertion Enable.
=1 insert one extra clock of turnaround time after asserting MWE#
2-1    Memory Address Drive Strength.
<p><b>82437VX:</b><br>82439HX:                  82439TX:
00 reserved          00 8mA                    00 10mA/10mA (MA/MWE#)
01 10mA (default)    01 8mA/12mA (MAA/MWE#)    01 10mA/16mA (MA/MWE#)
10 16mA              10 12mA/8mA (MAA/MWE#)    10 16mA/10mA (MA/MWE#)
11 reserved          11 12mA                   11 16mA/16mA (MA/MWE#)
0      (82437VX) DRAM Symmetry Detect Mode.
(used to force some memory address lines to fixed value for detecting
DRAM symmetry row-by-row)
0      (82439HX) 64MBit Mode Enable.
=1 enable support for 64M SIMMs
0      (82439TX) reserved
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01098 - #01116
<PRE>
<p>
Bitfields for Intel 82437,82439HX/TX DRAM control register:
<a name=table1116></a>
Bit(s)  Description     (Table 01116)
7-6    DRAM Hole Enable.
00 none.
01 512K-640K.
10 15M-16M (82437FX/MX/VX only).
11 14M-16M (82437VX,82439TX only)
5      reserved
4      (82437MX only) refresh type during Suspend.
=1 self-refreshing DRAMs in system.
=0 CAS-before-RAS refresh.
(82439TX only) Enhanced Paging disabled
3      EDO Detect Mode enable.
(used to detect whether memory is EDO bank-by-bank)
2-0    DRAM refresh rate
FX/VX/HX    MX          TX.
000  disabled    15.6 us     disabled.
001  50 MHz      31.2 us     15.6 us.
010  60 MHz      62.4 us     31.2 us.
011  66 MHz      125 us      64.4 us.
100  reserved    250 us      125 us.
101  reserved    reserved    256 us.
1xx  reserved    reserved    reserved
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01098 - #01115 - #01106
<PRE>
<p>
Bitfields for Intel 82437FX/MX/VX,82439HX/TX DRAM timing register:
<a name=table1117></a>
Bit(s)  Description     (Table 01117)
7      (82437FX,82439TX) reserved
7      (82437MX) MA[11:2] buffer strength.
=0 8mA.
=1 12mA
7      (82437VX) MA-to-RAS# Delay.
=1 one clock.
=0 two clocks
7      (82439HX) Turbo Read Leadoff.
=1 bypass first register in DRAM data pipeline, saving one clock.
(may only be set in a cacheless configuration)
6-5    DRAM Read Burst Timing.
00 x444 (EDO and Standard Page Mode).
01 x333 (EDO), x444 (SPM).
10 x222 (EDO), x333 (SPM).
11 x322 (EDO), x333 (SPM) (82437VX only).
11 reserved (other)
4-3    DRAM Write Burst Timing.
00 x444.
01 x333.
10 x222.
11 reserved
2      (82439TX) reserved
2      RAS-to-CAS Delay.
=1 two clocks.
=0 three clocks
1-0    DRAM Leadoff Timing.
82437FX/MX  Read Leadoff  Write Leadoff  RAS# Precharge
00            8           6              3
01            7           5              3
10            8           6              4
11            7           5              4.
82437VX,82439TX  Read  Write Leadoff  RAS# Precharge
00           11           7              3
01           10           6              3
10           11           7              4
11           10           6              4.
82439HX  Read Leadoff  Write Leadoff  RAS# Precharge
00            7           6              3
01            6           5              3
10            7           6              4
11            6           5              4
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01116 - #01106 - #01107
<PRE>
<p>
Bitfields for Intel 8243x/8244x Programmable Attribute Map Register:
<a name=table1118></a>
Bit(s)  Description     (Table 01118)
7      reserved
6      cache enable (region 1)
5      write enable (region 1)
4      read enable (region 1)
3      reserved
2      cache enable (region 0)
1      write enable (region 0)
0      read enable (region 0)
</PRE>
<p><b>Notes:</b>
Each programmable attribute map register controls two memory
regions at the top of the first megabyte of memory.
For the Intel 82441FX and 82443BX/LX, bits 6 and 2 are reserved, as
cacheability is set using the Pentium Pro/II/Celeron's MTRR registers
(see MSR 000000FEh).
Intel 82434,82437FX/MX/VX,82439HX,82441FX,82443EX/LX PAM
registers/regions:
<PRE>
<p><b>PAM0 low:</b><br>Reserved [*]
<p><b>PAM0 hi:</b><br>Segment F000-FFFF
<p><b>PAM1 low:</b><br>Segment C000-C3FF
<p><b>PAM1 hi:</b><br>Segment C400-C7FF
<p><b>PAM2 low:</b><br>Segment C800-CBFF
<p><b>PAM2 hi:</b><br>Segment CC00-CFFF
<p><b>PAM3 low:</b><br>Segment D000-D3FF
<p><b>PAM3 hi:</b><br>Segment D400-D7FF
<p><b>PAM4 low:</b><br>Segment D800-DBFF
<p><b>PAM4 hi:</b><br>Segment DC00-DFFF
<p><b>PAM5 low:</b><br>Segment E000-E3FF
<p><b>PAM5 hi:</b><br>Segment E400-E7FF
<p><b>PAM6 low:</b><br>Segment E800-EBFF
<p><b>PAM6 hi:</b><br>Segment EC00-EFFF.
[*] on the 82434 (and possibly other Intel chipsets), the low nybble of
PAM0 controls segment 8000-9FFF
</PRE>
<p><b>See Also:</b>
#01055 - #01108 - #01098 - #01099 - #01229 - #01106 - #01107 - #01142 - #01129
<PRE>
<p>
Bitfields for Intel 82437VX,82439TX DRAM Row Type register:
<a name=table1119></a>
Bit(s)  Description     (Table 01119)
7,3    row 3 type
6,2    row 2 type
5,1    row 1 type
4,0    row 0 type.
00 SPM DRAM.
01 EDO DRAM.
10 SDRAM.
11 reserved
</PRE>
<p><b>See Also:</b>
#01099 - #01108 - #01118 - #01213
<PRE>
<p>
Bitfields for Intel 82439TX DRAM Row Type high register:
<a name=table1213></a>
Bit(s)  Description     (Table 01213)
7      Host Frequency detection.
=1 66MHz Bus.
=0 60MHz bus
5,1    DRAM Row 5 type
4,0    DRAM ROW 4 type.
00 SPM.
01 EDO.
10 SDRAM.
11 reserved
6,3    reserved
2      Memory Address select Enabled
</PRE>
<p><b>See Also:</b>
#01099 - #01119
<PRE>
<p>
Bitfields for Intel 82437FX/82437MX DRAM Row Type register:
<a name=table1121></a>
Bit(s)  Description     (Table 01121)
7-4    reserved
3-0    DRAM Row N is EDO instead of page-mode DRAM
</PRE>
<p><b>See Also:</b>
#01106 - #01107
<PRE>
<p>
Bitfields for Intel 82437VX PCI TRDY timer:
<a name=table1122></a>
Bit(s)  Description     (Table 01122)
7-3    reserved
2-0    TRDY timeout value.
000 2 PCICLKs.
001 4 PCICLKs.
010 6 PCICLKs.
011 8 PCICLKs.
1xx reserved
</PRE>
<p><b>See Also:</b>
#01108 - #01123
<PRE>
<p>
Bitfields for Intel 82437,82439HX/TX,82443BX/EX/LX SMRAM control register:
<a name=table1123></a>
Bit(s)  Description     (Table 01123)
7      reserved
6      SMM Space Open.
=1 make SMM DRAM visible even when not in SMM if bit 4 =0
5      SMM Space Closed.
=1 no data references permitted to SMM DRAM even in SMM
4      SMM Space Locked.
=1 force bits 4 and 6 to become read-only; and clear bit 6
3      SMRAM Enable.
=1 128K DRAM are accessible for use at A000 while in SMM
2-0    SMM Space Base Segment.
010 segment A000-BFFF.
100 segment C000-CFFF (82437MX,82443EX only).
Other reserved
</PRE>
<p><b>Note:</b>
Bits 5 and 6 must never both be set at the same time
<p><b>See Also:</b>
#01099 - #01108 - #01098 - #01124 - #01106 - #01107 - #01142 - #01129
<PRE>
<p>
Bitfields for Intel 82437VX Shared Memory Buffer control register:
<a name=table1124></a>
Bit(s)  Description     (Table 01124)
7-2    reserved
1      enable shared memory buffer
0      redirect shared memory buffer access.
=0 treat SMB area as a hole in system DRAM
</PRE>
<p><b>See Also:</b>
#01108 - #01123 - #01125
<PRE>
<p>
Bitfields for Intel 82437VX Graphics Controller Latency Timer:
<a name=table1125></a>
Bit(s)  Description     (Table 01125)
7-6    reserved
5-3    GC latency for PCI reads (in 4 HCLK multiples) (default=100)
2-0    GC latency for CPU and PCI writes (in 4 HCLK multiples) (default=011)
</PRE>
<p><b>See Also:</b>
#01108 - #01124
<PRE>
<p>
Bitfields for Intel 82439HX Error Command register:
<a name=table1126></a>
Bit(s)  Description     (Table 01126)
7      SERR# duration.
=0 one PCI clock.
=1 until error flags are cleared
6-3    reserved
2      force bad parity on multiple-bit uncorrectable error
1      assert SERR# on multiple-bit uncorrectable error
0      assert SERR# on single-bit correctable error
</PRE>
<p><b>See Also:</b>
#01098 - #01127
<PRE>
<p>
Bitfields for Intel 82439HX Error Status register:
<a name=table1127></a>
Bit(s)  Description     (Table 01127)
7-5    DRAM row associated with multi-bit error
4      multi-bit uncorrectable error occurred (write 1 bit to clear)
3-1    DRAM row associated with single-bit correctable error
0      single-bit correctable error occurred (write 1 bit to clear)
</PRE>
<p><b>See Also:</b>
#01098 - #01126
<PRE>
<p>
Bitfields for Intel 82439TX miscellaneous control register:
<a name=table1128></a>
Bit(s)  Description     (Table 01128)
7      reserved
6      ACPI control register enable
5      Suspend refresh type (EDO/FPM DRAM only).
=1 Self refresh (Always for SDRAM).
=0 CBR refresh
4      Normal refresh enable.
When set to 1, 82439TX switches from suspend refresh to normal refresh
3      reserved
2      Internal clock control disable.
=1 disable.
=0 enable  Disables 82439TX internal clocks during suspend, reducing
power consumption.
1-0    reserved
</PRE>
<p><b>See Also:</b>
#01099
<PRE>
<p>
Format of PCI configuration for Intel 82443EX/LX Device 0 (Host-PCI):
<a name=table1129></a>
Offset  Size    Description     (Table 01129)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7180h)
chipset is 82443EX if revision >= 03h
40h 16 BYTEs   reserved
50h    WORD    PAC Configuration register <a href="rb-2387.htm#Table1131">(See #01131)</a>
52h    BYTE    reserved
53h    BYTE    Data Buffer Control register <a href="rb-2387.htm#Table1132">(see #01132)</a>
54h    BYTE    reserved
55h    WORD    DRAM Row Type register <a href="rb-2387.htm#Table1133">(see #01133)</a>
57h    BYTE    DRAM Control register <a href="rb-2387.htm#Table1134">(see #01134)</a>
58h    BYTE    DRAM Timing register <a href="rb-2387.htm#Table1135">(see #01135)</a>
59h  7 BYTEs   PAM Configuration registers 0-6 <a href="rb-2387.htm#Table1118">(See #01118)</a>
60h  8 BYTEs   DRAM Row Boundary registers 0-7
each register indicates top of memory for a particular row, in
8MB units; DIMMs use two rows each, with single-sided DIMMs
leaving the odd-numbered rows unpopulated
68h    BYTE    Fixed DRAM Hole Control register <a href="rb-2387.htm#Table1147">(see #01147)</a>
69h    BYTE    reserved
6Ah    WORD    DRAM Extended Mode Select register <a href="rb-2387.htm#Table1136">(see #01136)</a>
6Ch    DWORD   Memory Buffer Strength Control register <a href="rb-2387.htm#Table1137">(see #01137)</a>
70h    BYTE    Multi-Transaction Timer register <a href="rb-2387.htm#Table1140">(see #01140)</a>
71h    BYTE    reserved
72h    BYTE    System Management RAM Control register <a href="rb-2387.htm#Table1123">(see #01123)</a>
73h 29 BYTEs   reserved
90h    BYTE    Error Command register <a href="rb-2387.htm#Table1156">(see #01156)</a>
91h    BYTE    Error Status 0 register <a href="rb-2387.htm#Table1138">(see #01138)</a>
92h    BYTE    Error Status 1 register <a href="rb-2387.htm#Table1139">(see #01139)</a>
93h    BYTE    Reset Control Register <a href="rb-2387.htm#Table1239">(see #01239)</a>
94h 12 BYTEs   reserved
A0h    DWORD   AGP Capability register <a href="rb-2387.htm#Table1158">(see #01158)</a>
A4h    DWORD   AGP Status register <a href="rb-2387.htm#Table1159">(see #01159)</a>
A8h    DWORD   AGP Command register <a href="rb-2387.htm#Table1160">(see #01160)</a>
ACh  4 BYTEs   reserved
B0h    DWORD   AGP Control register <a href="rb-2387.htm#Table1161">(see #01161)</a>
B4h    BYTE    Arpeture Size Control register <a href="rb-2387.htm#Table1162">(see #01162)</a>
B5h  3 BYTEs   reserved
B8h    DWORD   Arpeture Translation Table Base register <a href="rb-2387.htm#Table1163">(see #01163)</a>
BCh    BYTE    AGP MTT Control register <a href="rb-2387.htm#Table1140">(see #01140)</a>
BDh    BYTE    AGP Low Priority Transaction timer register <a href="rb-2387.htm#Table1141">(see #01141)</a>
BCh 67 BYTEs   reserved
</PRE>
<p><b>Notes:</b>
The 82443EX is virtually identical to the 82443LX, except that it does
not support ECC type DRAM..
The Intel 82443EX/LX chipsets use PCI configuration mechanism #1
<p><b>See Also:</b>
#01130 - #01142 - PORT 0CF8h
<PRE>
<p>
Format of PCI configuration for Intel 82443EX/LX Device 1 (PCI-PCI):
<a name=table1130></a>
Offset  Size    Description     (Table 01130)
00h 64 BYTEs   header, type 1 [bridge] <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7181h)
chipset is 82443EX if revision >= 03h
40h 192 BYTEs  reserved
</PRE>
<p><b>Note:</b>
The Intel 82443LX chipset uses PCI configuration mechanism #1
<p><b>See Also:</b>
#01129 - #01143 - PORT 0CF8h
<PRE>
<p>
Bitfields for Intel 82443EX/LX (Device 0) PAC Configuration register:
<a name=table1131></a>
Bit(s)  Description     (Table 01131)
15     WSC# Handshake Disable
14     (82443LX) Host Frequency (read-only).
=1 60MHz.
=0 66MHz
14     (82443EX) reserved
13-12  reserved
11     ??? (Not documented by Intel!)
10     PCI Agent to Arperture Access Disable
9      Aperture Access Global Enable
8-6    (82443EX) reserved
8-7    (82443LX) DRAM Data Integrety Mode.
00  Non-ECC (no check, no correct).
01  EC-only (do check, no correct).
10  reserved.
11 ECC (do check, do correct)
6      (82443LX) ECC-Test Diagnostic Mode Enabled
5      MDA Present.
</PRE>
<p><b>Note:</b>
Controls routing of Monochrome Display Adaptor I/O and memory
range accesses. Works in conjunction with the VGA-bit in
Bridge Control register of device 1 <a href="rb-2377.htm#Table901">(see #00901)</a>:
VGA MDA
0   0       MDA and VGA routed to PCI bus
0   1       reserved
1   0       MDA and VGA routed to AGP bus
1   1       VGA routed to AGP bus, MDA routed to PCI bus
4-0    reserved
<p><b>See Also:</b>
#00901 - #01129
<PRE>
<p>
Bitfields for Intel 82443EX/LX (Device 0) Data Buffer Control register:
<a name=table1132></a>
Bit(s)  Description     (Table 01132)
7      reserved
6      CPU-to-PCI posting enabled
5      Write post during I/O Bridge access enabled
4-0    reserved
</PRE>
<p><b>See Also:</b>
#01129
<PRE>
<p>
Bitfields for Intel 82443EX/LX (Device 0) DRAM Row Type register:
<a name=table1133></a>
Bit(s)  Description     (Table 01133)
15-14  row 7 type.
0 0  EDO        (Same values for each row).
0 1  reserved.
1 0  SDRAM.
1 1  empty row
13-12  row 6 type
11-10  row 5 type
9-8    row 4 type
7-6    row 3 type
5-4    row 2 type
3-2    row 1 type
1-0    row 0 type
</PRE>
<p><b>See Also:</b>
#01129 - #01134
<PRE>
<p>
Bitfields for Intel 82443EX/LX (Device 0) DRAM Control register:
<a name=table1134></a>
Bit(s)  Description     (Table 01134)
7-6    reserved
5      DRAM EDO Auto-Detect mode enabled
4      SDRAM power management enabled
3      reserved
2-0    DRAM Refresh rate.
000 = Refresh disabled.
001 = Normal (Based on PAC Configuration bit 14).
010-111 = reserved
</PRE>
<p><b>See Also:</b>
#01129 - #01133 - #01135
<PRE>
<p>
Bitfields for Intel 82443EX/LX (Device 0) DRAM Timing register:
<a name=table1135></a>
Bit(s)  Description     (Table 01135)
7      SDRAM RAS to CAS Delay  (1 = 2 clocks, 0 = 3 clocks)
6      SDRAM CAS Latency       (1 = 2 clocks, 0 = 3 clocks)
5      SDRAM RAS Precharge Time (1 = 2 clocks, 0 = 3 clocks)
4      EDO DRAM Read Burst timing.
=1 Read rate is x222.
=0 Read rate is x333
3      EDO DRAM Write Burst timing.
=1 Write rate is x222.
=0 write rate is x333
2      EDO RAS Precharge Time  (1 = 3 clocks, 0 = 4 clocks)
1      EDO RAS to CAS Delay    (1 = 2 clocks, 0 = 3 clocks)
0      MA Wait State.
=1 Fast (0 wait states for SDRAM, clocks run normally for EDO).
=0 Slow (1 wait state for SDRAM, add one clock to all EDO timings)
</PRE>
<p><b>See Also:</b>
#01129 - #01134
<PRE>
<p>
Bitfields for Intel 82443EX/LX DRAM Extended Mode Select register:
<a name=table1136></a>
Bit(s)  Description     (Table 01136)
15-8   reserved
7-5    Operating Mode.
000     Normal operating mode.
001     NOP command enabled.
010     All banks precharge enable.
011     Mode register set command enable.
100     CBR cycle enable.
101-11x reserved
4      reserved
3-2    Page timeout select.
00    16 clocks.
01-11 reserved
1-0    Close both banks control.
00    close both banks on page misses.
01-11 reserved
</PRE>
<p><b>See Also:</b>
#01129
<PRE>
<p>
Bitfields for Intel 82443EX/LX Memory Buffer Strength Control register:
<a name=table1137></a>
Bit(s)  Description     (Table 01137)
31-30  MAA[1-0] buffer strength.
00  48mA (same values for bits 25-12,5-0).
01  42mA.
10  22mA.
11  reserved
29-28  (82443LX only) MECC[7-0] buffer strength.
00  42mA (same values for bits 27-26,11-6).
01  38mA.
10  33mA.
11  reserved
27-26  MD[63-0] buffer strength
25-24  RCSA[0]# & RCSB[0]#/MAB[6] buffer strength
23-22  (82443LX only) MAB[1-0] buffer strength
21-20  MAA[13:2] buffer strength
19-18  RCSA[1]# & RCSB[1]#/MAB[7] buffer strength
17-16  RCSA[2]# & RCSB[2]#/MAB[8] buffer strength
15-14  RCSA[3]# & RCSB[3]#/MAB[9] buffer strength
13-12  (82443LX only) RCSA[4]# & RCSB[4]#/MAB[10] buffer strength
11-10  (82443LX only) CQDB[5,1]# buffer strength
9-8    CQDA[5,1]# buffer strength
7-6    CQDA[7-6,4-2,0]# buffer strength
---82443LX---
5-4    RCSA[5]# & RCSB[5]#/MAB[11] buffer strength
3-2    RCSA[6]#/MAB[2] & RCSB[6]#/MAB[12] buffer strength
1-0    RCSA[7]#/MAB[3] & RCSB[7]#/MAB[13] buffer strength
---82443EX---
5-0    reserved
</PRE>
<p><b>See Also:</b>
#01129
<PRE>
<p>
Bitfields for Intel 82443EX/LX Error Status 0 register:
<a name=table1138></a>
Bit(s)  Description     (Table 01138)
---82443LX---
7-5    Multi-bit first error (read-only) Indicates which DRAM row had the
multi-bit error
4      Multiple-bit ECC Error occurred flag
3-1    Single-bit first row error (read-only) Indicates which DRAM row had the
single-bit error
0      Single-bit ECC error occurred flag
---82443EX---
7-0    reserved
</PRE>
<p><b>Note:</b>
Write a 1 to bits 4 & 0 to clear the flags
<p><b>See Also:</b>
#01129 - #01139
<PRE>
<p>
Bitfields for Intel 82443EX/LX Error Status 1 register:
<a name=table1139></a>
Bit(s)  Description     (Table 01139)
7-3    reserved
2      AGP non-snoopable access outside of graphics arperture
1      AGP non-snoopable access outside of main DRAM ranges and arperture
0      access to invalid graphics arperture translation table entry
</PRE>
<p><b>Note:</b>
Write a 1 to these bit(s) to clear
<p><b>See Also:</b>
#01129 - #01138
<PRE>
<p>
Bitfields for Intel 82443EX/LX Multi-Transaction Timer register:
<a name=table1140></a>
Bit(s)  Description     (Table 01140)
7-3    Multi-transaction timer count value
2-0    reserved
</PRE>
<p><b>See Also:</b>
#01129 - #01141
<PRE>
<p>
Bitfields for Intel 82443EX/LX Low Priority Transaction Timer register:
<a name=table1141></a>
Bit(s)  Description     (Table 01141)
7-3    Low priority transaction timer count value
2-0    reserved
</PRE>
<p><b>See Also:</b>
#01129 - #01140
<PRE>
<p>
Format of PCI Configuration for Intel 82443BX Device 0 (Host-PCI):
<a name=table1142></a>
Offset  Size    Description     (Table 01142)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7190h/7192h)
10h    DWORD   graphics aperture base address
2Ch    WORD    subsystem vendor identification (write-once)
2Eh    WORD    subsystem device identification (write-once)
40h 16 BYTEs   reserved (0)
50h    DWORD   440BX Configuration <a href="rb-2387.htm#Table1144">(see #01144)</a>
54h  3 BYTEs   reserved (0)
57h    BYTE    DRAM Control <a href="rb-2387.htm#Table1145">(see #01145)</a>
58h    BYTE    DRAM Timing <a href="rb-2387.htm#Table1146">(see #01146)</a>
59h  7 BYTEs   Programmable Attribute Map register 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h  8 BYTEs   DRAM Row Boundary registers 0-7
each register indicates top of memory for a particular row, in
8MB units; DIMMs use two rows each, with single-sided DIMMs
leaving the odd-numbered rows unpopulated
68h    BYTE    Fixed DRAM Hole Control <a href="rb-2387.htm#Table1147">(see #01147)</a>
69h  6 BYTEs   Memory Buffer Strength Control <a href="rb-2387.htm#Table1148">(see #01148)</a>
6Fh  2 BYTEs   reserved (0)
71h    BYTE    Intel Reserved (1Fh)
72h    BYTE    SMRAM Control <a href="rb-2387.htm#Table1123">(see #01123)</a>
73h    BYTE    Extended SMRAM Control <a href="rb-2387.htm#Table1149">(see #01149)</a>
74h    WORD    SDRAM Row Page Size <a href="rb-2387.htm#Table1150">(see #01150)</a>
76h    WORD    SDRAM Control Register <a href="rb-2387.htm#Table1151">(see #01151)</a>
78h    WORD    Paging Policy Register <a href="rb-2387.htm#Table1152">(see #01152)</a>
7Ah    BYTE    Power Management Control <a href="rb-2387.htm#Table1153">(see #01153)</a>
7Bh    WORD    Suspend CBR Refresh Rate Register <a href="rb-2387.htm#Table1154">(see #01154)</a>
7Dh  3 BYTEs   reserved (0)
80h    DWORD   Error Address Pointer <a href="rb-2387.htm#Table1155">(see #01155)</a>
84h 12 BYTEs   reserved (0)
90h    BYTE    Error Command Register <a href="rb-2387.htm#Table1156">(see #01156)</a>
91h    WORD    Error Status Register <a href="rb-2387.htm#Table1157">(see #01157)</a>
93h    BYTE    reserved (0)
94h    DWORD   Intel Reserved (00006104h)
98h    WORD    Intel Reserved (0500h)
9Ah    BYTE    Intel Reserved (0)
9Bh  5 BYTEs   reserved (0)
A0h    DWORD   AGP Capability Identifier <a href="rb-2387.htm#Table1158">(see #01158)</a>
A4h    DWORD   AGP Status Register (read-only) <a href="rb-2387.htm#Table1159">(see #01159)</a>
A8h    DWORD   AGP Command Register <a href="rb-2387.htm#Table1160">(see #01160)</a>
ACh  4 BYTEs   reserved (0)
B0h    DWORD   AGP Control Register <a href="rb-2387.htm#Table1161">(see #01161)</a>
B4h    BYTE    Aperture Size Control <a href="rb-2387.htm#Table1162">(see #01162)</a>
B5h  3 BYTEs   reserved (0)
B8h    DWORD   Aperture Translation Table <a href="rb-2387.htm#Table1163">(see #01163)</a>
BCh  2 BYTEs   reserved
BEh    WORD    reserved (0)
C0h    DWORD   Intel Reserved (0)
C4h    DWORD   Intel Reserved (0)
C8h    BYTE    Intel Reserved (18h)
C9h    BYTE    Intel Reserved (0Ch)
CAh  3 BYTEs   Memory Buffer Frequency Select <a href="rb-2387.htm#Table1164">(see #01164)</a>
CDh  3 BYTEs   reserved (0)
D0h  8 BYTEs   BIOS scratch pad (read-write, init to 0 on reset)
D8h  8 BYTEs   Intel Reserved (0)
E0h  2 DWORDs  DRAM Write Thermal Throttling Control <a href="rb-2387.htm#Table1165">(see #01165)</a>
E8h  8 BYTEs   DRAM Read Therman Throttling Control <a href="rb-2387.htm#Table1165">(see #01165)</a>
F0h    WORD    Buffer Control Register <a href="rb-2387.htm#Table1166">(see #01166)</a>
F2h  2 BYTEs   Intel Reserved (0000h)
F4h    DWORD   Intel Reserved (0000F800h)
bits 30-29 are "Abort Disable Test Mode" configuration bits
and should always be set (according to Intel
Specification Update)
F8h    DWORD   Intel Reserved (00000F20h)
FCh    DWORD   Intel Reserved (0)
</PRE>
<p><b>See Also:</b>
#00873 - #01143 - <a href="int-1A.htm">PORT 0022h</a>"82443BX"
!!!intel\29063301.pdf p.34
<PRE>
<p>
Format of PCI Configuration for Intel 82443BX Device 1 (PCI-AGP):
<a name=table1143></a>
Offset  Size    Description     (Table 01143)
00h 64 BYTEs   header, type 1 [bridge] <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7191h)
40h 192 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#00873 - #01142 - #01130
!!!intel\29063301.pdf p.80
<PRE>
<p>
Bitfields for Intel 82443BX (Device 0) NBX Configuration Register:
<a name=table1144></a>
Bit(s)  Description     (Table 01144)
31-24  SDRAM rows without ECC; each set bit indicates a row in the SDRAM array
with does NOT have error correction (bit 24 = row 0; note that double-
sided DIMMs use two rows, one for the front and one for the back)
23-19  reserved
18     DRAM data asserted on host bus on the same clock on which the snoop
result is sampled, instead of one clock later
17     ECC signals are always driven for EDO memory
16     IDSEL redirection.
=0 allocate IDSEL1/AD12 to bridge, never assert external AD12.
=1 allocate IDSEL7/AD18 to bridge, never assert external AD18; PCI
configuration cycles for Bus0/Device7 are redirected to Bus0/Device1
15     disable WSC# handshake (uni-processor mode)
14     Intel Reserved
13:12  Host/DRAM frequency.
00  100 MHz.
01  reserved.
10  66 MHz.
11  reserved
<p><b>11     enable AGP-to-PCI access (note:</b><br>AGP-to-PCI traffic is not allowed to
target ISA-bus devices)
10     disable PCI agent access to graphis aperture (ignored if bit 9 clear)
9      global enable graphics aperture access
8:7    DRAM Data Integrity Mode.
00 non-ECC.
01 error checking only (e.g. parity).
10 ECC mode.
11 ECC mdoe with hardware scrubbing
6      enable ECC diagnostics mode (when set, ECC lines are forced to zero on
writes and compared to internally-generated ECC on reads)
5      monochrome video adapter present on PCI/ISA bus (with primary adapter
on AGP bus).
If register 3Eh bit 3 is clear, all VGA cycles are sent to PCI
regardless of this bit.
<p><b>Otherwise:</b><br>If clear, all VGA cycles are sent to AGP; if set, all VGA
cycles except MDA ranges (memory B0000h-B7FFFh and ports 03B4h,03B5h,
03B8h,03B9h,03BAh,03BFh) are sent to AGP
4      reserved
3      enable posting of host USWC (U??? Speculative Write Combine) writes to
PCI memory
2      In-Order Queue Depth.
=1 maximum (PPro supports up to 8, but 82443BX only supports depth 4).
=0 depth forced to 1 (no pipelining on processor bus)
1:0    reserved
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for 82443BX DRAM Control:
<a name=table1145></a>
Bit(s)  Description     (Table 01145)
7-6    reserved
5      module mode configuration (read-only).
=0 self-refresh entry is staggered; if "SDRAMPWR" (offset 76h bit 4) is
set, 3 DIMMs are supported, CKE[5:0] is driven, and dynamic SDRAM
power-down is available; if "SDRAMPWR" is clear, 4 DIMMs are
supported but power-down is not available.
=1 self-refresh entry is not staggered; 3 DIMMs are supported, only
CKE0 is driven, and dynamic power-down is not available
4:3    DRAM type.
00 EDO.
01 SDRAM.
10 registered SDRAM.
11 reserved
2:0    DRAM refresh rate.
000 disabled.
001 15.6 microseconds.
010 31.2 microseconds.
011 62.4.
100 124.8.
101 249.6.
Else reserved
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82443BX DRAM Timing:
<a name=table1146></a>
Bit(s)  Description     (Table 01146)
7-2    reserved
1      add one EDO RASx# wait state for row misses (two tASR instead of one)
0      add one wait state to first EDO CASx# assertion for page hits.
(2 Tasc instead of 1 Tasc)
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82443BX/EX/LX Fixed DRAM Hole Control:
<a name=table1147></a>
Bit(s)  Description     (Table 01147)
7-6    Hole Enable.
00 none.
01 512K-640K.
10 15M-16M.
11 reserved
5-0    reserved (0)
</PRE>
<p><b>See Also:</b>
#01142 - #01129
<PRE>
<p>
Bitfields for Intel 82443BX Memory Buffer Strength Control:
<a name=table1148></a>
Bit(s)  Description     (Table 01148)
47-40  reserved (0)
39-38  strengths of MAA[13:0], WEA#, SRASA#, SCASA# (settings same as below)
37-36  strengths of MAB[12:11,9:0], MAB[13,10], WEB#, SRASB#, SCASB#.
00 = 1x (at both 66 and 100 MHz).
01 reserved.
10 = 2x (at both 66 and 100 MHz).
11 = 3x (at both 66 and 100 MHz)
35-34  MD[63:0] buffer strength control 2.
<p><b>4 DIMM FET config:</b><br>Strength for MD[63:0] path connected to DIMMs 2&3.
<p><b>3/4 DIMM non-FET config:</b><br>Program to same value as buffer str. ctrl 1
33-32  MD[63:0] buffer strength control 1.
<p><b>4 DIMM FET config:</b><br>Strength for MD[63:0] path connected to DIMMs 0&1.
<p><b>3/4 DIMM non-FET config:</b><br>Programmable based on total load detected on
all DIMM connectors.
00 = 1x (at both 66 and 100 MHz).
01 reserved.
10 = 2x (at both 66 and 100 MHz).
11 = 3x (at 100 MHz only)
31-30  MECC[7:0] buffer strength control 2.
<p><b>4 DIMM FET config:</b><br>Strength for MECC[7:0] path connected to DIMMs 2&3.
<p><b>3/4 DIMM non-FET config:</b><br>Program to same value as buffer str. ctrl 1
29-28  MECC[7:0] buffer strength control 1.
<p><b>4 DIMM FET config:</b><br>Strength for MD[63:0] path connected to DIMMs 0&1.
<p><b>3/4 DIMM non-FET config:</b><br>Programmable based on total load detected on
all DIMM connectors.
(values same as for MD[63:0] buffer strength)
27-26  CSB7#/CKE5 buffer strength (same values as bits 37-36)
25-24  CSA7#/CKE3 buffer strength (same values as bits 37-36)
23-22  CSB6#/CKE4 buffer strength (same values as bits 37-36)
21-20  CSA6#/CKE2 buffer strength (same values as bits 37-36)
19     CSA5#/RASA5#, CSB5#/RASB5# buffer strength.
0 = 1x (at both 66 and 100 MHz).
1 = 2x (at both 66 and 100 MHz)
18     CSA4#/RASA4#, CSB4#/RASB4# buffer strength (same values as bit 19)
17     CSA3#/RASA3#, CSB3#/RASB3# buffer strength (same values as bit 19)
16     CSA2#/RASA2#, CSB2#/RASB2# buffer strength (same values as bit 19)
15     CSA1#/RASA1#, CSB1#/RASB1# buffer strength (same values as bit 19)
14     CSA0#/RASA0#, CSB0#/RASB0# buffer strength (same values as bit 19)
13-12  DQMA5/CASA5# buffer strength.
00 = 1x (at both 66 and 100 MHz).
01 reserved.
10 = 2x (at both 66 and 100 MHz).
11 = 3x (at 66 MHz only)
11-10  DQMA1/CASA1# buffer strength (same values as bits 37-36)
9-8    DQMB5/CASB5# buffer strength (same values as bits 13-12)
7-6    DQMB1/CASB1# buffer strength (same values as bits 13-12)
5-4    DQMA[7:6,4:2,0]/CASA[7:6,4:2,0]#  buffer strength (as for bits 37-36)
3-2    CKE1/GCKE buffer strength (same values as bits 37-36)
1-0    CKE0/FENA buffer strength (same values as bits 37-36)
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82439TX/82443BX Extended SMRAM Control register:
<a name=table1149></a>
Bit(s)  Description     (Table 01149)
7      SMRAM location.
=0 compatible SMRAM space at segment A000h.
=1 high SMRAM space at addreses 100A0000h to 100FFFFFh (accessing
physical DRAM addresses A0000h to FFFFFh)
6      (write-clear) access to extended SMRAM memory range when SMRAM space
is not open and not in SMM
5      enable write-through caching of SMRAM.
(forced to 1 by 82443BX, to 0 by 82439TX)
4      enable L1 caching of SMRAM (forced to 1 by 82443BX)
3      enable L2 caching of SMRAM (forced to 1 by 82443BX)
2-1    TSEG size (read-only once SMRAM locked) <a href="rb-2387.htm#Table1123">(see #01123)</a>.
00 128K.
01 256K.
10 512K.
11 1M
0      enable TSEG (read-only once SMRAM locked) <a href="rb-2387.htm#Table1123">(see #01123)</a>.
When both SMRAM and TSEG are enabled, the top N kilobytes of physical
DRAM are no longer claimed by the memory controller, and instead
appear as extended SMRAM at an address 256M higher than the physical
address
</PRE>
<p><b>See Also:</b>
#01142 - #01123 - #01099
<PRE>
<p>
Bitfields for Intel 82443BX SDRAM Row Page Size:
<a name=table1150></a>
Bit(s)  Description     (Table 01150)
15-14  page size for row 7 (back of DIMM4).
00 two KB.
01 four KB.
10 eight KB.
11 reserved
13-12  page size for row 6 (front of DIMM4)
...
3-2    page size for row 1 (back of DIMM1)
1-0    page size for row 0 (front of DIMM1)
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82443BX SDRAM Control Register:
<a name=table1151></a>
Bit(s)  Description     (Table 01151)
15-10  reserved (0)
9-8    add one-clock delay to idle/pipeline DRAM leadoff when =01 (all other
values are illegal)
7-5    SDRAM mode select.
000 normal operation.
001 issue NOP command on all CPU-to-SDRAM cycles.
010 issue All-Banks-Precharge command on all CPU-to-SDRAM cycles.
011 issue mode register set command on CPU-to-SDRAM cycles
(command is driven on memory address lines, so the proper
address must be calculated for each row of memory to drive
the correct command; MAx[2:0] must be driven to 010 for
burst-of-4 mode, MAx3 to 1 for interleave wrap type,
MAx4 to the value of the CAS# latency bit, MAx[6:5] to 01,
and MAx[12:7] to 0000000.
100 issue CBR cycles on all CPU-to-SDRAM cycles.
Else reserved
4      "SDRAMPWR" specifies how CKE signals are driven for various DRAM
configurations; refer to #01145 bit 5
3      Leadoff Command Timing.
=0 four CS# clocks (100 MHz or 66 MHz desktop if MAA/MAB load > 9).
=1 three CS# clocks (66 MHz mobile platforms, or desktop w/ load <= 9)
2      CAS# latency.
=0 three DCLKs.
=1 two DCLKs
1      SDRAM RAS# to CAS# delay.
=0 three clocks.
=1 two clocks
0      SDRAM RAS# precharge.
=0 three clocks.
=1 two clocks
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82443BX Paging Policy Register:
<a name=table1152></a>
Bit(s)  Description     (Table 01152)
15-8   banks per row (bit 7 is row 0, bit 15 is row 7).
=0 two banks.
=1 four banks
7-5    reserved
4      Intel Reserved
3-0    DRAM Idle Timer ("DIT").
Number of clocks in idle state before all pages are precharged.
0000 no clocks.
0001 2 clocks.
0010 4 clocks.
0011 8 clocks.
0100 10 clocks.
0101 12 clocks.
0110 16 clocks.
0111 32 clocks.
1xxx never (pages are not closed on idle)
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82443BX Power Management Control Register:
<a name=table1153></a>
Bit(s)  Description     (Table 01153)
7      enable SDRAM power-down for idle rows
6      enable ACPI control register at PORT 0022h
5      suspend refresh type.
=0 self-refresh.
=1 CBR mode
4      enable normal refresh (must be set before accessing RAM after a reset)
3      quick-start mode enabled (read-only)
2      enable dynamic clock gating on AGPset "IDLE" condition (all buses in
idle state)
1      AGP disabled (read-only)
0      enable CPU reset without PCIRST enable
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82443BX Suspend CBR Refresh Rate:
<a name=table1154></a>
Bit(s)  Description     (Table 01154)
15-13  reserved (0)
12     enable automatic Suspend CBR Refresh Rate adjustment (based on number
of OSCCLKs in a given time); if clear, the below field must be
programmed to guarantee minimum refresh rates in the worst case
11-0   Suspend CBR Refresh Rate (number of OSCCLKs between refresh requests)
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82443BX Error Address Pointer:
<a name=table1155></a>
Bit(s)  Description     (Table 01155)
31-12  (read-only) bits 31-12 of address in which first parity/ECC error
occurred
11-2   reserved
1      (write-clear) multi-bit error occurred
0      (write-clear) single-bit error occurred
</PRE>
<p><b>See Also:</b>
#01156 - #01142
<PRE>
<p>
Bitfields for Intel 82443BX/EX/LX Error Command Register:
<a name=table1156></a>
Bit(s)  Description     (Table 01156)
7      enable SERR# on AGP non-snoopable access outside graphics aperture
6      enable SERR# on invalid AGP DRAM access (82443BX).
Enable SERR# on AGP Non-snoopable access to location outside main DRAM
and arpeture rangles (82443EX/LX)
5      enable SERR# on access to invalid Graphics Aperture Translation Table
4      enable SERR# on receiving Target Abort
3      enable SERR# when Thermal DRAM Throttling detected (82443BX).
Enable SERR# on PCI Parity Error (82443EX/LX)
---82443BX---
2      SERR# mode.
=0 asserted for one PCI clock.
=1 level mode signal (for systems that connect SERR# to EXTSMI#)
1      enable SERR# on receiving multi-bit Parity/ECC error
0      enable SERR# on receiving single-bit (corrected) ECC error
---82443EX/LX---
2-0    reserved
</PRE>
<p><b>Note:</b>
Bits 1 and 0 must be clear on systems not supporting ECC
<p><b>See Also:</b>
#01155 - #01157 - #01142 - #01129
<PRE>
<p>
Bitfields for Intel 82443BX Error Status Register:
<a name=table1157></a>
Bit(s)  Description     (Table 01157)
15-13  reserved (0)
12     (write-clear) DRAM Read thermal throttling condition occurred
11     (write-clear) DRAM Write thermal throttling condition occurred
10     (write-clear) AGP non-snoopable access outside Graphics Aperture
9      (write-clear) invalid AGP non-snoopable DRAM read access
8      (write-clear) invalid Graphics Aperture Translation Table entry
7-5    (read-only) number of DRAM row containing first multi-bit error
4      (write-clear) multi-bit (uncorrectable) error occurred
3-1    (read-only) number of DRAM row containing first single-bit error
0      (write-clear) single-bit (correctable) error occurred
</PRE>
<p><b>See Also:</b>
#01156 - #01142
<PRE>
<p>
Bitfields for Intel AGP Capability Identifier:
<a name=table1158></a>
Bit(s)  Description     (Table 01158)
31-24  reserved
23-20  major version of supported AGP revision
19-16  minor version of supported AGP revision
15-8   offset of next capability (0 = none)
7-0    PCI capability ID (2 = AGP, 0 = disabled)
</PRE>
<p><b>See Also:</b>
#01142 - #01159 - #01129
<PRE>
<p>
Bitfields for Intel 82443BX/EX/LX AGP Status Register:
<a name=table1159></a>
Bit(s)  Description     (Table 01159)
31-24  maximum AGP request queue depth (read-only)
23-10  reserved
9      AGP side band addressing is supported (read-only)
8-2    reserved
1-0    supported AGP data transfer type(s).
<p><b>Bit 0:</b><br>1x data transfer mode.
<p><b>Bit 1:</b><br>2x data transfer mode
</PRE>
<p><b>Note:</b>
Bits 0 and 1 may not both be clear
<p><b>See Also:</b>
#01160 - #01142 - #01158 - #01129
<PRE>
<p>
Bitfields for Intel 82443BX/EX/LX AGP Command Register:
<a name=table1160></a>
Bit(s)  Description     (Table 01160)
31-10  reserved
9      enable AGP sideband addressing
8      enable AGP
7-2    reserved
1-0    selected AGP transfer rate.
00 = default.
01 = 1x.
10 = 2x.
11 illegal
</PRE>
<p><b>See Also:</b>
#01159 - #01142 - #01161 - #01129
<PRE>
<p>
Bitfields for Intel 82443BX/EX/LX AGP Control Register:
<a name=table1161></a>
Bit(s)  Description     (Table 01161)
31-16  reserved (0)
15     disable forced ordering of snoopable writes and AGP reads (82443BX).
(82443EX/LX) reserved
14     reserved (0)
13     enable Graphics Aperture Write-AGP Read synchronization
12-10  reserved (0)
9-8    reserved (0) (82443BX).
Expedite transaction throttle timer (82443EX/LX).
00 no throttling.
01 reserved.
10 192 clocks on, 64 clocks off.
11 reserved
7      enable Graphics Translation Lookaside Buffer (and GTLB Flush Control)
6-0    reserved (0)
</PRE>
<p><b>See Also:</b>
#01160 - #01142 - #01129
<PRE>
<p>
Bitfields for Intel 82443BX/EX/LX Graphics Aperture Size Control:
<a name=table1162></a>
Bit(s)  Description     (Table 01162)
7-6    reserved
5-0    aperture size.
000000 256M.
100000 128M.
110000 64M.
111000 32M.
111100 16M.
111110 8M.
111111 4M.
Other illegal
</PRE>
<p><b>See Also:</b>
#01142 - #01163 - #01129
<PRE>
<p>
Bitfields for Intel 82443BX/EX/LX Graphics Aperture Trans. Table Base Register:
<a name=table1163></a>
Bit(s)  Description     (Table 01163)
31-12  bits 31-12 of aperture translation table base address
11-0   reserved (0)
</PRE>
<p><b>See Also:</b>
#01162 - #01142 - #01129
<PRE>
<p>
Bitfields for Intel 82443BX Memory Buffer Frequency Select:
<a name=table1164></a>
Bit(s)  Description     (Table 01164)
23     reserved
22     MAA[13:0], WEA#, SRASA#, SCASA# buffer select.
=0 66 MHz buffers.
=1 100 MHz buffers
21     MAB[12:11,9:0]#, MAB[13,10], WEB#, SRASB#, SCASB# buffer select.
(as for bit 22)
20     MD[63:0] (control 2) buffer select
19     MD[63:0] (control 1) buffer select
18     MECC[7:0] (control 2) buffer select
17     MECC[7:0] (control 1) buffer select
16     CSB7#/CKE5 buffer select
15     CSA7#/CKE3 buffer select
14     CSB6#/CKE4 buffer select
13     CSA6#/CKE2 buffer select
12     CSA5#/RASA5#, CSB5#/RASB5# buffer select
11     CSA4#/RASA4#, CSB4#/RASB4# buffer select
10     CSA3#/RASA3#, CSB3#/RASB3# buffer select
9      CSA2#/RASA2#, CSB2#/RASB2# buffer select
8      CAS1#/RASA1#, CSB1#/RASB1# buffer select
7      CSA0#/RASA0#, CSB0#/RASB0# buffer select
6      DQMA5/CASA5# buffer select
5      DQMA1/CASA1# buffer select
4      DQMB5/CASB5# buffer select
3      DQMB1/CASB1# buffer select
2      DQMA[7:6,4:2,0]/CASA[7:6,4:2,0]# buffer select
1      CKE1/GCKE buffer select
0      CKE0/FENA buffer select
</PRE>
<p><b>See Also:</b>
#01142 - #01166
<PRE>
<p>
Bitfields for Intel 82443BX DRAM Read/Write Thermal Throttling Control:
<a name=table1165></a>
Bit(s)  Description     (Table 01165)
63     lock all read and write throttle control register bits (exists in Write
Throttling control register only)
62-46  reserved
45-38  global DRAM sampling window (in four-millisecond units)
37-26  global QWORD threshold (documented as units of 215, but may be typo and
actually be units of 2^15 = 32768).
Thermal throttling will be invoked if the number of QWORD accesses
during the sampling window exceeds the threshold count
25-20  throttle time in multiples of the sampling window
19-13  throttle monitoring window in 16 DRAM-clock units
12-3   throttle QWORD maximum count -- while throttling is enabled, at most
this many QWORD accesses are permitted during each throttle
monitoring window
2-0    DRAM Throttle Mode.
100 normal operation.
Else Intel Reserved
</PRE>
<p><b>See Also:</b>
#01142
<PRE>
<p>
Bitfields for Intel 82443BX Buffer Control Register:
<a name=table1166></a>
Bit(s)  Description     (Table 01166)
15-10  reserved
9-6    AGP Jam Latch strength.
<p><b>Bit 9:</b><br>Enable strong pull-up.
<p><b>Bit 8:</b><br>Enable weak pull-up.
<p><b>Bit 7:</b><br>Enable strong pull-down.
<p><b>Bit 6:</b><br>Enable weak pull-down
5-0    Intel Reserved
</PRE>
<p><b>See Also:</b>
#01142 - #01164
<PRE>
<p>
Format of PCI Configuration for Intel 82371FB/82371SB Function 0 (ISA Bridge):
<a name=table1167></a>
Offset  Size    Description     (Table 01167)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 122Eh/7000h)
(revision ID 00h = 82371SB step A-1)
(revision ID 01h = 82371SB step B-0)
40h 12 BYTEs   reserved
4Ch    BYTE    ISA I/O Controller Recovery Timer <a href="rb-2387.htm#Table1087">(see #01087)</a>
4Dh    BYTE    reserved
4Eh    BYTE    X-Bus Chip Select Enable <a href="rb-2387.htm#Table1089">(see #01089)</a>
4Fh    BYTE    (82371SB) X-Bus Chip Select Enable High <a href="rb-2387.htm#Table1102">(see #01102)</a>
<p><b>bit 0:</b><br>I/O APIC enabled
4Fh    BYTE    (82371FB) reserved
50h 16 BYTEs   reserved
60h  4 BYTEs   PCI IRQ Route Control <a href="rb-2387.htm#Table1076">(see #01076)</a>
64h  5 BYTEs   reserved
69h    BYTE    top of memory <a href="rb-2387.htm#Table1216">(see #01216)</a>
6Ah    WORD    miscellaneous status <a href="rb-2387.htm#Table1217">(see #01217)</a>
6Ch  4 BYTEs   reserved
70h    BYTE    motherboard IRQ Route Control 0 <a href="rb-2387.htm#Table1218">(see #01218)</a>
71h    BYTE    (82371FB) motherboard IRQ Route Control 1 <a href="rb-2387.htm#Table1218">(see #01218)</a>
72h  4 BYTEs   reserved
76h  2 BYTEs   motherboard DMA control <a href="rb-2387.htm#Table1219">(see #01219)</a>
78h    WORD    programmable chip select control <a href="rb-2387.htm#Table1220">(see #01220)</a>
7Ah  6 BYTEs   reserved
80h    BYTE    (82371SB) APIC Base Address Relocation <a href="rb-2387.htm#Table1078">(see #01078)</a>
81h    BYTE    reserved
82h    BYTE    (82371SB) Deterministic Latency Control <a href="rb-2387.htm#Table1221">(see #01221)</a>
83h 29 BYTEs   reserved
A0h    BYTE    SMI Control <a href="rb-2387.htm#Table1222">(see #01222)</a>
A1h    BYTE    reserved
A2h    WORD    SMI Enable <a href="rb-2387.htm#Table1080">(see #01080)</a>
A4h    DWORD   System Event Enable (SEE) <a href="rb-2387.htm#Table1081">(see #01081)</a>
A8h    BYTE    Fast-Off Timer (in minutes, PCICLKs, or milliseconds)
value is count less one; timer must be stopped before
changing its value
A9h    BYTE    reserved
AAh    WORD    SMI Request <a href="rb-2387.htm#Table1082">(see #01082)</a>
ACh    BYTE    Clock Scale STPCLK# Low Timer
STPCLK# stays low for 1+1056*(value+1) PCICLKs
ADh    BYTE    reserved
AEh    BYTE    Clock Scale STPCLK# High Timer
STPCLK# stays high for 1+1056*(value+1) PCICLKs
AFh 81 BYTEs   reserved
</PRE>
<p><b>See Also:</b>
#00873 - #01214 - #01215 - #01064 - #01083 - #01108 - #01098
<PRE>
<p>
Format of PCI configuration for Intel 82371MX MPIIX:
<a name=table1168></a>
Offset  Size    Description     (Table 01168)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 1234h)
40h  9 BYTEs   reserved
49h    BYTE    serial and parallel port enable <a href="rb-2387.htm#Table1169">(see #01169)</a>
4Ah  2 BYTEs   reserved
4Ch    BYTE    Extended I/O Controller Recovery Timer <a href="rb-2387.htm#Table1170">(see #01170)</a>
4Dh    BYTE    reserved
4Eh    BYTE    BIOS enable <a href="rb-2387.htm#Table1171">(see #01171)</a>
4Fh    BYTE    FDC enable <a href="rb-2387.htm#Table1172">(see #01172)</a>
50h 16 BYTEs   reserved
60h    BYTE    PIRQA# Route Control <a href="rb-2387.htm#Table1076">(see #01076)</a>
61h    BYTE    PIRQB# Route Control <a href="rb-2387.htm#Table1076">(see #01076)</a>
62h  8 BYTEs   reserved
6Ah    WORD    Miscellaneous Status <a href="rb-2387.htm#Table1173">(see #01173)</a>
6Ch    WORD    IDE timing modes <a href="rb-2387.htm#Table1223">(see #01223)</a>
6Eh  2 BYTEs   reserved
70h    BYTE    Motherboard IRQ Route Control <a href="rb-2387.htm#Table1223">(see #01223)</a>
71h  5 BYTEs   reserved
76h  3 BYTEs   Motherboard DMA Route Control <a href="rb-2387.htm#Table1219">(see #01219)</a>
79h  5 BYTEs   reserved
7Eh    BYTE    Audio enable <a href="rb-2387.htm#Table1174">(see #01174)</a>
7Fh    BYTE    DMA channel 5-7 address size <a href="rb-2387.htm#Table1175">(see #01175)</a>
80h    BYTE    PCI DMA enable <a href="rb-2387.htm#Table1176">(see #01176)</a>
81h  7 BYTEs   reserved
88h    BYTE    PCI DMA/PCI DMA expansion A <a href="rb-2387.htm#Table1177">(see #01177)</a>
89h    BYTE    PCI DMA/PCI DMA expansion B <a href="rb-2387.htm#Table1177">(see #01177)</a>
8Ah    WORD    Programmable Memory Address Control 0 <a href="rb-2387.htm#Table1178">(see #01178)</a>
8Ch    WORD    Programmable Memory Address Control 1 <a href="rb-2387.htm#Table1178">(see #01178)</a>
8Eh    WORD    Programmable Memory Address Mask <a href="rb-2387.htm#Table1179">(see #01179)</a>
90h    BYTE    Programmable Address Range Enable <a href="rb-2387.htm#Table1180">(see #01180)</a>
91h    BYTE    reserved
92h    WORD    Programmable Chip Select Control <a href="rb-2387.htm#Table1181">(see #01181)</a>
94h    WORD    Programmable Address Control 1 <a href="rb-2387.htm#Table1182">(see #01182)</a>
96h    WORD    Programmable Address Control 2 <a href="rb-2387.htm#Table1182">(see #01182)</a>
98h    WORD    Programmable Address Control 3 <a href="rb-2387.htm#Table1182">(see #01182)</a>
9Ah    BYTE    Programmable Address Mask A <a href="rb-2387.htm#Table1183">(see #01183)</a>
9Bh    BYTE    Programmable Address Mask B <a href="rb-2387.htm#Table1184">(see #01184)</a>
9Ch    WORD    I/O configuration address <a href="rb-2387.htm#Table1185">(see #01185)</a>
9Eh  2 BYTEs   reserved
A0h    WORD    Programmable Address Control 4 <a href="rb-2387.htm#Table1182">(see #01182)</a>
A2h    WORD    Programmable Address Control 5 <a href="rb-2387.htm#Table1182">(see #01182)</a>
A4h    BYTE    Programmable Address Mask C <a href="rb-2387.htm#Table1186">(see #01186)</a>
A5h    BYTE    Peripheral Access Detect Enable 0 <a href="rb-2387.htm#Table1187">(see #01187)</a>
A6h    BYTE    Peripheral Access Detect Enable 1 <a href="rb-2387.htm#Table1188">(see #01188)</a>
A7h    BYTE    Peripheral Access Detect Enable 2 <a href="rb-2387.htm#Table1189">(see #01189)</a>
A8h    WORD    Local Trap Address for Device 3 <a href="rb-2387.htm#Table1190">(see #01190)</a>
AAh    BYTE    Local Trap Mask for Device 3 <a href="rb-2387.htm#Table1191">(see #01191)</a>
ABh    BYTE    Local Trap SMI Enable <a href="rb-2387.htm#Table1192">(see #01192)</a>
ACh  2 BYTEs   reserved
AEh    BYTE    Local Trap SMI Status <a href="rb-2387.htm#Table1192">(see #01192)</a>
AFh    BYTE    reserved
B0h    BYTE    Local Standby SMI Enable <a href="rb-2387.htm#Table1193">(see #01193)</a>
B1h    BYTE    Local Standby Timer Reload Enable <a href="rb-2387.htm#Table1194">(see #01194)</a>
B2h    BYTE    Local Standby SMI Status <a href="rb-2387.htm#Table1193">(see #01193)</a>
B3h    BYTE    reserved
B4h    BYTE    Local Standby Timer IDE Idle <a href="rb-2387.htm#Table1195">(see #01195)</a>
B5h    BYTE    Local Standby Timer Audio Idle  <a href="rb-2387.htm#Table1195">(see #01195)</a>
B6h    BYTE    Local Standby Timer COM Idle <a href="rb-2387.htm#Table1195">(see #01195)</a>
B7h    BYTE    reserved
B8h    BYTE    Local Standby Timer Device 1 Idle <a href="rb-2387.htm#Table1195">(see #01195)</a>
B9h    BYTE    Local Standby Timer Device 2 Idle <a href="rb-2387.htm#Table1195">(see #01195)</a>
BAh    BYTE    Local Standby Timer Device 3 Idle <a href="rb-2387.htm#Table1195">(see #01195)</a>
BBh    BYTE    reserved
BCh    BYTE    Software/EXTSMI# SMI Delay Timer <a href="rb-2387.htm#Table1195">(see #01195)</a>
BDh    BYTE    Suspend SMI Delay Timer <a href="rb-2387.htm#Table1195">(see #01195)</a>
BEh    BYTE    Global Standby Timer <a href="rb-2387.htm#Table1195">(see #01195)</a>
BFh    BYTE    Clock Throttle Standby Timer <a href="rb-2387.htm#Table1195">(see #01195)</a>
C0h    BYTE    System Management Control <a href="rb-2387.htm#Table1196">(see #01196)</a>
C1h    BYTE    System SMI Enable <a href="rb-2387.htm#Table1197">(see #01197)</a>
C2h    BYTE    Miscellaneous SMI Enable <a href="rb-2387.htm#Table1198">(see #01198)</a>
C3h    BYTE    Global SMI Enable <a href="rb-2387.htm#Table1200">(see #01200)</a>
C4h  2 BYTEs   reserved
C6h    BYTE    System SMI Status <a href="rb-2387.htm#Table1197">(see #01197)</a>
C7h    BYTE    Miscellaneous SMI Status <a href="rb-2387.htm#Table1199">(see #01199)</a>
C8h    BYTE    Global SMI Status <a href="rb-2387.htm#Table1201">(see #01201)</a>
C9h  3 BYTEs   reserved
CCh    BYTE    Suspend/Resume Control 1 <a href="rb-2387.htm#Table1202">(see #01202)</a>
CDh    BYTE    Suspend/Resume Control 2 <a href="rb-2387.htm#Table1203">(see #01203)</a>
CEh    BYTE    SMOUT Control <a href="rb-2387.htm#Table1204">(see #01204)</a>
CFh    BYTE    reserved
D0h    BYTE    System Event Enable 0 <a href="rb-2387.htm#Table1207">(see #01207)</a>
D1h    BYTE    System Event Enable 1 <a href="rb-2387.htm#Table1208">(see #01208)</a>
D2h    BYTE    System Event Enable 2 <a href="rb-2387.htm#Table1209">(see #01209)</a>
D3h    BYTE    Burst Count Timer <a href="rb-2387.htm#Table1195">(see #01195)</a>
D4h    BYTE    Clock Control <a href="rb-2387.htm#Table1205">(see #01205)</a>
D5h    BYTE    reserved
D6h    BYTE    STPCLK# Low Timer <a href="rb-2387.htm#Table1195">(see #01195)</a>
D7h    BYTE    STPCLK# High Timer <a href="rb-2387.htm#Table1195">(see #01195)</a>
D8h    BYTE    Stop Break Event Enable 0 <a href="rb-2387.htm#Table1207">(see #01207)</a>
D9h    BYTE    Stop Break Event Enable 1 <a href="rb-2387.htm#Table1208">(see #01208)</a>
DAh    BYTE    Stop Break Event Enable 2 <a href="rb-2387.htm#Table1209">(see #01209)</a>
DBh  5 BYTEs   reserved
E0h    BYTE    Shadow Register <a href="rb-2387.htm#Table1206">(see #01206)</a>
E1h  3 BYTEs   reserved
E4h    BYTE    Burst Clock Event Enable 0 <a href="rb-2387.htm#Table1207">(see #01207)</a>
E5h    BYTE    Burst Clock Event Enable 1 <a href="rb-2387.htm#Table1208">(see #01208)</a>
E6h    BYTE    Burst Clock Event Enable 2 <a href="rb-2387.htm#Table1209">(see #01209)</a>
E7h    BYTE    Burst Clock Event Enable 3 <a href="rb-2387.htm#Table1210">(see #01210)</a>
E8h    BYTE    Burst Clock Event Enable 4 <a href="rb-2387.htm#Table1211">(see #01211)</a>
E9h    BYTE    Burst Clock Event Enable 5 <a href="rb-2387.htm#Table1212">(see #01212)</a>
EAh    BYTE    Burst Clock Event Enable 6 <a href="rb-2387.htm#Table1213">(see #01213)</a>
EBh    BYTE    reserved
ECH    BYTE    Clock Throttle Break Event Enable 0 <a href="rb-2387.htm#Table1207">(see #01207)</a>
EDh    BYTE    Clock Throttle Break Event Enable 1 <a href="rb-2387.htm#Table1208">(see #01208)</a>
EEh    BYTE    Clock Throttle Break Event Enable 2 <a href="rb-2387.htm#Table1209">(see #01209)</a>
EFh    BYTE    Clock Throttle Break Event Enable 3 <a href="rb-2387.htm#Table1210">(see #01210)</a>
F0h    BYTE    Clock Throttle Break Event Enable 4 <a href="rb-2387.htm#Table1211">(see #01211)</a>
F1h    BYTE    Clock Throttle Break Event Enable 5 <a href="rb-2387.htm#Table1212">(see #01212)</a>
F2h    BYTE    Clock Throttle Break Event Enable 6 <a href="rb-2387.htm#Table1213">(see #01213)</a>
F3h 13 BYTES   reserved
</PRE>
<p><b>See Also:</b>
#00873 - #01076
<PRE>
<p>
Bitfields for Intel 82371MX serial and parallel port enable register:
<a name=table1169></a>
Bit(s)  Description     (Table 01169)
7      reserved
6      LPT3 enabled
5      LPT2 enabled
4      LPT1 enabled
3      COM4 enabled
2      COM3 enabled
1      COM2 enabled
0      COM1 enabled
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Extended I/O Controller Recovery Timer register:
<a name=table1170></a>
Bit(s)  Description     (Table 01170)
7      reserved
6      8-Bit I/O Recovery Enable.
=1 Enable value programmed into bits 5-3
5-3    8-Bit I/O Recovery Times.
000 = 8 SYSCLK.
001 = 1 SYSCLK (default).
010 = 2 SYSCLK.
011 = 3 SYSCLK.
100 = 4 SYSCLK.
101 = 5 SYSCLK.
110 = 6 SYSCLK.
111 = 7 SYSCLK
2-0    Reserved (0)
</PRE>
<p><b>See Also:</b>
#01168 - #01087 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX BIOS enable register:
<a name=table1171></a>
Bit(s)  Description     (Table 01171)
7      Extended BIOS Enable
6      Lower BIOS Enable 1
5      Lower BIOS Enable 0
4      Lower BIOS CS# Enable 0
3      F Segment BIOS Enable
2      BIOSCS# Write Protect
1-0    reserved
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX FDC Enable register:
<a name=table1172></a>
Bit(s)  Description     (Table 01172)
7      Coprocessor Error fuction Enable
6      IRQ12/M Mouse Function Enable
5      System Management Output 5/Disk Output Enable
4      System Management Output 4/RTCALE Enable
3      Motherboad DMA 2 Disable
2      reserved
1      Floppy Secondary Addess Enable
0      Floppy Primary Address Enable
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Miscellaneous Status register:
<a name=table1173></a>
Bit(s)  Description     (Table 01173)
15-3   reserved
2-1    reserved (0)
0      ISA Clock Divisor Status.
=1 Divisor=3 (PCICLK=25MHz) default.
=0 Divisor=4 (PCICLK=33MHz)
</PRE>
<p><b>Note:</b>
This is a read-only register that reports on chipset jumper settings.
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Audio enable register:
<a name=table1174></a>
Bit(s)  Description     (Table 01174)
7      Audio enabled
6-4    Reserved
3-2    Audio I/O Address.
00      0220h.
01      0230h.
10      0240h.
11      0250h
1-0    reserved
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX DMA channel 5-7 address size register:
<a name=table1175></a>
Bit(s)  Description     (Table 01175)
7      Channel 7 16/8-Bit Count by Word/Byte.
=1 16-bit, count by word.
=0 8-bit, count by byte
6      Channel 6 16/8-Bit Count by Word/Byte (same values as bit 7)
5      Channel 5 16/8-Bit Count by Word/Byte (same values as bit 7)
4-3     reserved (0)
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX PCI DMA Enable register:
<a name=table1176></a>
Bit(s)  Description     (Table 01176)
7      DMA CH7 is on PCI Bus
6      DMA CH6 is on PCI Bus
5      DMA CH5 is on PCI Bus
4      reserved
3      DMA CH3 is on PCI Bus
2      DMA CH2 is on PCI Bus
1      DMA CH1 is on PCI Bus
0      DMA CH0 is on PCI Bus
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX PCI DMA/PCI DMA expansion registers:
<a name=table1177></a>
Bit(s)  Description     (Table 01177)
7-4    reserved
3      Expansion enabled
2-0    DMA channel
</PRE>
<p><b>Note:</b>
The PCI DMA Expansion request lines (REQ[A,B]#/GNT[A,B]#) provide PCI
DMA and PCI DMA expansion support.
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Programmable Memory Address Control registers:
<a name=table1178></a>
Bit(s)  Description     (Table 01178)
15-0   Memory Access Control
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Programmable Memory Address Mask register:
<a name=table1179></a>
Bit(s)  Description     (Table 01179)
7-0    Memory Address Mask
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Programmable Address Range Enable register:
<a name=table1180></a>
Bit(s)  Description     (Table 01180)
7      PCS# Enabled for Programmable Address Range 2
6      PCS# Enabled for Programmable Address Range 1
5      Programmable Address range 5 Enabled
4      Programmable Address range 4 Enabled
3      Programmable Address range 5 Enabled
2      Programmable Address range 3 Enabled
1      Programmable Address range 1 Enabled
5      PCS# Address range Enabled
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Programmable Chip Select Control register:
<a name=table1181></a>
Bit(s)  Description     (Table 01181)
15-0   PCS# Address
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Programmable Address Control registers:
<a name=table1182></a>
Bit(s)  Description     (Table 01182)
15-0   Programmable Address Control
</PRE>
<p><b>Note:</b>
This register selects a 16-bit I/O address range to be forwarded to
the Extended I/O Bus, if enabled in the Programmable Address Range
register.
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Programmable Address Mask A register:
<a name=table1183></a>
Bit(s)  Description     (Table 01183)
7-4    Programmable Address Control 1 Mask
3-0    Programmable Chip Select Mask
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Programmable Address Mask B register:
<a name=table1184></a>
Bit(s)  Description     (Table 01184)
7-4    Programmable Address Control 3 Mask
3-0    Programmable Address Control 2 Mask
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX I/O configuration address register:
<a name=table1185></a>
Bit(s)  Description     (Table 01185)
15-10  reserved
9-1    I/O Configuration Address
0      I/O Configuration Address Enabled
</PRE>
<p><b>Note:</b>
This register provides an I/O address range to be forwarded to the
Extended I/O Bus for accesses to the configuration space of an
integrated I/O device. PCI address bits 9-1 are compared to bits
9-1 of this register. Address bits 31-10 must be 0.
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Programmable Address Mask C register:
<a name=table1186></a>
Bit(s)  Description     (Table 01186)
7-4    Programmable Address Control 5 Mask
3-0    Programmable Address Control 4 Mask
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Peripheral Access Detect Enable 0 register:
<a name=table1187></a>
Bit(s)  Description     (Table 01187)
7      Enable Audio-E
6      Enable Audio-D
5      Enable Audio-C
4      Enable Audio-B
3      Enable Audio-A
2      Enable Parallel 3
1      Enable Parallel 2
0      Enable Parallel 1
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Peripheral Access Detect Enable 1 register:
<a name=table1188></a>
Bit(s)  Description     (Table 01188)
7      Enable COM4
6      Enable COM3
5      Enable COM3
4      Enable COM1
3      Enable Secondary FDC
2      Enable Primary FDC
1      Enable Secondary IDE
0      Enable Promary IDE
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Peripheral Access Detect Enable 2 register:
<a name=table1189></a>
Bit(s)  Description     (Table 01189)
7      Enable PMAC1
6      Enable PMAC0
5      Enable PAC5
4      Enable PAC4
3      Enable PAC3
2      Enable PAC2
1      Enable PAC1
0      Enable PCSC
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Local Trap Address for Device 3 register:
<a name=table1190></a>
Bit(s)  Description     (Table 01190)
15-0   Local Trap Address base for Device 3
</PRE>
<p><b>Note:</b>
Is compared with bits 15-0 of PCI I/O Addresses. Address bits 31-16
must be 0.
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Local Trap Mask for Device 3 register:
<a name=table1191></a>
Bit(s)  Description     (Table 01191)
7-4    Local Trap COM Port Select.
=1000   COM4 02E8h-02EFh.
=0100   COM3 03E8h-83EFh.
=0010   COM2 02F8h-02FFh.
=0001   COM1 03F8h-03FFh
</PRE>
<p><b>Note:</b>
These bits when set cause an SMI# when access to the corresponding I/O
port range is made.
3-0    Local Trap Mask
<p><b>Note:</b>
This field selects the range of trappable addresses (in bytes).
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Local Trap SMI Enable/Status registers:
<a name=table1192></a>
Bit(s)  Description     (Table 01192)
7-6    reserved
5      IDE
4      Audio
3      COM
2      DEV3
1      DEV2
0      DEV1
</PRE>
<p><b>Note:</b>
A set bit indicates in the Enable register turns generation of SMI# on
I/O accesses to the address region used by the selected device;
a set bit in the Status register indicates which trap caused an SMI#
interrupt.
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Local Standby SMI Enable/Status registers:
<a name=table1193></a>
Bit(s)  Description     (Table 01193)
7-6    reserved
5      IDE
4      Audio
3      COM
2      DEV3
1      DEV2
0      DEV1
</PRE>
<p><b>Note:</b>
Each bit in the Enable register turns on the associated SMI Timer; a
set bit in the Status register indicates which local standby timer
caused the SMI interrupt
<p><b>See Also:</b>
#01168 - #01194 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Local Standby Timer Reload Enable register:
<a name=table1194></a>
Bit(s)  Description     (Table 01194)
7      IDE
6      Audio
5      COM
4      DEV3
3      DEV2
2      DEV1
1      Audio MDAK2
0      Audio MDAK1
</PRE>
<p><b>Note:</b>
This register enables local standby timer reloading. When the
associated I/O address range is accessed, the standby timer is
reloaded with it's default value. Also note the different bit-order
for this register only.
<p><b>See Also:</b>
#01168 - #01193 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Count Value registers:
<a name=table1195></a>
Bit(s)  Description     (Table 01195)
7-0    Count value
</PRE>
<p><b>Note:</b>
This field contains the initial count value for various time-out
events. 00 is an illegal programmed value. The programmed value is
decremented by certain events or system clocks, and the event is
triggered when the count reaches 0.
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX System Management Control register:
<a name=table1196></a>
Bit(s)  Description     (Table 01196)
7-3    reserved
2      Freeze (but not reset) all Power Management timers
1      =0 disable all Power Management functions
0      =0 disable SMI
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX System SMI Enable/Status registers:
<a name=table1197></a>
Bit(s)  Description     (Table 01197)
7      reserved
6      Write to APMC Port (software SMI)
5      EXTSMI#
4      IRQ12
3      IRQ8
2      IRQ4
1      IRQ3
0      IRQ1
</PRE>
<p><b>Note:</b>
Each set bit in the Enable register turns on SMI# generation for the
associated hardware event; a set bit in the Status register indicates
which event caused the SMI interrupt
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Miscellaneous SMI Enable register:
<a name=table1198></a>
Bit(s)  Description     (Table 01198)
7-4    reserved
3      Write to APMC Port
2      SRBTN#
1      BATLOW#
0      reserved
</PRE>
<p><b>Note:</b>
Enables SMI# generation for the above hardware events
<p><b>See Also:</b>
#01168 - #01199 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Miscellaneous SMI Status register:
<a name=table1199></a>
Bit(s)  Description     (Table 01199)
7-4    reserved
3      =1 indicates system is in global standby mode
2      SRBTN# caused SMI
1      BATLOW# caused SMI
0      reserved
</PRE>
<p><b>See Also:</b>
#01168 - #01198 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Global SMI Enable register:
<a name=table1200></a>
Bit(s)  Description     (Table 01200)
7      System Events Enabled
6      Software SMI#'s (generated by bit 0 of this register) Enabled
5      reserved
4      Local Traps Enabled
3      Local Standby Timers Enabled
2      Global Standby Timer Enabled
1      SRBTN# and BATLOW# Enabled
</PRE>
<p><b>Note:</b>
Enables SMI# generation for the above hardware events
<p><b>See Also:</b>
#01168 - #01201 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Global SMI Status register:
<a name=table1201></a>
Bit(s)  Description     (Table 01201)
7      One of the System Events caused SMI
6      Software SMI or EXTSMI# caused SMI
5      Write to APMC caused SMI
4      Access to one of the Local Traps caused SMI
3      One of the local Standby timers caused SMI
2      Global Standby Timer caused SMI
1      SRBTN# or BATLOW# caused SMI
0      reserved
</PRE>
<p><b>See Also:</b>
#01168 - #01200 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Suspend/Resume Control 1 register:
<a name=table1202></a>
Bit(s)  Description     (Table 01202)
7      BATLOW# bypasses Suspend delay timer and activates SMI# immediately
6      IRQ8 will NOT cause a resume
5      COM RI (Ring) will NOT cause a resume ("Wake on Ring" function)
4      BATLOW# will not prevent a resume
3      is set by power management software at the end of a suspend routine
2      can be set by power management software at the end of a suspend routine
1-0    Set suspend mode.
00      Suspend Disabled.
01      reserved.
10      Suspend-to-DRAM.
11      Suspend-to-Disk
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Suspend/Resume Control 2 register:
<a name=table1203></a>
Bit(s)  Description     (Table 01203)
7-1    reserved
0      EXTSMI# will NOT cause a resume event
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX SMOUT Control register:
<a name=table1204></a>
Bit(s)  Description     (Table 01204)
7-6    reserved
5-0    Writing to any bits sets the state of the 6 SMOUTx pins..
SMOUT5 is not effected if it is configured for DOE# function.
SMOUT4 is not effected if it is configured for RTCALE function
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Clock Control register:
<a name=table1205></a>
Bit(s)  Description     (Table 01205)
7      Clock Throttle standy by timer frequency.
=1 32ms.
=0 4ms
</PRE>
<p><b>Note:</b>
Sets the granularity of the Clock Throttle Standby Timer
6-5    reserved
4      Enable Auto Clock Throttle
3-2    STPCLK# Mode.
00 Disable STPCLK# Function.
01 Enable stop grant mode.
10 Enable stop clock mode.
11 reserved
1      Enable clock throttling
0      Enable "PCI Clock can be stopped"
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
<a name=table1206></a>
(Table 01206)
Values for Intel 82371MX Shadow Register
Value   AT Port Description
00h    00h     Channel 0 Base Address Register (low byte)
01h    00h     Channel 0 Base Address Register (high byte)
02h    01h     Channel 0 Base Word Count Register (low byte)
03h    01h     Channel 0 Base Word Count Register (high byte)
04h    02h     Channel 1 Base Address Register (low byte)
05h    02h     Channel 1 Base Address Register (high byte)
06h    03h     Channel 1 Base Word Count Register (low byte)
07h    03h     Channel 1 Base Word Count Register (high byte)
08h    04h     Channel 2 Base Address Register (low byte)
09h    04h     Channel 2 Base Address Register (high byte)
0Ah    05h     Channel 2 Base Word Count Register (low byte)
0Bh    05h     Channel 2 Base Word Count Register (high byte)
0Ch    06h     Channel 3 Base Address Register (low byte)
0Dh    06h     Channel 3 Base Address Register (high byte)
0Eh    07h     Channel 3 Base Word Count Register (low byte)
0Fh    07h     Channel 3 Base Word Count Register (high byte)
10h    08h     DMA1 Command Register
11h    0Bh     Channel 0 Mode Register
12h    0Bh     Channel 1 Mode Register
13h    0Bh     Channel 2 Mode Register
14h    0Bh     Channel 3 Mode Register
15h    0Fh     DMA1 Mask Register
16h    C4h     Channel 5 Base Address Register (low byte)
17h    C4h     Channel 5 Base Address Register (high byte)
18h    C6h     Channel 5 Base Word Count Register (low byte)
19h    C6h     Channel 5 Base Word Count Register (high byte)
1Ah    C8h     Channel 6 Base Address Register (low byte)
1Bh    C8h     Channel 6 Base Address Register (high byte)
1Ch    CAh     Channel 6 Base Word Count Register (low byte)
1Dh    CAh     Channel 6 Base Word Count Register (high byte)
1Eh    CCh     Channel 7 Base Address Register (low byte)
1Fh    CCh     Channel 7 Base Address Register (high byte)
20h    CDh     Channel 7 Base Word Count Register (low byte)
21h    CDh     Channel 7 Base Word Count Register (high byte)
22h    D0h     DMA2 Command Register
23h    D6h     Channel 5 Mode Register
24h    D6h     Channel 6 Mode Register
25h    D6h     Channel 7 Mode Register
26h    DEh     DMA2 Mask Register
27h    20h     PIC1 ICW1
28h    21h     PIC1 ICW2
29h    21h     PIC1 ICW3
2Ah    21h     PIC1 ICW4
2Bh    20h     PIC1 OCW2
2Ch    A0h     PIC2 ICW1
2Dh    A1h     PIC2 ICW2
2Eh    A1h     PIC2 ICW3
2Fh    A1h     PIC2 ICW4
30h    A0h     PIC2 OCW2
31h    70h     NMI mask / RTC address
32h    03FAh   COM1 FIFO Enable Register (only bits 0,3,6 & 7 valid)
33h    02FAh   COM2 FIFO Enable Register (only bits 0,3,6 & 7 valid)
34h    03EAh   COM3 FIFO Enable Register (only bits 0,3,6 & 7 valid)
35h    02EAh   COM4 FIFO Enable Register (only bits 0,3,6 & 7 valid)
36h    40h     TIMER 0 Count Register (low byte)
37h    40h     TIMER 0 Count Register (high byte)
38h    20h     Master PIC OCW3 Register (bits 0,2 & 5 only valid)
39h    A0h     Slave PIC OCW3 Register (bits 0,2 & 5 only valid)
</PRE>
<p><b>Desc:</b>
This register is used to read the current programmed value of certain
AT compatable I/O ports which are traditionally write-only.
<p><b>Note:</b>
To read a given register, write the value from the table to the shadow
register, then immediately re-read the shadow register. The returned
value is the current value of the I/O port.
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Burst Clock/Clock Throttle Break Enable 0 register:
<a name=table1207></a>
Bit(s)  Description     (Table 01207)
7      Enable IRQ7
6      Enable IRQ6
5      Enable IRQ7
4      Enable IRQ4
3      Enable IRQ3
2      reserved
1      Enable IRQ1
0      Enable IRQ0
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Event Enable 1 register:
<a name=table1208></a>
Bit(s)  Description     (Table 01208)
7      Enable IRQ15
6      Enable IRQ14
5      reserved
4      Enable IRQ12
3      Enable IRQ11
2      Enable IRQ10
1      Enable IRQ9
0      Enable IRQ8
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Event Enable 2 register:
<a name=table1209></a>
Bit(s)  Description     (Table 01209)
7      (Clock Throttle Break Event,Burst Clock Event)
reserved.
(System Event,Stop Break Event,Clock Throttle Break Event)
Enable BATLOW# & SRBTN#
6      Enable EXTSMI#
5      Enable SMI#
4      (System Event,Stop Break Event,Clock Throttle Break Event)
Enable NMI.
(Burst Clock Event)
reserved
3      (System Event,Stop Break Event,Clock Throttle Break Event)
Enable INTR.
(Burst Clock Event)
reserved
2      reserved
1      Enable COMRI#
0      Enable events of selected type
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Event Enable 3 register:
<a name=table1210></a>
Bit(s)  Description     (Table 01210)
7-2    reserved
1      Enable EXTEVNT#
0      Enable PHLDA#
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Event Enable 4 register:
<a name=table1211></a>
Bit(s)  Description     (Table 01211)
7      Enable PMAC1
6      Enable PMAC0
5      Enable PAC5
4      Enable PAC4
3      Enable PAC3
2      Enable PAC2
1      Enable PAC1
0      Enable PCSC
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Event Enable 5 register:
<a name=table1212></a>
Bit(s)  Description     (Table 01212)
7      Enable COM4
6      Enable COM3
5      Enable COM3
4      Enable COM1
3      Enable Secondary FDC
2      Enable Primary FDC
1      Enable Secondary IDE
0      Enable Promary IDE
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Bitfields for Intel 82371MX Event Enable 6 register:
<a name=table1213></a>
Bit(s)  Description     (Table 01213)
7      Enable Audio-E
6      Enable Audio-D
5      Enable Audio-C
4      Enable Audio-B
3      Enable Audio-A
2      Enable Parallel 3
1      Enable Parallel 2
0      Enable Parallel 1
</PRE>
<p><b>See Also:</b>
#01168 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371"
<PRE>
<p>
Format of PCI Configuration for Intel 82371FB/82371SB Function 1 (IDE):
<a name=table1214></a>
Offset  Size    Description     (Table 01214)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vender ID 8086h, device ID 1230h/7010h)
20h    DWORD   Bus Master Interface Base Address
(see PORT xxxxh"Intel 82371SB")
40h    WORD    IDE timing modes, primary channel <a href="rb-2387.htm#Table1223">(see #01223)</a>
42h    WORD    IDE timing modes, secondary channel <a href="rb-2387.htm#Table1223">(see #01223)</a>
44h    BYTE    (82371SB) slave IDE timing register <a href="rb-2387.htm#Table1224">(see #01224)</a>
45h 187 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#01167 - #01215 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371SB"
<PRE>
<p>
Format of PCI Configuration data for Intel 82371SB Function 2 (USB):
<a name=table1215></a>
Offset  Size    Description     (Table 01215)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 7020h)
20h    DWORD   I/O space base address
(see PORT xxxxh"Intel 82371SB")
40h 32 BYTEs   reserved
60h    BYTE    Serial Bus Specification release number
00h pre-release 1.0
10h Release 1.0
61h  9 BYTEs   reserved
6Ah    WORD    miscellaneous status <a href="rb-2387.htm#Table1225">(see #01225)</a>
6Ch 84 BYTEs   reserved
C0h    WORD    legacy support <a href="rb-2387.htm#Table1226">(see #01226)</a>
C2h 62 BYTEs   reserved
</PRE>
<p><b>See Also:</b>
#01167 - #01214 - <a href="int-1A.htm">PORT xxxxh</a>"Intel 82371SB"
<PRE>
<p>
Bitfields for Intel 82371FB/82371SB top of memory register:
<a name=table1216></a>
Bit(s)  Description     (Table 01216)
7-4    top of ISA memory (in megabytes, less 1; i.e. 0001 = 2M)
3      ISA/DMA lower BIOS forwarding enable
2      (82371SB) enable A000/B000 segment forwarding to PCI bus
1      enable forwarding ISA/DMA 512K-640K region to PCI bus
0      reserved
</PRE>
<p><b>See Also:</b>
#01167 - #01217
<PRE>
<p>
Bitfields for Intel 82371FB/82371SB miscellaneous status register:
<a name=table1217></a>
Bit(s)  Description     (Table 01217)
15     (82371SB) enable SERR# on delayed transaction.
Write 1 to clear this bit
14-8   reserved
7      (82371SB) NB Retry Enable
6      (82371SB) EXTSMI# Mode Enable.
Allow special SERR# protocol between PCI bridge and 82371
5      reserved
4      (82371SB) enable USB.
Disable USB's master enable and I/O decode enable prior to
clearing this bit!
3      reserved
2      (82371FB) PCI Header Type Bit enable.
=1 report multifunction device in PCI configuration header
1      (82371FB) internal ISA DMA/external DMA Mode status (read-only).
=0 normal DMA operation
0      (82371FB) ISA Clock Divisor status (read-only).
(82371SB) ISA Clock Divisor (read-write).
=1 SYSCLK clock divisor is 3.
=0 SYSCLK clock divisor is 4
</PRE>
<p><b>See Also:</b>
#01167 - #01216
<PRE>
<p>
Bitfields for Intel 82371FB/82371SB/82371MX motherboard IRQ Route Control:
<a name=table1218></a>
Bit(s)  Description     (Table 01218)
7      disable IRQ routing
6      enable MIRQx/IRQx sharing
5      (82371SB only) enable IRQ0 output
4      reserved (0)
3-0    ISA IRQ number to which to route the PCI IRQ
</PRE>
<p><b>Notes:</b>
IRQs 0-2, 8, and 13 are reserved.
Interrupt sharing should only be enabled when the device connected to
the MIRQ line and the device connected to the IRQ line both produce
active high, level triggered interrupts.
<p><b>See Also:</b>
#01167 - #01168 - #01216 - #01219
<PRE>
<p>
Bitfields for Intel 82371FB/82371SB/82371MX motherboard DMA control:
<a name=table1219></a>
Bit(s)  Description     (Table 01219)
7      type F DMA buffer enable
6-4    reserved
3      (82371FB only) disable motherboadr DMA channel.
(SB/MX) reserved (0)
2-0    DMA channel number (100 = disabled [default]).
(82371FB) Type F and Motherboard DMA.
(82371SB/MX) Type F DMA
</PRE>
<p><b>See Also:</b>
#01167 - #01168 - #01218
<PRE>
<p>
Bitfields for Intel 82371FB/83271SB programmable chip select control register:
<a name=table1220></a>
Bit(s)  Description     (Table 01220)
15-2   I/O address which will assert PCS# signal
1-0    PCS address mask.
00 four bytes.
01 eight contiguous bytes.
10 disabled.
11 sixteen contiguous bytes
</PRE>
<p><b>See Also:</b>
#01167 - #01219 - #01221
<PRE>
<p>
Bitfields for Intel 82371SB Deterministic Latency Control register:
<a name=table1221></a>
Bit(s)  Description     (Table 01221)
7-4    reserved
3      enable SERR# on delayed transaction timeout
2      enable USB passive release
1      enable passive release
0      enable delayed transactions
</PRE>
<p><b>See Also:</b>
#01167 - #01220
<PRE>
<p>
Bitfields for Intel 82371FB/82371SB SMI Control Register:
<a name=table1222></a>
Bit(s)  Description     (Table 01222)
7-5    reserved
4-3    Fast-Off Timer freeze/granularity selection.
00 one minute granularity (assuming 33 MHz PCICLK).
01 disabled (frozen).
10 one PCICLK.
11 one millisecond
2      STPCLK# scaling enable.
=1 enable Clock Scale bytes in PCI configuration space
1      STPCLK# signal enable.
=1 assert STPCLK# on read from PORT 00B2h
0      SMI# Gate.
=1 enable SMI# on system management interrupt
</PRE>
<p><b>Notes:</b>
Bit 1 is cleared either with an explicit write of 0 here, or by any
write to PORT 00B2h.
Bit 0 does not affect the recording of SMI events, so a pending SMI
will cause an immediate SMI# when the bit is set
<p><b>See Also:</b>
#01167 - #01079
<PRE>
<p>
Bitfields for Intel 82371FB/82371SB/82371MX IDE timing modes:
<a name=table1223></a>
Bit(s)  Description     (Table 01223)
15     IDE decode enable
14     (82371SB) slave IDE timing register enable <a href="rb-2387.htm#Table1224">(see #01224)</a>.
(82371MX) primary/secondary address decode (=0 primary, =1 secondary)
13-12  IORDY# sample point.
00 five clocks after DIOx# assertion.
01 four clocks.
10 three clocks.
11 two clocks
11-10  reserved
9-8    recovery time between IORDY# sample point and DIOx#.
00 four clocks.
01 three clocks.
10 two clocks.
11 one clock
7      (FB/SB) DMA timing enable only, drive 1.
(MX) reserved
6      prefetch and posting enable, drive 1
5      IORDY# sample point enable drive select 1
4      fast timing bank drive select 1
3      (FB/SB) DMA timing enable only, drive 0.
(MX) reserved
2      prefetch and posting enable, drive 0
1      IORDY# sample point enable drive select 0
0      fast timing bank drive select 0
</PRE>
<p><b>See Also:</b>
#01214 - #01168
<PRE>
<p>
Bitfields for Intel 82371SB slave IDE timing register:
<a name=table1224></a>
Bit(s)  Description     (Table 01224)
7-6    secondary drive 1 IORDY# sample point.
00 five clocks after DIOx# assertion.
01 four clocks.
10 three clocks.
11 two clocks
5-4    secondary drive 1 recovery time.
00 four clocks.
01 three clocks.
10 two clocks.
11 one clock
3-2    primary drive 1 IORDY# sample point
1-0    primary drive 1 recovery time
</PRE>
<p><b>See Also:</b>
#01223
<PRE>
<p>
Bitfields for Intel 82371SB miscellaneous status:
<a name=table1225></a>
Bit(s)  Description     (Table 01225)
15-1   reserved
0      USB clock selection.
=1 48 MHz.
=0 24 MHz
</PRE>
<p><b>See Also:</b>
#01215 - #01226
<PRE>
<p>
Bitfields for Intel 82371SB legacy support register:
<a name=table1226></a>
Bit(s)  Description     (Table 01226)
15     A20GATE pass-through sequence ended.
Write 1 to clear this bit
14     reserved
13     USB PIRQ enabled
12     USR IRQ status (read-only)
11     trap caused by write to PORT 0064h.
Write 1 to clear this bit
10     trap caused by read from PORT 0064h.
Write 1 to clear this bit
9      trap caused by write to PORT 0060h.
Write 1 to clear this bit
8      trap caused by read from PORT 0060h.
Write 1 to clear this bit
7      enable SMI at end of A20GATE Pass-Through
6      A20GATE pass-through sequence in progress (read-only)
5      enable A20GATE pass-through sequence.
(write PORT 64h,D1h; write 60h,xxh; read 64h; write 64h,FFh)
4      enable trap/SMI on USB IRQ
3      enable trap/SMI on PORT 0064h write
2      enable trap/SMI on PORT 0064h read
1      enable trap/SMI on PORT 0060h write
0      enable trap/SMI on PORT 0060h read
</PRE>
<p><b>See Also:</b>
#01215 - #01225
<PRE>
<p>
Format of PCI Configuration Data for Intel 82557:
<a name=table1227></a>
Offset  Size    Description     (Table 01227)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 1229h) <a href="rb-2372.htm#Table873">(see #00873)</a>
10h    DWORD   base address of memory-mapped Control/Status Registers (4K)
<a href="rb-2387.htm#Table1228">(see #01228)</a>
14h    DWORD   base address of I/O-mapped Control/Status Registers (32 ports)
18h    DWORD   base address of Flash memory (1M)
40h 192 BYTEs  unused
</PRE>
<p><b>See Also:</b>
#01098
<PRE>
<p>
Format of Intel 82557 Control/Status Registers:
<a name=table1228></a>
Offset  Size    Description     (Table 01228)
00h    WORD    SCB status word
02h    WORD    SCB command word
04h    DWORD   SCB general pointer
08h    DWORD   PORT
0Ch    WORD    Flash control register
0Eh    WORD    EEPROM control register
10h    DWORD   MDI control register
14h    DWORD   Early RCV Interrupt Rx byte count (RXBC) register
</PRE>
<p><b>Note:</b>
See www.intel.com/design/network/datashts/64434604.pdf for additional
details
<p><b>See Also:</b>
#01228
<PRE>
<p>
Format of PCI Configuration Data for Intel 82441FX:
<a name=table1229></a>
Offset  Size    Description     (Table 01229)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 1237h) <a href="rb-2372.htm#Table873">(see #00873)</a>
40h 16 BYTEs   reserved
50h    WORD    PMC Configuration <a href="rb-2387.htm#Table1230">(see #01230)</a>
52h    BYTE    deturbo counter control
when deturbo mode is selected (see PORT 0CF9h), the chipset
places a hold on the memory bus for a fraction of the
time inversely proportional to the value in this register
(i.e. C0h = 1/4, 80h = 1/2, 40h = 3/4, 20h = 7/8, etc.)
53h    BYTE    DBX buffer control <a href="rb-2387.htm#Table1231">(see #01231)</a>
54h    BYTE    auxiliary control <a href="rb-2387.htm#Table1232">(see #01232)</a>
55h    WORD    DRAM Row Type <a href="rb-2387.htm#Table1233">(see #01233)</a>
57h    BYTE    DRAM Control <a href="rb-2387.htm#Table1234">(see #01234)</a>
58h    BYTE    DRAM Timing <a href="rb-2387.htm#Table1235">(see #01235)</a>
59h  7 BYTEs   Programmable Attribute Map registers 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h  8 BYTEs   DRAM Row Buondary registers 0-7
each register N indicates cumulative amount of memory in rows
0-N (each 64 bits wide), in 8M units
68h    BYTE    Fixed DRAM Hole Control
69h  7 BYTEs   reserved
70h    BYTE    Multi-Transaction Timer
number of PCLKs guaranteed to the current agent before the
82441 will grant the bus to another PCI agent on request
71h    BYTE    CPU Latency Timer <a href="rb-2387.htm#Table1236">(see #01236)</a>
72h    BYTE    System Management RAM control <a href="rb-2387.htm#Table1123">(see #01123)</a>
73h 29 BYTEs   reserved
90h    BYTE    Error Command <a href="rb-2387.htm#Table1237">(see #01237)</a>
91h    BYTE    Error Status <a href="rb-2387.htm#Table1238">(see #01238)</a>
92h    BYTE    reserved
93h    BYTE    Turbo Reset Control <a href="rb-2387.htm#Table1239">(see #01239)</a>
94h 108 BYTEs  reserved
</PRE>
<p><b>See Also:</b>
#01098 - #01108
<PRE>
<p>
Bitfields for Intel 82441FX PMC Configuration Register:
<a name=table1230></a>
Bit(s)  Description     (Table 01230)
15     WSC Protocol Enable
14     Row Select/Extra Copy select (read-only).
=1 pins on PMC configured as two additional row selects (6/7).
=0 extra copy of two lowest memory address bits enabled
13-10  reserved
9-8    host frequence select.
00 reserved.
01 60 MHz.
10 66 MHz.
11 reserved
7      reserved
6      ECC/Parity TEST enable
5-4    DRAM Data Integrity Mode.
00 no parity/ECC.
01 parity generated and checked.
10 ECC generated and checked, correction disabled.
10 ECC generated and checked, correction enabled
3      reserved
2      In-Order Queue size (0=one, 1=four)
1-0    reserved
</PRE>
<p><b>See Also:</b>
#01229 - #01231
<PRE>
<p>
Bitfields for Intel 82441FX DBX buffer control register:
<a name=table1231></a>
Bit(s)  Description     (Table 01231)
7      enable delayed transactions
6      enable CPU-to-PCI IDE posting
5      enable USWC Write Post during I/O Bridge access
4      disable PCI Delayed Transaction timer
3      enable CPU-to-PCI Write Post
2      enable PCI-to-DRAM pipeline
1      enable PCI Burst Write Combining
0      enable Read-Around-Write
</PRE>
<p><b>See Also:</b>
#01229 - #01230
<PRE>
<p>
Bitfields for Intel 82441FX auxiliary control register:
<a name=table1232></a>
Bit(s)  Description     (Table 01232)
7      enable RAS precharge
6-2    reserved
1      Lower Memory Address Buffer Set A.
=0 8mA.
=1 12mA
0      reserved
</PRE>
<p><b>See Also:</b>
#01229
<PRE>
<p>
Bitfields for Intel 82441FX DRAM Row Type register:
<a name=table1233></a>
Bit(s)  Description     (Table 01233)
15-14  row 7 DRAM type
13-12  row 6 DRAM type
11-10  row 5 DRAM type
9-8    row 4 DRAM type
7-6    row 3 DRAM type
5-4    row 2 DRAM type
3-2    row 1 DRAM type
1-0    row 0 DRAM type.
00 fast page-mode DRAM.
01 EDO DRAM.
10 BEDO DRAM.
11 empty row
</PRE>
<p><b>See Also:</b>
#01229 - #01234
<PRE>
<p>
Bitfields for Intel 82441FX DRAM Control register:
<a name=table1234></a>
Bit(s)  Description     (Table 01234)
7      reserved
6      enable DRAM Refresh Queue
5      enable DRAM EDO Auto-Detect Mode
4      DRAM Refresh Type.
=0 CAS before RAS.
=1 RAS only
3      reserved
2-0    DRAM refresh rate.
000 disabled.
001 normal (as set by PMCCFG register).
01x reserved.
1xx reserved.
111 fast refresh (every 32 host clocks)
</PRE>
<p><b>See Also:</b>
#01229 - #01233 - #01235
<PRE>
<p>
Bitfields for Intel 82441FX DRAM Timing register:
<a name=table1235></a>
Bit(s)  Description     (Table 01235)
7      reserved
6      enable WCBR Mode
5-4    DRAM Read Burst Timing
BEDO    EDO     FPM.
00      x333    x444    x444.
01      x222    x333    x444.
10      x222    x222    x333.
11      res.    res.    res.
3-2    DRAM Write Burst Timing
(B)EDO  FPM.
00      x444    x444.
01      x333    x444.
10      x333    x333.
11      x222    x333
1      RAS-to-CAS delay.
=1 one clock.
=0 zero clocks
0      insert one MA Wait State
</PRE>
<p><b>See Also:</b>
#01229 - #01234
<PRE>
<p>
Bitfields for Intel 82441FX CPU Latency Timer register:
<a name=table1236></a>
Bit(s)  Description     (Table 01236)
7-5    reserved
4-0    snoop stall count value
</PRE>
<p><b>See Also:</b>
#01229
<PRE>
<p>
Bitfields for Intel 82441FX Error Command register:
<a name=table1237></a>
Bit(s)  Description     (Table 01237)
7-5    reserved
4      enable SERR# on receiving Target Abort
3      enable SERR# on PCI Parity Error (PERR#)
2      reserved
1      enable SERR# on receiving multiple-bit ECC/Parity error
0      enable SERR# on receiving single-bit ECC error
</PRE>
<p><b>See Also:</b>
#01229 - #01238
<PRE>
<p>
Bitfields for Intel 82441FX Error Status register:
<a name=table1238></a>
Bit(s)  Description     (Table 01238)
7-5    DRAM row causing first multi-bit error (read-only)
4      multiple-bit uncorrectable error detected.
Write 1 to this bit to clear it
3-1    DRAM row causing first single-bit error (read-only)
0      single-bit correctable ECC error detected.
Write 1 to this bit to clear it
</PRE>
<p><b>See Also:</b>
#01229 - #01237
<PRE>
<p>
Bitfields for Intel 82441FX,82443EX/LX Turbo Reset Control register:
<a name=table1239></a>
Bit(s)  Description     (Table 01239)
7-4    reserved
3      enable BIST on hard reset
2      reset CPU
1      reset mode (0 = soft reset, 1 = hard reset)
0      deturbo mode (82441FX).
Reserved (82443EX/LX)
</PRE>
<p><b>Note:</b>
BIST should not be enabled during a soft reset
<p><b>See Also:</b>
#01229 - #01129 - PORT 0CF9h
<PRE>
<p>
Format of PCI Configuration data for Intel 82454KX/GX:
<a name=table1240></a>
Offset  Size    Description     (Table 01240)
00h 64 BYTEs   header <a href="rb-2377.htm#Table878">(see #00878)</a>
(vendor ID 8086h, device ID 84C4h)
!!!intel\29052301.pdf pg. 40
40h    DWORD   top of system memory
44h  4 BYTEs   reserved
48h    BYTE    PCI decode mode
49h    BYTE    bridge device number
4Ah    BYTE    PCI bus number
4Bh    BYTE    PCI subordinate bus number
4Ch    BYTE    PB configuration
4Dh  4 BYTEs   reserved
51h    BYTE    deturbo counter control
52h    BYTE    reserved
53h    BYTE    CPU read/write control
54h    WORD    PCI read/write control
56h    BYTE    reserved
57h    BYTE    SMM Enable
58h    BYTE    video buffer area enable
59h  7 BYTEs   Programmable Attribute Map registers 0-6 <a href="rb-2387.htm#Table1118">(see #01118)</a>
60h 16 BYTEs   reserved
70h    BYTE    Error Command
71h    BYTE    Error Status
72h  6 BYTEs   reserved
78h    WORD    memory gap range
7Ah    WORD    memory gap upper address
7Ch    DWORD   PCI frame buffer
80h  8 BYTEs   reserved
88h    DWORD   high memory gap start address
8Ch    DWORD   high memory gap end address
90h  8 BYTEs   reserved
98h    DWORD   (GX only) I/O Space Range #1
9Ch    BYTE    PCI reset
9Dh  3 BYTEs   reserved
A0h    DWORD   (GX only) I/O Space Range #2
A4h    DWORD   I/O APIC range
A8h  8 BYTEs   reserved
B0h    WORD    configuration values driven on reset
B2h  2 BYTEs   reserved
B4h    WORD    captured system configuration values (read-only)
B6h  2 BYTEs   reserved
B8h    DWORD   SMM range
BCh    BYTE    high BIOS register
BDh  3 BYTEs   reserved
C0h    DWORD   PB Extended Error Reporting Command
C4h    DWORD   PB Extended Error Reporting Status
C8h    DWORD   PB Retry Timers
CCh 52 BYTEs   reserved
</PRE>
<p><b>See Also:</b>
#00878
<p>
<b>Category: <a href="cat-014.htm">
Expansion Bus Bios</a>
- <a href="int-1A.htm">
Int 1Ah</a>
- <a href="alpha-p.htm">
P</a>
</b><p><p><img src=./gif/rbline.gif width="100%" alt="------"><p>
<table border=1 cellpadding=3 cellspacing=1>
<td>
<a href="rb-2386.htm">
<img src=./gif/lup.gif border=0 alt=Prev></a>
<a href="rb-2388.htm">
<img src=./gif/ldown.gif border=0 alt=Next></a>
<a href="../rbrown.htm">
<img src=./gif/lhome.gif border=0 alt=Ralf Brown Page></a>
<td><a href="int.htm">Interrups</a></td>
<td><a href="cat.htm">Categories</a></td>
<td><a href="alpha.htm">Contents</a></td>
</td></table><p>



</BODY>
</HTML>
