Analysis & Synthesis report for show
Sat Dec 11 20:15:11 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Source assignments for time_down:inst19|lpm_counter:cnt_rtl_0
 12. Source assignments for new_clock:inst2|lpm_add_sub:Add0|addcore:adder
 13. Source assignments for button:inst|lpm_add_sub:Add0|addcore:adder
 14. Parameter Settings for Inferred Entity Instance: time_down:inst19|lpm_counter:cnt_rtl_0
 15. Parameter Settings for Inferred Entity Instance: new_clock:inst2|lpm_add_sub:Add0
 16. Parameter Settings for Inferred Entity Instance: button:inst|lpm_add_sub:Add0
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Dec 11 20:15:11 2021    ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; show                                     ;
; Top-level Entity Name       ; test                                     ;
; Family                      ; FLEX10K                                  ;
; Total logic elements        ; 198                                      ;
; Total pins                  ; 35                                       ;
; Total memory bits           ; 0                                        ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                    ;
+----------------------------------------------------------------+-----------------+---------------+
; Option                                                         ; Setting         ; Default Value ;
+----------------------------------------------------------------+-----------------+---------------+
; Device                                                         ; EPF10K20TI144-4 ;               ;
; Top-level entity name                                          ; test            ; show          ;
; Family name                                                    ; FLEX10K         ; Stratix II    ;
; Use Generated Physical Constraints File                        ; Off             ;               ;
; Use smart compilation                                          ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off             ; Off           ;
; Preserve fewer node names                                      ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off             ; Off           ;
; Verilog Version                                                ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93          ; VHDL93        ;
; State Machine Processing                                       ; Auto            ; Auto          ;
; Safe State Machine                                             ; Off             ; Off           ;
; Extract Verilog State Machines                                 ; On              ; On            ;
; Extract VHDL State Machines                                    ; On              ; On            ;
; Ignore Verilog initial constructs                              ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On              ; On            ;
; Parallel Synthesis                                             ; Off             ; Off           ;
; NOT Gate Push-Back                                             ; On              ; On            ;
; Power-Up Don't Care                                            ; On              ; On            ;
; Remove Redundant Logic Cells                                   ; Off             ; Off           ;
; Remove Duplicate Registers                                     ; On              ; On            ;
; Ignore CARRY Buffers                                           ; Off             ; Off           ;
; Ignore CASCADE Buffers                                         ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off             ; Off           ;
; Ignore LCELL Buffers                                           ; Off             ; Off           ;
; Ignore SOFT Buffers                                            ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off             ; Off           ;
; Auto Implement in ROM                                          ; Off             ; Off           ;
; Optimization Technique                                         ; Area            ; Area          ;
; Carry Chain Length                                             ; 32              ; 32            ;
; Cascade Chain Length                                           ; 2               ; 2             ;
; Auto Carry Chains                                              ; On              ; On            ;
; Auto Open-Drain Pins                                           ; On              ; On            ;
; Auto ROM Replacement                                           ; On              ; On            ;
; Auto RAM Replacement                                           ; On              ; On            ;
; Auto Clock Enable Replacement                                  ; On              ; On            ;
; Strict RAM Replacement                                         ; Off             ; Off           ;
; Auto Resource Sharing                                          ; Off             ; Off           ;
; Allow Any RAM Size For Recognition                             ; Off             ; Off           ;
; Allow Any ROM Size For Recognition                             ; Off             ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On              ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On              ; On            ;
; HDL message level                                              ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100             ; 100           ;
; Block Design Naming                                            ; Auto            ; Auto          ;
; Synthesis Effort                                               ; Auto            ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On              ; On            ;
; Analysis & Synthesis Message Level                             ; Medium          ; Medium        ;
+----------------------------------------------------------------+-----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; show.vhd                         ; yes             ; User VHDL File                     ; D:/EDA文件/test5/show.vhd                                            ;
; button.vhd                       ; yes             ; User VHDL File                     ; D:/EDA文件/test5/button.vhd                                          ;
; random.vhd                       ; yes             ; User VHDL File                     ; D:/EDA文件/test5/random.vhd                                          ;
; new_clock.vhd                    ; yes             ; User VHDL File                     ; D:/EDA文件/test5/new_clock.vhd                                       ;
; time_down.vhd                    ; yes             ; User VHDL File                     ; D:/EDA文件/test5/time_down.vhd                                       ;
; CompareAdd.vhd                   ; yes             ; User VHDL File                     ; D:/EDA文件/test5/CompareAdd.vhd                                      ;
; test.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/EDA文件/test5/test.bdf                                            ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; alt_counter_f10ke.tdf            ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.tdf   ;
; flex10ke_lcell.inc               ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/flex10ke_lcell.inc      ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altshift.tdf            ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 198     ;
; Total combinational functions     ; 176     ;
;     -- Total 4-input functions    ; 68      ;
;     -- Total 3-input functions    ; 37      ;
;     -- Total 2-input functions    ; 39      ;
;     -- Total 1-input functions    ; 32      ;
;     -- Total 0-input functions    ; 0       ;
; Total registers                   ; 83      ;
; Total logic cells in carry chains ; 27      ;
; I/O pins                          ; 35      ;
; Maximum fan-out node              ; clr     ;
; Maximum fan-out                   ; 41      ;
; Total fan-out                     ; 712     ;
; Average fan-out                   ; 3.06    ;
+-----------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                          ; Library Name ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------+--------------+
; |test                                     ; 198 (0)     ; 83           ; 0           ; 35   ; 115 (0)      ; 22 (0)            ; 61 (0)           ; 27 (0)          ; 0 (0)      ; |test                                                                        ; work         ;
;    |CompareAdd:inst23|                    ; 31 (31)     ; 16           ; 0           ; 0    ; 15 (15)      ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |test|CompareAdd:inst23                                                      ; work         ;
;    |button:inst|                          ; 37 (32)     ; 0            ; 0           ; 0    ; 37 (32)      ; 0 (0)             ; 0 (0)            ; 5 (0)           ; 0 (0)      ; |test|button:inst                                                            ; work         ;
;       |lpm_add_sub:Add0|                  ; 5 (0)       ; 0            ; 0           ; 0    ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 5 (0)           ; 0 (0)      ; |test|button:inst|lpm_add_sub:Add0                                           ; work         ;
;          |addcore:adder|                  ; 5 (1)       ; 0            ; 0           ; 0    ; 5 (1)        ; 0 (0)             ; 0 (0)            ; 5 (1)           ; 0 (0)      ; |test|button:inst|lpm_add_sub:Add0|addcore:adder                             ; work         ;
;             |a_csnbuffer:result_node|     ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |test|button:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node     ; work         ;
;    |new_clock:inst2|                      ; 37 (22)     ; 17           ; 0           ; 0    ; 20 (5)       ; 9 (9)             ; 8 (8)            ; 16 (1)          ; 0 (0)      ; |test|new_clock:inst2                                                        ; work         ;
;       |lpm_add_sub:Add0|                  ; 15 (0)      ; 0            ; 0           ; 0    ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |test|new_clock:inst2|lpm_add_sub:Add0                                       ; work         ;
;          |addcore:adder|                  ; 15 (1)      ; 0            ; 0           ; 0    ; 15 (1)       ; 0 (0)             ; 0 (0)            ; 15 (1)          ; 0 (0)      ; |test|new_clock:inst2|lpm_add_sub:Add0|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node|     ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |test|new_clock:inst2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |random:inst22|                        ; 15 (15)     ; 14           ; 0           ; 0    ; 1 (1)        ; 4 (4)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |test|random:inst22                                                          ; work         ;
;    |show:inst15|                          ; 48 (48)     ; 13           ; 0           ; 0    ; 35 (35)      ; 0 (0)             ; 13 (13)          ; 0 (0)           ; 0 (0)      ; |test|show:inst15                                                            ; work         ;
;    |time_down:inst19|                     ; 30 (24)     ; 23           ; 0           ; 0    ; 7 (7)        ; 9 (9)             ; 14 (8)           ; 6 (0)           ; 0 (0)      ; |test|time_down:inst19                                                       ; work         ;
;       |lpm_counter:cnt_rtl_0|             ; 6 (0)       ; 6            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |test|time_down:inst19|lpm_counter:cnt_rtl_0                                 ; work         ;
;          |alt_counter_f10ke:wysi_counter| ; 6 (6)       ; 6            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |test|time_down:inst19|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter  ; work         ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; button:inst|com[0]                                  ; button:inst|com[7]~36 ; yes                    ;
; button:inst|com[1]                                  ; button:inst|com[7]~36 ; yes                    ;
; button:inst|com[2]                                  ; button:inst|com[7]~36 ; yes                    ;
; button:inst|com[3]                                  ; button:inst|com[7]~36 ; yes                    ;
; button:inst|com[4]                                  ; button:inst|com[7]~36 ; yes                    ;
; button:inst|com[5]                                  ; button:inst|com[7]~36 ; yes                    ;
; button:inst|com[6]                                  ; button:inst|com[7]~36 ; yes                    ;
; button:inst|com[7]                                  ; button:inst|com[7]~36 ; yes                    ;
; button:inst|cnt[0]                                  ; button:inst|cnt[0]~13 ; yes                    ;
; button:inst|cnt[1]                                  ; button:inst|cnt[0]~13 ; yes                    ;
; button:inst|cnt[2]                                  ; button:inst|cnt[0]~13 ; yes                    ;
; button:inst|cnt[3]                                  ; button:inst|cnt[0]~13 ; yes                    ;
; button:inst|cnt[4]                                  ; button:inst|cnt[0]~13 ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; show:inst15|sel[2..5]                 ; Stuck at VCC due to stuck port data_in ;
; random:inst22|rd[1]                   ; Merged with random:inst22|put[0]       ;
; random:inst22|rd[2]                   ; Merged with random:inst22|put[1]       ;
; random:inst22|rd[3]                   ; Merged with random:inst22|put[2]       ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 83    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 23    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; random:inst22|rd[4]                    ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------+
; Source assignments for time_down:inst19|lpm_counter:cnt_rtl_0 ;
+---------------------------+-------+------+--------------------+
; Assignment                ; Value ; From ; To                 ;
+---------------------------+-------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                  ;
+---------------------------+-------+------+--------------------+


+-----------------------------------------------------------------------+
; Source assignments for new_clock:inst2|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+----------------------------+
; Assignment                ; Value ; From ; To                         ;
+---------------------------+-------+------+----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                          ;
+---------------------------+-------+------+----------------------------+


+-------------------------------------------------------------------+
; Source assignments for button:inst|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                      ;
+---------------------------+-------+------+------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: time_down:inst19|lpm_counter:cnt_rtl_0 ;
+------------------------+-------------------+--------------------------------------------+
; Parameter Name         ; Value             ; Type                                       ;
+------------------------+-------------------+--------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                             ;
; LPM_WIDTH              ; 6                 ; Untyped                                    ;
; LPM_DIRECTION          ; UP                ; Untyped                                    ;
; LPM_MODULUS            ; 0                 ; Untyped                                    ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                    ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                    ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                    ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                         ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                         ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                    ;
; LABWIDE_SCLR           ; ON                ; Untyped                                    ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                    ;
+------------------------+-------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: new_clock:inst2|lpm_add_sub:Add0 ;
+------------------------+-------------+--------------------------------------------+
; Parameter Name         ; Value       ; Type                                       ;
+------------------------+-------------+--------------------------------------------+
; LPM_WIDTH              ; 16          ; Untyped                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                         ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                    ;
; USE_WYS                ; OFF         ; Untyped                                    ;
; STYLE                  ; FAST        ; Untyped                                    ;
; CBXI_PARAMETER         ; add_sub_uoh ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                             ;
+------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: button:inst|lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------------------+
; Parameter Name         ; Value       ; Type                                   ;
+------------------------+-------------+----------------------------------------+
; LPM_WIDTH              ; 5           ; Untyped                                ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                     ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                ;
; USE_WYS                ; OFF         ; Untyped                                ;
; STYLE                  ; FAST        ; Untyped                                ;
; CBXI_PARAMETER         ; add_sub_cnh ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                         ;
+------------------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Dec 11 20:15:10 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off show -c show
Info: Found 2 design units, including 1 entities, in source file show.vhd
    Info: Found design unit 1: show-one
    Info: Found entity 1: show
Info: Found 2 design units, including 1 entities, in source file button.vhd
    Info: Found design unit 1: button-one
    Info: Found entity 1: button
Info: Found 2 design units, including 1 entities, in source file random.vhd
    Info: Found design unit 1: random-one
    Info: Found entity 1: random
Info: Found 2 design units, including 1 entities, in source file new_clock.vhd
    Info: Found design unit 1: new_clock-one
    Info: Found entity 1: new_clock
Info: Found 2 design units, including 1 entities, in source file time_down.vhd
    Info: Found design unit 1: time_down-one
    Info: Found entity 1: time_down
Info: Found 2 design units, including 1 entities, in source file CompareAdd.vhd
    Info: Found design unit 1: CompareAdd-one
    Info: Found entity 1: CompareAdd
Info: Found 1 design units, including 1 entities, in source file test.bdf
    Info: Found entity 1: test
Info: Elaborating entity "test" for the top level hierarchy
Info: Elaborating entity "random" for hierarchy "random:inst22"
Info: Elaborating entity "time_down" for hierarchy "time_down:inst19"
Warning (10492): VHDL Process Statement warning at time_down.vhd(21): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "new_clock" for hierarchy "new_clock:inst2"
Info: Elaborating entity "show" for hierarchy "show:inst15"
Info: Elaborating entity "CompareAdd" for hierarchy "CompareAdd:inst23"
Info: Elaborating entity "button" for hierarchy "button:inst"
Warning (10812): VHDL warning at button.vhd(14): sensitivity list already contains reset_in
Warning (10631): VHDL Process Statement warning at button.vhd(14): inferring latch(es) for signal or variable "cnt", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at button.vhd(14): inferring latch(es) for signal or variable "com", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "com[0]" at button.vhd(14)
Info (10041): Inferred latch for "com[1]" at button.vhd(14)
Info (10041): Inferred latch for "com[2]" at button.vhd(14)
Info (10041): Inferred latch for "com[3]" at button.vhd(14)
Info (10041): Inferred latch for "com[4]" at button.vhd(14)
Info (10041): Inferred latch for "com[5]" at button.vhd(14)
Info (10041): Inferred latch for "com[6]" at button.vhd(14)
Info (10041): Inferred latch for "com[7]" at button.vhd(14)
Info (10041): Inferred latch for "cnt[0]" at button.vhd(17)
Info (10041): Inferred latch for "cnt[1]" at button.vhd(17)
Info (10041): Inferred latch for "cnt[2]" at button.vhd(17)
Info (10041): Inferred latch for "cnt[3]" at button.vhd(17)
Info (10041): Inferred latch for "cnt[4]" at button.vhd(17)
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: "time_down:inst19|cnt[0]~0"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "new_clock:inst2|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "button:inst|Add0"
Info: Elaborated megafunction instantiation "time_down:inst19|lpm_counter:cnt_rtl_0"
Info: Instantiated megafunction "time_down:inst19|lpm_counter:cnt_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "time_down:inst19|lpm_counter:cnt_rtl_0|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "time_down:inst19|lpm_counter:cnt_rtl_0"
Info: Elaborated megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0"
Info: Instantiated megafunction "new_clock:inst2|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "new_clock:inst2|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "button:inst|lpm_add_sub:Add0"
Info: Instantiated megafunction "button:inst|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "button:inst|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "button:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "button:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "button:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "button:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "button:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "button:inst|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "button:inst|lpm_add_sub:Add0"
Warning: Latch button:inst|com[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in[0]
Warning: Latch button:inst|com[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in[7]
Warning: Latch button:inst|com[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in[7]
Warning: Latch button:inst|com[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in[7]
Warning: Latch button:inst|com[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in[7]
Warning: Latch button:inst|com[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in[7]
Warning: Latch button:inst|com[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in[7]
Warning: Latch button:inst|com[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal in[7]
Warning: Latch button:inst|cnt[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal button:inst|process_0~0
Warning: Latch button:inst|cnt[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal button:inst|process_0~0
Warning: Latch button:inst|cnt[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal button:inst|process_0~0
Warning: Latch button:inst|cnt[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal button:inst|process_0~0
Warning: Latch button:inst|cnt[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal button:inst|process_0~0
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sel[5]" is stuck at VCC
    Warning (13410): Pin "sel[4]" is stuck at VCC
    Warning (13410): Pin "sel[3]" is stuck at VCC
    Warning (13410): Pin "sel[2]" is stuck at VCC
Info: Implemented 233 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 23 output pins
    Info: Implemented 198 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Sat Dec 11 20:15:11 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


