// Seed: 3713358274
program module_0 (
    input wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    output uwire id_3,
    output supply0 id_4
);
  assign id_1 = 1;
endprogram
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_3 = 32'd0
) (
    input uwire _id_0,
    output uwire id_1,
    input tri id_2,
    output supply0 _id_3#(.id_9((1))),
    input tri0 id_4,
    output tri1 id_5,
    input wand id_6,
    input wor id_7
);
  logic [id_0 : id_3] id_10;
  ;
  wire id_11;
  and primCall (id_5, id_2, id_4, id_9, id_6, id_7, id_11, id_10);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_12;
endmodule
