<!DOCTYPE html>
<!-- saved from url=(0061)https://www.chipverify.com/verilog/verilog-file-io-operations -->
<html xmlns:og="http://ogp.me/ns#" xmlns:fb="http://ogp.me/ns/fb#" lang="en-GB" dir="ltr" slick-uniqueid="3" class="g-offcanvas-css3"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta name="title" content="Verilog File IO Operations"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta http-equiv="X-UA-Compatible" content="IE=edge"><!--<base href="https://www.chipverify.com/verilog/verilog-file-io-operations">--><base href="."><meta name="keywords" content="verification, system verilog, verilog, uvm, ovm, testbench, chip, soc, ASIC, asic, design, vlsi, digital, analog, fpga, semiconductor, companies, seminar, conference, events, electronics, eda, cad,tutorial, examples, code, asic-world, asic world"><meta name="rights" content="2015 Copyright. All rights reserved."><meta name="twitter:card" content="summary"><meta name="twitter:url" content="https://www.chipverify.com/verilog/verilog-file-io-operations"><meta name="twitter:title" content="Verilog File IO Operations"><meta name="twitter:description" content="Learn Verilog, SystemVerilog, UVM with code examples, quizzes, interview questions and more !"><meta name="twitter:image" content="https://www.chipverify.com/images/bg/chipverify.png"><meta name="description" content="Learn Verilog, SystemVerilog, UVM with code examples, quizzes, interview questions and more !"><meta name="generator" content="MYOB"><title>Verilog File IO Operations</title><link href="https://www.chipverify.com/templates/g5_oxygen/favicon.ico" rel="shortcut icon" type="image/vnd.microsoft.icon"><link rel="stylesheet" href="./Verilog File IO Operations_files/2a86862824b160a8cdd9e7a209b5755e.css"> <script src="./Verilog File IO Operations_files/osd.js"></script><script src="./Verilog File IO Operations_files/f.txt"></script><script src="./Verilog File IO Operations_files/f(1).txt" id="google_shimpl"></script><script type="text/javascript" async="" src="./Verilog File IO Operations_files/analytics.js"></script><script type="application/json" class="joomla-script-options new">{"csrf.token":"b5ed353cbf1e6042023b337b24fbf7f2","system.paths":{"root":"","base":""}}</script><meta property="og:title" content="Verilog File IO Operations"><meta property="og:type" content="article"><meta property="og:url" content="https://www.chipverify.com/verilog/verilog-file-io-operations"><meta property="og:site_name" content="ChipVerify"><meta property="og:description" content="Learn Verilog, SystemVerilog, UVM with code examples, quizzes, interview questions and more !"><meta property="og:image" content="https://www.chipverify.com/images/bg/chipverify.png"><!--[if (gte IE 8)&(lte IE 9)]>
        <script type="text/javascript" src="/media/gantry5/assets/js/html5shiv-printshiv.min.js"></script>
        <link rel="stylesheet" href="/media/gantry5/engines/nucleus/css/nucleus-ie9.css" type="text/css"/>
        <script type="text/javascript" src="/media/gantry5/assets/js/matchmedia.polyfill.js"></script>
        <![endif]--><noscript><style>img.jch-lazyload,iframe.jch-lazyload{display:none}</style> </noscript> <meta http-equiv="origin-trial" content="A+b/H0b8RPXNaJgaNFpO0YOFuGK6myDQXlwnJB3SwzvNMfcndat4DZYMrP4ClJIzYWo3/yP2S+8FTZ/lpqbPAAEAAABueyJvcmlnaW4iOiJodHRwczovL2ltYXNkay5nb29nbGVhcGlzLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2MjYyMjA3OTksImlzVGhpcmRQYXJ0eSI6dHJ1ZX0="><meta http-equiv="origin-trial" content="A9ZgbRtm4pU3oZiuNzOsKcC8ppFSZdcjP2qYcdQrFKVzkmiWH1kdYY1Mi9x7G8+PS8HV9Ha9Cz0gaMdKsiVZIgMAAAB7eyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2MjYyMjA3OTksImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9"><meta http-equiv="origin-trial" content="AxL6oBxcpn5rQDPKSAs+d0oxNyJYq2/4esBUh3Yx5z8QfcLu+AU8iFCXYRcr/CEEfDnkxxLTsvXPJFQBxHfvkgMAAACBeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXRhZ3NlcnZpY2VzLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2MjYyMjA3OTksImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9"><meta http-equiv="origin-trial" content="A9KPtG5kl3oLTk21xqynDPGQ5t18bSOpwt0w6kGa6dEWbuwjpffmdUpR3W+faZDubGT+KIk2do0BX2ca16x8qAcAAACBeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiVHJ1c3RUb2tlbnMiLCJleHBpcnkiOjE2MjYyMjA3OTksImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9"><meta http-equiv="origin-trial" content="A3HucHUo1oW9s+9kIKz8mLkbcmdaj5lxt3eiIMp1Nh49dkkBlg1Fhg4Fd/r0vL69mRRA36YutI9P/lJUfL8csQoAAACFeyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjI2MjIwNzk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlfQ=="><meta http-equiv="origin-trial" content="A0OysezhLoCRYomumeYlubLurZTCmsjTb087OvtCy95jNM65cfEsbajrJnhaGwiTxhz38ZZbm+UhUwQuXfVPTg0AAACLeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjI2MjIwNzk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlfQ=="><meta http-equiv="origin-trial" content="AxoOxdZQmIoA1WeAPDixRAeWDdgs7ZtVFfH2y19ziTgD1iaHE5ZGz2UdSjubkWvob9C5PrjUfkWi4ZSLgWk3Xg8AAACLeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXRhZ3NlcnZpY2VzLmNvbTo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjI2MjIwNzk5LCJpc1N1YmRvbWFpbiI6dHJ1ZSwiaXNUaGlyZFBhcnR5Ijp0cnVlfQ=="><meta http-equiv="origin-trial" content="A7+rMYR5onPnACrz+niKSeFdH3xw1IyHo2AZSHmxrofRk9w4HcQPMYcpBUKu6OQ6zsdxf4m/vqa6tG6Na4OLpAQAAAB4eyJvcmlnaW4iOiJodHRwczovL2ltYXNkay5nb29nbGVhcGlzLmNvbTo0NDMiLCJmZWF0dXJlIjoiQ29udmVyc2lvbk1lYXN1cmVtZW50IiwiZXhwaXJ5IjoxNjI2MjIwNzk5LCJpc1RoaXJkUGFydHkiOnRydWV9"><meta http-equiv="origin-trial" content="AwfG8hAcHnPa/kJ1Co0EvG/K0F9l1s2JZGiDLt2mhC3QI5Fh4qmsmSwrWObZFbRC9ieDaSLU6lHRxhGUF/i9sgoAAACBeyJvcmlnaW4iOiJodHRwczovL2RvdWJsZWNsaWNrLm5ldDo0NDMiLCJmZWF0dXJlIjoiSW50ZXJlc3RDb2hvcnRBUEkiLCJleHBpcnkiOjE2MjYyMjA3OTksImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9"><meta http-equiv="origin-trial" content="AwQ7dCmHkvR6FuOFxAuNnktYSQrGbL4dF+eBkrwNLALc69Wr//PnO1yzns3pjUoCaYbKHtVcnng2hU+8OUm0PAYAAACHeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXN5bmRpY2F0aW9uLmNvbTo0NDMiLCJmZWF0dXJlIjoiSW50ZXJlc3RDb2hvcnRBUEkiLCJleHBpcnkiOjE2MjYyMjA3OTksImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9"><meta http-equiv="origin-trial" content="AysVDPGQTLD/Scn78x4mLwB1tMfje5jwUpAAzGRpWsr1NzoN7MTFhT3ClmImi2svDZA7V6nWGIV8YTPsSRTe0wYAAACHeyJvcmlnaW4iOiJodHRwczovL2dvb2dsZXRhZ3NlcnZpY2VzLmNvbTo0NDMiLCJmZWF0dXJlIjoiSW50ZXJlc3RDb2hvcnRBUEkiLCJleHBpcnkiOjE2MjYyMjA3OTksImlzU3ViZG9tYWluIjp0cnVlLCJpc1RoaXJkUGFydHkiOnRydWV9"><link rel="preload" href="./Verilog File IO Operations_files/f(2).txt" as="script"><script type="text/javascript" src="./Verilog File IO Operations_files/f(2).txt"></script><link rel="preload" href="./Verilog File IO Operations_files/f(3).txt" as="script"><script type="text/javascript" src="./Verilog File IO Operations_files/f(3).txt"></script><script async="" src="./Verilog File IO Operations_files/ca-pub-4463001810797417"></script><script async="" src="./Verilog File IO Operations_files/AGSKWxWP7T15TJA3JzT-uD22k8xTnQxoXECet5lCu26rIdGa3SKwpzmBNIo4mL6VbR-2h-cCXwd4guHnxsHq0VNY36o="></script><script async="" src="./Verilog File IO Operations_files/AGSKWxV-Bbt1T3-pDeBTFG4UgluvTHURkh1p2IiTN4iwAh-WE9rCQqxACJNEeHfyAEzubc920qI_CtOJKGYU5T2cR6CxUFwqCwttaK_AED_K-WAWsmm4TjPUX49VeOWtoqgES4DDQX9KQTWaeBCjz-zHSwTxKX2D3lhXWQ3rRCmxRWmsbwH7zMSgHMSMxYh8"></script><style></style></head><body class="gantry site com_content view-article no-layout no-task dir-ltr itemid-1398 outline-58 g-offcanvas-left g-3column g-style-preset5" data-google-affiliate-annotated="1"><div role="dialog" aria-live="polite" aria-label="cookieconsent" aria-describedby="cookieconsent:desc" class="cc-window cc-banner cc-type-info cc-theme-classic cc-bottom cc-color-override-333224484 cc-invisible" style="display: none;"><!--googleoff: all--><span id="cookieconsent:desc" class="cc-message">This website uses cookies to ensure you get the best experience on our website. <a aria-label="learn more about cookies" role="button" tabindex="0" class="cc-link" href="https://www.chipverify.com/info/privacy-policy" rel="noopener noreferrer nofollow" target="_blank">More info</a></span><div class="cc-compliance"><a aria-label="dismiss cookie message" role="button" tabindex="0" class="cc-btn cc-dismiss">Got it!</a></div><!--googleon: all--></div><div id="g-offcanvas" data-g-offcanvas-swipe="1" data-g-offcanvas-css3="1" style=""><div class="g-grid"><div class="g-block hidden size-100"><div id="mobile-menu-7579-particle" class="g-content g-particle"><div id="g-mobilemenu-container" data-g-menu-breakpoint="48rem"></div></div></div></div></div><div id="g-page-surround" style="height: auto !important; min-height: 0px !important;"><div class="g-menu-overlay"></div><div class="g-offcanvas-hide g-offcanvas-toggle" role="navigation" data-offcanvas-toggle="" aria-controls="g-offcanvas" aria-expanded="false"><i class="fa fa-fw fa-bars"></i></div><section id="g-navigation"><div class="g-container"><div class="g-grid"><div class="g-block size-15 align-left nomarginall"><div id="logo-2792-particle" class="g-content g-particle"> <a href="https://www.chipverify.com/" target="_self" title="ChipVerify" aria-label="ChipVerify" rel="home" class="gantry-logo">  <svg xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:cc="http://creativecommons.org/ns#" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:svg="http://www.w3.org/2000/svg" xmlns="http://www.w3.org/2000/svg" xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape" sodipodi:docname="chipverify.svg" inkscape:version="1.0 (4035a4fb49, 2020-05-01)" id="svg225" version="1.1" viewBox="0 0 13.999997 5.4999999" height="4.8mm" width="13.999998mm"> <defs id="defs219"></defs> <sodipodi:namedview inkscape:window-maximized="1" inkscape:window-y="-8" inkscape:window-x="-8" inkscape:window-height="1012" inkscape:window-width="1920" showgrid="false" inkscape:document-rotation="0" inkscape:current-layer="layer1" inkscape:document-units="mm" inkscape:cy="32.437245" inkscape:cx="44.718684" inkscape:zoom="7.9195959" inkscape:pageshadow="2" inkscape:pageopacity="0.0" borderopacity="1.0" bordercolor="#666666" pagecolor="#ffffff" id="base"></sodipodi:namedview> <metadata id="metadata222"> <rdf:rdf> <cc:work rdf:about=""> <dc:format>image/svg+xml</dc:format> <dc:type rdf:resource="http://purl.org/dc/dcmitype/StillImage"></dc:type> <dc:title></dc:title> </cc:work> </rdf:rdf> </metadata> <g transform="translate(-28.397218,-91.712821)" id="layer1" inkscape:groupmode="layer" inkscape:label="Layer 1"> <g transform="matrix(0.02867671,0,0,0.02867671,23.185341,86.985179)" inkscape:export-ydpi="86.010002" inkscape:export-xdpi="86.010002" id="g207"> <path fill="#ffffff" d="m 600.891,164.864 -88.866,125.659 -84.391,-124.479 0.902,-1.18 H 426.833 354.949 295.8 c -16.416,0 -31.606,2.22 -45.567,6.65 -13.964,4.435 -25.993,10.755 -36.084,18.962 -10.098,8.208 -18.021,18.02 -23.774,29.434 -5.756,11.418 -8.629,24.012 -8.629,37.782 0,13.775 2.873,26.561 8.629,38.35 5.754,11.792 13.677,21.982 23.774,30.565 10.091,8.588 22.12,15.332 36.084,20.236 13.961,4.908 29.151,7.358 45.567,7.358 h 95.093 l 37.644,-48.679 H 295.8 c -7.927,0 -15.285,-1.084 -22.077,-3.256 -6.793,-2.167 -12.689,-5.235 -17.688,-9.198 -5.002,-3.962 -8.872,-8.725 -11.602,-14.292 -2.739,-5.563 -4.105,-11.746 -4.105,-18.538 0,-6.792 1.416,-13.018 4.246,-18.68 2.828,-5.66 6.694,-10.515 11.604,-14.574 4.903,-4.056 10.751,-7.218 17.544,-9.482 6.792,-2.264 14.15,-3.396 22.077,-3.396 h 93.256 l 84.479,121.979 c 4.145,6.043 9.194,11.087 15.141,15.143 5.939,4.056 13.344,6.084 22.215,6.084 9.058,0 16.602,-2.171 22.64,-6.509 6.037,-4.338 11.134,-9.242 15.285,-14.718 L 669.947,164.86 h -69.056 z" id="path166"></path> </g> </g> </svg> </a> </div></div><div class="g-block size-85 align-right"><div id="menu-2987-particle" class="g-content g-particle"> <nav class="g-main-nav" data-g-mobile-target="" data-g-hover-expand="true"><ul class="g-toplevel"> <li class="g-menu-item g-menu-item-type-url g-menu-item-521 g-standard  "> <a class="g-menu-item-container" href="https://cse.google.com/cse?cx=2b72c161f27655e01" title="Search" aria-label="Search"> <i class="fa fa-search" aria-hidden="true"></i> <span class="g-menu-item-content"> </span> </a> </li> <li class="g-menu-item g-menu-item-type-heading g-menu-item-363 g-parent g-standard  "><div class="g-menu-item-container" data-g-menuparent=""> <span class="g-nav-header g-menu-item-content"> <span class="g-menu-item-title">Contents</span> </span> <span class="g-menu-parent-indicator"></span> </div><ul class="g-dropdown g-inactive g-fade g-dropdown-right"> <li class="g-dropdown-column"><div class="g-grid"><div class="g-block size-100"><ul class="g-sublevel"> <li class="g-level-1 g-go-back"> <a class="g-menu-item-container" href="https://www.chipverify.com/verilog/verilog-file-io-operations#" data-g-menuparent=""><span>Back</span></a> </li> <li class="g-menu-item g-menu-item-type-component g-menu-item-614  "> <a class="g-menu-item-container" href="https://www.chipverify.com/verilog/verilog-tutorial"> <span class="g-menu-item-content"> <span class="g-menu-item-title">Verilog</span> </span> </a> </li> <li class="g-menu-item g-menu-item-type-component g-menu-item-458  "> <a class="g-menu-item-container" href="https://www.chipverify.com/systemverilog/systemverilog-tutorial"> <span class="g-menu-item-content"> <span class="g-menu-item-title">SystemVerilog</span> </span> </a> </li> <li class="g-menu-item g-menu-item-type-component g-menu-item-457  "> <a class="g-menu-item-container" href="https://www.chipverify.com/uvm/uvm-tutorial"> <span class="g-menu-item-content"> <span class="g-menu-item-title">UVM</span> </span> </a> </li> </ul> </div> </div> </li> </ul> </li> <li class="g-menu-item g-menu-item-type-component g-menu-item-1090 g-standard  "> <a class="g-menu-item-container" href="https://www.chipverify.com/blog/green-earth-day-2020"> <span class="g-menu-item-content"> <span class="g-menu-item-title">Go Green</span> </span> </a> </li> <li class="g-menu-item g-menu-item-type-component g-menu-item-517 g-standard  "> <a class="g-menu-item-container" href="https://www.chipverify.com/contact-us"> <span class="g-menu-item-content"> <span class="g-menu-item-title">Contact</span> </span> </a> </li> <li class="g-menu-item g-menu-item-type-component g-menu-item-605 g-standard  "> <a class="g-menu-item-container" href="https://www.chipverify.com/connect"> <span class="g-menu-item-content"> <span class="g-menu-item-title">Login</span> </span> </a> </li> </ul> </nav> </div> </div> </div> </div> </section><section id="g-showcase" class="nopaddingbottom"><div class="g-container"><div class="g-grid"><div class="g-block size-100"><div class="g-system-messages"><div id="system-message-container"> </div> </div> </div> </div> </div> </section><section id="g-container-main" class="g-wrapper" style="height: auto !important;"><div class="g-container" style="height: auto !important;"><div class="g-grid" style="height: auto !important;"><div class="g-block size-20" style="height: auto !important;"><aside id="g-sidebar" style="height: auto !important;"><div class="g-grid" style="height: auto !important;"><div class="g-block size-100 nopaddingall center" style="height: auto !important;"><div class="g-content"><div class="platform-content"><div class="moduletable "><div class="custom"> <ins class="adsbygoogle" style="display: block; height: 600px;" data-ad-client="ca-pub-4463001810797417" data-ad-slot="8661465134" data-ad-format="auto" data-full-width-responsive="true" data-adsbygoogle-status="done" data-ad-status="filled"><ins id="aswift_0_expand" style="display:inline-table;border:none;height:600px;margin:0;padding:0;position:relative;visibility:visible;width:268px;background-color:transparent;" tabindex="0" title="Advertisement" aria-label="Advertisement"><ins id="aswift_0_anchor" style="display: block; border: none; height: 600px; margin: 0px; padding: 0px; position: relative; visibility: visible; width: 268px; background-color: transparent; overflow: visible;"><iframe id="aswift_0" name="aswift_0" style="left:0;position:absolute;top:0;border:0;width:268px;height:600px;" sandbox="allow-forms allow-popups allow-popups-to-escape-sandbox allow-same-origin allow-scripts allow-top-navigation-by-user-activation" width="268" height="600" frameborder="0" src="./Verilog File IO Operations_files/ads.html" marginwidth="0" marginheight="0" vspace="0" hspace="0" allowtransparency="true" scrolling="no" allowfullscreen="true" data-google-container-id="a!1" data-google-query-id="CJPDmJKssvECFQo40wodEHYNJg" data-load-complete="true"></iframe></ins></ins></ins> </div> </div></div></div></div></div><div class="g-grid"><div class="g-block size-100 nopaddingall"><div class="g-content"><div class="platform-content"><div class="moduletable "><div class="sidebar-hdr" style="background: #3867aa;"> <span>Verilog Posts</span></div><div class="sidebar-cont"><b>Introduction</b><br> <a href="https://www.chipverify.com/verilog/verilog-tutorial"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>What is Verilog?</a><br> <a href="https://www.chipverify.com/verilog/verilog-introduction"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Introduction to Verilog</a><br> <a href="https://www.chipverify.com/verilog/asic-soc-chip-design-flow"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Chip Design Flow</a><br> <a href="https://www.chipverify.com/verilog/verilog-design-abstraction-layers"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Chip Abstraction Layers</a><br> <br> <b>Data Types</b><br> <a href="https://www.chipverify.com/verilog/verilog-syntax"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Syntax</a><br> <a href="https://www.chipverify.com/verilog/verilog-data-types"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Data types</a><br> <a href="https://www.chipverify.com/verilog/verilog-scalar-vector"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Scalar/Vector</a><br> <a href="https://www.chipverify.com/verilog/verilog-arrays"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Arrays</a><br> <br> <b>Building Blocks</b><br> <a href="https://www.chipverify.com/verilog/verilog-modules"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Module</a><br> <a href="https://www.chipverify.com/verilog/verilog-ports"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Port</a><br> <a href="https://www.chipverify.com/verilog/verilog-module-instantiations"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Module Instantiations</a><br> <a href="https://www.chipverify.com/verilog/verilog-assign-statement"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog <b>assign</b> statements</a><br> <a href="https://www.chipverify.com/verilog/verilog-combinational-logic-assign"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog <b>assign</b> examples</a><br> <a href="https://www.chipverify.com/verilog/verilog-operators"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Operators</a><br> <a href="https://www.chipverify.com/verilog/verilog-concatenation"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Concatenation</a><br> <a href="https://www.chipverify.com/verilog/verilog-always-block"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog <b>always</b> block</a><br> <a href="https://www.chipverify.com/verilog/verilog-combinational-logic-always"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Combo Logic with <b>always</b></a><br> <a href="https://www.chipverify.com/verilog/verilog-always-sequential-logic"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Sequential Logic with <b>always</b></a><br> <a href="https://www.chipverify.com/verilog/verilog-initial-block"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog <b>initial</b> block</a><br> <a href="https://www.chipverify.com/verilog/verilog-in-a-nutshell"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog in a nutshell</a><br> <a href="https://www.chipverify.com/verilog/verilog-generate-block"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog <b>generate</b></a><br> <a href="https://www.chipverify.com/verilog/verilog-sequence-detector"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Sequence Detector</a><br> <a href="https://www.chipverify.com/verilog/verilog-pattern-detector"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Pattern Detector</a><br> <br> <b>Behavioral modeling</b><br> <a href="https://www.chipverify.com/verilog/verilog-block-statements"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Block Statements</a><br> <a href="https://www.chipverify.com/verilog/verilog-assignments"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Assignment Types</a><br> <a href="https://www.chipverify.com/verilog/verilog-blocking-non-blocking-statements"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Blocking/Non-blocking</a><br> <a href="https://www.chipverify.com/verilog/verilog-control-block"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Control Flow</a><br> <a href="https://www.chipverify.com/verilog/verilog-for-loop"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog <b>for</b> Loop</a><br> <a href="https://www.chipverify.com/verilog/verilog-case-statement"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog <b>case</b> Statement</a><br> <a href="https://www.chipverify.com/verilog/verilog-functions"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Functions</a><br> <a href="https://www.chipverify.com/verilog/verilog-task"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Tasks</a><br> <a href="https://www.chipverify.com/verilog/verilog-parameters"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Parameters</a><br> <a href="https://www.chipverify.com/verilog/verilog-ifdef-conditional-compilation"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog `ifdef `elsif</a><br> <a href="https://www.chipverify.com/verilog/verilog-timing-control"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Delay Control</a><br> <a href="https://www.chipverify.com/verilog/verilog-inter-and-intra-assignment-delay"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Inter/Intra Delay</a><br> <a href="https://www.chipverify.com/verilog/verilog-hierarchical-reference-scope"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Hierarchical Reference</a><br> <br> <b>Gate/Switch modeling</b><br> <a href="https://www.chipverify.com/verilog/verilog-gate-level-modeling"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Gate Level Modeling</a><br> <a href="https://www.chipverify.com/verilog/verilog-gate-level-examples"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Gate Level Examples</a><br> <a href="https://www.chipverify.com/verilog/verilog-gate-delay"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Gate Delays</a><br> <a href="https://www.chipverify.com/verilog/verilog-switch-level-modeling"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Switch Level Modeling</a><br> <a href="https://www.chipverify.com/verilog/verilog-udp"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>User-Defined Primitives</a><br> <br> <b>Simulation</b><br> <a href="https://www.chipverify.com/verilog/verilog-simulation"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Simulation Basics</a><br> <a href="https://www.chipverify.com/verilog/verilog-timescale"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Timescale</a><br> <a href="https://www.chipverify.com/verilog/verilog-scheduling-semantics"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Scheduling Regions</a><br> <a href="https://www.chipverify.com/verilog/verilog-clock-generator"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Clock Generator</a><br> <br> <b>System Tasks and Functions</b><br> <a href="https://www.chipverify.com/verilog/verilog-display-tasks"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Display tasks</a><br> <a href="https://www.chipverify.com/verilog/verilog-math-functions"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Math Functions</a><br> <a href="https://www.chipverify.com/verilog/verilog-timeformat"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Timeformat</a><br> <a href="https://www.chipverify.com/verilog/verilog-timescale-scope"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog Timescale Scope</a><br> <a href="https://www.chipverify.com/verilog/verilog-file-io-operations"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Verilog File Operations</a><br> <br> <b>Code Examples</b><br> <a href="https://www.chipverify.com/verilog/verilog-hello-world"><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Hello World!</a><br> <br> <u><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Flops and Latches</u><br> <a href="https://www.chipverify.com/verilog/verilog-jk-flip-flop"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>JK Flip-Flop</a><br> <a href="https://www.chipverify.com/verilog/verilog-d-flip-flop-async-reset"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>D Flip-Flop</a><br> <a href="https://www.chipverify.com/verilog/verilog-tff"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>T Flip-Flop</a><br> <a href="https://www.chipverify.com/verilog/verilog-d-latch"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>D Latch</a><br> <br> <u><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Counters</u><br> <a href="https://www.chipverify.com/verilog/verilog-4-bit-counter"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>4-bit counter</a><br> <a href="https://www.chipverify.com/verilog/verilog-ripple-counter-dff"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>Ripple Counter</a><br> <a href="https://www.chipverify.com/verilog/verilog-ring-counter"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>Straight Ring Counter</a><br> <a href="https://www.chipverify.com/verilog/verilog-johnson-counter"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>Johnson Counter</a><br> <a href="https://www.chipverify.com/verilog/verilog-modn-counter"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>Mod-N Counter</a><br> <a href="https://www.chipverify.com/verilog/verilog-gray-counter"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>Gray Counter</a><br> <br> <u><span class="fa fa-angle-right">&nbsp;&nbsp;</span>Misc</u><br> <a href="https://www.chipverify.com/verilog/verilog-n-bit-shift-register"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>n-bit Shift Register</a><br> <a href="https://www.chipverify.com/verilog/verilog-priority-encoder"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>Priority Encoder</a><br> <a href="https://www.chipverify.com/verilog/verilog-4to1-mux"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>4x1 multiplexer</a><br> <a href="https://www.chipverify.com/verilog/verilog-full-adder"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>Full adder</a><br> <a href="https://www.chipverify.com/verilog/verilog-single-port-ram"><span class="fa fa-long-arrow-right">&nbsp;&nbsp;</span>Single Port RAM</a></div></div></div></div></div></div></aside></div><div class="g-block size-60"> <main id="g-main"><div class="g-grid"><div class="g-block size-100"><div class="g-content"><div class="platform-content row-fluid"><div class="span12"><div class="item-page" itemscope="" itemtype="https://schema.org/Article"><meta itemprop="inLanguage" content="en-GB"><div class="page-header"><h1 itemprop="headline"> Verilog File IO Operations </h1></div><div itemprop="articleBody"><p>Verilog has system tasks and functions that can open files, output values into files, read values from files and load into other variables and close files.</p><h2>Opening and closing files</h2><pre class="language-verilog line-numbers"><code class="match-braces language-verilog"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token comment">// Declare a variable to store the file handler</span>
	<span class="token keyword">integer</span> fd<span class="token punctuation">;</span>

	<span class="token keyword">initial</span> <span class="token keyword">begin</span>
		<span class="token comment">// Open a new file by the name "my_file.txt"</span>
		<span class="token comment">// with "write" permissions, and store the file</span>
		<span class="token comment">// handler pointer in variable "fd"</span>
		fd <span class="token operator">=</span> <span class="token property">$fopen</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-0-close">(</span><span class="token string">"my_file.txt"</span><span class="token punctuation">,</span> <span class="token string">"w"</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-0-open">)</span><span class="token punctuation">;</span>

		<span class="token comment">// Close the file handle pointed to by "fd"</span>
		<span class="token property">$fclose</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-1-close">(</span>fd<span class="token punctuation brace-round brace-close brace-level-1" id="pair-1-open">)</span><span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre><h3>Opening file modes</h3><div style="overflow-x: auto; margin-top: 2em;"><table class="table table-bordered table-hover"> <tbody><tr> <th>Argument</th> <th>Description</th> </tr> <tr> <td>"r" or "rb"</td> <td>Open for reading</td> </tr> <tr> <td>"w" or "wb"</td> <td>Create a new file for writing. If the file exists, truncate it to zero length and overwrite it</td> </tr> <tr> <td>"a" or "ab"</td> <td>If file exists, append (open for writing at EOF), else create a new file</td> </tr> <tr> <td>"r+", "r+b" or "rb+"</td> <td>Open for both reading and writing</td> </tr> <tr> <td>"w+", "w+b" or "wb+"</td> <td>Truncate or create for update</td> </tr> <tr> <td>"a+", "a+b", or "ab+"</td> <td>Append, or create new file for update at EOF</td> </tr> </tbody></table> </div><h2>How to write files</h2><div style="overflow-x: auto; margin-top: 2em;"><table class="table table-bordered table-hover"> <tbody><tr> <th>Function</th> <th>Description</th> </tr> <tr> <td>$fdisplay</td> <td>Similar to $display, writes out to file instead</td> </tr> <tr> <td>$fwrite</td> <td>Similar to $write, writes out to file instead</td> </tr> <tr> <td>$fstrobe</td> <td>Similar to $strobe, writes out to file instead</td> </tr> <tr> <td>$fmonitor</td> <td>Similar to $monitor, writes out to file instead</td> </tr> </tbody></table> </div><p>Each of the above system functions print values in radix decimal. They also have three other versions to print values in binary, octal and hexadecimal.</p><div style="overflow-x: auto; margin-top: 2em;"><table class="table table-bordered table-hover"> <tbody><tr> <th>Function</th> <th>Description</th> </tr> <tr> <td>$fdisplay()</td> <td>Prints in decimal by default</td> </tr> <tr> <td>$fdisplayb()</td> <td>Prints in binary</td> </tr> <tr> <td>$fdisplayo()</td> <td>Prints in octal</td> </tr> <tr> <td>$fdisplayh()</td> <td>Prints in hexadecimal</td> </tr> </tbody></table> </div> <pre class="language-verilog line-numbers"><code class="match-braces language-verilog"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token keyword">integer</span>  	fd<span class="token punctuation">;</span>
	<span class="token keyword">integer</span> 	i<span class="token punctuation">;</span>
	<span class="token keyword">reg</span> <span class="token punctuation brace-square brace-open brace-level-1" id="pair-22-close">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation brace-square brace-close brace-level-1" id="pair-22-open">]</span> 	my_var<span class="token punctuation">;</span>

	<span class="token keyword">initial</span> <span class="token keyword">begin</span>
		<span class="token comment">// Create a new file</span>
		fd <span class="token operator">=</span> <span class="token property">$fopen</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-2-close">(</span><span class="token string">"my_file.txt"</span><span class="token punctuation">,</span> <span class="token string">"w"</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-2-open">)</span><span class="token punctuation">;</span>
		my_var <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

      <span class="token property">$fdisplay</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-3-close">(</span>fd<span class="token punctuation">,</span> <span class="token string">"Value displayed with $fdisplay"</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-3-open">)</span><span class="token punctuation">;</span>
		<span class="token number">#10</span> my_var <span class="token operator">=</span> <span class="token number">8'h1A</span><span class="token punctuation">;</span>
		<span class="token property">$fdisplay</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-4-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-4-open">)</span><span class="token punctuation">;</span>      <span class="token comment">// Displays in decimal</span>
		<span class="token property">$fdisplayb</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-5-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-5-open">)</span><span class="token punctuation">;</span> 	<span class="token comment">// Displays in binary</span>
		<span class="token property">$fdisplayo</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-6-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-6-open">)</span><span class="token punctuation">;</span> 	<span class="token comment">// Displays in octal</span>
		<span class="token property">$fdisplayh</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-7-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-7-open">)</span><span class="token punctuation">;</span> 	<span class="token comment">// Displays in hex</span>

	  <span class="token comment">// $fwrite does not print the newline char '</span>
' automatically at
	  <span class="token comment">// the end of each line; So we can predict all the values printed</span>
	  <span class="token comment">// below to appear on the same line</span>
      <span class="token property">$fdisplay</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-8-close">(</span>fd<span class="token punctuation">,</span> <span class="token string">"Value displayed with $fwrite"</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-8-open">)</span><span class="token punctuation">;</span>
		<span class="token number">#10</span> my_var <span class="token operator">=</span> <span class="token number">8'h2B</span><span class="token punctuation">;</span>
		<span class="token property">$fwrite</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-9-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-9-open">)</span><span class="token punctuation">;</span>
		<span class="token property">$fwriteb</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-10-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-10-open">)</span><span class="token punctuation">;</span>
		<span class="token property">$fwriteo</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-11-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-11-open">)</span><span class="token punctuation">;</span>
		<span class="token property">$fwriteh</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-12-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-12-open">)</span><span class="token punctuation">;</span>


      <span class="token comment">// Jump to new line with '</span>
'<span class="token punctuation">,</span> <span class="token keyword">and</span> print <span class="token keyword">with</span> strobe which takes
      <span class="token comment">// the final value of the variable after non-blocking assignments</span>
      <span class="token comment">// are done</span>
      <span class="token property">$fdisplay</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-13-close">(</span>fd<span class="token punctuation">,</span> "
Value displayed <span class="token keyword">with</span> <span class="token property">$fstrobe</span>"<span class="token punctuation brace-round brace-close brace-level-1" id="pair-13-open">)</span><span class="token punctuation">;</span>
		<span class="token number">#10</span> my_var <span class="token operator">&lt;=</span> <span class="token number">8'h3C</span><span class="token punctuation">;</span>
		<span class="token property">$fstrobe</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-14-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-14-open">)</span><span class="token punctuation">;</span>
		<span class="token property">$fstrobeb</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-15-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-15-open">)</span><span class="token punctuation">;</span>
		<span class="token property">$fstrobeo</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-16-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-16-open">)</span><span class="token punctuation">;</span>
		<span class="token property">$fstrobeh</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-17-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-17-open">)</span><span class="token punctuation">;</span>

      <span class="token number">#10</span> <span class="token property">$fdisplay</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-18-close">(</span>fd<span class="token punctuation">,</span> <span class="token string">"Value displayed with $fmonitor"</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-18-open">)</span><span class="token punctuation">;</span>
	  <span class="token property">$fmonitor</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-19-close">(</span>fd<span class="token punctuation">,</span> my_var<span class="token punctuation brace-round brace-close brace-level-1" id="pair-19-open">)</span><span class="token punctuation">;</span>

		<span class="token function">for</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-20-close">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">5</span><span class="token punctuation">;</span> i<span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-20-open">)</span> <span class="token keyword">begin</span>
			<span class="token number">#5</span> my_var <span class="token operator">&lt;=</span> i<span class="token punctuation">;</span>
		<span class="token keyword">end</span>

      <span class="token number">#10</span> <span class="token property">$fclose</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-21-close">(</span>fd<span class="token punctuation brace-round brace-close brace-level-1" id="pair-21-open">)</span><span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre> <span class="simlog">Simulation Log</span> <pre class="sim-output">Value displayed with $fdisplay
26
00011010
032
1a
Value displayed with $fwrite
 43001010110532b
Value displayed with $fstrobe
 60
00111100
074
3c
Value displayed with $fmonitor
 60
  0
  1
  2
  3
  4

</pre><h2>How to read files</h2><h3>Reading a line</h3><p>The system function <code>$fgets</code> reads characters from the file specified by [hl]fd[/hd] into the variable <span class="signal">str</span> until <span class="signal">str</span> is filled, or a newline character is read and transferred to str, or an EOF condition is encountered.</p><p>If an error occurs during the read, it returns code zero. otherwise it returns the number of characters read.</p><h3>Detecting EOF</h3><p>The system function <code>$feof</code> returns a non-zero value when EOF is found, and returns zero otherwise for a given file descriptor as argument.</p><pre class="language-verilog line-numbers"><code class="match-braces language-verilog"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token keyword">reg</span><span class="token punctuation brace-square brace-open brace-level-1" id="pair-29-close">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">45</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation brace-square brace-close brace-level-1" id="pair-29-open">]</span> str<span class="token punctuation">;</span>
	<span class="token keyword">integer</span>  	fd<span class="token punctuation">;</span>

	<span class="token keyword">initial</span> <span class="token keyword">begin</span>
	  fd <span class="token operator">=</span> <span class="token property">$fopen</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-23-close">(</span><span class="token string">"my_file.txt"</span><span class="token punctuation">,</span> <span class="token string">"r"</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-23-open">)</span><span class="token punctuation">;</span>

	  <span class="token comment">// Keep reading lines until EOF is found</span>
      <span class="token keyword">while</span> <span class="token punctuation brace-round brace-open brace-level-1" id="pair-25-close">(</span><span class="token operator">!</span> <span class="token property">$feof</span><span class="token punctuation brace-round brace-open brace-level-2" id="pair-24-close">(</span>fd<span class="token punctuation brace-round brace-close brace-level-2" id="pair-24-open">)</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-25-open">)</span> <span class="token keyword">begin</span>

      	<span class="token comment">// Get current line into the variable 'str'</span>
        <span class="token property">$fgets</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-26-close">(</span>str<span class="token punctuation">,</span> fd<span class="token punctuation brace-round brace-close brace-level-1" id="pair-26-open">)</span><span class="token punctuation">;</span>

        <span class="token comment">// Display contents of the variable</span>
        <span class="token property">$display</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-27-close">(</span><span class="token string">"%0s"</span><span class="token punctuation">,</span> str<span class="token punctuation brace-round brace-close brace-level-1" id="pair-27-open">)</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
      <span class="token property">$fclose</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-28-close">(</span>fd<span class="token punctuation brace-round brace-close brace-level-1" id="pair-28-open">)</span><span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre><h3>Multiple arguments to fdisplay</h3><p>When multiple variables are given to <code>$fdisplay</code>, it simply prints all variables in the given order one after the other without a space.</p><pre class="language-verilog line-numbers"><code class="match-braces language-verilog"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation brace-square brace-open brace-level-1" id="pair-33-close">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation brace-square brace-close brace-level-1" id="pair-33-open">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation brace-square brace-open brace-level-1" id="pair-34-close">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">30</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation brace-square brace-close brace-level-1" id="pair-34-open">]</span> str<span class="token punctuation">;</span>
  <span class="token keyword">integer</span> fd<span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">4'ha</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'hb</span><span class="token punctuation">;</span>
    c <span class="token operator">=</span> <span class="token number">4'hc</span><span class="token punctuation">;</span>
    d <span class="token operator">=</span> <span class="token number">4'hd</span><span class="token punctuation">;</span>

    fd <span class="token operator">=</span> <span class="token property">$fopen</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-30-close">(</span><span class="token string">"my_file.txt"</span><span class="token punctuation">,</span> <span class="token string">"w"</span><span class="token punctuation brace-round brace-close brace-level-1" id="pair-30-open">)</span><span class="token punctuation">;</span>
    <span class="token property">$fdisplay</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-31-close">(</span>fd<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation brace-round brace-close brace-level-1" id="pair-31-open">)</span><span class="token punctuation">;</span>
    <span class="token property">$fclose</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-32-close">(</span>fd<span class="token punctuation brace-round brace-close brace-level-1" id="pair-32-open">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre> <span class="simlog">Simulation Log</span> <pre class="sim-output">10111213

</pre><h2>Formatting data to a string</h2><p>First argument in the <code>$sformat</code> system function is the variable name into which the result is placed. The second argument is the <i>format_string</i> which tells how the following arguments should be formatted into a string.</p><pre class="language-verilog line-numbers"><code class="match-braces language-verilog"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token keyword">reg</span> <span class="token punctuation brace-square brace-open brace-level-1" id="pair-37-close">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">19</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation brace-square brace-close brace-level-1" id="pair-37-open">]</span> str<span class="token punctuation">;</span>
	<span class="token keyword">reg</span> <span class="token punctuation brace-square brace-open brace-level-1" id="pair-38-close">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation brace-square brace-close brace-level-1" id="pair-38-open">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>


	<span class="token keyword">initial</span> <span class="token keyword">begin</span>
		a <span class="token operator">=</span> <span class="token number">4'hA</span><span class="token punctuation">;</span>
		b <span class="token operator">=</span> <span class="token number">4'hB</span><span class="token punctuation">;</span>

		<span class="token comment">// Format 'a' and 'b' into a string given</span>
		<span class="token comment">// by the format, and store into 'str' variable</span>
		<span class="token property">$sformat</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-35-close">(</span>str<span class="token punctuation">,</span> <span class="token string">"a=%0d b=0x%0h"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation brace-round brace-close brace-level-1" id="pair-35-open">)</span><span class="token punctuation">;</span>
		<span class="token property">$display</span><span class="token punctuation brace-round brace-open brace-level-1" id="pair-36-close">(</span><span class="token string">"%0s"</span><span class="token punctuation">,</span> str<span class="token punctuation brace-round brace-close brace-level-1" id="pair-36-open">)</span><span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre> <span class="simlog">Simulation Log</span> <pre class="sim-output">xcelium&gt; run
a=10 b=0xb
xmsim: *W,RNQUIE: Simulation is complete.

</pre> </div> </div></div></div></div></div></div><div class="g-grid"><div class="g-block size-100"><div class="g-content"><div class="platform-content"><div class="moduletable "><div class="custom"> <ins class="adsbygoogle" style="display: block; height: 488px;" data-ad-format="autorelaxed" data-ad-client="ca-pub-4463001810797417" data-ad-slot="1478422763" data-adsbygoogle-status="done" data-ad-status="filled"><ins id="aswift_1_expand" style="display:inline-table;border:none;height:488px;margin:0;padding:0;position:relative;visibility:visible;width:814px;background-color:transparent;" tabindex="0" title="Advertisement" aria-label="Advertisement"><ins id="aswift_1_anchor" style="display:block;border:none;height:488px;margin:0;padding:0;position:relative;visibility:visible;width:814px;background-color:transparent;"><iframe id="aswift_1" name="aswift_1" style="left:0;position:absolute;top:0;border:0;width:814px;height:488px;" sandbox="allow-forms allow-popups allow-popups-to-escape-sandbox allow-same-origin allow-scripts allow-top-navigation-by-user-activation" width="814" height="488" frameborder="0" src="./Verilog File IO Operations_files/ads(1).html" marginwidth="0" marginheight="0" vspace="0" hspace="0" allowtransparency="true" scrolling="no" allowfullscreen="true" data-google-container-id="a!2" data-google-query-id="CIn4up6ssvECFY7L3god9SgHvA" data-load-complete="true"></iframe></ins></ins></ins> </div> </div></div></div></div></div><div class="g-grid"><div class="g-block size-100"><div class="g-content"><div class="platform-content"><div class="moduletable "><div class="container-fluid" style="margin-bottom: 5em;"><div class="row-fluid"><div class="span6 align-left"> </div><div class="span6 align-right"> </div> </div> </div> </div></div></div></div></div></main> </div><div class="g-block size-20" style="height: auto !important;"><aside id="g-aside" style="height: auto !important;"><div class="g-grid" style="height: auto !important;"><div class="g-block size-100 nopaddingall center mobile-hide" style="height: auto !important;"><div class="g-content"><div class="platform-content"><div class="moduletable "><div class="custom"> <ins class="adsbygoogle" style="display: block; height: 600px;" data-ad-client="ca-pub-4463001810797417" data-ad-slot="7348383463" data-ad-format="auto" data-full-width-responsive="true" data-adsbygoogle-status="done" data-ad-status="filled"><ins id="aswift_2_expand" style="display:inline-table;border:none;height:600px;margin:0;padding:0;position:relative;visibility:visible;width:268px;background-color:transparent;" tabindex="0" title="Advertisement" aria-label="Advertisement"><ins id="aswift_2_anchor" style="display: block; border: none; height: 600px; margin: 0px; padding: 0px; position: relative; visibility: visible; width: 268px; background-color: transparent; overflow: visible;"><iframe id="aswift_2" name="aswift_2" style="left:0;position:absolute;top:0;border:0;width:268px;height:600px;" sandbox="allow-forms allow-popups allow-popups-to-escape-sandbox allow-same-origin allow-scripts allow-top-navigation-by-user-activation" width="268" height="600" frameborder="0" src="./Verilog File IO Operations_files/ads(2).html" marginwidth="0" marginheight="0" vspace="0" hspace="0" allowtransparency="true" scrolling="no" allowfullscreen="true" data-google-container-id="a!3" data-google-query-id="CJfWmJKssvECFdJs0wod56UMbw" data-load-complete="true"></iframe></ins></ins></ins> </div> </div></div></div></div></div><div class="g-grid" style="height: auto !important;"><div class="g-block size-100 center nopaddingall" style="height: auto !important;"><div class="g-content"><div class="platform-content"><div class="moduletable "><div class="custom"> <ins class="adsbygoogle" style="display: block; height: 600px;" data-ad-client="ca-pub-4463001810797417" data-ad-slot="7348383463" data-ad-format="auto" data-full-width-responsive="true" data-adsbygoogle-status="done" data-ad-status="filled"><ins id="aswift_3_expand" style="display:inline-table;border:none;height:600px;margin:0;padding:0;position:relative;visibility:visible;width:268px;background-color:transparent;" tabindex="0" title="Advertisement" aria-label="Advertisement"><ins id="aswift_3_anchor" style="display: block; border: none; height: 600px; margin: 0px; padding: 0px; position: relative; visibility: visible; width: 268px; background-color: transparent; overflow: visible;"><iframe id="aswift_3" name="aswift_3" style="left:0;position:absolute;top:0;border:0;width:268px;height:600px;" sandbox="allow-forms allow-popups allow-popups-to-escape-sandbox allow-same-origin allow-scripts allow-top-navigation-by-user-activation" width="268" height="600" frameborder="0" src="./Verilog File IO Operations_files/ads(3).html" marginwidth="0" marginheight="0" vspace="0" hspace="0" allowtransparency="true" scrolling="no" allowfullscreen="true" data-google-container-id="a!4" data-google-query-id="CJXGmZKssvECFYZv0wodryUAkQ" data-load-complete="true"></iframe></ins></ins></ins> </div> </div></div></div></div></div></aside></div></div></div></section><section id="g-copyright"><div class="g-container"><div class="g-grid"><div class="g-block size-20 align-left"><div id="copyright-5170-particle" class="g-content g-particle"> © 2015 - 2021 ChipVerify </div></div><div class="g-block size-60 center"><div id="branding-5031-particle" class="g-content g-particle"><div class="g-branding branding"><div style="font-size: small"> <a href="https://www.chipverify.com/contact-us">Contact</a> | <a href="https://www.chipverify.com/info/privacy-policy">Privacy Policy</a> | <a href="https://www.chipverify.com/info/terms-and-conditions">Terms &amp; Conditions</a></div></div></div></div><div class="g-block size-20 align-right"><div id="totop-8726-particle" class="g-content g-particle"><div class="totop g-particle"><div class="g-totop"> <a href="https://www.chipverify.com/verilog/verilog-file-io-operations#" id="g-totop" rel="nofollow"> <i class="fa fa-arrow-up"></i> </a> </div></div></div></div></div></div></section></div> <script src="./Verilog File IO Operations_files/c786fe292f33175f4a411f2b204473fd.js"></script> <script>jQuery(function($){SqueezeBox.initialize({});initSqueezeBox();$(document).on('subform-row-add',initSqueezeBox);function initSqueezeBox(event,container)
{SqueezeBox.assign($(container||document).find('a.modal').get(),{parse:'rel'});}});window.jModalClose=function(){SqueezeBox.close();};document.onreadystatechange=function(){if(document.readyState=='interactive'&&typeof tinyMCE!='undefined'&&tinyMCE)
{if(typeof window.jModalClose_no_tinyMCE==='undefined')
{window.jModalClose_no_tinyMCE=typeof(jModalClose)=='function'?jModalClose:false;jModalClose=function(){if(window.jModalClose_no_tinyMCE)window.jModalClose_no_tinyMCE.apply(this,arguments);tinyMCE.activeEditor.windowManager.close();};}
if(typeof window.SqueezeBoxClose_no_tinyMCE==='undefined')
{if(typeof(SqueezeBox)=='undefined')SqueezeBox={};window.SqueezeBoxClose_no_tinyMCE=typeof(SqueezeBox.close)=='function'?SqueezeBox.close:false;SqueezeBox.close=function(){if(window.SqueezeBoxClose_no_tinyMCE)window.SqueezeBoxClose_no_tinyMCE.apply(this,arguments);tinyMCE.activeEditor.windowManager.close();};}}};jQuery(window).on('load',function(){new JCaption('img.caption');});window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments);}
gtag('js',new Date());gtag('config','UA-162913840-1');</script> <script src="./Verilog File IO Operations_files/25bb15d9266a1a1a300735153adb55eb.js"></script> <script>(adsbygoogle=window.adsbygoogle||[]).push({});</script> <script>(adsbygoogle=window.adsbygoogle||[]).push({});</script> <script>(adsbygoogle=window.adsbygoogle||[]).push({});</script> <script>(adsbygoogle=window.adsbygoogle||[]).push({});</script> <script src="./Verilog File IO Operations_files/bda1bf826527f243821c830e441e52c4.js"></script> <script>window.addEventListener("load",function(){window.cookieconsent.initialise({"palette":{"popup":{"background":"#dbdbdb","text":"#3d3d3d"},"button":{"background":"#455a64","text":"#ffffff"}},"theme":"classic","content":{"message":"This\u0020website\u0020uses\u0020cookies\u0020to\u0020ensure\u0020you\u0020get\u0020the\u0020best\u0020experience\u0020on\u0020our\u0020website.","dismiss":"Got\u0020it\u0021","link":"More\u0020info","href":"https\u003A\/\/www.chipverify.com\/info\/privacy\u002Dpolicy"}})});</script>  <div id="sbox-overlay" aria-hidden="true" tabindex="-1" style="z-index: 65555; opacity: 0;"></div><div id="sbox-window" role="dialog" aria-hidden="true" class="shadow" style="z-index: 65557;"><div id="sbox-content" style="opacity: 0;"></div><a id="sbox-btn-close" href="https://www.chipverify.com/verilog/verilog-file-io-operations#" role="button" aria-controls="sbox-window"></a></div><ins class="adsbygoogle adsbygoogle-noablate" data-adsbygoogle-status="done" style="display: none !important;" data-ad-status="unfilled"><ins id="aswift_4_expand" style="display:inline-table;border:none;height:0px;margin:0;padding:0;position:relative;visibility:visible;width:0px;background-color:transparent;" tabindex="0" title="Advertisement" aria-label="Advertisement"><ins id="aswift_4_anchor" style="display:block;border:none;height:0px;margin:0;padding:0;position:relative;visibility:visible;width:0px;background-color:transparent;"><iframe id="aswift_4" name="aswift_4" style="left:0;position:absolute;top:0;border:0;width:undefinedpx;height:undefinedpx;" sandbox="allow-forms allow-popups allow-popups-to-escape-sandbox allow-same-origin allow-scripts allow-top-navigation-by-user-activation" frameborder="0" src="./Verilog File IO Operations_files/ads(4).html" marginwidth="0" marginheight="0" vspace="0" hspace="0" allowtransparency="true" scrolling="no" allowfullscreen="true" data-google-container-id="a!5" data-load-complete="true"></iframe></ins></ins></ins><iframe id="google_osd_static_frame_8316257237878" name="google_osd_static_frame" style="display: none; width: 0px; height: 0px;" src="./Verilog File IO Operations_files/saved_resource.html"></iframe><iframe name="googlefcPresent" style="display: none; width: 0px; height: 0px; border: none; z-index: -1000; left: -1000px; top: -1000px;" src="./Verilog File IO Operations_files/saved_resource(9).html"></iframe><iframe name="__uspapiLocator" src="./Verilog File IO Operations_files/saved_resource(10).html" style="display: none; width: 0px; height: 0px; border: none; z-index: -1000; left: -1000px; top: -1000px;"></iframe><iframe name="googlefcInactive" src="./Verilog File IO Operations_files/saved_resource(11).html" style="display: none; width: 0px; height: 0px; border: none; z-index: -1000; left: -1000px; top: -1000px;"></iframe><iframe name="googlefcLoaded" src="./Verilog File IO Operations_files/saved_resource(12).html" style="display: none; width: 0px; height: 0px; border: none; z-index: -1000; left: -1000px; top: -1000px;"></iframe><iframe src="./Verilog File IO Operations_files/aframe.html" width="0" height="0" style="display: none;"></iframe></body><iframe id="google_esf" name="google_esf" src="./Verilog File IO Operations_files/zrt_lookup.html" style="display: none;"></iframe></html>