vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_datapath_0_0/sim/design_1_datapath_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mux2x1_0_0/sim/design_1_mux2x1_0_0.vhd" \
"../../../bd/design_1/ip/design_1_registrador_0_0/sim/design_1_registrador_0_0.vhd" \
"../../../bd/design_1/ip/design_1_registrador_0_1/sim/design_1_registrador_0_1.vhd" \
"../../../bd/design_1/ip/design_1_const_adder_0_0/sim/design_1_const_adder_0_0.vhd" \
"../../../bd/design_1/ip/design_1_fsm_1_1/sim/design_1_fsm_1_1.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
