--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf an430_lcd_char.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.000ns (500.000MHz) (Tdcmper_CLKIN)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_bufg
--------------------------------------------------------------------------------
Slack: 32.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_bufg
--------------------------------------------------------------------------------
Slack: 32.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" 
TS_sys_clk_pin *         0.18 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2670 paths analyzed, 635 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.914ns.
--------------------------------------------------------------------------------

Paths for end point osd_display_m0/v_data_9 (SLICE_X27Y3.B3), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     103.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_1 (FF)
  Destination:          osd_display_m0/v_data_9 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.218ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.316 - 0.321)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_1 to osd_display_m0/v_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y4.BQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<3>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_1
    DSP48_X1Y1.B1        net (fanout=4)        1.199   osd_display_m0/timing_gen_xy_m0/x_cnt<1>
    DSP48_X1Y1.M9        Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X27Y3.B3       net (fanout=1)        1.227   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<9>
    SLICE_X27Y3.CLK      Tas                   0.373   osd_display_m0/v_data<11>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT241
                                                       osd_display_m0/v_data_9
    -------------------------------------------------  ---------------------------
    Total                                      7.218ns (4.792ns logic, 2.426ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     103.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_5 (FF)
  Destination:          osd_display_m0/v_data_9 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.316 - 0.318)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_5 to osd_display_m0/v_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y5.BQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<7>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_5
    DSP48_X1Y1.B5        net (fanout=4)        1.101   osd_display_m0/timing_gen_xy_m0/x_cnt<5>
    DSP48_X1Y1.M9        Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X27Y3.B3       net (fanout=1)        1.227   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<9>
    SLICE_X27Y3.CLK      Tas                   0.373   osd_display_m0/v_data<11>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT241
                                                       osd_display_m0/v_data_9
    -------------------------------------------------  ---------------------------
    Total                                      7.120ns (4.792ns logic, 2.328ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     103.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_11 (FF)
  Destination:          osd_display_m0/v_data_9 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.113ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.316 - 0.315)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_11 to osd_display_m0/v_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y6.DQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_11
    DSP48_X1Y1.B11       net (fanout=3)        1.094   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
    DSP48_X1Y1.M9        Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X27Y3.B3       net (fanout=1)        1.227   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<9>
    SLICE_X27Y3.CLK      Tas                   0.373   osd_display_m0/v_data<11>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT241
                                                       osd_display_m0/v_data_9
    -------------------------------------------------  ---------------------------
    Total                                      7.113ns (4.792ns logic, 2.321ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point osd_display_m0/v_data_13 (SLICE_X22Y3.B4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     103.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_1 (FF)
  Destination:          osd_display_m0/v_data_13 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_1 to osd_display_m0/v_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y4.BQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<3>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_1
    DSP48_X1Y1.B1        net (fanout=4)        1.199   osd_display_m0/timing_gen_xy_m0/x_cnt<1>
    DSP48_X1Y1.M13       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X22Y3.B4       net (fanout=1)        1.227   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<13>
    SLICE_X22Y3.CLK      Tas                   0.339   osd_display_m0/v_data<15>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT51
                                                       osd_display_m0/v_data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.184ns (4.758ns logic, 2.426ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     103.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_5 (FF)
  Destination:          osd_display_m0/v_data_13 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.086ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_5 to osd_display_m0/v_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y5.BQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<7>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_5
    DSP48_X1Y1.B5        net (fanout=4)        1.101   osd_display_m0/timing_gen_xy_m0/x_cnt<5>
    DSP48_X1Y1.M13       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X22Y3.B4       net (fanout=1)        1.227   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<13>
    SLICE_X22Y3.CLK      Tas                   0.339   osd_display_m0/v_data<15>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT51
                                                       osd_display_m0/v_data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.086ns (4.758ns logic, 2.328ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     103.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_11 (FF)
  Destination:          osd_display_m0/v_data_13 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.079ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.193 - 0.196)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_11 to osd_display_m0/v_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y6.DQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_11
    DSP48_X1Y1.B11       net (fanout=3)        1.094   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
    DSP48_X1Y1.M13       Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X22Y3.B4       net (fanout=1)        1.227   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<13>
    SLICE_X22Y3.CLK      Tas                   0.339   osd_display_m0/v_data<15>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT51
                                                       osd_display_m0/v_data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (4.758ns logic, 2.321ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point osd_display_m0/v_data_5 (SLICE_X27Y2.B1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     103.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_1 (FF)
  Destination:          osd_display_m0/v_data_5 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.155ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.317 - 0.321)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_1 to osd_display_m0/v_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y4.BQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<3>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_1
    DSP48_X1Y1.B1        net (fanout=4)        1.199   osd_display_m0/timing_gen_xy_m0/x_cnt<1>
    DSP48_X1Y1.M5        Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X27Y2.B1       net (fanout=1)        1.164   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<5>
    SLICE_X27Y2.CLK      Tas                   0.373   osd_display_m0/v_data<7>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT201
                                                       osd_display_m0/v_data_5
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (4.792ns logic, 2.363ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     103.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_5 (FF)
  Destination:          osd_display_m0/v_data_5 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.057ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.317 - 0.318)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_5 to osd_display_m0/v_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y5.BQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<7>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_5
    DSP48_X1Y1.B5        net (fanout=4)        1.101   osd_display_m0/timing_gen_xy_m0/x_cnt<5>
    DSP48_X1Y1.M5        Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X27Y2.B1       net (fanout=1)        1.164   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<5>
    SLICE_X27Y2.CLK      Tas                   0.373   osd_display_m0/v_data<7>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT201
                                                       osd_display_m0/v_data_5
    -------------------------------------------------  ---------------------------
    Total                                      7.057ns (4.792ns logic, 2.265ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     103.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               osd_display_m0/timing_gen_xy_m0/x_cnt_11 (FF)
  Destination:          osd_display_m0/v_data_5 (FF)
  Requirement:          111.111ns
  Data Path Delay:      7.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.317 - 0.315)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: osd_display_m0/timing_gen_xy_m0/x_cnt_11 to osd_display_m0/v_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y6.DQ       Tcko                  0.525   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
                                                       osd_display_m0/timing_gen_xy_m0/x_cnt_11
    DSP48_X1Y1.B11       net (fanout=3)        1.094   osd_display_m0/timing_gen_xy_m0/x_cnt<11>
    DSP48_X1Y1.M5        Tdspdo_B_M            3.894   osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
                                                       osd_display_m0/Mmult_pos_x[11]_pos_y[11]_MuLt_25_OUT
    SLICE_X27Y2.B1       net (fanout=1)        1.164   osd_display_m0/pos_x[11]_pos_y[11]_MuLt_25_OUT<5>
    SLICE_X27Y2.CLK      Tas                   0.373   osd_display_m0/v_data<7>
                                                       osd_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_27_OUT201
                                                       osd_display_m0/v_data_5
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (4.792ns logic, 2.258ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        0.18 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               osd_display_m0/osd_ram_addr_11 (FF)
  Destination:          osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.117 - 0.107)
  Source Clock:         video_clk rising at 111.111ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: osd_display_m0/osd_ram_addr_11 to osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y5.DQ       Tcko                  0.234   osd_display_m0/osd_ram_addr<11>
                                                       osd_display_m0/osd_ram_addr_11
    RAMB16_X1Y2.ADDRA11  net (fanout=2)        0.166   osd_display_m0/osd_ram_addr<11>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.168ns logic, 0.166ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point osd_display_m0/timing_gen_xy_m0/de_d1 (SLICE_X20Y9.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               osd_display_m0/timing_gen_xy_m0/de_d0 (FF)
  Destination:          osd_display_m0/timing_gen_xy_m0/de_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 111.111ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: osd_display_m0/timing_gen_xy_m0/de_d0 to osd_display_m0/timing_gen_xy_m0/de_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.CQ       Tcko                  0.200   osd_display_m0/timing_gen_xy_m0/de_d1
                                                       osd_display_m0/timing_gen_xy_m0/de_d0
    SLICE_X20Y9.DX       net (fanout=2)        0.144   osd_display_m0/timing_gen_xy_m0/de_d0
    SLICE_X20Y9.CLK      Tckdi       (-Th)    -0.048   osd_display_m0/timing_gen_xy_m0/de_d1
                                                       osd_display_m0/timing_gen_xy_m0/de_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point osd_display_m0/timing_gen_xy_m0/vs_d1 (SLICE_X16Y10.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               osd_display_m0/timing_gen_xy_m0/vs_d0 (FF)
  Destination:          osd_display_m0/timing_gen_xy_m0/vs_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 111.111ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: osd_display_m0/timing_gen_xy_m0/vs_d0 to osd_display_m0/timing_gen_xy_m0/vs_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y10.CQ      Tcko                  0.200   osd_display_m0/timing_gen_xy_m0/vs_d1
                                                       osd_display_m0/timing_gen_xy_m0/vs_d0
    SLICE_X16Y10.DX      net (fanout=15)       0.146   osd_display_m0/timing_gen_xy_m0/vs_d0
    SLICE_X16Y10.CLK     Tckdi       (-Th)    -0.048   osd_display_m0/timing_gen_xy_m0/vs_d1
                                                       osd_display_m0/timing_gen_xy_m0/vs_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        0.18 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 107.541ns (period - min period limit)
  Period: 111.111ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: osd_display_m0/osd_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 108.445ns (period - min period limit)
  Period: 111.111ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------
Slack: 109.712ns (period - min period limit)
  Period: 111.111ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: osd_display_m0/timing_gen_xy_m0/hs_d1/CLK
  Logical resource: osd_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_23/CLK
  Location pin: SLICE_X22Y12.CLK
  Clock network: video_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      1.425ns|            0|            0|            0|         2670|
| TS_video_pll_m0_clkfx         |    111.111ns|      7.914ns|          N/A|            0|            0|         2670|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.914|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2670 paths, 0 nets, and 725 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 02 17:27:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



