#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002748510 .scope module, "control_signals_tb" "control_signals_tb" 2 4;
 .timescale 0 0;
v00000000027e0e40_0 .net "BR_Address", 25 0, v00000000027e1c00_0;  1 drivers
v00000000027e1520_0 .net "Bselect", 0 0, v00000000027df390_0;  1 drivers
v00000000027e1700_0 .net "COND_BR_address", 17 0, v00000000027e1ca0_0;  1 drivers
v00000000027e0d00_0 .net "DT_address", 7 0, v00000000027e03a0_0;  1 drivers
v00000000027e17a0_0 .net "Dselect", 0 0, v00000000027df570_0;  1 drivers
v00000000027e0300_0 .net "FLAGS", 3 0, v00000000027dfd90_0;  1 drivers
v00000000027e1de0_0 .net "Rd", 4 0, v00000000027e1340_0;  1 drivers
v00000000027e09e0_0 .net "Rm", 4 0, v00000000027e13e0_0;  1 drivers
v00000000027e0940_0 .net "Rn", 4 0, v00000000027e1d40_0;  1 drivers
v00000000027e1e80_0 .net "Rt", 4 0, v00000000027e1660_0;  1 drivers
v00000000027e1f20_0 .net "SRAM_CS", 0 0, v00000000027df930_0;  1 drivers
v00000000027e1160_0 .net "SRAM_write", 0 0, v00000000027dfa70_0;  1 drivers
v00000000027e0120_0 .net "alu_function", 2 0, v00000000027dfb10_0;  1 drivers
v00000000027e0440_0 .net "branch", 5 0, v00000000027e08a0_0;  1 drivers
v00000000027e1980_0 .net "clk", 0 0, v00000000027df110_0;  1 drivers
v00000000027e1840_0 .net "constant", 0 0, v00000000027e10c0_0;  1 drivers
v00000000027e18e0_0 .net "instruction", 31 0, v00000000027df070_0;  1 drivers
v00000000027e04e0_0 .net "op", 1 0, v00000000027e0260_0;  1 drivers
v00000000027e1200_0 .net "opcode", 10 0, v00000000027e1020_0;  1 drivers
v00000000027e0da0_0 .net "read1_addr", 4 0, v00000000027e1a20_0;  1 drivers
v00000000027e0620_0 .net "read2_addr", 4 0, v00000000027e1ac0_0;  1 drivers
v00000000027e06c0_0 .net "shamt", 4 0, v00000000027e0080_0;  1 drivers
v00000000027e0760_0 .net "write_addr", 4 0, v00000000027e01c0_0;  1 drivers
v00000000027e0800_0 .net "write_en", 0 0, v00000000027e15c0_0;  1 drivers
S_0000000002748690 .scope module, "controlTester" "control_signals_TESTER" 2 45, 2 54 0, S_0000000002748510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SRAM_CS"
    .port_info 1 /INPUT 1 "SRAM_write"
    .port_info 2 /INPUT 5 "read1_addr"
    .port_info 3 /INPUT 5 "read2_addr"
    .port_info 4 /INPUT 5 "write_addr"
    .port_info 5 /INPUT 1 "write_en"
    .port_info 6 /INPUT 3 "alu_function"
    .port_info 7 /INPUT 6 "branch"
    .port_info 8 /OUTPUT 32 "instruction"
    .port_info 9 /OUTPUT 4 "FLAGS"
    .port_info 10 /OUTPUT 1 "clk"
P_0000000002781960 .param/l "stimDelay" 0 2 85, +C4<00000000000000000000000000000001>;
o00000000027863d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002748810_0 .net "Bselect", 0 0, o00000000027863d8;  0 drivers
o0000000002786408 .functor BUFZ 1, C4<z>; HiZ drive
v000000000275be30_0 .net "Dselect", 0 0, o0000000002786408;  0 drivers
v00000000027dfd90_0 .var "FLAGS", 3 0;
v00000000027dfc50_0 .net "SRAM_CS", 0 0, v00000000027df930_0;  alias, 1 drivers
v00000000027df430_0 .net "SRAM_write", 0 0, v00000000027dfa70_0;  alias, 1 drivers
v00000000027dfe30_0 .net "alu_function", 2 0, v00000000027dfb10_0;  alias, 1 drivers
v00000000027dfed0_0 .net "branch", 5 0, v00000000027e08a0_0;  alias, 1 drivers
v00000000027df110_0 .var "clk", 0 0;
o0000000002786558 .functor BUFZ 1, C4<z>; HiZ drive
v00000000027dfbb0_0 .net "constant", 0 0, o0000000002786558;  0 drivers
v00000000027df070_0 .var "instruction", 31 0;
v00000000027dff70_0 .net "read1_addr", 4 0, v00000000027e1a20_0;  alias, 1 drivers
v00000000027df6b0_0 .net "read2_addr", 4 0, v00000000027e1ac0_0;  alias, 1 drivers
v00000000027df250_0 .net "write_addr", 4 0, v00000000027e01c0_0;  alias, 1 drivers
v00000000027df2f0_0 .net "write_en", 0 0, v00000000027e15c0_0;  alias, 1 drivers
S_000000000275bed0 .scope module, "mycontrol" "control_signals" 2 42, 3 1 0, S_0000000002748510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "SRAM_CS"
    .port_info 1 /OUTPUT 1 "SRAM_write"
    .port_info 2 /OUTPUT 5 "read1_addr"
    .port_info 3 /OUTPUT 5 "read2_addr"
    .port_info 4 /OUTPUT 5 "write_addr"
    .port_info 5 /OUTPUT 1 "write_en"
    .port_info 6 /OUTPUT 3 "alu_function"
    .port_info 7 /OUTPUT 6 "branch"
    .port_info 8 /OUTPUT 1 "Bselect"
    .port_info 9 /OUTPUT 1 "constant"
    .port_info 10 /OUTPUT 1 "Dselect"
    .port_info 11 /INPUT 11 "opcode"
    .port_info 12 /INPUT 5 "Rm"
    .port_info 13 /INPUT 5 "Rn"
    .port_info 14 /INPUT 5 "Rd"
    .port_info 15 /INPUT 5 "Rt"
    .port_info 16 /INPUT 5 "shamt"
    .port_info 17 /INPUT 8 "DT_address"
    .port_info 18 /INPUT 2 "op"
    .port_info 19 /INPUT 26 "BR_Address"
    .port_info 20 /INPUT 18 "COND_BR_address"
    .port_info 21 /INPUT 1 "clk"
    .port_info 22 /INPUT 4 "FLAGS"
P_0000000002764e90 .param/l "ADD" 0 3 44, C4<10001011000>;
P_0000000002764ec8 .param/l "AND" 0 3 45, C4<10001010000>;
P_0000000002764f00 .param/l "B" 0 3 46, C4<000101>;
P_0000000002764f38 .param/l "BGT" 0 3 47, C4<01010100>;
P_0000000002764f70 .param/l "BR" 0 3 48, C4<11010110000>;
P_0000000002764fa8 .param/l "EOR" 0 3 49, C4<11001010000>;
P_0000000002764fe0 .param/l "LDURSW" 0 3 50, C4<10111000100>;
P_0000000002765018 .param/l "LSL" 0 3 51, C4<11010011011>;
P_0000000002765050 .param/l "NOP" 0 3 43, C4<0>;
P_0000000002765088 .param/l "OOR" 0 3 52, C4<10101010000>;
P_00000000027650c0 .param/l "STURW" 0 3 53, C4<10111000000>;
P_00000000027650f8 .param/l "SUB" 0 3 54, C4<11001011000>;
v00000000027df1b0_0 .net "BR_Address", 25 0, v00000000027e1c00_0;  alias, 1 drivers
v00000000027df390_0 .var "Bselect", 0 0;
v00000000027df4d0_0 .net "COND_BR_address", 17 0, v00000000027e1ca0_0;  alias, 1 drivers
v00000000027df610_0 .net "DT_address", 7 0, v00000000027e03a0_0;  alias, 1 drivers
v00000000027df570_0 .var "Dselect", 0 0;
v00000000027df750_0 .net "FLAGS", 3 0, v00000000027dfd90_0;  alias, 1 drivers
v00000000027df7f0_0 .net "Rd", 4 0, v00000000027e1340_0;  alias, 1 drivers
v00000000027df9d0_0 .net "Rm", 4 0, v00000000027e13e0_0;  alias, 1 drivers
v00000000027dfcf0_0 .net "Rn", 4 0, v00000000027e1d40_0;  alias, 1 drivers
v00000000027df890_0 .net "Rt", 4 0, v00000000027e1660_0;  alias, 1 drivers
v00000000027df930_0 .var "SRAM_CS", 0 0;
v00000000027dfa70_0 .var "SRAM_write", 0 0;
v00000000027dfb10_0 .var "alu_function", 2 0;
v00000000027e08a0_0 .var "branch", 5 0;
v00000000027e0580_0 .net "clk", 0 0, v00000000027df110_0;  alias, 1 drivers
v00000000027e10c0_0 .var "constant", 0 0;
v00000000027e1b60_0 .net "op", 1 0, v00000000027e0260_0;  alias, 1 drivers
v00000000027e0c60_0 .net "opcode", 10 0, v00000000027e1020_0;  alias, 1 drivers
v00000000027e1a20_0 .var "read1_addr", 4 0;
v00000000027e1ac0_0 .var "read2_addr", 4 0;
v00000000027e0b20_0 .net "shamt", 4 0, v00000000027e0080_0;  alias, 1 drivers
v00000000027e01c0_0 .var "write_addr", 4 0;
v00000000027e15c0_0 .var "write_en", 0 0;
E_0000000002781e20/0 .event edge, v00000000027e0c60_0, v00000000027df110_0, v00000000027dfcf0_0, v00000000027df9d0_0;
E_0000000002781e20/1 .event edge, v00000000027df7f0_0, v00000000027df1b0_0, v00000000027df890_0, v00000000027df610_0;
E_0000000002781e20/2 .event edge, v00000000027e0b20_0;
E_0000000002781e20 .event/or E_0000000002781e20/0, E_0000000002781e20/1, E_0000000002781e20/2;
S_0000000002736140 .scope module, "mydecoder" "instruction_decoder" 2 43, 4 1 0, S_0000000002748510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 11 "opcode"
    .port_info 2 /OUTPUT 5 "Rm"
    .port_info 3 /OUTPUT 5 "Rn"
    .port_info 4 /OUTPUT 5 "Rd"
    .port_info 5 /OUTPUT 5 "Rt"
    .port_info 6 /OUTPUT 5 "shamt"
    .port_info 7 /OUTPUT 8 "DT_address"
    .port_info 8 /OUTPUT 2 "op"
    .port_info 9 /OUTPUT 26 "BR_Address"
    .port_info 10 /OUTPUT 18 "COND_BR_address"
v00000000027e1c00_0 .var "BR_Address", 25 0;
v00000000027e1ca0_0 .var "COND_BR_address", 17 0;
v00000000027e03a0_0 .var "DT_address", 7 0;
v00000000027e1340_0 .var "Rd", 4 0;
v00000000027e13e0_0 .var "Rm", 4 0;
v00000000027e1d40_0 .var "Rn", 4 0;
v00000000027e1660_0 .var "Rt", 4 0;
v00000000027e1480_0 .net "instruction", 31 0, v00000000027df070_0;  alias, 1 drivers
v00000000027e0260_0 .var "op", 1 0;
v00000000027e1020_0 .var "opcode", 10 0;
v00000000027e0080_0 .var "shamt", 4 0;
E_0000000002782160 .event edge, v00000000027df070_0;
    .scope S_000000000275bed0;
T_0 ;
    %wait E_0000000002781e20;
    %load/vec4 v00000000027e0c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 11;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 11;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1712, 0, 11;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1616, 0, 11;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1476, 0, 11;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1691, 0, 11;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1472, 0, 11;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000027e08a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v00000000027e0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df390_0, 0, 1;
    %load/vec4 v00000000027dfcf0_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %load/vec4 v00000000027df9d0_0;
    %store/vec4 v00000000027e1ac0_0, 0, 5;
    %load/vec4 v00000000027df7f0_0;
    %store/vec4 v00000000027e01c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000027dfb10_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000027e08a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v00000000027e0580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
T_0.14 ;
T_0.13 ;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v00000000027e0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df390_0, 0, 1;
    %load/vec4 v00000000027dfcf0_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %load/vec4 v00000000027df9d0_0;
    %store/vec4 v00000000027e1ac0_0, 0, 5;
    %load/vec4 v00000000027df7f0_0;
    %store/vec4 v00000000027e01c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000027dfb10_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000027e08a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v00000000027e0580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
T_0.18 ;
T_0.17 ;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v00000000027df1b0_0;
    %pad/u 6;
    %store/vec4 v00000000027e08a0_0, 0, 6;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v00000000027df890_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v00000000027e0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df390_0, 0, 1;
    %load/vec4 v00000000027dfcf0_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %load/vec4 v00000000027df9d0_0;
    %store/vec4 v00000000027e1ac0_0, 0, 5;
    %load/vec4 v00000000027df7f0_0;
    %store/vec4 v00000000027e01c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027dfb10_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000027e08a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000000027e0580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
T_0.22 ;
T_0.21 ;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v00000000027e0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %load/vec4 v00000000027dfcf0_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df390_0, 0, 1;
    %load/vec4 v00000000027df610_0;
    %pad/u 1;
    %store/vec4 v00000000027e10c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000027dfb10_0, 0, 3;
    %load/vec4 v00000000027df890_0;
    %store/vec4 v00000000027e01c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v00000000027e0580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
T_0.26 ;
T_0.25 ;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v00000000027e0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df390_0, 0, 1;
    %load/vec4 v00000000027dfcf0_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %load/vec4 v00000000027df7f0_0;
    %store/vec4 v00000000027e01c0_0, 0, 5;
    %load/vec4 v00000000027e0b20_0;
    %pad/u 1;
    %store/vec4 v00000000027e10c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027dfb10_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000027e08a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v00000000027e0580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
T_0.30 ;
T_0.29 ;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v00000000027e0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.32, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df390_0, 0, 1;
    %load/vec4 v00000000027dfcf0_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %load/vec4 v00000000027df9d0_0;
    %store/vec4 v00000000027e1ac0_0, 0, 5;
    %load/vec4 v00000000027df7f0_0;
    %store/vec4 v00000000027e01c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000027dfb10_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000027e08a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v00000000027e0580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
T_0.34 ;
T_0.33 ;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v00000000027e0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.36, 8;
    %load/vec4 v00000000027df890_0;
    %store/vec4 v00000000027e1ac0_0, 0, 5;
    %load/vec4 v00000000027dfcf0_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %load/vec4 v00000000027df610_0;
    %pad/u 1;
    %store/vec4 v00000000027e10c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000027dfb10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v00000000027e0580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
T_0.38 ;
T_0.37 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000000027e0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df390_0, 0, 1;
    %load/vec4 v00000000027dfcf0_0;
    %store/vec4 v00000000027e1a20_0, 0, 5;
    %load/vec4 v00000000027df9d0_0;
    %store/vec4 v00000000027e1ac0_0, 0, 5;
    %load/vec4 v00000000027df7f0_0;
    %store/vec4 v00000000027e01c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000027dfb10_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000027e08a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027dfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df570_0, 0, 1;
    %jmp T_0.41;
T_0.40 ;
    %load/vec4 v00000000027e0580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e15c0_0, 0, 1;
T_0.42 ;
T_0.41 ;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002736140;
T_1 ;
    %wait E_0000000002782160;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1112, 0, 11;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000027e13e0_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 6, 10, 5;
    %pad/u 5;
    %store/vec4 v00000000027e0080_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1340_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1104, 0, 11;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000027e13e0_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 6, 10, 5;
    %pad/u 5;
    %store/vec4 v00000000027e0080_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1340_0, 0, 5;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 160, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/u 191, 0, 11;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 5, 0, 11;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 26, 0, 2;
    %store/vec4 v00000000027e1c00_0, 0, 26;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 672, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/u 679, 0, 11;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 84, 0, 11;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 19, 5, 4;
    %pad/u 18;
    %store/vec4 v00000000027e1ca0_0, 0, 18;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1660_0, 0, 5;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1712, 0, 11;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000027e13e0_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 6, 10, 5;
    %pad/u 5;
    %store/vec4 v00000000027e0080_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1340_0, 0, 5;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1616, 0, 11;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000027e13e0_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 6, 10, 5;
    %pad/u 5;
    %store/vec4 v00000000027e0080_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1340_0, 0, 5;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1476, 0, 11;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 9, 12, 5;
    %pad/u 8;
    %store/vec4 v00000000027e03a0_0, 0, 8;
    %load/vec4 v00000000027e1480_0;
    %parti/s 2, 10, 5;
    %store/vec4 v00000000027e0260_0, 0, 2;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1660_0, 0, 5;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1691, 0, 11;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000027e13e0_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 6, 10, 5;
    %pad/u 5;
    %store/vec4 v00000000027e0080_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1340_0, 0, 5;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1360, 0, 11;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000027e13e0_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 6, 10, 5;
    %pad/u 5;
    %store/vec4 v00000000027e0080_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1340_0, 0, 5;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1472, 0, 11;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 9, 12, 5;
    %pad/u 8;
    %store/vec4 v00000000027e03a0_0, 0, 8;
    %load/vec4 v00000000027e1480_0;
    %parti/s 2, 10, 5;
    %store/vec4 v00000000027e0260_0, 0, 2;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1660_0, 0, 5;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1624, 0, 11;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v00000000027e1480_0;
    %parti/s 11, 21, 6;
    %store/vec4 v00000000027e1020_0, 0, 11;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000027e13e0_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 6, 10, 5;
    %pad/u 5;
    %store/vec4 v00000000027e0080_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 5, 4;
    %store/vec4 v00000000027e1d40_0, 0, 5;
    %load/vec4 v00000000027e1480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000000027e1340_0, 0, 5;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000000027e1020_0, 0, 11;
T_1.21 ;
T_1.19 ;
T_1.17 ;
T_1.15 ;
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002748690;
T_2 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df110_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df110_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df110_0, 0, 1;
    %pushi/vec4 2332102858, 0, 32;
    %store/vec4 v00000000027df070_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df110_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027df110_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027df110_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000002748510;
T_3 ;
    %vpi_call 2 48 "$dumpfile", "control_siganls.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002748690 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "control_signals_tb.v";
    "./control_signals.v";
    "./../instruction_decoder/instruction_decoder.v";
