# Compile of fulladder.vhd failed with 6 errors.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# 4 compiles, 1 failed with 6 errors.
# Compile of fulladder.vhd failed with 2 errors.
# Compile of fulladder.vhd was successful.
vsim -gui work.full_adder(struct)
# vsim -gui work.full_adder(struct) 
# Start time: 03:30:32 on Apr 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder(struct)
# Loading work.xor3(df)
# Loading work.and2(df)
# Loading work.or3(df)
add wave -position end  sim:/full_adder/A
add wave -position end  sim:/full_adder/B
add wave -position end  sim:/full_adder/Cin
add wave -position end  sim:/full_adder/Sum
add wave -position end  sim:/full_adder/Cout
do forces.txt
run
quit -sim
# End time: 03:55:11 on Apr 07,2021, Elapsed time: 0:24:39
# Errors: 0, Warnings: 6
# Compile of fulladder.vhd failed with 1 errors.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# 4 compiles, 1 failed with 1 error.
# Compile of fulladder.vhd failed with 5 errors.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# 4 compiles, 1 failed with 5 errors.
# Compile of fulladder.vhd failed with 5 errors.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# 6 compiles, 1 failed with 5 errors.
# Compile of fulladder.vhd failed with 6 errors.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# 6 compiles, 1 failed with 6 errors.
# Compile of fulladder.vhd failed with 4 errors.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of fulladder.vhd failed with 1 errors.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.full_adder(haddor)
# vsim -gui work.full_adder(haddor) 
# Start time: 04:02:23 on Apr 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder(haddor)
# Loading work.hadder(dataflow)
# Loading work.or_gate(dataflow)
add wave -position end  sim:/full_adder/A
add wave -position end  sim:/full_adder/B
add wave -position end  sim:/full_adder/Cin
add wave -position end  sim:/full_adder/Sum
add wave -position end  sim:/full_adder/Cout
do forces.txt
run
quit -sim
# End time: 04:39:47 on Apr 07,2021, Elapsed time: 0:37:24
# Errors: 0, Warnings: 9
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# Compile of simpleTB.vhd failed with 1 errors.
# Compile of tb.vhd failed with 1 errors.
# 8 compiles, 2 failed with 2 errors.
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# Compile of simpleTB.vhd failed with 1 errors.
# Compile of tb.vhd failed with 1 errors.
# 8 compiles, 2 failed with 2 errors.
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# Compile of simpleTB.vhd failed with 1 errors.
# Compile of tb.vhd failed with 1 errors.
# 8 compiles, 2 failed with 2 errors.
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# Compile of simpleTB.vhd failed with 1 errors.
# Compile of tb.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# Compile of tb.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 04:45:56 on Apr 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(behavior)
# Loading work.full_adder(df)
# Loading work.full_adder(struct)
# Loading work.xor3(df)
# Loading work.and2(df)
# Loading work.or3(df)
add wave -position end  sim:/tb/sA
add wave -position end  sim:/tb/sB
add wave -position end  sim:/tb/sCin
add wave -position end  sim:/tb/sSum1
add wave -position end  sim:/tb/sSum2
add wave -position end  sim:/tb/sCout1
add wave -position end  sim:/tb/sCout2
run
quit -sim
# End time: 04:49:21 on Apr 07,2021, Elapsed time: 0:03:25
# Errors: 0, Warnings: 8
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# Compile of tb.vhd failed with 2 errors.
# 7 compiles, 1 failed with 2 errors.
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# Compile of tb.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 04:49:59 on Apr 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(behavior)
# Loading work.full_adder(df)
# Loading work.full_adder(struct)
# Loading work.xor3(df)
# Loading work.and2(df)
# Loading work.or3(df)
# ** Error: (vsim-3170) Could not find 'full_adder(structure)'.
#         Searched libraries:
#             C:/Users/samha/OneDrive/Desktop/FA/work
# Error loading design
# End time: 04:50:02 on Apr 07,2021, Elapsed time: 0:00:03
# Errors: 1, Warnings: 3
# Compile of fulladder.vhd was successful.
# Compile of and2.vhd was successful with warnings.
# Compile of or3.vhd was successful with warnings.
# Compile of xor3.vhd was successful with warnings.
# Compile of hadder.vhd was successful.
# Compile of or_gate.vhd was successful.
# Compile of tb.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 04:51:07 on Apr 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(behavior)
# Loading work.full_adder(df)
# Loading work.full_adder(struct)
# Loading work.xor3(df)
# Loading work.and2(df)
# Loading work.or3(df)
# Loading work.full_adder(haddor)
# Loading work.hadder(dataflow)
# Loading work.or_gate(dataflow)
add wave -position end  sim:/tb/sA
add wave -position end  sim:/tb/sB
add wave -position end  sim:/tb/sCin
add wave -position end  sim:/tb/sSum1
add wave -position end  sim:/tb/sSum2
add wave -position end  sim:/tb/sSum3
add wave -position end  sim:/tb/sCout1
add wave -position end  sim:/tb/sCout2
add wave -position end  sim:/tb/sCout3
run
                                                                                      