include "../circuits/basic_templates/logic_gates/and/and.circom";

component main = AND()
