# Multi-Operation-ALU-VHDL
VHDL project for the course "Informatica Industriale" @unimib

- [ ] MOALU
    - [ ] FSM
    - [ ] Decode logic
    - [x] ALU:
        - [x] ADD
        - [x] C2
        - [x] SUB
        - [x] COMP
    - [ ] Registers:
        - [ ] PIPO
        - [ ] SIPO
        - [ ] PISO


