module wideexpr_00079(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({((1'sb0)>>(s5))&((-((({4{1'b0}})-(~(4'sb0110)))>>>((ctrl[4]?(ctrl[3]?u1:1'sb0):$signed(s6)))))^($signed($unsigned(((4'sb1110)>=(s2))^((3'b001)>=(5'b11001)))))),-((((ctrl[2]?s3:s0))-($signed(-((ctrl[4]?4'sb1110:s5)))))>>>($signed(((ctrl[6]?(4'sb0010)<<(u5):(u7)^~(u1)))-(4'sb1011)))),(u5)>>((+(((s0)^((s7)+(1'sb0)))|(-((u7)&(4'b1000)))))&((6'b101010)<=(-(((3'sb000)+(6'sb001101))^(3'sb111))))),$unsigned((s3)&((s7)-(+(s4))))})<<<(+(-({($unsigned((ctrl[5]?{3{4'sb0000}}:(ctrl[5]?3'sb011:6'sb010001))))>>>(3'b111),$signed({{1{3'sb101}},3'sb101,$signed(s6),((ctrl[3]?1'sb1:s5))>>($signed(s3))})})));
  assign y1 = ~|(~(((ctrl[3]?{4{($signed(s2))==({s7,3'sb110,u5})}}:(ctrl[1]?&((ctrl[3]?s2:s6)):$unsigned((u7)-(6'b101011)))))-(!(1'sb1))));
  assign y2 = ((+({-(4'sb0011),(+(6'b110101))|($signed(1'sb0))}))+((1'sb0)+(4'sb0010)))<<({s3,s4,(ctrl[4]?((ctrl[1]?-(1'sb0):2'sb00))|((s3)>>(2'b11)):$signed(-($signed(6'sb010010)))),$unsigned(u0)});
  assign y3 = &(4'sb0111);
  assign y4 = {((s4)>>>((ctrl[5]?$signed((s4)<<((1'b0)<<(s5))):2'sb10)))&($signed(+(3'sb001))),4'b0010};
  assign y5 = ((2'sb11)&(1'sb1))<<((s0)<=(s2));
  assign y6 = 5'sb10010;
  assign y7 = {(ctrl[7]?+(+(s7)):s3),s4,(ctrl[6]?3'sb101:((-(s0))^~(s2))<<<(3'sb000)),!((s3)>=({1{(u3)<=(5'sb11001)}}))};
endmodule
