__design_bin_path=/home/windyphony/Documents/verilog/project_APB/tb_final_project/sim
opt_data_elab=/home/windyphony/Documents/verilog/project_APB/tb_final_project/sim/work/@_opt
