Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 12 20:49:22 2020
| Host         : DESKTOP-SJTAGQE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MUL_control_sets_placed.rpt
| Design       : MUL
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |               5 |            5 |
| No           | Yes                   | No                     |              13 |            7 |
| Yes          | No                    | No                     |              18 |            5 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------+---------------------------+------------------+----------------+--------------+
|        Clock Signal        |          Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------+---------------------------+------------------+----------------+--------------+
|  G1/Q_O_reg[1]_LDC_i_1_n_0 |                                 | G1/Q_O_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  G1/Q_O_reg[0]_LDC_i_1_n_0 |                                 | G1/Q_O_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  G1/Q_O_reg[2]_LDC_i_1_n_0 |                                 | G1/Q_O_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  G1/Q_O_reg[3]_LDC_i_1_n_0 |                                 | G1/Q_O_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             |                                 | G1/Q_O_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             |                                 | G1/Q_O_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             |                                 | G1/Q_O_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             |                                 | G1/Q_O_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             |                                 | Start_IBUF                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | G1/FSM_onehot_state_reg_n_0_[2] | G1/Q_O_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | G1/FSM_onehot_state_reg_n_0_[2] | G1/Q_O_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | G1/FSM_onehot_state_reg_n_0_[2] | G1/Q_O_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | G1/FSM_onehot_state_reg_n_0_[2] | G1/Q_O_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             | G1/DONE_i_1_n_0                 | Start_IBUF                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG             |                                 |                           |                1 |              3 |         3.00 |
|  G1/E[0]                   |                                 | G1/RESET                  |                1 |              4 |         4.00 |
|  G1/RESET_reg_0[0]         |                                 |                           |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG             | G1/FSM_onehot_state_reg_n_0_[2] | Start_IBUF                |                1 |              4 |         4.00 |
|  G1/AD_reg_0[0]            |                                 | G1/RESET                  |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG             | G1/FSM_onehot_state[4]_i_1_n_0  | Start_IBUF                |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG             | G1/PRODUCT[7]_i_1_n_0           |                           |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG             | G1/count0                       |                           |                3 |             10 |         3.33 |
+----------------------------+---------------------------------+---------------------------+------------------+----------------+--------------+


