INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/or_1/or_1.srcs/sources_1/new/or_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/or_1/or_1.srcs/sim_1/new/test_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_1
