/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [10:0] celloutsig_0_4z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [31:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[183] ? celloutsig_1_0z : in_data[178];
  assign celloutsig_1_8z = ~((celloutsig_1_5z[2] | celloutsig_1_7z[5]) & (celloutsig_1_3z[5] | in_data[139]));
  assign celloutsig_0_9z = celloutsig_0_2z | celloutsig_0_8z;
  assign celloutsig_0_8z = celloutsig_0_4z[6] ^ celloutsig_0_4z[7];
  assign celloutsig_1_0z = in_data[175] ^ in_data[157];
  assign celloutsig_1_2z = in_data[137] ^ celloutsig_1_1z;
  assign celloutsig_1_10z = { in_data[164:152], celloutsig_1_9z, celloutsig_1_4z } === celloutsig_1_3z[25:8];
  assign celloutsig_1_12z = { celloutsig_1_3z[22:9], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z } === { celloutsig_1_7z[11:4], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[90:87] || in_data[91:88];
  assign celloutsig_0_2z = celloutsig_0_0z < in_data[40:37];
  assign celloutsig_1_18z = celloutsig_1_2z & ~(celloutsig_1_12z);
  assign celloutsig_0_0z = - in_data[75:72];
  assign celloutsig_1_15z = celloutsig_1_1z & celloutsig_1_5z[1];
  assign celloutsig_1_6z = celloutsig_1_3z[8:1] >> { celloutsig_1_3z[27:21], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z } >> { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_3z = { in_data[188:158], celloutsig_1_1z } ~^ { in_data[174:144], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[98:96], celloutsig_1_4z } ~^ celloutsig_1_3z[4:1];
  assign celloutsig_1_7z = celloutsig_1_3z[18:6] ~^ celloutsig_1_3z[17:5];
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_2z) | in_data[106]);
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 11'h000;
    else if (!celloutsig_1_18z) celloutsig_0_4z = { in_data[87:85], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_9z = celloutsig_1_5z;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
