# MIPS-CPU
5-stage pipelined CPU with 50 instructions implemented by Verilog