

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_63_2'
================================================================
* Date:           Thu May  2 23:57:09 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.435 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_2  |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1383|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    288|    -|
|Register         |        -|    -|    1249|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1249|   1671|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln65_1_fu_683_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln65_2_fu_705_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln65_3_fu_727_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln65_4_fu_749_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln65_5_fu_771_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln65_6_fu_793_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln65_7_fu_815_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln65_fu_652_p2    |         +|   0|  0|  15|           8|           2|
    |addr_cmp11_fu_980_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp17_fu_966_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp23_fu_952_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp29_fu_938_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp35_fu_929_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp41_fu_885_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp47_fu_876_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp53_fu_867_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp59_fu_858_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp5_fu_994_p2   |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp65_fu_849_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp71_fu_840_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp77_fu_677_p2  |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp_fu_1008_p2   |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln63_fu_636_p2   |      icmp|   0|  0|  15|           8|           1|
    |delay_line_I_0_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_I_2_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_I_3_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_I_4_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_I_5_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_I_6_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_I_7_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_Q_0_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_Q_2_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_Q_3_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_Q_4_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_Q_5_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_Q_6_d0     |    select|   0|  0|  18|           1|          18|
    |delay_line_Q_7_d0     |    select|   0|  0|  18|           1|          18|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1383|         983|        1180|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_1_fu_194               |   9|          2|    8|         16|
    |reuse_addr_reg14_fu_162  |   9|          2|   64|        128|
    |reuse_addr_reg20_fu_154  |   9|          2|   64|        128|
    |reuse_addr_reg26_fu_146  |   9|          2|   64|        128|
    |reuse_addr_reg2_fu_178   |   9|          2|   64|        128|
    |reuse_addr_reg32_fu_138  |   9|          2|   64|        128|
    |reuse_addr_reg38_fu_130  |   9|          2|   64|        128|
    |reuse_addr_reg44_fu_122  |   9|          2|   64|        128|
    |reuse_addr_reg50_fu_114  |   9|          2|   64|        128|
    |reuse_addr_reg56_fu_106  |   9|          2|   64|        128|
    |reuse_addr_reg62_fu_98   |   9|          2|   64|        128|
    |reuse_addr_reg68_fu_90   |   9|          2|   64|        128|
    |reuse_addr_reg74_fu_82   |   9|          2|   64|        128|
    |reuse_addr_reg8_fu_170   |   9|          2|   64|        128|
    |reuse_addr_reg_fu_186    |   9|          2|   64|        128|
    |reuse_reg13_fu_166       |   9|          2|   18|         36|
    |reuse_reg19_fu_158       |   9|          2|   18|         36|
    |reuse_reg1_fu_182        |   9|          2|   18|         36|
    |reuse_reg25_fu_150       |   9|          2|   18|         36|
    |reuse_reg31_fu_142       |   9|          2|   18|         36|
    |reuse_reg37_fu_134       |   9|          2|   18|         36|
    |reuse_reg43_fu_126       |   9|          2|   18|         36|
    |reuse_reg49_fu_118       |   9|          2|   18|         36|
    |reuse_reg55_fu_110       |   9|          2|   18|         36|
    |reuse_reg61_fu_102       |   9|          2|   18|         36|
    |reuse_reg67_fu_94        |   9|          2|   18|         36|
    |reuse_reg73_fu_86        |   9|          2|   18|         36|
    |reuse_reg7_fu_174        |   9|          2|   18|         36|
    |reuse_reg_fu_190         |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 288|         64| 1159|       2318|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |addr_cmp11_reg_1618           |   1|   0|    1|          0|
    |addr_cmp17_reg_1613           |   1|   0|    1|          0|
    |addr_cmp23_reg_1608           |   1|   0|    1|          0|
    |addr_cmp29_reg_1603           |   1|   0|    1|          0|
    |addr_cmp35_reg_1598           |   1|   0|    1|          0|
    |addr_cmp41_reg_1593           |   1|   0|    1|          0|
    |addr_cmp47_reg_1588           |   1|   0|    1|          0|
    |addr_cmp53_reg_1583           |   1|   0|    1|          0|
    |addr_cmp59_reg_1578           |   1|   0|    1|          0|
    |addr_cmp5_reg_1623            |   1|   0|    1|          0|
    |addr_cmp65_reg_1573           |   1|   0|    1|          0|
    |addr_cmp71_reg_1568           |   1|   0|    1|          0|
    |addr_cmp77_reg_1475           |   1|   0|    1|          0|
    |addr_cmp_reg_1628             |   1|   0|    1|          0|
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |delay_line_I_1_addr_reg_1546  |   5|   0|    5|          0|
    |delay_line_I_2_addr_reg_1534  |   5|   0|    5|          0|
    |delay_line_I_3_addr_reg_1522  |   5|   0|    5|          0|
    |delay_line_I_4_addr_reg_1510  |   5|   0|    5|          0|
    |delay_line_I_5_addr_reg_1498  |   5|   0|    5|          0|
    |delay_line_I_6_addr_reg_1486  |   5|   0|    5|          0|
    |delay_line_I_7_addr_reg_1469  |   5|   0|    5|          0|
    |delay_line_Q_1_addr_reg_1552  |   5|   0|    5|          0|
    |delay_line_Q_2_addr_reg_1540  |   5|   0|    5|          0|
    |delay_line_Q_3_addr_reg_1528  |   5|   0|    5|          0|
    |delay_line_Q_4_addr_reg_1516  |   5|   0|    5|          0|
    |delay_line_Q_5_addr_reg_1504  |   5|   0|    5|          0|
    |delay_line_Q_6_addr_reg_1492  |   5|   0|    5|          0|
    |delay_line_Q_7_addr_reg_1480  |   5|   0|    5|          0|
    |i_1_fu_194                    |   8|   0|    8|          0|
    |lshr_ln1_reg_1464             |   5|   0|    5|          0|
    |reuse_addr_reg14_fu_162       |  64|   0|   64|          0|
    |reuse_addr_reg20_fu_154       |  64|   0|   64|          0|
    |reuse_addr_reg26_fu_146       |  64|   0|   64|          0|
    |reuse_addr_reg2_fu_178        |  64|   0|   64|          0|
    |reuse_addr_reg32_fu_138       |  64|   0|   64|          0|
    |reuse_addr_reg38_fu_130       |  64|   0|   64|          0|
    |reuse_addr_reg44_fu_122       |  64|   0|   64|          0|
    |reuse_addr_reg50_fu_114       |  64|   0|   64|          0|
    |reuse_addr_reg56_fu_106       |  64|   0|   64|          0|
    |reuse_addr_reg62_fu_98        |  64|   0|   64|          0|
    |reuse_addr_reg68_fu_90        |  64|   0|   64|          0|
    |reuse_addr_reg74_fu_82        |  64|   0|   64|          0|
    |reuse_addr_reg8_fu_170        |  64|   0|   64|          0|
    |reuse_addr_reg_fu_186         |  64|   0|   64|          0|
    |reuse_reg13_fu_166            |  18|   0|   18|          0|
    |reuse_reg19_fu_158            |  18|   0|   18|          0|
    |reuse_reg1_fu_182             |  18|   0|   18|          0|
    |reuse_reg25_fu_150            |  18|   0|   18|          0|
    |reuse_reg31_fu_142            |  18|   0|   18|          0|
    |reuse_reg37_fu_134            |  18|   0|   18|          0|
    |reuse_reg43_fu_126            |  18|   0|   18|          0|
    |reuse_reg49_fu_118            |  18|   0|   18|          0|
    |reuse_reg55_fu_110            |  18|   0|   18|          0|
    |reuse_reg61_fu_102            |  18|   0|   18|          0|
    |reuse_reg67_fu_94             |  18|   0|   18|          0|
    |reuse_reg73_fu_86             |  18|   0|   18|          0|
    |reuse_reg7_fu_174             |  18|   0|   18|          0|
    |reuse_reg_fu_190              |  18|   0|   18|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1249|   0| 1249|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_63_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_63_2|  return value|
|delay_line_I_7_address0  |  out|    5|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_ce0       |  out|    1|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_we0       |  out|    1|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_d0        |  out|   18|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_address1  |  out|    5|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_ce1       |  out|    1|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_q1        |   in|   18|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_6_address0  |  out|    5|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_ce0       |  out|    1|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_we0       |  out|    1|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_d0        |  out|   18|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_address1  |  out|    5|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_ce1       |  out|    1|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_q1        |   in|   18|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_5_address0  |  out|    5|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_ce0       |  out|    1|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_we0       |  out|    1|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_d0        |  out|   18|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_address1  |  out|    5|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_ce1       |  out|    1|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_q1        |   in|   18|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_4_address0  |  out|    5|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_ce0       |  out|    1|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_we0       |  out|    1|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_d0        |  out|   18|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_address1  |  out|    5|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_ce1       |  out|    1|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_q1        |   in|   18|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_3_address0  |  out|    5|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_ce0       |  out|    1|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_we0       |  out|    1|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_d0        |  out|   18|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_address1  |  out|    5|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_ce1       |  out|    1|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_q1        |   in|   18|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_2_address0  |  out|    5|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_ce0       |  out|    1|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_we0       |  out|    1|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_d0        |  out|   18|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_address1  |  out|    5|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_ce1       |  out|    1|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_q1        |   in|   18|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_1_address0  |  out|    5|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_ce0       |  out|    1|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_we0       |  out|    1|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_d0        |  out|   18|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_address1  |  out|    5|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_ce1       |  out|    1|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_q1        |   in|   18|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_0_address0  |  out|    5|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_ce0       |  out|    1|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_we0       |  out|    1|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_d0        |  out|   18|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_address1  |  out|    5|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_ce1       |  out|    1|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_q1        |   in|   18|   ap_memory|                     delay_line_I_0|         array|
|delay_line_Q_7_address0  |  out|    5|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_ce0       |  out|    1|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_we0       |  out|    1|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_d0        |  out|   18|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_address1  |  out|    5|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_ce1       |  out|    1|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_q1        |   in|   18|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_6_address0  |  out|    5|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_ce0       |  out|    1|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_we0       |  out|    1|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_d0        |  out|   18|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_address1  |  out|    5|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_ce1       |  out|    1|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_q1        |   in|   18|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_5_address0  |  out|    5|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_ce0       |  out|    1|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_we0       |  out|    1|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_d0        |  out|   18|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_address1  |  out|    5|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_ce1       |  out|    1|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_q1        |   in|   18|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_4_address0  |  out|    5|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_ce0       |  out|    1|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_we0       |  out|    1|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_d0        |  out|   18|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_address1  |  out|    5|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_ce1       |  out|    1|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_q1        |   in|   18|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_3_address0  |  out|    5|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_ce0       |  out|    1|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_we0       |  out|    1|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_d0        |  out|   18|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_address1  |  out|    5|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_ce1       |  out|    1|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_q1        |   in|   18|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_2_address0  |  out|    5|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_ce0       |  out|    1|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_we0       |  out|    1|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_d0        |  out|   18|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_address1  |  out|    5|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_ce1       |  out|    1|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_q1        |   in|   18|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_1_address0  |  out|    5|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_ce0       |  out|    1|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_we0       |  out|    1|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_d0        |  out|   18|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_address1  |  out|    5|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_ce1       |  out|    1|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_q1        |   in|   18|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_0_address0  |  out|    5|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_ce0       |  out|    1|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_we0       |  out|    1|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_d0        |  out|   18|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_address1  |  out|    5|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_ce1       |  out|    1|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_q1        |   in|   18|   ap_memory|                     delay_line_Q_0|         array|
+-------------------------+-----+-----+------------+-----------------------------------+--------------+

