Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 11:34:12 2024
| Host         : eecs-digital-19 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 ram_addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            renderer_buffer/BRAM_reg_10/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 7.157ns (78.918%)  route 1.912ns (21.082%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 11.460 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.809    -2.238    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -6.159 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -4.141    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.045 r  wizard_hdmi/clkout1_buf/O
                         net (fo=3154, routed)        1.700    -2.345    clk_pixel
    DSP48_X1Y28          DSP48E1                                      r  ram_addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     3.170 r  ram_addrb0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.172    ram_addrb0_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.690 r  ram_addrb/P[4]
                         net (fo=1, routed)           0.936     5.626    vsg/h_counter/P[4]
    SLICE_X60Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.750 r  vsg/h_counter/BRAM_reg_2_i_10/O
                         net (fo=2, routed)           0.974     6.724    renderer_buffer/ADDRBWRADDR[4]
    RAMB36_X1Y15         RAMB36E1                                     r  renderer_buffer/BRAM_reg_10/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.060    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     8.204 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     9.838    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.929 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.683    11.612    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.918 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.841    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.932 r  wizard_hdmi/clkout1_buf/O
                         net (fo=3154, routed)        1.528    11.460    renderer_buffer/clk_pixel
    RAMB36_X1Y15         RAMB36E1                                     r  renderer_buffer/BRAM_reg_10/CLKBWRCLK
                         clock pessimism             -0.430    11.031    
                         clock uncertainty           -0.210    10.821    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.255    renderer_buffer/BRAM_reg_10
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  3.531    




