# 13.19. Changes in PTX ISA Version 7.1

## 13.19. [Changes in PTX ISA Version 7.1](https://docs.nvidia.com/cuda/parallel-thread-execution/#changes-in-ptx-isa-version-7-1)[](https://docs.nvidia.com/cuda/parallel-thread-execution/#changes-in-ptx-isa-version-7-1 "Permalink to this headline")

New Features

PTX ISA version 7.1 introduces the following new features:

* Support for `sm_86` target architecture.
* Adds a new operator, `mask()`, to extract a specific byte from variable’s address used in
  initializers.
* Extends `tex` and `tld4` instructions to return an optional predicate that indicates if data
  at specified coordinates is resident in memory.
* Extends single-bit `wmma` and `mma` instructions to support `.and` operation.
* Extends `mma` instruction to support `.sp` modifier that allows matrix multiply-accumulate
  operation when input matrix A is sparse.
* Extends `mbarrier.test_wait` instruction to test the completion of specific phase parity.

Semantic Changes and Clarifications

None.