library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity ejercicioF is

	port
	(
		--INput ports
		S : in std_logic_vector(1 downto 0);
		D : in std_logic_vector(3 downto 0);
		--Output ports
		
		Z : out std_logic_vector(3 downto 0);
		
end ejercicioF;


architecture seleccion of ejercicioF is
	
component Ejercicio1

	port
	(
		-- Input ports
		<name>	: in  <type>;
		<name>	: in  <type> := <default_value>;

		-- Inout ports
		<name>	: inout <type>;

		-- Output ports
		<name>	: out <type>;
		<name>	: out <type> := <default_value>
	);

end component;

	
begin
	
end seleccion;
