$comment
	File created using the following command:
		vcd file Lab_FPGA.msim.vcd -direction
$end
$date
	Mon Oct 21 16:14:46 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Lab_FPGA_vlg_vec_tst $end
$var reg 1 ! SW1 $end
$var reg 1 " SW2 $end
$var reg 1 # SW3 $end
$var wire 1 $ LED $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , LED~output_o $end
$var wire 1 - SW1~input_o $end
$var wire 1 . SW2~input_o $end
$var wire 1 / SW3~input_o $end
$var wire 1 0 LED~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
x%
0&
1'
x(
1)
1*
1+
x,
0-
0.
0/
x0
$end
#4679
00
#7319
0,
0$
#1000000
