<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pemx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-pemx-defs.h</h1><a href="cvmx-pemx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-pemx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon pemx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_PEMX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PEMX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a3526513e2e7dd96a5ac05379876f6865" title="cvmx-pemx-defs.h">CVMX_PEMX_BAR1_INDEXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00059"></a>00059         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00060"></a>00060             <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 2)))
<a name="l00061"></a>00061                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00062"></a>00062             <span class="keywordflow">break</span>;
<a name="l00063"></a>00063         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00064"></a>00064             <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l00065"></a>00065                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00066"></a>00066             <span class="keywordflow">break</span>;
<a name="l00067"></a>00067         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00068"></a>00068             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00069"></a>00069                 <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 3)))
<a name="l00070"></a>00070                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00071"></a>00071             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00072"></a>00072                 <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 3)))
<a name="l00073"></a>00073                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00074"></a>00074         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00075"></a>00075             <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; (((block_id &gt;= 1) &amp;&amp; (block_id &lt;= 3))))
<a name="l00076"></a>00076                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00077"></a>00077             <span class="keywordflow">break</span>;
<a name="l00078"></a>00078         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00079"></a>00079         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00080"></a>00080         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00081"></a>00081         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00082"></a>00082         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00083"></a>00083             <span class="keywordflow">if</span> (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l00084"></a>00084                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00085"></a>00085             <span class="keywordflow">break</span>;
<a name="l00086"></a>00086     }
<a name="l00087"></a>00087     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_BAR1_INDEXX (%lu, %lu) not supported on this chip\n&quot;</span>, offset, block_id);
<a name="l00088"></a>00088     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00089"></a>00089 }
<a name="l00090"></a>00090 <span class="preprocessor">#else</span>
<a name="l00091"></a><a class="code" href="cvmx-pemx-defs_8h.html#a3526513e2e7dd96a5ac05379876f6865">00091</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a3526513e2e7dd96a5ac05379876f6865" title="cvmx-pemx-defs.h">CVMX_PEMX_BAR1_INDEXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00094"></a>00094         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00095"></a>00095             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00096"></a>00096         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00097"></a>00097             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00098"></a>00098         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00099"></a>00099             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00100"></a>00100                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00101"></a>00101             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00102"></a>00102                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00103"></a>00103         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00104"></a>00104             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00105"></a>00105         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00106"></a>00106         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00107"></a>00107         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00108"></a>00108         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00109"></a>00109         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00110"></a>00110             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00111"></a>00111     }
<a name="l00112"></a>00112     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00113"></a>00113 }
<a name="l00114"></a>00114 <span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a16555ec3889adf28d2496f6f90e20850">CVMX_PEMX_BAR2_MASK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00119"></a>00119         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00120"></a>00120             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00121"></a>00121                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00122"></a>00122             <span class="keywordflow">break</span>;
<a name="l00123"></a>00123         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00124"></a>00124             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00125"></a>00125                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00126"></a>00126             <span class="keywordflow">break</span>;
<a name="l00127"></a>00127         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00128"></a>00128             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00129"></a>00129                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00130"></a>00130                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00131"></a>00131             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00132"></a>00132                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00133"></a>00133                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00134"></a>00134         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00135"></a>00135             <span class="keywordflow">if</span> (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))
<a name="l00136"></a>00136                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C10000B0ull) + ((offset) &amp; 3) * 0x1000000ull - 16777216*1;
<a name="l00137"></a>00137             <span class="keywordflow">break</span>;
<a name="l00138"></a>00138         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00139"></a>00139         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00140"></a>00140         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00141"></a>00141         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00142"></a>00142             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00143"></a>00143                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000130ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00144"></a>00144             <span class="keywordflow">break</span>;
<a name="l00145"></a>00145     }
<a name="l00146"></a>00146     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_BAR2_MASK (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00147"></a>00147     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00148"></a>00148 }
<a name="l00149"></a>00149 <span class="preprocessor">#else</span>
<a name="l00150"></a><a class="code" href="cvmx-pemx-defs_8h.html#a16555ec3889adf28d2496f6f90e20850">00150</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a16555ec3889adf28d2496f6f90e20850">CVMX_PEMX_BAR2_MASK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00151"></a>00151 {
<a name="l00152"></a>00152     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00153"></a>00153         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00154"></a>00154             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + (offset) * 0x1000000ull;
<a name="l00155"></a>00155         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00156"></a>00156             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + (offset) * 0x1000000ull;
<a name="l00157"></a>00157         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00158"></a>00158             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00159"></a>00159                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + (offset) * 0x1000000ull;
<a name="l00160"></a>00160             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00161"></a>00161                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + (offset) * 0x1000000ull;
<a name="l00162"></a>00162         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00163"></a>00163             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C10000B0ull) + (offset) * 0x1000000ull - 16777216*1;
<a name="l00164"></a>00164         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00165"></a>00165         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00166"></a>00166         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00167"></a>00167         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00168"></a>00168             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000130ull) + (offset) * 0x1000000ull;
<a name="l00169"></a>00169     }
<a name="l00170"></a>00170     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull) + (offset) * 0x1000000ull;
<a name="l00171"></a>00171 }
<a name="l00172"></a>00172 <span class="preprocessor">#endif</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a34330678882c903a5d450711a38fcb9b">CVMX_PEMX_BAR_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00175"></a>00175 {
<a name="l00176"></a>00176     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00177"></a>00177         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00178"></a>00178             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00179"></a>00179                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00180"></a>00180             <span class="keywordflow">break</span>;
<a name="l00181"></a>00181         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00182"></a>00182             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00183"></a>00183                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00184"></a>00184             <span class="keywordflow">break</span>;
<a name="l00185"></a>00185         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00186"></a>00186             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00187"></a>00187                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00188"></a>00188                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00189"></a>00189             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00190"></a>00190                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00191"></a>00191                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00192"></a>00192         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00193"></a>00193             <span class="keywordflow">if</span> (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))
<a name="l00194"></a>00194                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C10000A8ull) + ((offset) &amp; 3) * 0x1000000ull - 16777216*1;
<a name="l00195"></a>00195             <span class="keywordflow">break</span>;
<a name="l00196"></a>00196         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00197"></a>00197         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00198"></a>00198         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00199"></a>00199         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00200"></a>00200         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00201"></a>00201             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00202"></a>00202                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000128ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00203"></a>00203             <span class="keywordflow">break</span>;
<a name="l00204"></a>00204     }
<a name="l00205"></a>00205     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_BAR_CTL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-pemx-defs_8h.html#a34330678882c903a5d450711a38fcb9b">00209</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a34330678882c903a5d450711a38fcb9b">CVMX_PEMX_BAR_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00210"></a>00210 {
<a name="l00211"></a>00211     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00212"></a>00212         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00213"></a>00213             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + (offset) * 0x1000000ull;
<a name="l00214"></a>00214         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00215"></a>00215             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + (offset) * 0x1000000ull;
<a name="l00216"></a>00216         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00217"></a>00217             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00218"></a>00218                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + (offset) * 0x1000000ull;
<a name="l00219"></a>00219             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00220"></a>00220                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + (offset) * 0x1000000ull;
<a name="l00221"></a>00221         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00222"></a>00222             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C10000A8ull) + (offset) * 0x1000000ull - 16777216*1;
<a name="l00223"></a>00223         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00224"></a>00224         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00225"></a>00225         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00226"></a>00226         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00227"></a>00227         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00228"></a>00228             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000128ull) + (offset) * 0x1000000ull;
<a name="l00229"></a>00229     }
<a name="l00230"></a>00230     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull) + (offset) * 0x1000000ull;
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 <span class="preprocessor">#endif</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a6faa4e39652a0963782cebbe4349582b">CVMX_PEMX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00235"></a>00235 {
<a name="l00236"></a>00236     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00237"></a>00237         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00238"></a>00238         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00239"></a>00239         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00240"></a>00240         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00241"></a>00241         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00242"></a>00242             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00243"></a>00243                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000018ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00244"></a>00244             <span class="keywordflow">break</span>;
<a name="l00245"></a>00245         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00246"></a>00246             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00247"></a>00247                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000018ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00248"></a>00248             <span class="keywordflow">break</span>;
<a name="l00249"></a>00249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00250"></a>00250             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00251"></a>00251                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00252"></a>00252             <span class="keywordflow">break</span>;
<a name="l00253"></a>00253         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00254"></a>00254             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00255"></a>00255                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00256"></a>00256                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00257"></a>00257             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00258"></a>00258                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00259"></a>00259                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00260"></a>00260         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00261"></a>00261             <span class="keywordflow">if</span> (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))
<a name="l00262"></a>00262                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C1000440ull) + ((offset) &amp; 3) * 0x1000000ull - 16777216*1;
<a name="l00263"></a>00263             <span class="keywordflow">break</span>;
<a name="l00264"></a>00264     }
<a name="l00265"></a>00265     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_BIST_STATUS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00266"></a>00266     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00267"></a>00267 }
<a name="l00268"></a>00268 <span class="preprocessor">#else</span>
<a name="l00269"></a><a class="code" href="cvmx-pemx-defs_8h.html#a6faa4e39652a0963782cebbe4349582b">00269</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a6faa4e39652a0963782cebbe4349582b">CVMX_PEMX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00270"></a>00270 {
<a name="l00271"></a>00271     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00272"></a>00272         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00273"></a>00273         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00274"></a>00274         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00275"></a>00275         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00276"></a>00276         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00277"></a>00277             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000018ull) + (offset) * 0x1000000ull;
<a name="l00278"></a>00278         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00279"></a>00279             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000018ull) + (offset) * 0x1000000ull;
<a name="l00280"></a>00280         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00281"></a>00281             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + (offset) * 0x1000000ull;
<a name="l00282"></a>00282         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00283"></a>00283             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00284"></a>00284                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + (offset) * 0x1000000ull;
<a name="l00285"></a>00285             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00286"></a>00286                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + (offset) * 0x1000000ull;
<a name="l00287"></a>00287         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00288"></a>00288             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C1000440ull) + (offset) * 0x1000000ull - 16777216*1;
<a name="l00289"></a>00289     }
<a name="l00290"></a>00290     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + (offset) * 0x1000000ull;
<a name="l00291"></a>00291 }
<a name="l00292"></a>00292 <span class="preprocessor">#endif</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ac9e7b15929049cd4e6ef045f19c73e6e">CVMX_PEMX_BIST_STATUS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00295"></a>00295 {
<a name="l00296"></a>00296     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00297"></a>00297         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00298"></a>00298         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00299"></a>00299         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00300"></a>00300         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00301"></a>00301         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00302"></a>00302             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00303"></a>00303                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000420ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00304"></a>00304             <span class="keywordflow">break</span>;
<a name="l00305"></a>00305         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00306"></a>00306             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00307"></a>00307                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00308"></a>00308             <span class="keywordflow">break</span>;
<a name="l00309"></a>00309     }
<a name="l00310"></a>00310     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_BIST_STATUS2 (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00311"></a>00311     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000420ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00312"></a>00312 }
<a name="l00313"></a>00313 <span class="preprocessor">#else</span>
<a name="l00314"></a><a class="code" href="cvmx-pemx-defs_8h.html#ac9e7b15929049cd4e6ef045f19c73e6e">00314</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ac9e7b15929049cd4e6ef045f19c73e6e">CVMX_PEMX_BIST_STATUS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00315"></a>00315 {
<a name="l00316"></a>00316     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00317"></a>00317         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00318"></a>00318         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00319"></a>00319         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00320"></a>00320         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00321"></a>00321         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00322"></a>00322             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000420ull) + (offset) * 0x1000000ull;
<a name="l00323"></a>00323         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00324"></a>00324             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull) + (offset) * 0x1000000ull;
<a name="l00325"></a>00325     }
<a name="l00326"></a>00326     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000420ull) + (offset) * 0x1000000ull;
<a name="l00327"></a>00327 }
<a name="l00328"></a>00328 <span class="preprocessor">#endif</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#aec3762af0224029822e6db10630207de">CVMX_PEMX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00331"></a>00331 {
<a name="l00332"></a>00332     <span class="keywordflow">if</span> (!(
<a name="l00333"></a>00333           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00335"></a>00335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00336"></a>00336           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00337"></a>00337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00338"></a>00338         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00339"></a>00339     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000410ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00340"></a>00340 }
<a name="l00341"></a>00341 <span class="preprocessor">#else</span>
<a name="l00342"></a><a class="code" href="cvmx-pemx-defs_8h.html#aec3762af0224029822e6db10630207de">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a51029b381290b75fbbe7b4dbb07132fa">CVMX_PEMX_CFG_RD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00346"></a>00346 {
<a name="l00347"></a>00347     <span class="keywordflow">if</span> (!(
<a name="l00348"></a>00348           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00349"></a>00349           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00350"></a>00350           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00351"></a>00351           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00352"></a>00352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00354"></a>00354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00355"></a>00355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00357"></a>00357           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00358"></a>00358         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_CFG_RD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00359"></a>00359     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000030ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00360"></a>00360 }
<a name="l00361"></a>00361 <span class="preprocessor">#else</span>
<a name="l00362"></a><a class="code" href="cvmx-pemx-defs_8h.html#a51029b381290b75fbbe7b4dbb07132fa">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_CFG_RD(offset) (CVMX_ADD_IO_SEG(0x00011800C0000030ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#af129a77124c45aa7cbb5eb38331f3396">CVMX_PEMX_CFG_WR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">if</span> (!(
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00369"></a>00369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00370"></a>00370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00371"></a>00371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00372"></a>00372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00373"></a>00373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00374"></a>00374           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00375"></a>00375           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00376"></a>00376           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00377"></a>00377           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00378"></a>00378         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_CFG_WR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00379"></a>00379     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000028ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00380"></a>00380 }
<a name="l00381"></a>00381 <span class="preprocessor">#else</span>
<a name="l00382"></a><a class="code" href="cvmx-pemx-defs_8h.html#af129a77124c45aa7cbb5eb38331f3396">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_CFG_WR(offset) (CVMX_ADD_IO_SEG(0x00011800C0000028ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#aeea3509e468ddcf669b42f5c11288c78">CVMX_PEMX_CLK_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00386"></a>00386 {
<a name="l00387"></a>00387     <span class="keywordflow">if</span> (!(
<a name="l00388"></a>00388           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00390"></a>00390           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00391"></a>00391           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00392"></a>00392           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00393"></a>00393         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_CLK_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00394"></a>00394     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000400ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00395"></a>00395 }
<a name="l00396"></a>00396 <span class="preprocessor">#else</span>
<a name="l00397"></a><a class="code" href="cvmx-pemx-defs_8h.html#aeea3509e468ddcf669b42f5c11288c78">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_CLK_EN(offset) (CVMX_ADD_IO_SEG(0x00011800C0000400ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a1ce9f4a39218bb5902e447a904ce2cdd">CVMX_PEMX_CPL_LUT_VALID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00401"></a>00401 {
<a name="l00402"></a>00402     <span class="keywordflow">if</span> (!(
<a name="l00403"></a>00403           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00404"></a>00404           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00405"></a>00405           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00406"></a>00406           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00407"></a>00407           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00408"></a>00408           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00409"></a>00409           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00410"></a>00410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00412"></a>00412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00413"></a>00413         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_CPL_LUT_VALID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00414"></a>00414     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000098ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00415"></a>00415 }
<a name="l00416"></a>00416 <span class="preprocessor">#else</span>
<a name="l00417"></a><a class="code" href="cvmx-pemx-defs_8h.html#a1ce9f4a39218bb5902e447a904ce2cdd">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_CPL_LUT_VALID(offset) (CVMX_ADD_IO_SEG(0x00011800C0000098ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a75fae2a7efc7594917900444d861ff4f">CVMX_PEMX_CTL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00421"></a>00421 {
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (!(
<a name="l00423"></a>00423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00424"></a>00424           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00425"></a>00425           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00426"></a>00426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00427"></a>00427           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00428"></a>00428           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00429"></a>00429           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00430"></a>00430           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00431"></a>00431           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00432"></a>00432           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00433"></a>00433         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_CTL_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00434"></a>00434     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000000ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00435"></a>00435 }
<a name="l00436"></a>00436 <span class="preprocessor">#else</span>
<a name="l00437"></a><a class="code" href="cvmx-pemx-defs_8h.html#a75fae2a7efc7594917900444d861ff4f">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_CTL_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C0000000ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a945d30f552946b8c47431cfc02a54daa">CVMX_PEMX_CTL_STATUS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00441"></a>00441 {
<a name="l00442"></a>00442     <span class="keywordflow">if</span> (!(
<a name="l00443"></a>00443           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00445"></a>00445           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00446"></a>00446           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00447"></a>00447         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_CTL_STATUS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00448"></a>00448     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000008ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00449"></a>00449 }
<a name="l00450"></a>00450 <span class="preprocessor">#else</span>
<a name="l00451"></a><a class="code" href="cvmx-pemx-defs_8h.html#a945d30f552946b8c47431cfc02a54daa">00451</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_CTL_STATUS2(offset) (CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a6d5a1129e5d2b158da7e10599659cdfd">CVMX_PEMX_DBG_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00455"></a>00455 {
<a name="l00456"></a>00456     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00457"></a>00457         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00458"></a>00458             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00459"></a>00459                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00460"></a>00460             <span class="keywordflow">break</span>;
<a name="l00461"></a>00461         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00462"></a>00462             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00463"></a>00463                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00464"></a>00464             <span class="keywordflow">break</span>;
<a name="l00465"></a>00465         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00466"></a>00466             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00467"></a>00467                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00468"></a>00468                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00469"></a>00469             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00470"></a>00470                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00471"></a>00471                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00472"></a>00472         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00473"></a>00473             <span class="keywordflow">if</span> (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))
<a name="l00474"></a>00474                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C10000D0ull) + ((offset) &amp; 3) * 0x1000000ull - 16777216*1;
<a name="l00475"></a>00475             <span class="keywordflow">break</span>;
<a name="l00476"></a>00476         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00477"></a>00477         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00478"></a>00478         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00479"></a>00479         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00480"></a>00480         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00481"></a>00481             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00482"></a>00482                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000008ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00483"></a>00483             <span class="keywordflow">break</span>;
<a name="l00484"></a>00484     }
<a name="l00485"></a>00485     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_DBG_INFO (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00486"></a>00486     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00487"></a>00487 }
<a name="l00488"></a>00488 <span class="preprocessor">#else</span>
<a name="l00489"></a><a class="code" href="cvmx-pemx-defs_8h.html#a6d5a1129e5d2b158da7e10599659cdfd">00489</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a6d5a1129e5d2b158da7e10599659cdfd">CVMX_PEMX_DBG_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00490"></a>00490 {
<a name="l00491"></a>00491     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00492"></a>00492         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00493"></a>00493             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + (offset) * 0x1000000ull;
<a name="l00494"></a>00494         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00495"></a>00495             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + (offset) * 0x1000000ull;
<a name="l00496"></a>00496         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00497"></a>00497             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00498"></a>00498                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + (offset) * 0x1000000ull;
<a name="l00499"></a>00499             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00500"></a>00500                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + (offset) * 0x1000000ull;
<a name="l00501"></a>00501         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00502"></a>00502             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C10000D0ull) + (offset) * 0x1000000ull - 16777216*1;
<a name="l00503"></a>00503         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00504"></a>00504         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00505"></a>00505         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00506"></a>00506         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00507"></a>00507         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00508"></a>00508             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000008ull) + (offset) * 0x1000000ull;
<a name="l00509"></a>00509     }
<a name="l00510"></a>00510     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull) + (offset) * 0x1000000ull;
<a name="l00511"></a>00511 }
<a name="l00512"></a>00512 <span class="preprocessor">#endif</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ae850086ad7ec3bec82abeb402e1a902a">CVMX_PEMX_DBG_INFO_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00515"></a>00515 {
<a name="l00516"></a>00516     <span class="keywordflow">if</span> (!(
<a name="l00517"></a>00517           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00518"></a>00518           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00519"></a>00519           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00520"></a>00520           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00522"></a>00522           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00523"></a>00523         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_DBG_INFO_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00524"></a>00524     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00525"></a>00525 }
<a name="l00526"></a>00526 <span class="preprocessor">#else</span>
<a name="l00527"></a><a class="code" href="cvmx-pemx-defs_8h.html#ae850086ad7ec3bec82abeb402e1a902a">00527</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_DBG_INFO_EN(offset) (CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#aabc7b5d943248398bd2b6d797c6468b7">CVMX_PEMX_DIAG_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00531"></a>00531 {
<a name="l00532"></a>00532     <span class="keywordflow">if</span> (!(
<a name="l00533"></a>00533           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00534"></a>00534           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00535"></a>00535           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00536"></a>00536           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00537"></a>00537           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00538"></a>00538           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00539"></a>00539           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00540"></a>00540           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00541"></a>00541           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00542"></a>00542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00543"></a>00543         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_DIAG_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00544"></a>00544     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000020ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00545"></a>00545 }
<a name="l00546"></a>00546 <span class="preprocessor">#else</span>
<a name="l00547"></a><a class="code" href="cvmx-pemx-defs_8h.html#aabc7b5d943248398bd2b6d797c6468b7">00547</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_DIAG_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C0000020ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a5561ff67eae473eff0e06d5f6101582f">CVMX_PEMX_ECC_ENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00551"></a>00551 {
<a name="l00552"></a>00552     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00553"></a>00553         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00554"></a>00554             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00555"></a>00555                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00556"></a>00556             <span class="keywordflow">break</span>;
<a name="l00557"></a>00557         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00558"></a>00558             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00559"></a>00559                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00560"></a>00560                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00561"></a>00561             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00562"></a>00562                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00563"></a>00563                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00564"></a>00564         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00565"></a>00565             <span class="keywordflow">if</span> (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))
<a name="l00566"></a>00566                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C1000448ull) + ((offset) &amp; 3) * 0x1000000ull - 16777216*1;
<a name="l00567"></a>00567             <span class="keywordflow">break</span>;
<a name="l00568"></a>00568         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00569"></a>00569             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00570"></a>00570                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000C0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00571"></a>00571             <span class="keywordflow">break</span>;
<a name="l00572"></a>00572     }
<a name="l00573"></a>00573     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_ECC_ENA (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00574"></a>00574     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00575"></a>00575 }
<a name="l00576"></a>00576 <span class="preprocessor">#else</span>
<a name="l00577"></a><a class="code" href="cvmx-pemx-defs_8h.html#a5561ff67eae473eff0e06d5f6101582f">00577</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a5561ff67eae473eff0e06d5f6101582f">CVMX_PEMX_ECC_ENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00578"></a>00578 {
<a name="l00579"></a>00579     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00580"></a>00580         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00581"></a>00581             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull) + (offset) * 0x1000000ull;
<a name="l00582"></a>00582         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00583"></a>00583             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00584"></a>00584                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull) + (offset) * 0x1000000ull;
<a name="l00585"></a>00585             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00586"></a>00586                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull) + (offset) * 0x1000000ull;
<a name="l00587"></a>00587         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00588"></a>00588             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C1000448ull) + (offset) * 0x1000000ull - 16777216*1;
<a name="l00589"></a>00589         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00590"></a>00590             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000C0ull) + (offset) * 0x1000000ull;
<a name="l00591"></a>00591     }
<a name="l00592"></a>00592     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull) + (offset) * 0x1000000ull;
<a name="l00593"></a>00593 }
<a name="l00594"></a>00594 <span class="preprocessor">#endif</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a1c0a2804939891b2ccdcd187c0ab59c6">CVMX_PEMX_ECC_SYND_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00597"></a>00597 {
<a name="l00598"></a>00598     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00599"></a>00599         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00600"></a>00600             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00601"></a>00601                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00602"></a>00602             <span class="keywordflow">break</span>;
<a name="l00603"></a>00603         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00604"></a>00604             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00605"></a>00605                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00606"></a>00606                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00607"></a>00607             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00608"></a>00608                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00609"></a>00609                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00610"></a>00610         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00611"></a>00611             <span class="keywordflow">if</span> (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))
<a name="l00612"></a>00612                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C1000450ull) + ((offset) &amp; 3) * 0x1000000ull - 16777216*1;
<a name="l00613"></a>00613             <span class="keywordflow">break</span>;
<a name="l00614"></a>00614         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00615"></a>00615             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00616"></a>00616                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000C8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00617"></a>00617             <span class="keywordflow">break</span>;
<a name="l00618"></a>00618     }
<a name="l00619"></a>00619     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_ECC_SYND_CTRL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00620"></a>00620     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00621"></a>00621 }
<a name="l00622"></a>00622 <span class="preprocessor">#else</span>
<a name="l00623"></a><a class="code" href="cvmx-pemx-defs_8h.html#a1c0a2804939891b2ccdcd187c0ab59c6">00623</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a1c0a2804939891b2ccdcd187c0ab59c6">CVMX_PEMX_ECC_SYND_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00624"></a>00624 {
<a name="l00625"></a>00625     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00626"></a>00626         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00627"></a>00627             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull) + (offset) * 0x1000000ull;
<a name="l00628"></a>00628         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00629"></a>00629             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00630"></a>00630                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull) + (offset) * 0x1000000ull;
<a name="l00631"></a>00631             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00632"></a>00632                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull) + (offset) * 0x1000000ull;
<a name="l00633"></a>00633         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00634"></a>00634             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C1000450ull) + (offset) * 0x1000000ull - 16777216*1;
<a name="l00635"></a>00635         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00636"></a>00636             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000C8ull) + (offset) * 0x1000000ull;
<a name="l00637"></a>00637     }
<a name="l00638"></a>00638     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull) + (offset) * 0x1000000ull;
<a name="l00639"></a>00639 }
<a name="l00640"></a>00640 <span class="preprocessor">#endif</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#aba5d401e3758491f33c7b693d2bfa271">CVMX_PEMX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00643"></a>00643 {
<a name="l00644"></a>00644     <span class="keywordflow">if</span> (!(
<a name="l00645"></a>00645           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00646"></a>00646           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00647"></a>00647           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00648"></a>00648         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00649"></a>00649     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000010ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00650"></a>00650 }
<a name="l00651"></a>00651 <span class="preprocessor">#else</span>
<a name="l00652"></a><a class="code" href="cvmx-pemx-defs_8h.html#aba5d401e3758491f33c7b693d2bfa271">00652</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800C0000010ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a08a0c54f7c05ef594cc1ca6a8b84ed08">CVMX_PEMX_FLR_GLBLCNT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00656"></a>00656 {
<a name="l00657"></a>00657     <span class="keywordflow">if</span> (!(
<a name="l00658"></a>00658           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00659"></a>00659           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00660"></a>00660           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00661"></a>00661         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_FLR_GLBLCNT_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00662"></a>00662     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000210ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 <span class="preprocessor">#else</span>
<a name="l00665"></a><a class="code" href="cvmx-pemx-defs_8h.html#a08a0c54f7c05ef594cc1ca6a8b84ed08">00665</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_FLR_GLBLCNT_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C0000210ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a2a7af5ffe7c02cb3f01dc08fc90a2285">CVMX_PEMX_FLR_PF0_VF_STOPREQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00669"></a>00669 {
<a name="l00670"></a>00670     <span class="keywordflow">if</span> (!(
<a name="l00671"></a>00671           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00672"></a>00672           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00673"></a>00673           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00674"></a>00674         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_FLR_PF0_VF_STOPREQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00675"></a>00675     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000220ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00676"></a>00676 }
<a name="l00677"></a>00677 <span class="preprocessor">#else</span>
<a name="l00678"></a><a class="code" href="cvmx-pemx-defs_8h.html#a2a7af5ffe7c02cb3f01dc08fc90a2285">00678</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_FLR_PF0_VF_STOPREQ(offset) (CVMX_ADD_IO_SEG(0x00011800C0000220ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a5306407f1c87a947ab2ec9b6443adad1">CVMX_PEMX_FLR_PF_STOPREQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00682"></a>00682 {
<a name="l00683"></a>00683     <span class="keywordflow">if</span> (!(
<a name="l00684"></a>00684           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00685"></a>00685           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_FLR_PF_STOPREQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000218ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-pemx-defs_8h.html#a5306407f1c87a947ab2ec9b6443adad1">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_FLR_PF_STOPREQ(offset) (CVMX_ADD_IO_SEG(0x00011800C0000218ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#af50ae11efdeefcad6b4b5deca2869fa0">CVMX_PEMX_FLR_STOPREQ_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00695"></a>00695 {
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (!(
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00698"></a>00698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00699"></a>00699         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_FLR_STOPREQ_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00700"></a>00700     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000238ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00701"></a>00701 }
<a name="l00702"></a>00702 <span class="preprocessor">#else</span>
<a name="l00703"></a><a class="code" href="cvmx-pemx-defs_8h.html#af50ae11efdeefcad6b4b5deca2869fa0">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_FLR_STOPREQ_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C0000238ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ac5d0efe2315e1a679762ae33dd42f8a2">CVMX_PEMX_FLR_ZOMBIE_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00707"></a>00707 {
<a name="l00708"></a>00708     <span class="keywordflow">if</span> (!(
<a name="l00709"></a>00709           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00710"></a>00710           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00711"></a>00711           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00712"></a>00712         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_FLR_ZOMBIE_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00713"></a>00713     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000230ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00714"></a>00714 }
<a name="l00715"></a>00715 <span class="preprocessor">#else</span>
<a name="l00716"></a><a class="code" href="cvmx-pemx-defs_8h.html#ac5d0efe2315e1a679762ae33dd42f8a2">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_FLR_ZOMBIE_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C0000230ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a295d2f61b68f85bb07dc1a9394de0066">CVMX_PEMX_INB_READ_CREDITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00720"></a>00720 {
<a name="l00721"></a>00721     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00722"></a>00722         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00723"></a>00723             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00724"></a>00724                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00725"></a>00725             <span class="keywordflow">break</span>;
<a name="l00726"></a>00726         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00727"></a>00727             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00728"></a>00728                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00729"></a>00729             <span class="keywordflow">break</span>;
<a name="l00730"></a>00730         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00731"></a>00731             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00732"></a>00732                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00733"></a>00733                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00734"></a>00734             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00735"></a>00735                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00736"></a>00736                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00737"></a>00737         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00738"></a>00738             <span class="keywordflow">if</span> (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))
<a name="l00739"></a>00739                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C10000B8ull) + ((offset) &amp; 3) * 0x1000000ull - 16777216*1;
<a name="l00740"></a>00740             <span class="keywordflow">break</span>;
<a name="l00741"></a>00741         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00742"></a>00742         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00743"></a>00743         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00744"></a>00744         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00745"></a>00745             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00746"></a>00746                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000138ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00747"></a>00747             <span class="keywordflow">break</span>;
<a name="l00748"></a>00748     }
<a name="l00749"></a>00749     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_INB_READ_CREDITS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00750"></a>00750     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00751"></a>00751 }
<a name="l00752"></a>00752 <span class="preprocessor">#else</span>
<a name="l00753"></a><a class="code" href="cvmx-pemx-defs_8h.html#a295d2f61b68f85bb07dc1a9394de0066">00753</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a295d2f61b68f85bb07dc1a9394de0066">CVMX_PEMX_INB_READ_CREDITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00754"></a>00754 {
<a name="l00755"></a>00755     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00756"></a>00756         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00757"></a>00757             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + (offset) * 0x1000000ull;
<a name="l00758"></a>00758         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00759"></a>00759             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + (offset) * 0x1000000ull;
<a name="l00760"></a>00760         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00761"></a>00761             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00762"></a>00762                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + (offset) * 0x1000000ull;
<a name="l00763"></a>00763             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00764"></a>00764                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + (offset) * 0x1000000ull;
<a name="l00765"></a>00765         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00766"></a>00766             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C10000B8ull) + (offset) * 0x1000000ull - 16777216*1;
<a name="l00767"></a>00767         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00768"></a>00768         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00769"></a>00769         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00770"></a>00770         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00771"></a>00771             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000138ull) + (offset) * 0x1000000ull;
<a name="l00772"></a>00772     }
<a name="l00773"></a>00773     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull) + (offset) * 0x1000000ull;
<a name="l00774"></a>00774 }
<a name="l00775"></a>00775 <span class="preprocessor">#endif</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a708d61886e7804fc3cdb3879d9cefd2c">CVMX_PEMX_INT_ENB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00778"></a>00778 {
<a name="l00779"></a>00779     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00780"></a>00780         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00781"></a>00781         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00782"></a>00782         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00783"></a>00783         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00784"></a>00784         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00785"></a>00785             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00786"></a>00786                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000410ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00787"></a>00787             <span class="keywordflow">break</span>;
<a name="l00788"></a>00788         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00789"></a>00789             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00790"></a>00790                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000430ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00791"></a>00791             <span class="keywordflow">break</span>;
<a name="l00792"></a>00792     }
<a name="l00793"></a>00793     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_INT_ENB (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00794"></a>00794     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000410ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00795"></a>00795 }
<a name="l00796"></a>00796 <span class="preprocessor">#else</span>
<a name="l00797"></a><a class="code" href="cvmx-pemx-defs_8h.html#a708d61886e7804fc3cdb3879d9cefd2c">00797</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a708d61886e7804fc3cdb3879d9cefd2c">CVMX_PEMX_INT_ENB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00798"></a>00798 {
<a name="l00799"></a>00799     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00800"></a>00800         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00801"></a>00801         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00802"></a>00802         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00803"></a>00803         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00804"></a>00804         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00805"></a>00805             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000410ull) + (offset) * 0x1000000ull;
<a name="l00806"></a>00806         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00807"></a>00807             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000430ull) + (offset) * 0x1000000ull;
<a name="l00808"></a>00808     }
<a name="l00809"></a>00809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000410ull) + (offset) * 0x1000000ull;
<a name="l00810"></a>00810 }
<a name="l00811"></a>00811 <span class="preprocessor">#endif</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a6acf162c9ae92e8143f48f61acfa4547">CVMX_PEMX_INT_ENB_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00814"></a>00814 {
<a name="l00815"></a>00815     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00816"></a>00816         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00817"></a>00817         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00818"></a>00818         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00819"></a>00819         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00820"></a>00820         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00821"></a>00821             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00822"></a>00822                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000418ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00823"></a>00823             <span class="keywordflow">break</span>;
<a name="l00824"></a>00824         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00825"></a>00825             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00826"></a>00826                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000438ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00827"></a>00827             <span class="keywordflow">break</span>;
<a name="l00828"></a>00828     }
<a name="l00829"></a>00829     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_INT_ENB_INT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00830"></a>00830     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000418ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00831"></a>00831 }
<a name="l00832"></a>00832 <span class="preprocessor">#else</span>
<a name="l00833"></a><a class="code" href="cvmx-pemx-defs_8h.html#a6acf162c9ae92e8143f48f61acfa4547">00833</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a6acf162c9ae92e8143f48f61acfa4547">CVMX_PEMX_INT_ENB_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00834"></a>00834 {
<a name="l00835"></a>00835     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00836"></a>00836         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00837"></a>00837         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00838"></a>00838         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00839"></a>00839         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00840"></a>00840         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00841"></a>00841             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000418ull) + (offset) * 0x1000000ull;
<a name="l00842"></a>00842         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00843"></a>00843             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000438ull) + (offset) * 0x1000000ull;
<a name="l00844"></a>00844     }
<a name="l00845"></a>00845     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000418ull) + (offset) * 0x1000000ull;
<a name="l00846"></a>00846 }
<a name="l00847"></a>00847 <span class="preprocessor">#endif</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a26b28e514c5718b13256a72f327accc7">CVMX_PEMX_INT_SUM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00850"></a>00850 {
<a name="l00851"></a>00851     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00852"></a>00852         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00853"></a>00853             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00854"></a>00854                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00855"></a>00855             <span class="keywordflow">break</span>;
<a name="l00856"></a>00856         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00857"></a>00857             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00858"></a>00858                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00859"></a>00859             <span class="keywordflow">break</span>;
<a name="l00860"></a>00860         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00861"></a>00861             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00862"></a>00862                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00863"></a>00863                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00864"></a>00864             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00865"></a>00865                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00866"></a>00866                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00867"></a>00867         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00868"></a>00868             <span class="keywordflow">if</span> (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))
<a name="l00869"></a>00869                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C1000428ull) + ((offset) &amp; 3) * 0x1000000ull - 16777216*1;
<a name="l00870"></a>00870             <span class="keywordflow">break</span>;
<a name="l00871"></a>00871         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00872"></a>00872         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00873"></a>00873         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00874"></a>00874         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00875"></a>00875         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00876"></a>00876             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00877"></a>00877                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000408ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00878"></a>00878             <span class="keywordflow">break</span>;
<a name="l00879"></a>00879     }
<a name="l00880"></a>00880     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_INT_SUM (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00881"></a>00881     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00882"></a>00882 }
<a name="l00883"></a>00883 <span class="preprocessor">#else</span>
<a name="l00884"></a><a class="code" href="cvmx-pemx-defs_8h.html#a26b28e514c5718b13256a72f327accc7">00884</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a26b28e514c5718b13256a72f327accc7">CVMX_PEMX_INT_SUM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00885"></a>00885 {
<a name="l00886"></a>00886     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00887"></a>00887         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00888"></a>00888             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + (offset) * 0x1000000ull;
<a name="l00889"></a>00889         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00890"></a>00890             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + (offset) * 0x1000000ull;
<a name="l00891"></a>00891         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00892"></a>00892             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00893"></a>00893                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + (offset) * 0x1000000ull;
<a name="l00894"></a>00894             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00895"></a>00895                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + (offset) * 0x1000000ull;
<a name="l00896"></a>00896         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00897"></a>00897             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C1000428ull) + (offset) * 0x1000000ull - 16777216*1;
<a name="l00898"></a>00898         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00899"></a>00899         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00900"></a>00900         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00901"></a>00901         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00902"></a>00902         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00903"></a>00903             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000408ull) + (offset) * 0x1000000ull;
<a name="l00904"></a>00904     }
<a name="l00905"></a>00905     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull) + (offset) * 0x1000000ull;
<a name="l00906"></a>00906 }
<a name="l00907"></a>00907 <span class="preprocessor">#endif</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a26838ec832ad37b6787c19e9cdffff20">CVMX_PEMX_ON</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00910"></a>00910 {
<a name="l00911"></a>00911     <span class="keywordflow">if</span> (!(
<a name="l00912"></a>00912           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00913"></a>00913           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00914"></a>00914           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00915"></a>00915           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00916"></a>00916           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00917"></a>00917         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_ON(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00918"></a>00918     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000420ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00919"></a>00919 }
<a name="l00920"></a>00920 <span class="preprocessor">#else</span>
<a name="l00921"></a><a class="code" href="cvmx-pemx-defs_8h.html#a26838ec832ad37b6787c19e9cdffff20">00921</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_ON(offset) (CVMX_ADD_IO_SEG(0x00011800C0000420ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a8eba9281630b169e85be37b2c80e8673">CVMX_PEMX_P2N_BAR0_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00925"></a>00925 {
<a name="l00926"></a>00926     <span class="keywordflow">if</span> (!(
<a name="l00927"></a>00927           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00928"></a>00928           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00929"></a>00929           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00930"></a>00930           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00931"></a>00931           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00932"></a>00932           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00933"></a>00933           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00934"></a>00934           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00935"></a>00935           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00936"></a>00936           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00937"></a>00937         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_P2N_BAR0_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00938"></a>00938     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000080ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00939"></a>00939 }
<a name="l00940"></a>00940 <span class="preprocessor">#else</span>
<a name="l00941"></a><a class="code" href="cvmx-pemx-defs_8h.html#a8eba9281630b169e85be37b2c80e8673">00941</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_P2N_BAR0_START(offset) (CVMX_ADD_IO_SEG(0x00011800C0000080ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ac98c118349ac01e5314e7e597f2b8bd5">CVMX_PEMX_P2N_BAR1_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00945"></a>00945 {
<a name="l00946"></a>00946     <span class="keywordflow">if</span> (!(
<a name="l00947"></a>00947           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00948"></a>00948           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00949"></a>00949           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00950"></a>00950           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00951"></a>00951           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00952"></a>00952           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00953"></a>00953           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00954"></a>00954           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00955"></a>00955           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00956"></a>00956           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00957"></a>00957         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_P2N_BAR1_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00958"></a>00958     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000088ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00959"></a>00959 }
<a name="l00960"></a>00960 <span class="preprocessor">#else</span>
<a name="l00961"></a><a class="code" href="cvmx-pemx-defs_8h.html#ac98c118349ac01e5314e7e597f2b8bd5">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_P2N_BAR1_START(offset) (CVMX_ADD_IO_SEG(0x00011800C0000088ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ad575b5bffa2a8fea9f6b23f4d24e3c17">CVMX_PEMX_P2N_BAR2_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00965"></a>00965 {
<a name="l00966"></a>00966     <span class="keywordflow">if</span> (!(
<a name="l00967"></a>00967           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00968"></a>00968           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00969"></a>00969           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00970"></a>00970           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00971"></a>00971           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00972"></a>00972           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00973"></a>00973           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00974"></a>00974           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00975"></a>00975           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00976"></a>00976           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00977"></a>00977         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_P2N_BAR2_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00978"></a>00978     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000090ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00979"></a>00979 }
<a name="l00980"></a>00980 <span class="preprocessor">#else</span>
<a name="l00981"></a><a class="code" href="cvmx-pemx-defs_8h.html#ad575b5bffa2a8fea9f6b23f4d24e3c17">00981</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_P2N_BAR2_START(offset) (CVMX_ADD_IO_SEG(0x00011800C0000090ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ad5390ff14ac7431b6baa2c75f3723bea">CVMX_PEMX_P2P_BARX_END</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00985"></a>00985 {
<a name="l00986"></a>00986     <span class="keywordflow">if</span> (!(
<a name="l00987"></a>00987           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00988"></a>00988           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00989"></a>00989           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00990"></a>00990           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; (((block_id &gt;= 1) &amp;&amp; (block_id &lt;= 3))))) ||
<a name="l00991"></a>00991           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00992"></a>00992           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00993"></a>00993           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00994"></a>00994         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_P2P_BARX_END(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00995"></a>00995     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x100000ull) * 16;
<a name="l00996"></a>00996 }
<a name="l00997"></a>00997 <span class="preprocessor">#else</span>
<a name="l00998"></a><a class="code" href="cvmx-pemx-defs_8h.html#ad5390ff14ac7431b6baa2c75f3723bea">00998</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_P2P_BARX_END(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C0000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x100000ull) * 16)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ae26c08fe4963ddc38ca1c0e59e2807ba">CVMX_PEMX_P2P_BARX_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01002"></a>01002 {
<a name="l01003"></a>01003     <span class="keywordflow">if</span> (!(
<a name="l01004"></a>01004           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01005"></a>01005           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01006"></a>01006           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01007"></a>01007           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; (((block_id &gt;= 1) &amp;&amp; (block_id &lt;= 3))))) ||
<a name="l01008"></a>01008           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l01009"></a>01009           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l01010"></a>01010           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l01011"></a>01011         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_P2P_BARX_START(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01012"></a>01012     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x100000ull) * 16;
<a name="l01013"></a>01013 }
<a name="l01014"></a>01014 <span class="preprocessor">#else</span>
<a name="l01015"></a><a class="code" href="cvmx-pemx-defs_8h.html#ae26c08fe4963ddc38ca1c0e59e2807ba">01015</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_P2P_BARX_START(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C0000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x100000ull) * 16)</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01017"></a>01017 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a838b787eb46e8f0b262593cd5a0a2e6e">CVMX_PEMX_QLM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01019"></a>01019 {
<a name="l01020"></a>01020     <span class="keywordflow">if</span> (!(
<a name="l01021"></a>01021           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l01022"></a>01022           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01023"></a>01023           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01024"></a>01024           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01025"></a>01025         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_QLM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01026"></a>01026     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000418ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01027"></a>01027 }
<a name="l01028"></a>01028 <span class="preprocessor">#else</span>
<a name="l01029"></a><a class="code" href="cvmx-pemx-defs_8h.html#a838b787eb46e8f0b262593cd5a0a2e6e">01029</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_QLM(offset) (CVMX_ADD_IO_SEG(0x00011800C0000418ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#ada12c78bd171804a516fd2668049b097">CVMX_PEMX_SPI_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01033"></a>01033 {
<a name="l01034"></a>01034     <span class="keywordflow">if</span> (!(
<a name="l01035"></a>01035           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01036"></a>01036           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l01037"></a>01037           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01038"></a>01038           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01039"></a>01039           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01040"></a>01040         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_SPI_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01041"></a>01041     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000180ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01042"></a>01042 }
<a name="l01043"></a>01043 <span class="preprocessor">#else</span>
<a name="l01044"></a><a class="code" href="cvmx-pemx-defs_8h.html#ada12c78bd171804a516fd2668049b097">01044</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_SPI_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C0000180ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#adeea246f667f30918284fce462ced4d6">CVMX_PEMX_SPI_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01048"></a>01048 {
<a name="l01049"></a>01049     <span class="keywordflow">if</span> (!(
<a name="l01050"></a>01050           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01051"></a>01051           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l01052"></a>01052           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01053"></a>01053           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01054"></a>01054           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01055"></a>01055         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_SPI_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01056"></a>01056     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000188ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01057"></a>01057 }
<a name="l01058"></a>01058 <span class="preprocessor">#else</span>
<a name="l01059"></a><a class="code" href="cvmx-pemx-defs_8h.html#adeea246f667f30918284fce462ced4d6">01059</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_SPI_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800C0000188ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#aa760a7154c9c3389df765a7e5969dea2">CVMX_PEMX_STRAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01063"></a>01063 {
<a name="l01064"></a>01064     <span class="keywordflow">if</span> (!(
<a name="l01065"></a>01065           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01066"></a>01066           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l01067"></a>01067           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01068"></a>01068           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01069"></a>01069           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01070"></a>01070         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_STRAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01071"></a>01071     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000408ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01072"></a>01072 }
<a name="l01073"></a>01073 <span class="preprocessor">#else</span>
<a name="l01074"></a><a class="code" href="cvmx-pemx-defs_8h.html#aa760a7154c9c3389df765a7e5969dea2">01074</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_STRAP(offset) (CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pemx-defs_8h.html#a797b28590a6f1a0855c78abc5ad482cc">CVMX_PEMX_TLP_CREDITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01078"></a>01078 {
<a name="l01079"></a>01079     <span class="keywordflow">if</span> (!(
<a name="l01080"></a>01080           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01081"></a>01081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01082"></a>01082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01083"></a>01083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01084"></a>01084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01085"></a>01085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l01086"></a>01086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01087"></a>01087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01088"></a>01088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01089"></a>01089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01090"></a>01090         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PEMX_TLP_CREDITS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01091"></a>01091     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000038ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01092"></a>01092 }
<a name="l01093"></a>01093 <span class="preprocessor">#else</span>
<a name="l01094"></a><a class="code" href="cvmx-pemx-defs_8h.html#a797b28590a6f1a0855c78abc5ad482cc">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PEMX_TLP_CREDITS(offset) (CVMX_ADD_IO_SEG(0x00011800C0000038ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01097"></a>01097 <span class="comment">/**</span>
<a name="l01098"></a>01098 <span class="comment"> * cvmx_pem#_bar1_index#</span>
<a name="l01099"></a>01099 <span class="comment"> *</span>
<a name="l01100"></a>01100 <span class="comment"> * This register contains the address index and control bits for access to memory ranges of BAR1.</span>
<a name="l01101"></a>01101 <span class="comment"> * The index is built from supplied address [25:22].</span>
<a name="l01102"></a>01102 <span class="comment"> */</span>
<a name="l01103"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html">01103</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bar1__indexx.html" title="cvmx_pem::_bar1_index#">cvmx_pemx_bar1_indexx</a> {
<a name="l01104"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a53e2eba3030ce9df0e5bf1f96ca20288">01104</a>     uint64_t <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a53e2eba3030ce9df0e5bf1f96ca20288">u64</a>;
<a name="l01105"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html">01105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html">cvmx_pemx_bar1_indexx_s</a> {
<a name="l01106"></a>01106 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a38765b65bfd3079868106a040deb604e">reserved_24_63</a>               : 40;
<a name="l01108"></a>01108     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a051d101373dddf2431f7bbcf1eca1de3">addr_idx</a>                     : 20; <span class="comment">/**&lt; Address index. Address bits [41:22] sent to L2C. */</span>
<a name="l01109"></a>01109     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a3fecb9dfd163bdf78823150c0961ec3d">ca</a>                           : 1;  <span class="comment">/**&lt; Cached. Set to 1 when access is not to be cached in L2. */</span>
<a name="l01110"></a>01110     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a9507bf46b20fac6c71880cd8db6caa8b">end_swp</a>                      : 2;  <span class="comment">/**&lt; Endian-swap mode.</span>
<a name="l01111"></a>01111 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l01112"></a>01112     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#af35f6449559e22a916e687042edd299b">addr_v</a>                       : 1;  <span class="comment">/**&lt; Address valid. Set to 1 when the selected address range is valid. */</span>
<a name="l01113"></a>01113 <span class="preprocessor">#else</span>
<a name="l01114"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#af35f6449559e22a916e687042edd299b">01114</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#af35f6449559e22a916e687042edd299b">addr_v</a>                       : 1;
<a name="l01115"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a9507bf46b20fac6c71880cd8db6caa8b">01115</a>     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a9507bf46b20fac6c71880cd8db6caa8b">end_swp</a>                      : 2;
<a name="l01116"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a3fecb9dfd163bdf78823150c0961ec3d">01116</a>     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a3fecb9dfd163bdf78823150c0961ec3d">ca</a>                           : 1;
<a name="l01117"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a051d101373dddf2431f7bbcf1eca1de3">01117</a>     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a051d101373dddf2431f7bbcf1eca1de3">addr_idx</a>                     : 20;
<a name="l01118"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a38765b65bfd3079868106a040deb604e">01118</a>     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html#a38765b65bfd3079868106a040deb604e">reserved_24_63</a>               : 40;
<a name="l01119"></a>01119 <span class="preprocessor">#endif</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a239b9a3d14cc5eea5bb47809a58cf01a">s</a>;
<a name="l01121"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html">01121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html">cvmx_pemx_bar1_indexx_cn61xx</a> {
<a name="l01122"></a>01122 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a447926d112c7e874fa8bc248c212fe2b">reserved_20_63</a>               : 44;
<a name="l01124"></a>01124     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#aa18383e4aca33a57c509f8d00041fe34">addr_idx</a>                     : 16; <span class="comment">/**&lt; Address bits [37:22] sent to L2C */</span>
<a name="l01125"></a>01125     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a41570685bae5ea37d8140de9c007f911">ca</a>                           : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when access is not to be cached in L2. */</span>
<a name="l01126"></a>01126     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a28ddabcc26d3a97604ba8bd55107159c">end_swp</a>                      : 2;  <span class="comment">/**&lt; Endian Swap Mode */</span>
<a name="l01127"></a>01127     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a1894f5766cb4a3c610b25964a4c8d483">addr_v</a>                       : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the selected address range is valid. */</span>
<a name="l01128"></a>01128 <span class="preprocessor">#else</span>
<a name="l01129"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a1894f5766cb4a3c610b25964a4c8d483">01129</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a1894f5766cb4a3c610b25964a4c8d483">addr_v</a>                       : 1;
<a name="l01130"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a28ddabcc26d3a97604ba8bd55107159c">01130</a>     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a28ddabcc26d3a97604ba8bd55107159c">end_swp</a>                      : 2;
<a name="l01131"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a41570685bae5ea37d8140de9c007f911">01131</a>     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a41570685bae5ea37d8140de9c007f911">ca</a>                           : 1;
<a name="l01132"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#aa18383e4aca33a57c509f8d00041fe34">01132</a>     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#aa18383e4aca33a57c509f8d00041fe34">addr_idx</a>                     : 16;
<a name="l01133"></a><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a447926d112c7e874fa8bc248c212fe2b">01133</a>     uint64_t <a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html#a447926d112c7e874fa8bc248c212fe2b">reserved_20_63</a>               : 44;
<a name="l01134"></a>01134 <span class="preprocessor">#endif</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a4038a93c9cb621f9fc2f85543cbc715a">cn61xx</a>;
<a name="l01136"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a03cfadd73e69698b23345e452bd36abf">01136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html">cvmx_pemx_bar1_indexx_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a03cfadd73e69698b23345e452bd36abf">cn63xx</a>;
<a name="l01137"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a0b4ce4b1314310a103f53794ed9cdc5a">01137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html">cvmx_pemx_bar1_indexx_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a0b4ce4b1314310a103f53794ed9cdc5a">cn63xxp1</a>;
<a name="l01138"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#aa63324b88bacaf397a27f11d88c6862f">01138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html">cvmx_pemx_bar1_indexx_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bar1__indexx.html#aa63324b88bacaf397a27f11d88c6862f">cn66xx</a>;
<a name="l01139"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a85231221cc35104508c0c3c4bb2ea7c6">01139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html">cvmx_pemx_bar1_indexx_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a85231221cc35104508c0c3c4bb2ea7c6">cn68xx</a>;
<a name="l01140"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a649e27037e3e747fb5edec0e5d095a44">01140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html">cvmx_pemx_bar1_indexx_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a649e27037e3e747fb5edec0e5d095a44">cn68xxp1</a>;
<a name="l01141"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a0a54eaef014ee4979a5525b13c208960">01141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html">cvmx_pemx_bar1_indexx_s</a>        <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a0a54eaef014ee4979a5525b13c208960">cn70xx</a>;
<a name="l01142"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#aac92e7e164d98bbfde766202ee41d5cf">01142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html">cvmx_pemx_bar1_indexx_s</a>        <a class="code" href="unioncvmx__pemx__bar1__indexx.html#aac92e7e164d98bbfde766202ee41d5cf">cn70xxp1</a>;
<a name="l01143"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a45884db4e52cd8a044d5589c38660d41">01143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html">cvmx_pemx_bar1_indexx_s</a>        <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a45884db4e52cd8a044d5589c38660d41">cn73xx</a>;
<a name="l01144"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a2b0221427d9d5bfa60861677a609c04e">01144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html">cvmx_pemx_bar1_indexx_s</a>        <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a2b0221427d9d5bfa60861677a609c04e">cn78xx</a>;
<a name="l01145"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#aabe87de8767738c20d0c5c28b4d74604">01145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html">cvmx_pemx_bar1_indexx_s</a>        <a class="code" href="unioncvmx__pemx__bar1__indexx.html#aabe87de8767738c20d0c5c28b4d74604">cn78xxp1</a>;
<a name="l01146"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#a917d6d4aff37bcb491697e591dddbf19">01146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__cn61xx.html">cvmx_pemx_bar1_indexx_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bar1__indexx.html#a917d6d4aff37bcb491697e591dddbf19">cnf71xx</a>;
<a name="l01147"></a><a class="code" href="unioncvmx__pemx__bar1__indexx.html#ab4d98261db14a01b8c73b83dc598beb2">01147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar1__indexx_1_1cvmx__pemx__bar1__indexx__s.html">cvmx_pemx_bar1_indexx_s</a>        <a class="code" href="unioncvmx__pemx__bar1__indexx.html#ab4d98261db14a01b8c73b83dc598beb2">cnf75xx</a>;
<a name="l01148"></a>01148 };
<a name="l01149"></a><a class="code" href="cvmx-pemx-defs_8h.html#a27803838da7f2519680908b7a9773494">01149</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bar1__indexx.html" title="cvmx_pem::_bar1_index#">cvmx_pemx_bar1_indexx</a> <a class="code" href="unioncvmx__pemx__bar1__indexx.html" title="cvmx_pem::_bar1_index#">cvmx_pemx_bar1_indexx_t</a>;
<a name="l01150"></a>01150 <span class="comment"></span>
<a name="l01151"></a>01151 <span class="comment">/**</span>
<a name="l01152"></a>01152 <span class="comment"> * cvmx_pem#_bar2_mask</span>
<a name="l01153"></a>01153 <span class="comment"> *</span>
<a name="l01154"></a>01154 <span class="comment"> * This register contains the mask pattern that is ANDed with the address from the PCIe core for</span>
<a name="l01155"></a>01155 <span class="comment"> * BAR2 hits. This allows the effective size of RC BAR2 to be shrunk. Must not be changed</span>
<a name="l01156"></a>01156 <span class="comment"> * from its reset value in EP mode.</span>
<a name="l01157"></a>01157 <span class="comment"> */</span>
<a name="l01158"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html">01158</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bar2__mask.html" title="cvmx_pem::_bar2_mask">cvmx_pemx_bar2_mask</a> {
<a name="l01159"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a1ca5bd09ca548ca35ea841288ad11dd9">01159</a>     uint64_t <a class="code" href="unioncvmx__pemx__bar2__mask.html#a1ca5bd09ca548ca35ea841288ad11dd9">u64</a>;
<a name="l01160"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html">01160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html">cvmx_pemx_bar2_mask_s</a> {
<a name="l01161"></a>01161 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#a5a086a351b559c82c759db2d518da70b">reserved_45_63</a>               : 19;
<a name="l01163"></a>01163     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#aa4d05987533d2c0b8046b524721e37de">mask</a>                         : 42; <span class="comment">/**&lt; The value to be ANDed with the address sent to the CNXXXX memory. */</span>
<a name="l01164"></a>01164     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#a0b35c3a44f849a2bcf73fa5e81027a14">reserved_0_2</a>                 : 3;
<a name="l01165"></a>01165 <span class="preprocessor">#else</span>
<a name="l01166"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#a0b35c3a44f849a2bcf73fa5e81027a14">01166</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#a0b35c3a44f849a2bcf73fa5e81027a14">reserved_0_2</a>                 : 3;
<a name="l01167"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#aa4d05987533d2c0b8046b524721e37de">01167</a>     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#aa4d05987533d2c0b8046b524721e37de">mask</a>                         : 42;
<a name="l01168"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#a5a086a351b559c82c759db2d518da70b">01168</a>     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html#a5a086a351b559c82c759db2d518da70b">reserved_45_63</a>               : 19;
<a name="l01169"></a>01169 <span class="preprocessor">#endif</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bar2__mask.html#a0fb284e6dd058298f9383e8481533aa4">s</a>;
<a name="l01171"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html">01171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html">cvmx_pemx_bar2_mask_cn61xx</a> {
<a name="l01172"></a>01172 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#ac65eac69ae6062c21053e51cc7f9a54e">reserved_38_63</a>               : 26;
<a name="l01174"></a>01174     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#a5eab05335b0f2148b01cb5dd3f581e65">mask</a>                         : 35; <span class="comment">/**&lt; The value to be ANDED with the address sent to</span>
<a name="l01175"></a>01175 <span class="comment">                                                         the Octeon memory. */</span>
<a name="l01176"></a>01176     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#afd63c385d6f530a7cc3e03d6774f7770">reserved_0_2</a>                 : 3;
<a name="l01177"></a>01177 <span class="preprocessor">#else</span>
<a name="l01178"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#afd63c385d6f530a7cc3e03d6774f7770">01178</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#afd63c385d6f530a7cc3e03d6774f7770">reserved_0_2</a>                 : 3;
<a name="l01179"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#a5eab05335b0f2148b01cb5dd3f581e65">01179</a>     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#a5eab05335b0f2148b01cb5dd3f581e65">mask</a>                         : 35;
<a name="l01180"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#ac65eac69ae6062c21053e51cc7f9a54e">01180</a>     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html#ac65eac69ae6062c21053e51cc7f9a54e">reserved_38_63</a>               : 26;
<a name="l01181"></a>01181 <span class="preprocessor">#endif</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bar2__mask.html#a523d7f5fb9e9295ad13ed759b608ce9d">cn61xx</a>;
<a name="l01183"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a436a0a978907d9784465044cdf3c2556">01183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html">cvmx_pemx_bar2_mask_cn61xx</a>     <a class="code" href="unioncvmx__pemx__bar2__mask.html#a436a0a978907d9784465044cdf3c2556">cn66xx</a>;
<a name="l01184"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a09204c280933ca31634c2bd7a00acdab">01184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html">cvmx_pemx_bar2_mask_cn61xx</a>     <a class="code" href="unioncvmx__pemx__bar2__mask.html#a09204c280933ca31634c2bd7a00acdab">cn68xx</a>;
<a name="l01185"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a9eef5c818ac448545af59d2e6a7e77e9">01185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html">cvmx_pemx_bar2_mask_cn61xx</a>     <a class="code" href="unioncvmx__pemx__bar2__mask.html#a9eef5c818ac448545af59d2e6a7e77e9">cn68xxp1</a>;
<a name="l01186"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#ac6176a46404e9c968de82fec300f5698">01186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html">cvmx_pemx_bar2_mask_cn61xx</a>     <a class="code" href="unioncvmx__pemx__bar2__mask.html#ac6176a46404e9c968de82fec300f5698">cn70xx</a>;
<a name="l01187"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a3d1b76ea7b0d47385180a0f186bc076a">01187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html">cvmx_pemx_bar2_mask_cn61xx</a>     <a class="code" href="unioncvmx__pemx__bar2__mask.html#a3d1b76ea7b0d47385180a0f186bc076a">cn70xxp1</a>;
<a name="l01188"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html">01188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html">cvmx_pemx_bar2_mask_cn73xx</a> {
<a name="l01189"></a>01189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01190"></a>01190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#afa31a2a7ca5383836bda512ee9d3aa83">reserved_42_63</a>               : 22;
<a name="l01191"></a>01191     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#a2c823dee0943fdf4b26f8fe1f1a3f071">mask</a>                         : 39; <span class="comment">/**&lt; The value to be ANDed with the address sent to the CNXXXX memory. */</span>
<a name="l01192"></a>01192     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#a5514e91f019c5f6a392db5786fe30b65">reserved_0_2</a>                 : 3;
<a name="l01193"></a>01193 <span class="preprocessor">#else</span>
<a name="l01194"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#a5514e91f019c5f6a392db5786fe30b65">01194</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#a5514e91f019c5f6a392db5786fe30b65">reserved_0_2</a>                 : 3;
<a name="l01195"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#a2c823dee0943fdf4b26f8fe1f1a3f071">01195</a>     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#a2c823dee0943fdf4b26f8fe1f1a3f071">mask</a>                         : 39;
<a name="l01196"></a><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#afa31a2a7ca5383836bda512ee9d3aa83">01196</a>     uint64_t <a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html#afa31a2a7ca5383836bda512ee9d3aa83">reserved_42_63</a>               : 22;
<a name="l01197"></a>01197 <span class="preprocessor">#endif</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bar2__mask.html#a09085242f3420d73b316f27da8521068">cn73xx</a>;
<a name="l01199"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a30b103161df1c5698164778c4b439104">01199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__s.html">cvmx_pemx_bar2_mask_s</a>          <a class="code" href="unioncvmx__pemx__bar2__mask.html#a30b103161df1c5698164778c4b439104">cn78xx</a>;
<a name="l01200"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a668a2e66b851e72ba91579e181a15eee">01200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html">cvmx_pemx_bar2_mask_cn73xx</a>     <a class="code" href="unioncvmx__pemx__bar2__mask.html#a668a2e66b851e72ba91579e181a15eee">cn78xxp1</a>;
<a name="l01201"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a331d05a7ac6df44d26e144b68e20e951">01201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn61xx.html">cvmx_pemx_bar2_mask_cn61xx</a>     <a class="code" href="unioncvmx__pemx__bar2__mask.html#a331d05a7ac6df44d26e144b68e20e951">cnf71xx</a>;
<a name="l01202"></a><a class="code" href="unioncvmx__pemx__bar2__mask.html#a7857e59a5b6f4d854c9042854437e9a9">01202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar2__mask_1_1cvmx__pemx__bar2__mask__cn73xx.html">cvmx_pemx_bar2_mask_cn73xx</a>     <a class="code" href="unioncvmx__pemx__bar2__mask.html#a7857e59a5b6f4d854c9042854437e9a9">cnf75xx</a>;
<a name="l01203"></a>01203 };
<a name="l01204"></a><a class="code" href="cvmx-pemx-defs_8h.html#a87b92994b2a13544f6cf049883bfb018">01204</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bar2__mask.html" title="cvmx_pem::_bar2_mask">cvmx_pemx_bar2_mask</a> <a class="code" href="unioncvmx__pemx__bar2__mask.html" title="cvmx_pem::_bar2_mask">cvmx_pemx_bar2_mask_t</a>;
<a name="l01205"></a>01205 <span class="comment"></span>
<a name="l01206"></a>01206 <span class="comment">/**</span>
<a name="l01207"></a>01207 <span class="comment"> * cvmx_pem#_bar_ctl</span>
<a name="l01208"></a>01208 <span class="comment"> *</span>
<a name="l01209"></a>01209 <span class="comment"> * This register contains control for BAR accesses.</span>
<a name="l01210"></a>01210 <span class="comment"> *</span>
<a name="l01211"></a>01211 <span class="comment"> */</span>
<a name="l01212"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html">01212</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bar__ctl.html" title="cvmx_pem::_bar_ctl">cvmx_pemx_bar_ctl</a> {
<a name="l01213"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a07618f46da2d5528012091d724f4ab52">01213</a>     uint64_t <a class="code" href="unioncvmx__pemx__bar__ctl.html#a07618f46da2d5528012091d724f4ab52">u64</a>;
<a name="l01214"></a><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">01214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a> {
<a name="l01215"></a>01215 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a87170a5c67585ca544381e5a7c605856">reserved_7_63</a>                : 57;
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#ab03a255a235368092fe484102739b6b9">bar1_siz</a>                     : 3;  <span class="comment">/**&lt; PCIe Port 0 Bar1 Size. Must be 0x1 in EP mode.</span>
<a name="l01218"></a>01218 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l01219"></a>01219 <span class="comment">                                                         0x1 = 64 MB; 2^26.</span>
<a name="l01220"></a>01220 <span class="comment">                                                         0x2 = 128 MB; 2^27.</span>
<a name="l01221"></a>01221 <span class="comment">                                                         0x3 = 256 MB; 2^28.</span>
<a name="l01222"></a>01222 <span class="comment">                                                         0x4 = 512 MB; 2^29.</span>
<a name="l01223"></a>01223 <span class="comment">                                                         0x5 = 1024 MB; 2^30.</span>
<a name="l01224"></a>01224 <span class="comment">                                                         0x6 = 2048 MB; 2^31.</span>
<a name="l01225"></a>01225 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#ac85fbf478e7ae043893ee0fe157a6f35">bar2_enb</a>                     : 1;  <span class="comment">/**&lt; When set to 1, BAR2 is enabled and will respond; when clear, BAR2 access will cause UR responses. */</span>
<a name="l01227"></a>01227     uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a459b94d1bd229eb07b5220945ab122a1">bar2_esx</a>                     : 2;  <span class="comment">/**&lt; Value is XORed with PCIe address [43:42] to determine the endian swap mode.</span>
<a name="l01228"></a>01228 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a9d66d88fff0cdacfd78dc755823b0f6e">bar2_cax</a>                     : 1;  <span class="comment">/**&lt; Value is XORed with PCIe address [44] to determine the L2 cache attribute. Not cached in</span>
<a name="l01230"></a>01230 <span class="comment">                                                         L2 if XOR result is 1. */</span>
<a name="l01231"></a>01231 <span class="preprocessor">#else</span>
<a name="l01232"></a><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a9d66d88fff0cdacfd78dc755823b0f6e">01232</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a9d66d88fff0cdacfd78dc755823b0f6e">bar2_cax</a>                     : 1;
<a name="l01233"></a><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a459b94d1bd229eb07b5220945ab122a1">01233</a>     uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a459b94d1bd229eb07b5220945ab122a1">bar2_esx</a>                     : 2;
<a name="l01234"></a><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#ac85fbf478e7ae043893ee0fe157a6f35">01234</a>     uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#ac85fbf478e7ae043893ee0fe157a6f35">bar2_enb</a>                     : 1;
<a name="l01235"></a><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#ab03a255a235368092fe484102739b6b9">01235</a>     uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#ab03a255a235368092fe484102739b6b9">bar1_siz</a>                     : 3;
<a name="l01236"></a><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a87170a5c67585ca544381e5a7c605856">01236</a>     uint64_t <a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html#a87170a5c67585ca544381e5a7c605856">reserved_7_63</a>                : 57;
<a name="l01237"></a>01237 <span class="preprocessor">#endif</span>
<a name="l01238"></a>01238 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bar__ctl.html#adafa5b707ea4d8a8ce2241053a669f18">s</a>;
<a name="l01239"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a2d26e037a906accfb4f3606929daae40">01239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a2d26e037a906accfb4f3606929daae40">cn61xx</a>;
<a name="l01240"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a162b69cb5fe3ecb1038997b00e6e3bbd">01240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a162b69cb5fe3ecb1038997b00e6e3bbd">cn63xx</a>;
<a name="l01241"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a3d06a1ef8fd0a1979c18f62aa4a58776">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a3d06a1ef8fd0a1979c18f62aa4a58776">cn63xxp1</a>;
<a name="l01242"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a1ae4fef09d460103b040af365e19c872">01242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a1ae4fef09d460103b040af365e19c872">cn66xx</a>;
<a name="l01243"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#ae91d65449513f352a33e998c803a03c0">01243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#ae91d65449513f352a33e998c803a03c0">cn68xx</a>;
<a name="l01244"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a05522c40079727b42dfa67878b011aef">01244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a05522c40079727b42dfa67878b011aef">cn68xxp1</a>;
<a name="l01245"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a63ef6f0bf7a347160e63b4618c930dcb">01245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a63ef6f0bf7a347160e63b4618c930dcb">cn70xx</a>;
<a name="l01246"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a5378a801b4e7c76322a50c9578c5aa5f">01246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a5378a801b4e7c76322a50c9578c5aa5f">cn70xxp1</a>;
<a name="l01247"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#aad9ffd3f39964ea9daf8e19592dc0e1e">01247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#aad9ffd3f39964ea9daf8e19592dc0e1e">cn73xx</a>;
<a name="l01248"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a700837895076d311883d9661583e49c7">01248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a700837895076d311883d9661583e49c7">cn78xx</a>;
<a name="l01249"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a5b0a97d6a69c1f56dce3e4b8fc78d250">01249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a5b0a97d6a69c1f56dce3e4b8fc78d250">cn78xxp1</a>;
<a name="l01250"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#a4638901d3c189c2442caf6abc174586f">01250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#a4638901d3c189c2442caf6abc174586f">cnf71xx</a>;
<a name="l01251"></a><a class="code" href="unioncvmx__pemx__bar__ctl.html#ad6628a8637c98640ea43fcf4b99ef1bc">01251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bar__ctl_1_1cvmx__pemx__bar__ctl__s.html">cvmx_pemx_bar_ctl_s</a>            <a class="code" href="unioncvmx__pemx__bar__ctl.html#ad6628a8637c98640ea43fcf4b99ef1bc">cnf75xx</a>;
<a name="l01252"></a>01252 };
<a name="l01253"></a><a class="code" href="cvmx-pemx-defs_8h.html#a70883baee03563ed0b1473dfcb072583">01253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bar__ctl.html" title="cvmx_pem::_bar_ctl">cvmx_pemx_bar_ctl</a> <a class="code" href="unioncvmx__pemx__bar__ctl.html" title="cvmx_pem::_bar_ctl">cvmx_pemx_bar_ctl_t</a>;
<a name="l01254"></a>01254 <span class="comment"></span>
<a name="l01255"></a>01255 <span class="comment">/**</span>
<a name="l01256"></a>01256 <span class="comment"> * cvmx_pem#_bist_status</span>
<a name="l01257"></a>01257 <span class="comment"> *</span>
<a name="l01258"></a>01258 <span class="comment"> * This register contains results from BIST runs of PEM&apos;s memories.</span>
<a name="l01259"></a>01259 <span class="comment"> *</span>
<a name="l01260"></a>01260 <span class="comment"> */</span>
<a name="l01261"></a><a class="code" href="unioncvmx__pemx__bist__status.html">01261</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bist__status.html" title="cvmx_pem::_bist_status">cvmx_pemx_bist_status</a> {
<a name="l01262"></a><a class="code" href="unioncvmx__pemx__bist__status.html#ae5a9a1bc2d397e0be1f7e5643f17b4ca">01262</a>     uint64_t <a class="code" href="unioncvmx__pemx__bist__status.html#ae5a9a1bc2d397e0be1f7e5643f17b4ca">u64</a>;
<a name="l01263"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html">01263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html">cvmx_pemx_bist_status_s</a> {
<a name="l01264"></a>01264 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a1ab0806d392656a2e93ae405ad45ed5d">reserved_16_63</a>               : 48;
<a name="l01266"></a>01266     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a37150ce6f495df61b9510e3f66f23ffe">retryc</a>                       : 1;  <span class="comment">/**&lt; Retry buffer memory C. */</span>
<a name="l01267"></a>01267     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#afe64dc358669504fe176122b2f21a830">reserved_14_14</a>               : 1;
<a name="l01268"></a>01268     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a3e1392b4afdbb4848dd46753bd6c6591">rqhdrb0</a>                      : 1;  <span class="comment">/**&lt; RX queue header memory buffer 0. */</span>
<a name="l01269"></a>01269     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#ad35c82f1771dcd887dea47ce670f20e4">rqhdrb1</a>                      : 1;  <span class="comment">/**&lt; RX queue header memory buffer 1. */</span>
<a name="l01270"></a>01270     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a471e7c21952f1a9e57c5987257d2b1cf">rqdatab0</a>                     : 1;  <span class="comment">/**&lt; RX queue data buffer 0. */</span>
<a name="l01271"></a>01271     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a285deffe89e37fb87228a62fdec72804">rqdatab1</a>                     : 1;  <span class="comment">/**&lt; RX queue data buffer 1. */</span>
<a name="l01272"></a>01272     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a72f4b4144594320646a9592b8a539b15">tlpn_d0</a>                      : 1;  <span class="comment">/**&lt; BIST status for tlp_n_fifo_data0. */</span>
<a name="l01273"></a>01273     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a510e96dfb2a10bb2f3b9c7d5a3195ca9">tlpn_d1</a>                      : 1;  <span class="comment">/**&lt; BIST status for tlp_n_fifo_data1. */</span>
<a name="l01274"></a>01274     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#ab60ec10cf1d2d57bb9ebae6da21f3421">reserved_0_7</a>                 : 8;
<a name="l01275"></a>01275 <span class="preprocessor">#else</span>
<a name="l01276"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#ab60ec10cf1d2d57bb9ebae6da21f3421">01276</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#ab60ec10cf1d2d57bb9ebae6da21f3421">reserved_0_7</a>                 : 8;
<a name="l01277"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a510e96dfb2a10bb2f3b9c7d5a3195ca9">01277</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a510e96dfb2a10bb2f3b9c7d5a3195ca9">tlpn_d1</a>                      : 1;
<a name="l01278"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a72f4b4144594320646a9592b8a539b15">01278</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a72f4b4144594320646a9592b8a539b15">tlpn_d0</a>                      : 1;
<a name="l01279"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a285deffe89e37fb87228a62fdec72804">01279</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a285deffe89e37fb87228a62fdec72804">rqdatab1</a>                     : 1;
<a name="l01280"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a471e7c21952f1a9e57c5987257d2b1cf">01280</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a471e7c21952f1a9e57c5987257d2b1cf">rqdatab0</a>                     : 1;
<a name="l01281"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#ad35c82f1771dcd887dea47ce670f20e4">01281</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#ad35c82f1771dcd887dea47ce670f20e4">rqhdrb1</a>                      : 1;
<a name="l01282"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a3e1392b4afdbb4848dd46753bd6c6591">01282</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a3e1392b4afdbb4848dd46753bd6c6591">rqhdrb0</a>                      : 1;
<a name="l01283"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#afe64dc358669504fe176122b2f21a830">01283</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#afe64dc358669504fe176122b2f21a830">reserved_14_14</a>               : 1;
<a name="l01284"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a37150ce6f495df61b9510e3f66f23ffe">01284</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a37150ce6f495df61b9510e3f66f23ffe">retryc</a>                       : 1;
<a name="l01285"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a1ab0806d392656a2e93ae405ad45ed5d">01285</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__s.html#a1ab0806d392656a2e93ae405ad45ed5d">reserved_16_63</a>               : 48;
<a name="l01286"></a>01286 <span class="preprocessor">#endif</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bist__status.html#a2aa68072d6dfb038c564aea7655dd023">s</a>;
<a name="l01288"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html">01288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html">cvmx_pemx_bist_status_cn61xx</a> {
<a name="l01289"></a>01289 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#abc1536bd12bad26fd01515e265a8ad9f">reserved_8_63</a>                : 56;
<a name="l01291"></a>01291     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a01de3ad67d94b246569b5fe526a64682">retry</a>                        : 1;  <span class="comment">/**&lt; Retry Buffer. */</span>
<a name="l01292"></a>01292     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a2608e3625f97f3218bea52770e885caf">rqdata0</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory0. */</span>
<a name="l01293"></a>01293     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#af06b9ccdd4abcd4f6b95ee713df7a309">rqdata1</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory1. */</span>
<a name="l01294"></a>01294     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a47f79b150de570eb1eeb62dd57584b76">rqdata2</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory2. */</span>
<a name="l01295"></a>01295     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a193d14aaab71a12de0b9d12474c34c46">rqdata3</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory3. */</span>
<a name="l01296"></a>01296     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a18251720e51eae124b4cc3d145ba98bc">rqhdr1</a>                       : 1;  <span class="comment">/**&lt; Rx Queue Header1. */</span>
<a name="l01297"></a>01297     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a191423db5919b809c7fd488b0a5ce093">rqhdr0</a>                       : 1;  <span class="comment">/**&lt; Rx Queue Header0. */</span>
<a name="l01298"></a>01298     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a50eadbbc4acf37e19f8db4fec58dfff7">sot</a>                          : 1;  <span class="comment">/**&lt; SOT Buffer. */</span>
<a name="l01299"></a>01299 <span class="preprocessor">#else</span>
<a name="l01300"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a50eadbbc4acf37e19f8db4fec58dfff7">01300</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a50eadbbc4acf37e19f8db4fec58dfff7">sot</a>                          : 1;
<a name="l01301"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a191423db5919b809c7fd488b0a5ce093">01301</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a191423db5919b809c7fd488b0a5ce093">rqhdr0</a>                       : 1;
<a name="l01302"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a18251720e51eae124b4cc3d145ba98bc">01302</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a18251720e51eae124b4cc3d145ba98bc">rqhdr1</a>                       : 1;
<a name="l01303"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a193d14aaab71a12de0b9d12474c34c46">01303</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a193d14aaab71a12de0b9d12474c34c46">rqdata3</a>                      : 1;
<a name="l01304"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a47f79b150de570eb1eeb62dd57584b76">01304</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a47f79b150de570eb1eeb62dd57584b76">rqdata2</a>                      : 1;
<a name="l01305"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#af06b9ccdd4abcd4f6b95ee713df7a309">01305</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#af06b9ccdd4abcd4f6b95ee713df7a309">rqdata1</a>                      : 1;
<a name="l01306"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a2608e3625f97f3218bea52770e885caf">01306</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a2608e3625f97f3218bea52770e885caf">rqdata0</a>                      : 1;
<a name="l01307"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a01de3ad67d94b246569b5fe526a64682">01307</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#a01de3ad67d94b246569b5fe526a64682">retry</a>                        : 1;
<a name="l01308"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#abc1536bd12bad26fd01515e265a8ad9f">01308</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html#abc1536bd12bad26fd01515e265a8ad9f">reserved_8_63</a>                : 56;
<a name="l01309"></a>01309 <span class="preprocessor">#endif</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bist__status.html#a8fb62bdb8b05b9604225b8fc8922f0a8">cn61xx</a>;
<a name="l01311"></a><a class="code" href="unioncvmx__pemx__bist__status.html#a2751718f278f216e3b980f78b6205447">01311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html">cvmx_pemx_bist_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#a2751718f278f216e3b980f78b6205447">cn63xx</a>;
<a name="l01312"></a><a class="code" href="unioncvmx__pemx__bist__status.html#a1bb238aea9bed26c82b6efd72109bdc9">01312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html">cvmx_pemx_bist_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#a1bb238aea9bed26c82b6efd72109bdc9">cn63xxp1</a>;
<a name="l01313"></a><a class="code" href="unioncvmx__pemx__bist__status.html#a68414b4c69c04be65370604cf79e4138">01313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html">cvmx_pemx_bist_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#a68414b4c69c04be65370604cf79e4138">cn66xx</a>;
<a name="l01314"></a><a class="code" href="unioncvmx__pemx__bist__status.html#a73b7dc4ee308f768bb2e4df5ca2e528a">01314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html">cvmx_pemx_bist_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#a73b7dc4ee308f768bb2e4df5ca2e528a">cn68xx</a>;
<a name="l01315"></a><a class="code" href="unioncvmx__pemx__bist__status.html#a2a18bf6113d7c1cb250468f666c9a944">01315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html">cvmx_pemx_bist_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#a2a18bf6113d7c1cb250468f666c9a944">cn68xxp1</a>;
<a name="l01316"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html">01316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html">cvmx_pemx_bist_status_cn70xx</a> {
<a name="l01317"></a>01317 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ae5cf9656dc875dec5a875eff1b52d1ab">reserved_6_63</a>                : 58;
<a name="l01319"></a>01319     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#aa541d4bd19506b106849c58dc010e66e">retry</a>                        : 1;  <span class="comment">/**&lt; Retry Buffer Memory */</span>
<a name="l01320"></a>01320     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ada262e1999e1fb216de495cbb9efd00f">sot</a>                          : 1;  <span class="comment">/**&lt; Start of Transfer Memory */</span>
<a name="l01321"></a>01321     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#a3ad980f26a77fb5287a316c812a93a73">rqhdr0</a>                       : 1;  <span class="comment">/**&lt; Rx Queue Header Memory 0 */</span>
<a name="l01322"></a>01322     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#aff807100261399fdfc8988d4369fe939">rqhdr1</a>                       : 1;  <span class="comment">/**&lt; Rx Queue Header Memory 1 */</span>
<a name="l01323"></a>01323     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ae217fab135eb5cff9f1d7edd954b3b7b">rqdata0</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory 0 */</span>
<a name="l01324"></a>01324     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#a9ce0b4f8d72266730a158977304ea24e">rqdata1</a>                      : 1;  <span class="comment">/**&lt; Rx Queue Data Memory 1 */</span>
<a name="l01325"></a>01325 <span class="preprocessor">#else</span>
<a name="l01326"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#a9ce0b4f8d72266730a158977304ea24e">01326</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#a9ce0b4f8d72266730a158977304ea24e">rqdata1</a>                      : 1;
<a name="l01327"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ae217fab135eb5cff9f1d7edd954b3b7b">01327</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ae217fab135eb5cff9f1d7edd954b3b7b">rqdata0</a>                      : 1;
<a name="l01328"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#aff807100261399fdfc8988d4369fe939">01328</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#aff807100261399fdfc8988d4369fe939">rqhdr1</a>                       : 1;
<a name="l01329"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#a3ad980f26a77fb5287a316c812a93a73">01329</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#a3ad980f26a77fb5287a316c812a93a73">rqhdr0</a>                       : 1;
<a name="l01330"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ada262e1999e1fb216de495cbb9efd00f">01330</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ada262e1999e1fb216de495cbb9efd00f">sot</a>                          : 1;
<a name="l01331"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#aa541d4bd19506b106849c58dc010e66e">01331</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#aa541d4bd19506b106849c58dc010e66e">retry</a>                        : 1;
<a name="l01332"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ae5cf9656dc875dec5a875eff1b52d1ab">01332</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html#ae5cf9656dc875dec5a875eff1b52d1ab">reserved_6_63</a>                : 58;
<a name="l01333"></a>01333 <span class="preprocessor">#endif</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bist__status.html#a4a786ef785bf462704173c0e68aaa84d">cn70xx</a>;
<a name="l01335"></a><a class="code" href="unioncvmx__pemx__bist__status.html#a4ffb9693b4a04e0eee314e6bc598aff2">01335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn70xx.html">cvmx_pemx_bist_status_cn70xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#a4ffb9693b4a04e0eee314e6bc598aff2">cn70xxp1</a>;
<a name="l01336"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html">01336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html">cvmx_pemx_bist_status_cn73xx</a> {
<a name="l01337"></a>01337 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01338"></a>01338 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#ad960295c42ea563ced25a5152b8406b2">reserved_16_63</a>               : 48;
<a name="l01339"></a>01339     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#adea08d49b47dc615f6fd3542441a3ac7">retryc</a>                       : 1;  <span class="comment">/**&lt; Retry buffer memory C. */</span>
<a name="l01340"></a>01340     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a305fc7adb16bc94d4487d54a040d9867">sot</a>                          : 1;  <span class="comment">/**&lt; Start of transfer memory. */</span>
<a name="l01341"></a>01341     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a70eebc142458d82bd57f6ead0e26a8f5">rqhdrb0</a>                      : 1;  <span class="comment">/**&lt; RX queue header memory buffer 0. */</span>
<a name="l01342"></a>01342     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4bf15f2c03dc046e6495154f7da4bbd1">rqhdrb1</a>                      : 1;  <span class="comment">/**&lt; RX queue header memory buffer 1. */</span>
<a name="l01343"></a>01343     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a22c9ea002f766fc6df2323080b54d4a2">rqdatab0</a>                     : 1;  <span class="comment">/**&lt; RX queue data buffer 0. */</span>
<a name="l01344"></a>01344     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a9573112157b797021af33b807044423c">rqdatab1</a>                     : 1;  <span class="comment">/**&lt; RX queue data buffer 1. */</span>
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a6df194960ac30c8643ab6790e618cfdd">tlpn_d0</a>                      : 1;  <span class="comment">/**&lt; BIST status for tlp_n_fifo_data0. */</span>
<a name="l01346"></a>01346     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#aadc98894641b0aca877a0c8839a6912c">tlpn_d1</a>                      : 1;  <span class="comment">/**&lt; BIST status for tlp_n_fifo_data1. */</span>
<a name="l01347"></a>01347     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a0a53e31922680396a93bf9b920bb7cf0">tlpn_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST status for tlp_n_fifo_ctl. */</span>
<a name="l01348"></a>01348     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a268c6f552ac97f34984ff086d124719c">tlpp_d0</a>                      : 1;  <span class="comment">/**&lt; BIST status for tlp_p_fifo_data0. */</span>
<a name="l01349"></a>01349     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#ae89259ae838f9a9c3e2e10394583a222">tlpp_d1</a>                      : 1;  <span class="comment">/**&lt; BIST status for tlp_p_fifo_data1. */</span>
<a name="l01350"></a>01350     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4c58ccfbf2cd9caced4c310e687ed9b2">tlpp_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST status for tlp_p_fifo_ctl. */</span>
<a name="l01351"></a>01351     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4172066d09b4e1015428015ef199095a">tlpc_d0</a>                      : 1;  <span class="comment">/**&lt; BIST status for tlp_c_fifo_data0. */</span>
<a name="l01352"></a>01352     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a1644a4c8002be6c2230a37f9523fa091">tlpc_d1</a>                      : 1;  <span class="comment">/**&lt; BIST status for tlp_c_fifo_data1. */</span>
<a name="l01353"></a>01353     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#aeaae6960df55df61896513faece04214">tlpc_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST status for tlp_c_fifo_ctl. */</span>
<a name="l01354"></a>01354     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a0160ab7f2dd0a6d98d6c006e3a4a9780">m2s</a>                          : 1;  <span class="comment">/**&lt; BIST status for m2s_fifo. */</span>
<a name="l01355"></a>01355 <span class="preprocessor">#else</span>
<a name="l01356"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a0160ab7f2dd0a6d98d6c006e3a4a9780">01356</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a0160ab7f2dd0a6d98d6c006e3a4a9780">m2s</a>                          : 1;
<a name="l01357"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#aeaae6960df55df61896513faece04214">01357</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#aeaae6960df55df61896513faece04214">tlpc_ctl</a>                     : 1;
<a name="l01358"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a1644a4c8002be6c2230a37f9523fa091">01358</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a1644a4c8002be6c2230a37f9523fa091">tlpc_d1</a>                      : 1;
<a name="l01359"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4172066d09b4e1015428015ef199095a">01359</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4172066d09b4e1015428015ef199095a">tlpc_d0</a>                      : 1;
<a name="l01360"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4c58ccfbf2cd9caced4c310e687ed9b2">01360</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4c58ccfbf2cd9caced4c310e687ed9b2">tlpp_ctl</a>                     : 1;
<a name="l01361"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#ae89259ae838f9a9c3e2e10394583a222">01361</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#ae89259ae838f9a9c3e2e10394583a222">tlpp_d1</a>                      : 1;
<a name="l01362"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a268c6f552ac97f34984ff086d124719c">01362</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a268c6f552ac97f34984ff086d124719c">tlpp_d0</a>                      : 1;
<a name="l01363"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a0a53e31922680396a93bf9b920bb7cf0">01363</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a0a53e31922680396a93bf9b920bb7cf0">tlpn_ctl</a>                     : 1;
<a name="l01364"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#aadc98894641b0aca877a0c8839a6912c">01364</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#aadc98894641b0aca877a0c8839a6912c">tlpn_d1</a>                      : 1;
<a name="l01365"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a6df194960ac30c8643ab6790e618cfdd">01365</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a6df194960ac30c8643ab6790e618cfdd">tlpn_d0</a>                      : 1;
<a name="l01366"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a9573112157b797021af33b807044423c">01366</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a9573112157b797021af33b807044423c">rqdatab1</a>                     : 1;
<a name="l01367"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a22c9ea002f766fc6df2323080b54d4a2">01367</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a22c9ea002f766fc6df2323080b54d4a2">rqdatab0</a>                     : 1;
<a name="l01368"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4bf15f2c03dc046e6495154f7da4bbd1">01368</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a4bf15f2c03dc046e6495154f7da4bbd1">rqhdrb1</a>                      : 1;
<a name="l01369"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a70eebc142458d82bd57f6ead0e26a8f5">01369</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a70eebc142458d82bd57f6ead0e26a8f5">rqhdrb0</a>                      : 1;
<a name="l01370"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a305fc7adb16bc94d4487d54a040d9867">01370</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#a305fc7adb16bc94d4487d54a040d9867">sot</a>                          : 1;
<a name="l01371"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#adea08d49b47dc615f6fd3542441a3ac7">01371</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#adea08d49b47dc615f6fd3542441a3ac7">retryc</a>                       : 1;
<a name="l01372"></a><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#ad960295c42ea563ced25a5152b8406b2">01372</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html#ad960295c42ea563ced25a5152b8406b2">reserved_16_63</a>               : 48;
<a name="l01373"></a>01373 <span class="preprocessor">#endif</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bist__status.html#a2e1b3f4ceff07cadea072e40837270bb">cn73xx</a>;
<a name="l01375"></a><a class="code" href="unioncvmx__pemx__bist__status.html#a6c2f8a1872de643c832d5de7cc368d84">01375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html">cvmx_pemx_bist_status_cn73xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#a6c2f8a1872de643c832d5de7cc368d84">cn78xx</a>;
<a name="l01376"></a><a class="code" href="unioncvmx__pemx__bist__status.html#ac76db855360dd8f837e0dc2480f13286">01376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html">cvmx_pemx_bist_status_cn73xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#ac76db855360dd8f837e0dc2480f13286">cn78xxp1</a>;
<a name="l01377"></a><a class="code" href="unioncvmx__pemx__bist__status.html#abd341e585850b77355ca47d7c76254b7">01377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn61xx.html">cvmx_pemx_bist_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#abd341e585850b77355ca47d7c76254b7">cnf71xx</a>;
<a name="l01378"></a><a class="code" href="unioncvmx__pemx__bist__status.html#ac1f214a4612eb0f76402e425dd7ff3d7">01378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status_1_1cvmx__pemx__bist__status__cn73xx.html">cvmx_pemx_bist_status_cn73xx</a>   <a class="code" href="unioncvmx__pemx__bist__status.html#ac1f214a4612eb0f76402e425dd7ff3d7">cnf75xx</a>;
<a name="l01379"></a>01379 };
<a name="l01380"></a><a class="code" href="cvmx-pemx-defs_8h.html#a60ee6ba8ac52af463dc64d42af608614">01380</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bist__status.html" title="cvmx_pem::_bist_status">cvmx_pemx_bist_status</a> <a class="code" href="unioncvmx__pemx__bist__status.html" title="cvmx_pem::_bist_status">cvmx_pemx_bist_status_t</a>;
<a name="l01381"></a>01381 <span class="comment"></span>
<a name="l01382"></a>01382 <span class="comment">/**</span>
<a name="l01383"></a>01383 <span class="comment"> * cvmx_pem#_bist_status2</span>
<a name="l01384"></a>01384 <span class="comment"> *</span>
<a name="l01385"></a>01385 <span class="comment"> * &quot;PEM#_BIST_STATUS2 = PEM BIST Status Register</span>
<a name="l01386"></a>01386 <span class="comment"> * Results from BIST runs of PEM&apos;s memories.&quot;</span>
<a name="l01387"></a>01387 <span class="comment"> */</span>
<a name="l01388"></a><a class="code" href="unioncvmx__pemx__bist__status2.html">01388</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bist__status2.html" title="cvmx_pem::_bist_status2">cvmx_pemx_bist_status2</a> {
<a name="l01389"></a><a class="code" href="unioncvmx__pemx__bist__status2.html#a018944c4cdcf59b16740e935d44bcc84">01389</a>     uint64_t <a class="code" href="unioncvmx__pemx__bist__status2.html#a018944c4cdcf59b16740e935d44bcc84">u64</a>;
<a name="l01390"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html">01390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html">cvmx_pemx_bist_status2_s</a> {
<a name="l01391"></a>01391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01392"></a>01392 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a3dfec5bdb71428629caf01f582c2c545">reserved_13_63</a>               : 51;
<a name="l01393"></a>01393     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a906483b905a864171f97e699faa71361">tlpn_d</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the tlp_n_fifo_data */</span>
<a name="l01394"></a>01394     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a59154a497157a5a68384985584d00a99">tlpn_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the tlp_n_fifo_ctl */</span>
<a name="l01395"></a>01395     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a8a9b3a81cbcba2c7b0cff4551355338e">tlpp_d</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the tlp_p_fifo_data */</span>
<a name="l01396"></a>01396     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#abbeac223b44a6896a6a25a87ae2828c4">reserved_0_9</a>                 : 10;
<a name="l01397"></a>01397 <span class="preprocessor">#else</span>
<a name="l01398"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#abbeac223b44a6896a6a25a87ae2828c4">01398</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#abbeac223b44a6896a6a25a87ae2828c4">reserved_0_9</a>                 : 10;
<a name="l01399"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a8a9b3a81cbcba2c7b0cff4551355338e">01399</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a8a9b3a81cbcba2c7b0cff4551355338e">tlpp_d</a>                       : 1;
<a name="l01400"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a59154a497157a5a68384985584d00a99">01400</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a59154a497157a5a68384985584d00a99">tlpn_ctl</a>                     : 1;
<a name="l01401"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a906483b905a864171f97e699faa71361">01401</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a906483b905a864171f97e699faa71361">tlpn_d</a>                       : 1;
<a name="l01402"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a3dfec5bdb71428629caf01f582c2c545">01402</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__s.html#a3dfec5bdb71428629caf01f582c2c545">reserved_13_63</a>               : 51;
<a name="l01403"></a>01403 <span class="preprocessor">#endif</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bist__status2.html#a0f0a909fabe1992888d41456f8aaef59">s</a>;
<a name="l01405"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html">01405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html">cvmx_pemx_bist_status2_cn61xx</a> {
<a name="l01406"></a>01406 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a24717cf99791f649b6e468e1d96f8ba6">reserved_10_63</a>               : 54;
<a name="l01408"></a>01408     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab2ff719204da43075d9de82c56ce2d7f">e2p_cpl</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the e2p_cpl_fifo */</span>
<a name="l01409"></a>01409     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab1701ab5bb7a6329b4682d932bf338d9">e2p_n</a>                        : 1;  <span class="comment">/**&lt; BIST Status for the e2p_n_fifo */</span>
<a name="l01410"></a>01410     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a12a703062c70b4631524b12be8945789">e2p_p</a>                        : 1;  <span class="comment">/**&lt; BIST Status for the e2p_p_fifo */</span>
<a name="l01411"></a>01411     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab243331efd25a287a5bb94df84fcc11d">peai_p2e</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the peai__pesc_fifo */</span>
<a name="l01412"></a>01412     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#aa3d9af09623588ab3e24809d20aadc5d">pef_tpf1</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_p_fifo1 */</span>
<a name="l01413"></a>01413     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#af771b67caee23c48fdc45c85ac19c47c">pef_tpf0</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_p_fifo0 */</span>
<a name="l01414"></a>01414     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a43138ec7f56120f1527438035c0124c9">pef_tnf</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_n_fifo */</span>
<a name="l01415"></a>01415     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a33b0f8265b7f7310731725b22010b2d7">pef_tcf1</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_cpl_fifo1 */</span>
<a name="l01416"></a>01416     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a752a56e68c43c5341099a2be5c9e2468">pef_tc0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pef_tlp_cpl_fifo0 */</span>
<a name="l01417"></a>01417     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#aaae09338775afddfe4c776ab5c200a85">ppf</a>                          : 1;  <span class="comment">/**&lt; BIST Status for the ppf_fifo */</span>
<a name="l01418"></a>01418 <span class="preprocessor">#else</span>
<a name="l01419"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#aaae09338775afddfe4c776ab5c200a85">01419</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#aaae09338775afddfe4c776ab5c200a85">ppf</a>                          : 1;
<a name="l01420"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a752a56e68c43c5341099a2be5c9e2468">01420</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a752a56e68c43c5341099a2be5c9e2468">pef_tc0</a>                      : 1;
<a name="l01421"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a33b0f8265b7f7310731725b22010b2d7">01421</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a33b0f8265b7f7310731725b22010b2d7">pef_tcf1</a>                     : 1;
<a name="l01422"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a43138ec7f56120f1527438035c0124c9">01422</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a43138ec7f56120f1527438035c0124c9">pef_tnf</a>                      : 1;
<a name="l01423"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#af771b67caee23c48fdc45c85ac19c47c">01423</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#af771b67caee23c48fdc45c85ac19c47c">pef_tpf0</a>                     : 1;
<a name="l01424"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#aa3d9af09623588ab3e24809d20aadc5d">01424</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#aa3d9af09623588ab3e24809d20aadc5d">pef_tpf1</a>                     : 1;
<a name="l01425"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab243331efd25a287a5bb94df84fcc11d">01425</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab243331efd25a287a5bb94df84fcc11d">peai_p2e</a>                     : 1;
<a name="l01426"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a12a703062c70b4631524b12be8945789">01426</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a12a703062c70b4631524b12be8945789">e2p_p</a>                        : 1;
<a name="l01427"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab1701ab5bb7a6329b4682d932bf338d9">01427</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab1701ab5bb7a6329b4682d932bf338d9">e2p_n</a>                        : 1;
<a name="l01428"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab2ff719204da43075d9de82c56ce2d7f">01428</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#ab2ff719204da43075d9de82c56ce2d7f">e2p_cpl</a>                      : 1;
<a name="l01429"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a24717cf99791f649b6e468e1d96f8ba6">01429</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html#a24717cf99791f649b6e468e1d96f8ba6">reserved_10_63</a>               : 54;
<a name="l01430"></a>01430 <span class="preprocessor">#endif</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bist__status2.html#a5d4bdcade8a8faedd9cb6210edb682d9">cn61xx</a>;
<a name="l01432"></a><a class="code" href="unioncvmx__pemx__bist__status2.html#aa910347e00bad1be5e9b013d973cd026">01432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html">cvmx_pemx_bist_status2_cn61xx</a>  <a class="code" href="unioncvmx__pemx__bist__status2.html#aa910347e00bad1be5e9b013d973cd026">cn63xx</a>;
<a name="l01433"></a><a class="code" href="unioncvmx__pemx__bist__status2.html#aa7e066642e22585dc19823fb98d59bce">01433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html">cvmx_pemx_bist_status2_cn61xx</a>  <a class="code" href="unioncvmx__pemx__bist__status2.html#aa7e066642e22585dc19823fb98d59bce">cn63xxp1</a>;
<a name="l01434"></a><a class="code" href="unioncvmx__pemx__bist__status2.html#a9bd0e1e1a5d7c4d0af3faa834c0dc8bd">01434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html">cvmx_pemx_bist_status2_cn61xx</a>  <a class="code" href="unioncvmx__pemx__bist__status2.html#a9bd0e1e1a5d7c4d0af3faa834c0dc8bd">cn66xx</a>;
<a name="l01435"></a><a class="code" href="unioncvmx__pemx__bist__status2.html#ab3f02f7c4fabc23d4114108c16c186d1">01435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html">cvmx_pemx_bist_status2_cn61xx</a>  <a class="code" href="unioncvmx__pemx__bist__status2.html#ab3f02f7c4fabc23d4114108c16c186d1">cn68xx</a>;
<a name="l01436"></a><a class="code" href="unioncvmx__pemx__bist__status2.html#ac99a04e7dacdb385ce57f58e9f13fc17">01436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html">cvmx_pemx_bist_status2_cn61xx</a>  <a class="code" href="unioncvmx__pemx__bist__status2.html#ac99a04e7dacdb385ce57f58e9f13fc17">cn68xxp1</a>;
<a name="l01437"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html">01437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html">cvmx_pemx_bist_status2_cn70xx</a> {
<a name="l01438"></a>01438 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ae3e2ba9b792def8808999b0276933378">reserved_14_63</a>               : 50;
<a name="l01440"></a>01440     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a21393adc38dc86e9cae2aa401af43cfa">peai_p2e</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the peai__pesc_fifo */</span>
<a name="l01441"></a>01441     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a8535db99ce6f53ce1076d588ba5f38b1">tlpn_d</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the tlp_n_fifo_data */</span>
<a name="l01442"></a>01442     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a3b5fca1c1fb09dee0c528fae18e6f448">tlpn_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the tlp_n_fifo_ctl */</span>
<a name="l01443"></a>01443     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a99e0439cb21cd032f5bfadf82a8ca69a">tlpp_d</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the tlp_p_fifo_data */</span>
<a name="l01444"></a>01444     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a136c3d482c49ba34d70cc41e66d56d15">tlpp_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the tlp_p_fifo_ctl */</span>
<a name="l01445"></a>01445     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a3e55c975a4c117895617d9aa945a650f">tlpc_d</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the tlp_c_fifo_data */</span>
<a name="l01446"></a>01446     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ac542126b17b8afd2ee3b412785bad191">tlpc_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST Status for the tlp_c_fifo_ctl */</span>
<a name="l01447"></a>01447     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ae9401b988c5e0ea88f024091f4d59031">tlpan_d</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the tlp_n_afifo_data */</span>
<a name="l01448"></a>01448     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a0999279ae6a0a47f9a54f39e3c57cc9d">tlpan_ctl</a>                    : 1;  <span class="comment">/**&lt; BIST Status for the tlp_n_afifo_ctl */</span>
<a name="l01449"></a>01449     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a82f56f8c0569bf4892e0d2b86fabdbbb">tlpap_d</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the tlp_p_afifo_data */</span>
<a name="l01450"></a>01450     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a5ba94e6dc4bc7e4f02de7c0b6158ef76">tlpap_ctl</a>                    : 1;  <span class="comment">/**&lt; BIST Status for the tlp_p_afifo_ctl */</span>
<a name="l01451"></a>01451     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a5b9ee889109c84bd8f12f29b93360228">tlpac_d</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the tlp_c_afifo_data */</span>
<a name="l01452"></a>01452     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a2cf2ba3bebcbf52e509105ea6c02d6a5">tlpac_ctl</a>                    : 1;  <span class="comment">/**&lt; BIST Status for the tlp_c_afifo_ctl */</span>
<a name="l01453"></a>01453     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a4abfcf124bf4ceca74257a91363aacfb">m2s</a>                          : 1;  <span class="comment">/**&lt; BIST Status for the m2s_fifo */</span>
<a name="l01454"></a>01454 <span class="preprocessor">#else</span>
<a name="l01455"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a4abfcf124bf4ceca74257a91363aacfb">01455</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a4abfcf124bf4ceca74257a91363aacfb">m2s</a>                          : 1;
<a name="l01456"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a2cf2ba3bebcbf52e509105ea6c02d6a5">01456</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a2cf2ba3bebcbf52e509105ea6c02d6a5">tlpac_ctl</a>                    : 1;
<a name="l01457"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a5b9ee889109c84bd8f12f29b93360228">01457</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a5b9ee889109c84bd8f12f29b93360228">tlpac_d</a>                      : 1;
<a name="l01458"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a5ba94e6dc4bc7e4f02de7c0b6158ef76">01458</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a5ba94e6dc4bc7e4f02de7c0b6158ef76">tlpap_ctl</a>                    : 1;
<a name="l01459"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a82f56f8c0569bf4892e0d2b86fabdbbb">01459</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a82f56f8c0569bf4892e0d2b86fabdbbb">tlpap_d</a>                      : 1;
<a name="l01460"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a0999279ae6a0a47f9a54f39e3c57cc9d">01460</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a0999279ae6a0a47f9a54f39e3c57cc9d">tlpan_ctl</a>                    : 1;
<a name="l01461"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ae9401b988c5e0ea88f024091f4d59031">01461</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ae9401b988c5e0ea88f024091f4d59031">tlpan_d</a>                      : 1;
<a name="l01462"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ac542126b17b8afd2ee3b412785bad191">01462</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ac542126b17b8afd2ee3b412785bad191">tlpc_ctl</a>                     : 1;
<a name="l01463"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a3e55c975a4c117895617d9aa945a650f">01463</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a3e55c975a4c117895617d9aa945a650f">tlpc_d</a>                       : 1;
<a name="l01464"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a136c3d482c49ba34d70cc41e66d56d15">01464</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a136c3d482c49ba34d70cc41e66d56d15">tlpp_ctl</a>                     : 1;
<a name="l01465"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a99e0439cb21cd032f5bfadf82a8ca69a">01465</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a99e0439cb21cd032f5bfadf82a8ca69a">tlpp_d</a>                       : 1;
<a name="l01466"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a3b5fca1c1fb09dee0c528fae18e6f448">01466</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a3b5fca1c1fb09dee0c528fae18e6f448">tlpn_ctl</a>                     : 1;
<a name="l01467"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a8535db99ce6f53ce1076d588ba5f38b1">01467</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a8535db99ce6f53ce1076d588ba5f38b1">tlpn_d</a>                       : 1;
<a name="l01468"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a21393adc38dc86e9cae2aa401af43cfa">01468</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#a21393adc38dc86e9cae2aa401af43cfa">peai_p2e</a>                     : 1;
<a name="l01469"></a><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ae3e2ba9b792def8808999b0276933378">01469</a>     uint64_t <a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html#ae3e2ba9b792def8808999b0276933378">reserved_14_63</a>               : 50;
<a name="l01470"></a>01470 <span class="preprocessor">#endif</span>
<a name="l01471"></a>01471 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__bist__status2.html#ad6b37107c5ad2e77c2e2629824d268c6">cn70xx</a>;
<a name="l01472"></a><a class="code" href="unioncvmx__pemx__bist__status2.html#aa5b180e7c03b9a85daa011c818592f57">01472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn70xx.html">cvmx_pemx_bist_status2_cn70xx</a>  <a class="code" href="unioncvmx__pemx__bist__status2.html#aa5b180e7c03b9a85daa011c818592f57">cn70xxp1</a>;
<a name="l01473"></a><a class="code" href="unioncvmx__pemx__bist__status2.html#a00ef4bd6215b48c17df5140b58b5b16d">01473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__bist__status2_1_1cvmx__pemx__bist__status2__cn61xx.html">cvmx_pemx_bist_status2_cn61xx</a>  <a class="code" href="unioncvmx__pemx__bist__status2.html#a00ef4bd6215b48c17df5140b58b5b16d">cnf71xx</a>;
<a name="l01474"></a>01474 };
<a name="l01475"></a><a class="code" href="cvmx-pemx-defs_8h.html#a6e20001917d3a417fa32d6090790c8a4">01475</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__bist__status2.html" title="cvmx_pem::_bist_status2">cvmx_pemx_bist_status2</a> <a class="code" href="unioncvmx__pemx__bist__status2.html" title="cvmx_pem::_bist_status2">cvmx_pemx_bist_status2_t</a>;
<a name="l01476"></a>01476 <span class="comment"></span>
<a name="l01477"></a>01477 <span class="comment">/**</span>
<a name="l01478"></a>01478 <span class="comment"> * cvmx_pem#_cfg</span>
<a name="l01479"></a>01479 <span class="comment"> *</span>
<a name="l01480"></a>01480 <span class="comment"> * Configuration of the PCIe Application.</span>
<a name="l01481"></a>01481 <span class="comment"> *</span>
<a name="l01482"></a>01482 <span class="comment"> */</span>
<a name="l01483"></a><a class="code" href="unioncvmx__pemx__cfg.html">01483</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__cfg.html" title="cvmx_pem::_cfg">cvmx_pemx_cfg</a> {
<a name="l01484"></a><a class="code" href="unioncvmx__pemx__cfg.html#ab8e19868c0d226e533d9c4c471247c01">01484</a>     uint64_t <a class="code" href="unioncvmx__pemx__cfg.html#ab8e19868c0d226e533d9c4c471247c01">u64</a>;
<a name="l01485"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html">01485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html">cvmx_pemx_cfg_s</a> {
<a name="l01486"></a>01486 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a9fc227323ee6048fcddfb57c8f5440d0">reserved_5_63</a>                : 59;
<a name="l01488"></a>01488     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a864393285b9c450facd49841043eb34a">laneswap</a>                     : 1;  <span class="comment">/**&lt; This field enables overwriting the value for lane swapping. The reset value is captured on</span>
<a name="l01489"></a>01489 <span class="comment">                                                         cold reset by the pin straps (see PEM()_STRAP[PILANESWAP]). When set, lane swapping is</span>
<a name="l01490"></a>01490 <span class="comment">                                                         performed to/from the SerDes. When clear, no lane swapping is performed. */</span>
<a name="l01491"></a>01491     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a1634090da718846a3beddf6b2576ae9a">reserved_2_3</a>                 : 2;
<a name="l01492"></a>01492     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a1ca755083846f92ff82cd286031e0fe7">md</a>                           : 2;  <span class="comment">/**&lt; This field enables overwriting the value for speed. The reset value is captured on cold</span>
<a name="l01493"></a>01493 <span class="comment">                                                         reset by the pin straps (see PEM()_STRAP[PIMODE]). For a root complex configuration</span>
<a name="l01494"></a>01494 <span class="comment">                                                         that is not running at Gen3 speed, the HOSTMD bit of this register must be set when this</span>
<a name="l01495"></a>01495 <span class="comment">                                                         field is changed.</span>
<a name="l01496"></a>01496 <span class="comment">                                                         0x0 = Gen1 speed.</span>
<a name="l01497"></a>01497 <span class="comment">                                                         0x1 = Gen2 speed.</span>
<a name="l01498"></a>01498 <span class="comment">                                                         0x2 = Gen3 speed.</span>
<a name="l01499"></a>01499 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01500"></a>01500 <span class="preprocessor">#else</span>
<a name="l01501"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a1ca755083846f92ff82cd286031e0fe7">01501</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a1ca755083846f92ff82cd286031e0fe7">md</a>                           : 2;
<a name="l01502"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a1634090da718846a3beddf6b2576ae9a">01502</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a1634090da718846a3beddf6b2576ae9a">reserved_2_3</a>                 : 2;
<a name="l01503"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a864393285b9c450facd49841043eb34a">01503</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a864393285b9c450facd49841043eb34a">laneswap</a>                     : 1;
<a name="l01504"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a9fc227323ee6048fcddfb57c8f5440d0">01504</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__s.html#a9fc227323ee6048fcddfb57c8f5440d0">reserved_5_63</a>                : 59;
<a name="l01505"></a>01505 <span class="preprocessor">#endif</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__cfg.html#a952db62a1b1be213bf7638ae298a7651">s</a>;
<a name="l01507"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html">01507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html">cvmx_pemx_cfg_cn70xx</a> {
<a name="l01508"></a>01508 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#a5cc58dce45de9fc4360f6b6c90d89157">reserved_5_63</a>                : 59;
<a name="l01510"></a>01510     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#ac852dd138c5d3ae3a06f59c50a3ee747">laneswap</a>                     : 1;  <span class="comment">/**&lt; This field will overwrite the pin setting for lane swapping.</span>
<a name="l01511"></a>01511 <span class="comment">                                                         When set, lane swapping is performed to/from the SerDes.</span>
<a name="l01512"></a>01512 <span class="comment">                                                         When clear, no lane swapping is performed. */</span>
<a name="l01513"></a>01513     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#af81aa0c6ae2a6d13432c5f72ed6f0ca8">hostmd</a>                       : 1;  <span class="comment">/**&lt; This field will overwrite the pin settings for host mode.</span>
<a name="l01514"></a>01514 <span class="comment">                                                         When set, the PEM is configured to be a Root Complex.</span>
<a name="l01515"></a>01515 <span class="comment">                                                         When clear, the PEM is configured to be an End Point. */</span>
<a name="l01516"></a>01516     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#a8e82baecba4fb97c9dd2838d5562f9ba">md</a>                           : 3;  <span class="comment">/**&lt; This field will overwrite the pin settings for speed and lane</span>
<a name="l01517"></a>01517 <span class="comment">                                                         configuration. This value is used to set the Maximum Link Width</span>
<a name="l01518"></a>01518 <span class="comment">                                                         field in the core&apos;s Link Capabilities Register (CFG031) to</span>
<a name="l01519"></a>01519 <span class="comment">                                                         indicate the maximum number of lanes supported. Note that less</span>
<a name="l01520"></a>01520 <span class="comment">                                                         lanes than the specified maximum can be configured for use via</span>
<a name="l01521"></a>01521 <span class="comment">                                                         the core&apos;s Link Control Register (CFG032) Negotiated Link Width</span>
<a name="l01522"></a>01522 <span class="comment">                                                         field.</span>
<a name="l01523"></a>01523 <span class="comment">                                                         NOTE - The lower two bits of the MD field must</span>
<a name="l01524"></a>01524 <span class="comment">                                                         be the same across all configured PEMs!</span>
<a name="l01525"></a>01525 <span class="comment">                                                           000 - Gen2 Speed, 2-lanes</span>
<a name="l01526"></a>01526 <span class="comment">                                                           001 - Gen2 Speed, 1-lane</span>
<a name="l01527"></a>01527 <span class="comment">                                                           010 - Gen2 Speed, 4-lanes</span>
<a name="l01528"></a>01528 <span class="comment">                                                           011 - Rsvd</span>
<a name="l01529"></a>01529 <span class="comment">                                                           100 - Gen1 Speed, 2-lanes</span>
<a name="l01530"></a>01530 <span class="comment">                                                           101 - Gen1 Speed, 1-lane</span>
<a name="l01531"></a>01531 <span class="comment">                                                           110 - Gen1 Speed, 4-lanes</span>
<a name="l01532"></a>01532 <span class="comment">                                                           111 - Rsvd */</span>
<a name="l01533"></a>01533 <span class="preprocessor">#else</span>
<a name="l01534"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#a8e82baecba4fb97c9dd2838d5562f9ba">01534</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#a8e82baecba4fb97c9dd2838d5562f9ba">md</a>                           : 3;
<a name="l01535"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#af81aa0c6ae2a6d13432c5f72ed6f0ca8">01535</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#af81aa0c6ae2a6d13432c5f72ed6f0ca8">hostmd</a>                       : 1;
<a name="l01536"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#ac852dd138c5d3ae3a06f59c50a3ee747">01536</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#ac852dd138c5d3ae3a06f59c50a3ee747">laneswap</a>                     : 1;
<a name="l01537"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#a5cc58dce45de9fc4360f6b6c90d89157">01537</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html#a5cc58dce45de9fc4360f6b6c90d89157">reserved_5_63</a>                : 59;
<a name="l01538"></a>01538 <span class="preprocessor">#endif</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__cfg.html#acae47b31d7a540148389d7125adbcb24">cn70xx</a>;
<a name="l01540"></a><a class="code" href="unioncvmx__pemx__cfg.html#ac5056f038a466c0c1044f58b550d68a1">01540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn70xx.html">cvmx_pemx_cfg_cn70xx</a>           <a class="code" href="unioncvmx__pemx__cfg.html#ac5056f038a466c0c1044f58b550d68a1">cn70xxp1</a>;
<a name="l01541"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html">01541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html">cvmx_pemx_cfg_cn73xx</a> {
<a name="l01542"></a>01542 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01543"></a>01543 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a36016cfca4c57e358a1e1aabff66f93b">reserved_5_63</a>                : 59;
<a name="l01544"></a>01544     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a81cec6dd71e6068d8c09002058169e6d">laneswap</a>                     : 1;  <span class="comment">/**&lt; This field enables overwriting the value for lane swapping. The reset value is captured on</span>
<a name="l01545"></a>01545 <span class="comment">                                                         cold reset by the pin straps (see PEM()_STRAP[PILANESWAP]). When set, lane swapping is</span>
<a name="l01546"></a>01546 <span class="comment">                                                         performed to/from the SerDes. When clear, no lane swapping is performed. */</span>
<a name="l01547"></a>01547     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a83082f729ed24ad3bc26d1d72e8257c0">lanes8</a>                       : 1;  <span class="comment">/**&lt; This field enables overwriting the value for the maximum number of lanes. The reset value</span>
<a name="l01548"></a>01548 <span class="comment">                                                         is captured on cold reset by the pin straps (see PEM()_STRAP[PILANES8]). When set, the</span>
<a name="l01549"></a>01549 <span class="comment">                                                         PEM is configured for a maximum of 8 lanes when connected to a QLM. When clear, the PEM</span>
<a name="l01550"></a>01550 <span class="comment">                                                         is configured for a maximum of 4 lanes when connected to a QLM. When the PEM is connected</span>
<a name="l01551"></a>01551 <span class="comment">                                                         to a DLM, this field is unused, the number of lanes is 2.</span>
<a name="l01552"></a>01552 <span class="comment">                                                         This value, along with PEM()_QLM[PEMDLMMUX], is used to set the maximum link width field</span>
<a name="l01553"></a>01553 <span class="comment">                                                         in the core&apos;s</span>
<a name="l01554"></a>01554 <span class="comment">                                                         link capabilities register (CFG031) to indicate the maximum number of lanes</span>
<a name="l01555"></a>01555 <span class="comment">                                                         supported. Note that less lanes than the specified maximum can be configured for use via</span>
<a name="l01556"></a>01556 <span class="comment">                                                         the core&apos;s link control register (CFG032) negotiated link width field. */</span>
<a name="l01557"></a>01557     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#aa4b781459ee22fc2c959a050836f5f4a">hostmd</a>                       : 1;  <span class="comment">/**&lt; This field enables overwriting the value for host mode. The reset value is captured on</span>
<a name="l01558"></a>01558 <span class="comment">                                                         cold reset by the pin straps. (See PEM()_STRAP[PIMODE]. The HOSTMD reset value is the</span>
<a name="l01559"></a>01559 <span class="comment">                                                         bit-wise AND of the PIMODE straps.  As such, PEMs 0 and 2 are configurable and PEMs 1</span>
<a name="l01560"></a>01560 <span class="comment">                                                         and 3 default to 0x1.)  When set, the PEM is configured to be a root complex. When clear,</span>
<a name="l01561"></a>01561 <span class="comment">                                                         the PEM is configured to be an end point.</span>
<a name="l01562"></a>01562 <span class="comment">                                                         Because SPEM0 and PEM2 share an EEPROM, the PEM2_CFG[HOSTMD] should only be changed by</span>
<a name="l01563"></a>01563 <span class="comment">                                                         software when SPEM0 is in reset. */</span>
<a name="l01564"></a>01564     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#ae8ce424526b9eee8c7bffbe5cd84d822">md</a>                           : 2;  <span class="comment">/**&lt; This field enables overwriting the value for speed. The reset value is captured on cold</span>
<a name="l01565"></a>01565 <span class="comment">                                                         reset by the pin straps (see PEM()_STRAP[PIMODE]). For a root complex configuration</span>
<a name="l01566"></a>01566 <span class="comment">                                                         that is not running at Gen3 speed, the HOSTMD bit of this register must be set when this</span>
<a name="l01567"></a>01567 <span class="comment">                                                         field is changed.</span>
<a name="l01568"></a>01568 <span class="comment">                                                         0x0 = Gen1 speed.</span>
<a name="l01569"></a>01569 <span class="comment">                                                         0x1 = Gen2 speed.</span>
<a name="l01570"></a>01570 <span class="comment">                                                         0x2 = Gen3 speed.</span>
<a name="l01571"></a>01571 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01572"></a>01572 <span class="preprocessor">#else</span>
<a name="l01573"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#ae8ce424526b9eee8c7bffbe5cd84d822">01573</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#ae8ce424526b9eee8c7bffbe5cd84d822">md</a>                           : 2;
<a name="l01574"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#aa4b781459ee22fc2c959a050836f5f4a">01574</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#aa4b781459ee22fc2c959a050836f5f4a">hostmd</a>                       : 1;
<a name="l01575"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a83082f729ed24ad3bc26d1d72e8257c0">01575</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a83082f729ed24ad3bc26d1d72e8257c0">lanes8</a>                       : 1;
<a name="l01576"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a81cec6dd71e6068d8c09002058169e6d">01576</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a81cec6dd71e6068d8c09002058169e6d">laneswap</a>                     : 1;
<a name="l01577"></a><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a36016cfca4c57e358a1e1aabff66f93b">01577</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html#a36016cfca4c57e358a1e1aabff66f93b">reserved_5_63</a>                : 59;
<a name="l01578"></a>01578 <span class="preprocessor">#endif</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__cfg.html#a126c1393b3e93df3927f2ace36068d7f">cn73xx</a>;
<a name="l01580"></a><a class="code" href="unioncvmx__pemx__cfg.html#a990254e0ef5ed3d65edd6caed67caf60">01580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html">cvmx_pemx_cfg_cn73xx</a>           <a class="code" href="unioncvmx__pemx__cfg.html#a990254e0ef5ed3d65edd6caed67caf60">cn78xx</a>;
<a name="l01581"></a><a class="code" href="unioncvmx__pemx__cfg.html#afa391494af82cf49cc80b7703636ba79">01581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html">cvmx_pemx_cfg_cn73xx</a>           <a class="code" href="unioncvmx__pemx__cfg.html#afa391494af82cf49cc80b7703636ba79">cn78xxp1</a>;
<a name="l01582"></a><a class="code" href="unioncvmx__pemx__cfg.html#ab6dc1511471e81a471b365bc2eb6c1a4">01582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg_1_1cvmx__pemx__cfg__cn73xx.html">cvmx_pemx_cfg_cn73xx</a>           <a class="code" href="unioncvmx__pemx__cfg.html#ab6dc1511471e81a471b365bc2eb6c1a4">cnf75xx</a>;
<a name="l01583"></a>01583 };
<a name="l01584"></a><a class="code" href="cvmx-pemx-defs_8h.html#a986d55b06c49ca410dffe25d50ff87a9">01584</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__cfg.html" title="cvmx_pem::_cfg">cvmx_pemx_cfg</a> <a class="code" href="unioncvmx__pemx__cfg.html" title="cvmx_pem::_cfg">cvmx_pemx_cfg_t</a>;
<a name="l01585"></a>01585 <span class="comment"></span>
<a name="l01586"></a>01586 <span class="comment">/**</span>
<a name="l01587"></a>01587 <span class="comment"> * cvmx_pem#_cfg_rd</span>
<a name="l01588"></a>01588 <span class="comment"> *</span>
<a name="l01589"></a>01589 <span class="comment"> * This register allows read access to the configuration in the PCIe core.</span>
<a name="l01590"></a>01590 <span class="comment"> *</span>
<a name="l01591"></a>01591 <span class="comment"> */</span>
<a name="l01592"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html">01592</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__cfg__rd.html" title="cvmx_pem::_cfg_rd">cvmx_pemx_cfg_rd</a> {
<a name="l01593"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#adf70aac4bb08f41c26acc771403e83db">01593</a>     uint64_t <a class="code" href="unioncvmx__pemx__cfg__rd.html#adf70aac4bb08f41c26acc771403e83db">u64</a>;
<a name="l01594"></a><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">01594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a> {
<a name="l01595"></a>01595 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html#a86895b6c3d3f9d0d63ff4de74c739015">data</a>                         : 32; <span class="comment">/**&lt; Data. */</span>
<a name="l01597"></a>01597     uint64_t <a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html#a5c90380563047223bba5a2d359f117dd">addr</a>                         : 32; <span class="comment">/**&lt; Address to read. A write to this register starts a read operation.</span>
<a name="l01598"></a>01598 <span class="comment">                                                         Following are the subfields of the ADDR field.</span>
<a name="l01599"></a>01599 <span class="comment">                                                         &lt;31:24&gt; = Reserved. Must be zero.</span>
<a name="l01600"></a>01600 <span class="comment">                                                         &lt;23&gt;    = When clear, the read accesses the physical function. When set,</span>
<a name="l01601"></a>01601 <span class="comment">                                                                 the read accesses the virtual function selected by &lt;22:12&gt;.</span>
<a name="l01602"></a>01602 <span class="comment">                                                                 Must be zero when SR-IOV is not used in the physical function.</span>
<a name="l01603"></a>01603 <span class="comment">                                                                 Must be zero in RC mode.</span>
<a name="l01604"></a>01604 <span class="comment">                                                         &lt;22:18&gt; = Reserved. Must be zero.</span>
<a name="l01605"></a>01605 <span class="comment">                                                         &lt;17:12&gt; = The selected virtual function. Must be zero when &lt;23&gt; is</span>
<a name="l01606"></a>01606 <span class="comment">                                                                 clear. Must be zero in RC mode.</span>
<a name="l01607"></a>01607 <span class="comment">                                                         &lt;11:0&gt;  = Selects the PCIe config space register being read in the</span>
<a name="l01608"></a>01608 <span class="comment">                                                                 function. */</span>
<a name="l01609"></a>01609 <span class="preprocessor">#else</span>
<a name="l01610"></a><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html#a5c90380563047223bba5a2d359f117dd">01610</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html#a5c90380563047223bba5a2d359f117dd">addr</a>                         : 32;
<a name="l01611"></a><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html#a86895b6c3d3f9d0d63ff4de74c739015">01611</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html#a86895b6c3d3f9d0d63ff4de74c739015">data</a>                         : 32;
<a name="l01612"></a>01612 <span class="preprocessor">#endif</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__cfg__rd.html#ada7d62dfe0c8ebf49345dcf87d8c4a96">s</a>;
<a name="l01614"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#ace053094c4c1ef318cbf973b80d24532">01614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#ace053094c4c1ef318cbf973b80d24532">cn61xx</a>;
<a name="l01615"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#a1b7b05f9a3056622b83d9dede64d11c7">01615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#a1b7b05f9a3056622b83d9dede64d11c7">cn63xx</a>;
<a name="l01616"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#a14640b9da94f5a22ecf810b813e9e54d">01616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#a14640b9da94f5a22ecf810b813e9e54d">cn63xxp1</a>;
<a name="l01617"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#a4a29eb8e4593d1cfbe1f818a06ad069b">01617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#a4a29eb8e4593d1cfbe1f818a06ad069b">cn66xx</a>;
<a name="l01618"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#af32b6ce93fc7fefada475ed9b950df9f">01618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#af32b6ce93fc7fefada475ed9b950df9f">cn68xx</a>;
<a name="l01619"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#af3ada7c3d46a777a3964b4f1f168d3cd">01619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#af3ada7c3d46a777a3964b4f1f168d3cd">cn68xxp1</a>;
<a name="l01620"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#a544d997cd40bdae848092069a27f69e4">01620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#a544d997cd40bdae848092069a27f69e4">cn70xx</a>;
<a name="l01621"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#a7cfc5476a57a2e7fbcd1655625881089">01621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#a7cfc5476a57a2e7fbcd1655625881089">cn70xxp1</a>;
<a name="l01622"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#ac775c0b47d06237df7460f72b6a1402e">01622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#ac775c0b47d06237df7460f72b6a1402e">cn73xx</a>;
<a name="l01623"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#a0cc25eca56b50ad3c8d5d3fa5348d34c">01623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#a0cc25eca56b50ad3c8d5d3fa5348d34c">cn78xx</a>;
<a name="l01624"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#a409852eb88d8eef3b8e96cf083267921">01624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#a409852eb88d8eef3b8e96cf083267921">cn78xxp1</a>;
<a name="l01625"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#a3eba254e9150eea33d8a2c2925506a57">01625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#a3eba254e9150eea33d8a2c2925506a57">cnf71xx</a>;
<a name="l01626"></a><a class="code" href="unioncvmx__pemx__cfg__rd.html#ad19da9972fb83ffb081813975c6d9452">01626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__rd_1_1cvmx__pemx__cfg__rd__s.html">cvmx_pemx_cfg_rd_s</a>             <a class="code" href="unioncvmx__pemx__cfg__rd.html#ad19da9972fb83ffb081813975c6d9452">cnf75xx</a>;
<a name="l01627"></a>01627 };
<a name="l01628"></a><a class="code" href="cvmx-pemx-defs_8h.html#ac8aab65f40e259576474a66925dd6a79">01628</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__cfg__rd.html" title="cvmx_pem::_cfg_rd">cvmx_pemx_cfg_rd</a> <a class="code" href="unioncvmx__pemx__cfg__rd.html" title="cvmx_pem::_cfg_rd">cvmx_pemx_cfg_rd_t</a>;
<a name="l01629"></a>01629 <span class="comment"></span>
<a name="l01630"></a>01630 <span class="comment">/**</span>
<a name="l01631"></a>01631 <span class="comment"> * cvmx_pem#_cfg_wr</span>
<a name="l01632"></a>01632 <span class="comment"> *</span>
<a name="l01633"></a>01633 <span class="comment"> * This register allows write access to the configuration in the PCIe core.</span>
<a name="l01634"></a>01634 <span class="comment"> *</span>
<a name="l01635"></a>01635 <span class="comment"> */</span>
<a name="l01636"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html">01636</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__cfg__wr.html" title="cvmx_pem::_cfg_wr">cvmx_pemx_cfg_wr</a> {
<a name="l01637"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#ab971d1e887354c37d1b016a22478b390">01637</a>     uint64_t <a class="code" href="unioncvmx__pemx__cfg__wr.html#ab971d1e887354c37d1b016a22478b390">u64</a>;
<a name="l01638"></a><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">01638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a> {
<a name="l01639"></a>01639 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html#a7caafe8fd2672ed462a610c44ebb501e">data</a>                         : 32; <span class="comment">/**&lt; Data to write. A write to this register starts a write operation. */</span>
<a name="l01641"></a>01641     uint64_t <a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html#ae8329e09acd2adaf56a8bf46f324036b">addr</a>                         : 32; <span class="comment">/**&lt; Address to write. A write to this register starts a write operation.</span>
<a name="l01642"></a>01642 <span class="comment">                                                         Following are the subfields of the ADDR field.</span>
<a name="l01643"></a>01643 <span class="comment">                                                         &lt;31&gt;    = When clear, the write is the same as a config space write received</span>
<a name="l01644"></a>01644 <span class="comment">                                                                 from external. When set, the write can modify more fields than</span>
<a name="l01645"></a>01645 <span class="comment">                                                                 an external write could (i.e. configuration mask register).</span>
<a name="l01646"></a>01646 <span class="comment">                                                                 Corresponds to the CS2 field in Byte2 of the EEPROM.</span>
<a name="l01647"></a>01647 <span class="comment">                                                         &lt;30:24&gt; = Reserved. Must be zero.</span>
<a name="l01648"></a>01648 <span class="comment">                                                         &lt;23&gt;    = When clear, the write accesses the physical function. When set,</span>
<a name="l01649"></a>01649 <span class="comment">                                                                 the write accesses the virtual function selected by &lt;22:12&gt;.</span>
<a name="l01650"></a>01650 <span class="comment">                                                                 Must be zero when SR-IOV is not used in the physical function.</span>
<a name="l01651"></a>01651 <span class="comment">                                                                 Must be zero in RC mode.</span>
<a name="l01652"></a>01652 <span class="comment">                                                         &lt;22:18&gt; = Reserved. Must be zero.</span>
<a name="l01653"></a>01653 <span class="comment">                                                         &lt;17:12&gt; = The selected virtual function. Must be zero when &lt;23&gt; is</span>
<a name="l01654"></a>01654 <span class="comment">                                                                 clear. Must be zero in RC mode.</span>
<a name="l01655"></a>01655 <span class="comment">                                                         &lt;11:0&gt;  = Selects the PCIe config space register being written in the</span>
<a name="l01656"></a>01656 <span class="comment">                                                                 function. */</span>
<a name="l01657"></a>01657 <span class="preprocessor">#else</span>
<a name="l01658"></a><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html#ae8329e09acd2adaf56a8bf46f324036b">01658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html#ae8329e09acd2adaf56a8bf46f324036b">addr</a>                         : 32;
<a name="l01659"></a><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html#a7caafe8fd2672ed462a610c44ebb501e">01659</a>     uint64_t <a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html#a7caafe8fd2672ed462a610c44ebb501e">data</a>                         : 32;
<a name="l01660"></a>01660 <span class="preprocessor">#endif</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__cfg__wr.html#a963941fe966059a5e482425cd04e4472">s</a>;
<a name="l01662"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#aeb93bdb57c50757947b9f361d3ca5da4">01662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#aeb93bdb57c50757947b9f361d3ca5da4">cn61xx</a>;
<a name="l01663"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#a14ed2e80e9d2d58c41568adb8f9607dd">01663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#a14ed2e80e9d2d58c41568adb8f9607dd">cn63xx</a>;
<a name="l01664"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#a618341c2589ffda27571c77bb16995ac">01664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#a618341c2589ffda27571c77bb16995ac">cn63xxp1</a>;
<a name="l01665"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#a7f8d6acea9a5ec9b3001d18de8c777e6">01665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#a7f8d6acea9a5ec9b3001d18de8c777e6">cn66xx</a>;
<a name="l01666"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#ad7564006c6a4bbcf7afe448ed71de404">01666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#ad7564006c6a4bbcf7afe448ed71de404">cn68xx</a>;
<a name="l01667"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#a72e6834af4ca26536371bdddd4862d24">01667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#a72e6834af4ca26536371bdddd4862d24">cn68xxp1</a>;
<a name="l01668"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#a98c9e12a75c009d519ac579bc68bd929">01668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#a98c9e12a75c009d519ac579bc68bd929">cn70xx</a>;
<a name="l01669"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#ac2eda23e4527af93817103a5e20e256f">01669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#ac2eda23e4527af93817103a5e20e256f">cn70xxp1</a>;
<a name="l01670"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#a59c3dee1ccfef02f024d08890f5a6f3f">01670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#a59c3dee1ccfef02f024d08890f5a6f3f">cn73xx</a>;
<a name="l01671"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#a3ec98d09bf41742ebdbcc4f6f88f0502">01671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#a3ec98d09bf41742ebdbcc4f6f88f0502">cn78xx</a>;
<a name="l01672"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#a27fbcbb365f2aac0efb4a782a584712e">01672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#a27fbcbb365f2aac0efb4a782a584712e">cn78xxp1</a>;
<a name="l01673"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#aa3b3d6874649f11f3f4250388a41ad50">01673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#aa3b3d6874649f11f3f4250388a41ad50">cnf71xx</a>;
<a name="l01674"></a><a class="code" href="unioncvmx__pemx__cfg__wr.html#ae2dd254126082b004deb3ced886214dc">01674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cfg__wr_1_1cvmx__pemx__cfg__wr__s.html">cvmx_pemx_cfg_wr_s</a>             <a class="code" href="unioncvmx__pemx__cfg__wr.html#ae2dd254126082b004deb3ced886214dc">cnf75xx</a>;
<a name="l01675"></a>01675 };
<a name="l01676"></a><a class="code" href="cvmx-pemx-defs_8h.html#a6e461f8b1466a0c781f38f6259a8b982">01676</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__cfg__wr.html" title="cvmx_pem::_cfg_wr">cvmx_pemx_cfg_wr</a> <a class="code" href="unioncvmx__pemx__cfg__wr.html" title="cvmx_pem::_cfg_wr">cvmx_pemx_cfg_wr_t</a>;
<a name="l01677"></a>01677 <span class="comment"></span>
<a name="l01678"></a>01678 <span class="comment">/**</span>
<a name="l01679"></a>01679 <span class="comment"> * cvmx_pem#_clk_en</span>
<a name="l01680"></a>01680 <span class="comment"> *</span>
<a name="l01681"></a>01681 <span class="comment"> * This register contains the clock enable for ECLK and PCE_CLK.</span>
<a name="l01682"></a>01682 <span class="comment"> *</span>
<a name="l01683"></a>01683 <span class="comment"> */</span>
<a name="l01684"></a><a class="code" href="unioncvmx__pemx__clk__en.html">01684</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__clk__en.html" title="cvmx_pem::_clk_en">cvmx_pemx_clk_en</a> {
<a name="l01685"></a><a class="code" href="unioncvmx__pemx__clk__en.html#acc120a908ee3393a794bc849af676486">01685</a>     uint64_t <a class="code" href="unioncvmx__pemx__clk__en.html#acc120a908ee3393a794bc849af676486">u64</a>;
<a name="l01686"></a><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html">01686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html">cvmx_pemx_clk_en_s</a> {
<a name="l01687"></a>01687 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#aefb5ca027779b930dc3cd5d0e8a17dbb">reserved_2_63</a>                : 62;
<a name="l01689"></a>01689     uint64_t <a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#a2372934207dccc53d24d11930c7f9df1">pceclk_gate</a>                  : 1;  <span class="comment">/**&lt; When set, PCE_CLK is gated off. When clear, PCE_CLK is enabled.</span>
<a name="l01690"></a>01690 <span class="comment">                                                         Software should set this bit when the PEM is in reset or otherwise not</span>
<a name="l01691"></a>01691 <span class="comment">                                                         being used in order to reduce power. */</span>
<a name="l01692"></a>01692     uint64_t <a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#ac17b8e987dbeeb8044fd031ef08f6dd5">csclk_gate</a>                   : 1;  <span class="comment">/**&lt; When set, CSCLK is gated off. When clear, CSCLK is enabled.</span>
<a name="l01693"></a>01693 <span class="comment">                                                         Software should set this bit when the PEM is in reset or otherwise not</span>
<a name="l01694"></a>01694 <span class="comment">                                                         being used in order to reduce power. */</span>
<a name="l01695"></a>01695 <span class="preprocessor">#else</span>
<a name="l01696"></a><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#ac17b8e987dbeeb8044fd031ef08f6dd5">01696</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#ac17b8e987dbeeb8044fd031ef08f6dd5">csclk_gate</a>                   : 1;
<a name="l01697"></a><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#a2372934207dccc53d24d11930c7f9df1">01697</a>     uint64_t <a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#a2372934207dccc53d24d11930c7f9df1">pceclk_gate</a>                  : 1;
<a name="l01698"></a><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#aefb5ca027779b930dc3cd5d0e8a17dbb">01698</a>     uint64_t <a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html#aefb5ca027779b930dc3cd5d0e8a17dbb">reserved_2_63</a>                : 62;
<a name="l01699"></a>01699 <span class="preprocessor">#endif</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__clk__en.html#aa3b7c761d2cb19aea31032c237a09bb5">s</a>;
<a name="l01701"></a><a class="code" href="unioncvmx__pemx__clk__en.html#a4f2d0046d86787aab3d000c23e364bd1">01701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html">cvmx_pemx_clk_en_s</a>             <a class="code" href="unioncvmx__pemx__clk__en.html#a4f2d0046d86787aab3d000c23e364bd1">cn70xx</a>;
<a name="l01702"></a><a class="code" href="unioncvmx__pemx__clk__en.html#acd2480c1d2646b537b1bf3fc1049168e">01702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html">cvmx_pemx_clk_en_s</a>             <a class="code" href="unioncvmx__pemx__clk__en.html#acd2480c1d2646b537b1bf3fc1049168e">cn70xxp1</a>;
<a name="l01703"></a><a class="code" href="unioncvmx__pemx__clk__en.html#a7a1cc48858e3fe5b0b2b7c942fe132b5">01703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html">cvmx_pemx_clk_en_s</a>             <a class="code" href="unioncvmx__pemx__clk__en.html#a7a1cc48858e3fe5b0b2b7c942fe132b5">cn73xx</a>;
<a name="l01704"></a><a class="code" href="unioncvmx__pemx__clk__en.html#abeb27ae2b2a21ab981e5e896f38c55f3">01704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html">cvmx_pemx_clk_en_s</a>             <a class="code" href="unioncvmx__pemx__clk__en.html#abeb27ae2b2a21ab981e5e896f38c55f3">cn78xx</a>;
<a name="l01705"></a><a class="code" href="unioncvmx__pemx__clk__en.html#a2f79d60548fb7fb0cb05595bfa104943">01705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html">cvmx_pemx_clk_en_s</a>             <a class="code" href="unioncvmx__pemx__clk__en.html#a2f79d60548fb7fb0cb05595bfa104943">cn78xxp1</a>;
<a name="l01706"></a><a class="code" href="unioncvmx__pemx__clk__en.html#a200112547525157cbb690f3ac7a6c76e">01706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__clk__en_1_1cvmx__pemx__clk__en__s.html">cvmx_pemx_clk_en_s</a>             <a class="code" href="unioncvmx__pemx__clk__en.html#a200112547525157cbb690f3ac7a6c76e">cnf75xx</a>;
<a name="l01707"></a>01707 };
<a name="l01708"></a><a class="code" href="cvmx-pemx-defs_8h.html#a6f368b0a0a0a88abb7f3ab8fcd4f819a">01708</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__clk__en.html" title="cvmx_pem::_clk_en">cvmx_pemx_clk_en</a> <a class="code" href="unioncvmx__pemx__clk__en.html" title="cvmx_pem::_clk_en">cvmx_pemx_clk_en_t</a>;
<a name="l01709"></a>01709 <span class="comment"></span>
<a name="l01710"></a>01710 <span class="comment">/**</span>
<a name="l01711"></a>01711 <span class="comment"> * cvmx_pem#_cpl_lut_valid</span>
<a name="l01712"></a>01712 <span class="comment"> *</span>
<a name="l01713"></a>01713 <span class="comment"> * This register specifies the bit set for an outstanding tag read.</span>
<a name="l01714"></a>01714 <span class="comment"> *</span>
<a name="l01715"></a>01715 <span class="comment"> */</span>
<a name="l01716"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html">01716</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html" title="cvmx_pem::_cpl_lut_valid">cvmx_pemx_cpl_lut_valid</a> {
<a name="l01717"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#ad5ec340391c3c57396310114792f65d7">01717</a>     uint64_t <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#ad5ec340391c3c57396310114792f65d7">u64</a>;
<a name="l01718"></a><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html">01718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html">cvmx_pemx_cpl_lut_valid_s</a> {
<a name="l01719"></a>01719 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01720"></a>01720 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html#ae15a8245d19d157be2c13eeee56e72ad">tag</a>                          : 64; <span class="comment">/**&lt; Bit vector set corresponds to an outstanding tag. */</span>
<a name="l01721"></a>01721 <span class="preprocessor">#else</span>
<a name="l01722"></a><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html#ae15a8245d19d157be2c13eeee56e72ad">01722</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html#ae15a8245d19d157be2c13eeee56e72ad">tag</a>                          : 64;
<a name="l01723"></a>01723 <span class="preprocessor">#endif</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a5f1994dfd3ec11a3718823499dfe0fb3">s</a>;
<a name="l01725"></a><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">01725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> {
<a name="l01726"></a>01726 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html#ab7d9964892543d12a6535c483d3d81d1">reserved_32_63</a>               : 32;
<a name="l01728"></a>01728     uint64_t <a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html#a4c2b8d8ffc775b251434a100b835d0ba">tag</a>                          : 32; <span class="comment">/**&lt; Bit vector set cooresponds to an outstanding tag</span>
<a name="l01729"></a>01729 <span class="comment">                                                         expecting a completion. */</span>
<a name="l01730"></a>01730 <span class="preprocessor">#else</span>
<a name="l01731"></a><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html#a4c2b8d8ffc775b251434a100b835d0ba">01731</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html#a4c2b8d8ffc775b251434a100b835d0ba">tag</a>                          : 32;
<a name="l01732"></a><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html#ab7d9964892543d12a6535c483d3d81d1">01732</a>     uint64_t <a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html#ab7d9964892543d12a6535c483d3d81d1">reserved_32_63</a>               : 32;
<a name="l01733"></a>01733 <span class="preprocessor">#endif</span>
<a name="l01734"></a>01734 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a5d91699b7e27d34055e2b1243a95c400">cn61xx</a>;
<a name="l01735"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a84a34abf293748e7de0fb2d53154917b">01735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a84a34abf293748e7de0fb2d53154917b">cn63xx</a>;
<a name="l01736"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a807e918b8b559163d58e956a2197cc82">01736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a807e918b8b559163d58e956a2197cc82">cn63xxp1</a>;
<a name="l01737"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a04ce3e5942ff96bfc75fbd206fa3159c">01737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a04ce3e5942ff96bfc75fbd206fa3159c">cn66xx</a>;
<a name="l01738"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#aa9ad6efec59c9b165662f8c8eee2cd81">01738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#aa9ad6efec59c9b165662f8c8eee2cd81">cn68xx</a>;
<a name="l01739"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a703d4892bd8ccd716f3498ef7c9ee692">01739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a703d4892bd8ccd716f3498ef7c9ee692">cn68xxp1</a>;
<a name="l01740"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#aaaf03aded59733a1b980a4e1846eb1f2">01740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#aaaf03aded59733a1b980a4e1846eb1f2">cn70xx</a>;
<a name="l01741"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#aa4b0de6b240a7efe7439bd0e6b48689a">01741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#aa4b0de6b240a7efe7439bd0e6b48689a">cn70xxp1</a>;
<a name="l01742"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a30cd0bf0a7a5622f93f00bcc0b92ece4">01742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html">cvmx_pemx_cpl_lut_valid_s</a>      <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a30cd0bf0a7a5622f93f00bcc0b92ece4">cn73xx</a>;
<a name="l01743"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a44f90182a28b95c58fe287a18d121a1e">01743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html">cvmx_pemx_cpl_lut_valid_s</a>      <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a44f90182a28b95c58fe287a18d121a1e">cn78xx</a>;
<a name="l01744"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#ad9356a217a82d133ab24cead683b48d3">01744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html">cvmx_pemx_cpl_lut_valid_s</a>      <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#ad9356a217a82d133ab24cead683b48d3">cn78xxp1</a>;
<a name="l01745"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a1db04edac91e16955a3891342b08813d">01745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__cn61xx.html">cvmx_pemx_cpl_lut_valid_cn61xx</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a1db04edac91e16955a3891342b08813d">cnf71xx</a>;
<a name="l01746"></a><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a917c719000a3c97b1d377f2706ef3b73">01746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__cpl__lut__valid_1_1cvmx__pemx__cpl__lut__valid__s.html">cvmx_pemx_cpl_lut_valid_s</a>      <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html#a917c719000a3c97b1d377f2706ef3b73">cnf75xx</a>;
<a name="l01747"></a>01747 };
<a name="l01748"></a><a class="code" href="cvmx-pemx-defs_8h.html#a465a65f6ce24511b9ef08b5794b5c10e">01748</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__cpl__lut__valid.html" title="cvmx_pem::_cpl_lut_valid">cvmx_pemx_cpl_lut_valid</a> <a class="code" href="unioncvmx__pemx__cpl__lut__valid.html" title="cvmx_pem::_cpl_lut_valid">cvmx_pemx_cpl_lut_valid_t</a>;
<a name="l01749"></a>01749 <span class="comment"></span>
<a name="l01750"></a>01750 <span class="comment">/**</span>
<a name="l01751"></a>01751 <span class="comment"> * cvmx_pem#_ctl_status</span>
<a name="l01752"></a>01752 <span class="comment"> *</span>
<a name="l01753"></a>01753 <span class="comment"> * This is a general control and status register of the PEM.</span>
<a name="l01754"></a>01754 <span class="comment"> *</span>
<a name="l01755"></a>01755 <span class="comment"> */</span>
<a name="l01756"></a><a class="code" href="unioncvmx__pemx__ctl__status.html">01756</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__ctl__status.html" title="cvmx_pem::_ctl_status">cvmx_pemx_ctl_status</a> {
<a name="l01757"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#a47119e6dbd38dbb6c4f7fb36568e5d59">01757</a>     uint64_t <a class="code" href="unioncvmx__pemx__ctl__status.html#a47119e6dbd38dbb6c4f7fb36568e5d59">u64</a>;
<a name="l01758"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html">01758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html">cvmx_pemx_ctl_status_s</a> {
<a name="l01759"></a>01759 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ab272cf7eb9d9c71cf2b28e6a85c3b787">reserved_51_63</a>               : 13;
<a name="l01761"></a>01761     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a869dacad564398e5cd90eb83f6876418">inv_dpar</a>                     : 1;  <span class="comment">/**&lt; Invert the generated parity to be written into the most significant data queue buffer RAM</span>
<a name="l01762"></a>01762 <span class="comment">                                                         block to force a parity error when it is later read. */</span>
<a name="l01763"></a>01763     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a59ed57f643097af465fa52ed520de5eb">inv_hpar</a>                     : 1;  <span class="comment">/**&lt; Invert the generated parity to be written into the</span>
<a name="l01764"></a>01764 <span class="comment">                                                         most significant Header Queue Buffer ram block</span>
<a name="l01765"></a>01765 <span class="comment">                                                         to force a parity error when it is later read. */</span>
<a name="l01766"></a>01766     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae243d778473587e144f8f13da37058fa">inv_rpar</a>                     : 1;  <span class="comment">/**&lt; Invert the generated parity to be written into the</span>
<a name="l01767"></a>01767 <span class="comment">                                                         tmost significant Retry Buffer ram block to force</span>
<a name="l01768"></a>01768 <span class="comment">                                                         a parity error when it is later read. */</span>
<a name="l01769"></a>01769     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae3b81decc924410c236dc9c3b1301d46">auto_sd</a>                      : 1;  <span class="comment">/**&lt; Link hardware autonomous speed disable. */</span>
<a name="l01770"></a>01770     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a4dd7944172f722e77853725ecd1de94c">dnum</a>                         : 5;  <span class="comment">/**&lt; Not used. */</span>
<a name="l01771"></a>01771     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aa33bc585695838969ebba138d523769f">pbus</a>                         : 8;  <span class="comment">/**&lt; Primary bus number. In RC mode, a RO copy of the corresponding</span>
<a name="l01772"></a>01772 <span class="comment">                                                         PCIERC(0..3)_CFG006[PBNUM]. In EP mode, the bus number latched</span>
<a name="l01773"></a>01773 <span class="comment">                                                         on any type 0 configuration write. */</span>
<a name="l01774"></a>01774     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#af5cf1054d63d3f5dd3d170ce6bc4415e">reserved_32_33</a>               : 2;
<a name="l01775"></a>01775     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a66f445dff53fc53d3d8174fc3c87c57e">cfg_rtry</a>                     : 16; <span class="comment">/**&lt; The time times 0x10000 coprocessor-clocks to wait for a CPL to a configuration</span>
<a name="l01776"></a>01776 <span class="comment">                                                         read that does not carry a retry status. Until such time that the timeout occurs</span>
<a name="l01777"></a>01777 <span class="comment">                                                         and retry status is received for a configuration read, the read will be</span>
<a name="l01778"></a>01778 <span class="comment">                                                         resent. A value of 0 disables retries and treats a CPL Retry as a CPL UR.</span>
<a name="l01779"></a>01779 <span class="comment">                                                         To use, it is recommended CFG_RTRY be set value corresponding to 200 ms or less, although</span>
<a name="l01780"></a>01780 <span class="comment">                                                         the PCI Express Base Specification allows up to 900 ms for a device to send a successful</span>
<a name="l01781"></a>01781 <span class="comment">                                                         completion.  When enabled, only one CFG RD may be issued until either successful</span>
<a name="l01782"></a>01782 <span class="comment">                                                         completion or CPL UR. */</span>
<a name="l01783"></a>01783     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aef52407c34a17c454fd4d0cd5288e7eb">reserved_12_15</a>               : 4;
<a name="l01784"></a>01784     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#acfcc3fd30e3b6260449c44baeafc67b4">pm_xtoff</a>                     : 1;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_turnoff port. RC mode. */</span>
<a name="l01785"></a>01785     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aeff9cd104746d1080e2fc8922a7ac2fa">pm_xpme</a>                      : 1;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_pme port. EP mode. */</span>
<a name="l01786"></a>01786     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a2f3e1b63cae5bab2f05e2b6358150929">ob_p_cmd</a>                     : 1;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core outband_pwrup_cmd</span>
<a name="l01787"></a>01787 <span class="comment">                                                         port. EP mode. */</span>
<a name="l01788"></a>01788     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a2d448a980e6953200c9b74f6663906e5">reserved_7_8</a>                 : 2;
<a name="l01789"></a>01789     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aba86c658ece1b41c13d7a73808044741">nf_ecrc</a>                      : 1;  <span class="comment">/**&lt; Do not forward peer-to-peer ECRC TLPs. */</span>
<a name="l01790"></a>01790     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a5c6ea720b9d1e12024c55479d7ca38fe">dly_one</a>                      : 1;  <span class="comment">/**&lt; When set the output client state machines will wait one cycle before starting a new TLP out. */</span>
<a name="l01791"></a>01791     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a6ddb065361684ee3af3e94c92650adfc">lnk_enb</a>                      : 1;  <span class="comment">/**&lt; When set, the link is enabled; when clear (0) the link is disabled. This bit only is</span>
<a name="l01792"></a>01792 <span class="comment">                                                         active when in RC mode. */</span>
<a name="l01793"></a>01793     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae1bdf9fde665380c1fa21a4e51be4185">ro_ctlp</a>                      : 1;  <span class="comment">/**&lt; When set, C-TLPs that have the RO bit set will not wait for P-TLPs that are normally sent first. */</span>
<a name="l01794"></a>01794     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#abc7bc048d6dc69916f08fa96ef700ce6">fast_lm</a>                      : 1;  <span class="comment">/**&lt; When set, forces fast link mode. */</span>
<a name="l01795"></a>01795     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae63a56622969bf3900f15e6c61b0df47">inv_ecrc</a>                     : 1;  <span class="comment">/**&lt; When set, causes the LSB of the ECRC to be inverted. */</span>
<a name="l01796"></a>01796     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a84585e195680641d71b253ab3c08999b">inv_lcrc</a>                     : 1;  <span class="comment">/**&lt; When set, causes the LSB of the LCRC to be inverted. */</span>
<a name="l01797"></a>01797 <span class="preprocessor">#else</span>
<a name="l01798"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a84585e195680641d71b253ab3c08999b">01798</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a84585e195680641d71b253ab3c08999b">inv_lcrc</a>                     : 1;
<a name="l01799"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae63a56622969bf3900f15e6c61b0df47">01799</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae63a56622969bf3900f15e6c61b0df47">inv_ecrc</a>                     : 1;
<a name="l01800"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#abc7bc048d6dc69916f08fa96ef700ce6">01800</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#abc7bc048d6dc69916f08fa96ef700ce6">fast_lm</a>                      : 1;
<a name="l01801"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae1bdf9fde665380c1fa21a4e51be4185">01801</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae1bdf9fde665380c1fa21a4e51be4185">ro_ctlp</a>                      : 1;
<a name="l01802"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a6ddb065361684ee3af3e94c92650adfc">01802</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a6ddb065361684ee3af3e94c92650adfc">lnk_enb</a>                      : 1;
<a name="l01803"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a5c6ea720b9d1e12024c55479d7ca38fe">01803</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a5c6ea720b9d1e12024c55479d7ca38fe">dly_one</a>                      : 1;
<a name="l01804"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aba86c658ece1b41c13d7a73808044741">01804</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aba86c658ece1b41c13d7a73808044741">nf_ecrc</a>                      : 1;
<a name="l01805"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a2d448a980e6953200c9b74f6663906e5">01805</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a2d448a980e6953200c9b74f6663906e5">reserved_7_8</a>                 : 2;
<a name="l01806"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a2f3e1b63cae5bab2f05e2b6358150929">01806</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a2f3e1b63cae5bab2f05e2b6358150929">ob_p_cmd</a>                     : 1;
<a name="l01807"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aeff9cd104746d1080e2fc8922a7ac2fa">01807</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aeff9cd104746d1080e2fc8922a7ac2fa">pm_xpme</a>                      : 1;
<a name="l01808"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#acfcc3fd30e3b6260449c44baeafc67b4">01808</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#acfcc3fd30e3b6260449c44baeafc67b4">pm_xtoff</a>                     : 1;
<a name="l01809"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aef52407c34a17c454fd4d0cd5288e7eb">01809</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aef52407c34a17c454fd4d0cd5288e7eb">reserved_12_15</a>               : 4;
<a name="l01810"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a66f445dff53fc53d3d8174fc3c87c57e">01810</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a66f445dff53fc53d3d8174fc3c87c57e">cfg_rtry</a>                     : 16;
<a name="l01811"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#af5cf1054d63d3f5dd3d170ce6bc4415e">01811</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#af5cf1054d63d3f5dd3d170ce6bc4415e">reserved_32_33</a>               : 2;
<a name="l01812"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aa33bc585695838969ebba138d523769f">01812</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#aa33bc585695838969ebba138d523769f">pbus</a>                         : 8;
<a name="l01813"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a4dd7944172f722e77853725ecd1de94c">01813</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a4dd7944172f722e77853725ecd1de94c">dnum</a>                         : 5;
<a name="l01814"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae3b81decc924410c236dc9c3b1301d46">01814</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae3b81decc924410c236dc9c3b1301d46">auto_sd</a>                      : 1;
<a name="l01815"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae243d778473587e144f8f13da37058fa">01815</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ae243d778473587e144f8f13da37058fa">inv_rpar</a>                     : 1;
<a name="l01816"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a59ed57f643097af465fa52ed520de5eb">01816</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a59ed57f643097af465fa52ed520de5eb">inv_hpar</a>                     : 1;
<a name="l01817"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a869dacad564398e5cd90eb83f6876418">01817</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#a869dacad564398e5cd90eb83f6876418">inv_dpar</a>                     : 1;
<a name="l01818"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ab272cf7eb9d9c71cf2b28e6a85c3b787">01818</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html#ab272cf7eb9d9c71cf2b28e6a85c3b787">reserved_51_63</a>               : 13;
<a name="l01819"></a>01819 <span class="preprocessor">#endif</span>
<a name="l01820"></a>01820 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ctl__status.html#aabfa9810e2d4d3174ea5cc56ac0ff28c">s</a>;
<a name="l01821"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html">01821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html">cvmx_pemx_ctl_status_cn61xx</a> {
<a name="l01822"></a>01822 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a12a565ff3c05dea7807fd983bb4c0303">reserved_48_63</a>               : 16;
<a name="l01824"></a>01824     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#aa7c6e5e284fd8b68a7e17f005adc57c7">auto_sd</a>                      : 1;  <span class="comment">/**&lt; Link Hardware Autonomous Speed Disable. */</span>
<a name="l01825"></a>01825     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#afd8518fda128bf2f94187ef82365a9fd">dnum</a>                         : 5;  <span class="comment">/**&lt; Primary bus device number. */</span>
<a name="l01826"></a>01826     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#af4659c71db6d40fbc81e1b0302c69344">pbus</a>                         : 8;  <span class="comment">/**&lt; Primary bus number. */</span>
<a name="l01827"></a>01827     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a5fc69c6231c58ee06529245e7f3e3ce7">reserved_32_33</a>               : 2;
<a name="l01828"></a>01828     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ac00350f76c727aab8ede42b87aebef05">cfg_rtry</a>                     : 16; <span class="comment">/**&lt; The time x 0x10000 in core clocks to wait for a</span>
<a name="l01829"></a>01829 <span class="comment">                                                         CPL to a CFG RD that does not carry a Retry Status.</span>
<a name="l01830"></a>01830 <span class="comment">                                                         Until such time that the timeout occurs and Retry</span>
<a name="l01831"></a>01831 <span class="comment">                                                         Status is received for a CFG RD, the Read CFG Read</span>
<a name="l01832"></a>01832 <span class="comment">                                                         will be resent. A value of 0 disables retries and</span>
<a name="l01833"></a>01833 <span class="comment">                                                         treats a CPL Retry as a CPL UR.</span>
<a name="l01834"></a>01834 <span class="comment">                                                         When enabled only one CFG RD may be issued until</span>
<a name="l01835"></a>01835 <span class="comment">                                                         either successful completion or CPL UR. */</span>
<a name="l01836"></a>01836     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ab65837aaa2f07455850f62fca2b6908d">reserved_12_15</a>               : 4;
<a name="l01837"></a>01837     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a868818f6f8ad391168c932a9fbc94eb8">pm_xtoff</a>                     : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l01838"></a>01838 <span class="comment">                                                         to the PCIe core pm_xmt_turnoff port. RC mode. */</span>
<a name="l01839"></a>01839     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a40c3d0ebf9cd71a30d87bf2d0d4af85d">pm_xpme</a>                      : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l01840"></a>01840 <span class="comment">                                                         to the PCIe core pm_xmt_pme port. EP mode. */</span>
<a name="l01841"></a>01841     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#acfd3a2597cbaa7d0008cde9daea9f131">ob_p_cmd</a>                     : 1;  <span class="comment">/**&lt; When WRITTEN with a &apos;1&apos; a single cycle pulse is</span>
<a name="l01842"></a>01842 <span class="comment">                                                         to the PCIe core outband_pwrup_cmd port. EP mode. */</span>
<a name="l01843"></a>01843     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a5a417981c1fa996f4066c844e165505d">reserved_7_8</a>                 : 2;
<a name="l01844"></a>01844     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a1529adbf1d2ca661d3547df7ac192ade">nf_ecrc</a>                      : 1;  <span class="comment">/**&lt; Do not forward peer-to-peer ECRC TLPs. */</span>
<a name="l01845"></a>01845     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ad1f6644e4a444b7be153737466007d24">dly_one</a>                      : 1;  <span class="comment">/**&lt; When set the output client state machines will</span>
<a name="l01846"></a>01846 <span class="comment">                                                         wait one cycle before starting a new TLP out. */</span>
<a name="l01847"></a>01847     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a02a4210cce94e8f14b226b1914744dc4">lnk_enb</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the link is enabled when &apos;0&apos; the</span>
<a name="l01848"></a>01848 <span class="comment">                                                         link is disabled. This bit only is active when in</span>
<a name="l01849"></a>01849 <span class="comment">                                                         RC mode. */</span>
<a name="l01850"></a>01850     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a361bc52f859039958e1a430db7c2d8b9">ro_ctlp</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; C-TLPs that have the RO bit set will</span>
<a name="l01851"></a>01851 <span class="comment">                                                         not wait for P-TLPs that normaly would be sent</span>
<a name="l01852"></a>01852 <span class="comment">                                                         first. */</span>
<a name="l01853"></a>01853     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a4b5f2f838d12e7656c98d78b9ee4762c">fast_lm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; forces fast link mode. */</span>
<a name="l01854"></a>01854     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a1335b1f6f4a73e6f25bd17305f348a09">inv_ecrc</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; causes the LSB of the ECRC to be inverted. */</span>
<a name="l01855"></a>01855     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#aa06c6c3df94fdf6d97d6e2ef296970a8">inv_lcrc</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; causes the LSB of the LCRC to be inverted. */</span>
<a name="l01856"></a>01856 <span class="preprocessor">#else</span>
<a name="l01857"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#aa06c6c3df94fdf6d97d6e2ef296970a8">01857</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#aa06c6c3df94fdf6d97d6e2ef296970a8">inv_lcrc</a>                     : 1;
<a name="l01858"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a1335b1f6f4a73e6f25bd17305f348a09">01858</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a1335b1f6f4a73e6f25bd17305f348a09">inv_ecrc</a>                     : 1;
<a name="l01859"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a4b5f2f838d12e7656c98d78b9ee4762c">01859</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a4b5f2f838d12e7656c98d78b9ee4762c">fast_lm</a>                      : 1;
<a name="l01860"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a361bc52f859039958e1a430db7c2d8b9">01860</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a361bc52f859039958e1a430db7c2d8b9">ro_ctlp</a>                      : 1;
<a name="l01861"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a02a4210cce94e8f14b226b1914744dc4">01861</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a02a4210cce94e8f14b226b1914744dc4">lnk_enb</a>                      : 1;
<a name="l01862"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ad1f6644e4a444b7be153737466007d24">01862</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ad1f6644e4a444b7be153737466007d24">dly_one</a>                      : 1;
<a name="l01863"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a1529adbf1d2ca661d3547df7ac192ade">01863</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a1529adbf1d2ca661d3547df7ac192ade">nf_ecrc</a>                      : 1;
<a name="l01864"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a5a417981c1fa996f4066c844e165505d">01864</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a5a417981c1fa996f4066c844e165505d">reserved_7_8</a>                 : 2;
<a name="l01865"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#acfd3a2597cbaa7d0008cde9daea9f131">01865</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#acfd3a2597cbaa7d0008cde9daea9f131">ob_p_cmd</a>                     : 1;
<a name="l01866"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a40c3d0ebf9cd71a30d87bf2d0d4af85d">01866</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a40c3d0ebf9cd71a30d87bf2d0d4af85d">pm_xpme</a>                      : 1;
<a name="l01867"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a868818f6f8ad391168c932a9fbc94eb8">01867</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a868818f6f8ad391168c932a9fbc94eb8">pm_xtoff</a>                     : 1;
<a name="l01868"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ab65837aaa2f07455850f62fca2b6908d">01868</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ab65837aaa2f07455850f62fca2b6908d">reserved_12_15</a>               : 4;
<a name="l01869"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ac00350f76c727aab8ede42b87aebef05">01869</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#ac00350f76c727aab8ede42b87aebef05">cfg_rtry</a>                     : 16;
<a name="l01870"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a5fc69c6231c58ee06529245e7f3e3ce7">01870</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a5fc69c6231c58ee06529245e7f3e3ce7">reserved_32_33</a>               : 2;
<a name="l01871"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#af4659c71db6d40fbc81e1b0302c69344">01871</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#af4659c71db6d40fbc81e1b0302c69344">pbus</a>                         : 8;
<a name="l01872"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#afd8518fda128bf2f94187ef82365a9fd">01872</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#afd8518fda128bf2f94187ef82365a9fd">dnum</a>                         : 5;
<a name="l01873"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#aa7c6e5e284fd8b68a7e17f005adc57c7">01873</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#aa7c6e5e284fd8b68a7e17f005adc57c7">auto_sd</a>                      : 1;
<a name="l01874"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a12a565ff3c05dea7807fd983bb4c0303">01874</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html#a12a565ff3c05dea7807fd983bb4c0303">reserved_48_63</a>               : 16;
<a name="l01875"></a>01875 <span class="preprocessor">#endif</span>
<a name="l01876"></a>01876 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ctl__status.html#a760088ee51de4d0a97a8b6a1a2fe96b2">cn61xx</a>;
<a name="l01877"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#aa0f191e0f6567a64ff21c95dbab3f767">01877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html">cvmx_pemx_ctl_status_cn61xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#aa0f191e0f6567a64ff21c95dbab3f767">cn63xx</a>;
<a name="l01878"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#af68cc30d570d5972dab0741a136ad75c">01878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html">cvmx_pemx_ctl_status_cn61xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#af68cc30d570d5972dab0741a136ad75c">cn63xxp1</a>;
<a name="l01879"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#a0b04e9fd138130d89e8c42bade123775">01879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html">cvmx_pemx_ctl_status_cn61xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#a0b04e9fd138130d89e8c42bade123775">cn66xx</a>;
<a name="l01880"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#a34ef1cd92dab2733c0d9a261b0e0d6c6">01880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html">cvmx_pemx_ctl_status_cn61xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#a34ef1cd92dab2733c0d9a261b0e0d6c6">cn68xx</a>;
<a name="l01881"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#a4049894a642d99b184b1547f752a923f">01881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html">cvmx_pemx_ctl_status_cn61xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#a4049894a642d99b184b1547f752a923f">cn68xxp1</a>;
<a name="l01882"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#a08334a21785649d113052d27bcd7e634">01882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html">cvmx_pemx_ctl_status_s</a>         <a class="code" href="unioncvmx__pemx__ctl__status.html#a08334a21785649d113052d27bcd7e634">cn70xx</a>;
<a name="l01883"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#ad9d57eb3e7f48c04a76ba34ed38990e4">01883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__s.html">cvmx_pemx_ctl_status_s</a>         <a class="code" href="unioncvmx__pemx__ctl__status.html#ad9d57eb3e7f48c04a76ba34ed38990e4">cn70xxp1</a>;
<a name="l01884"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html">01884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html">cvmx_pemx_ctl_status_cn73xx</a> {
<a name="l01885"></a>01885 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01886"></a>01886 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ace6d0b9c00a4b1a8d82b11b96c10d798">reserved_51_63</a>               : 13;
<a name="l01887"></a>01887     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a9ba5cfee23ddeaef3f9c3b51bb7dff1e">inv_dpar</a>                     : 1;  <span class="comment">/**&lt; Invert the generated parity to be written into the most significant data queue buffer RAM</span>
<a name="l01888"></a>01888 <span class="comment">                                                         block to force a parity error when it is later read. */</span>
<a name="l01889"></a>01889     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad5ecd6c6a8b5b891d1d52d47e82b7ec0">reserved_48_49</a>               : 2;
<a name="l01890"></a>01890     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad48f1dd68ecf3b7ed9a77db85a7d7901">auto_sd</a>                      : 1;  <span class="comment">/**&lt; Link hardware autonomous speed disable. */</span>
<a name="l01891"></a>01891     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#af8ed3ba51aa82723295bd35aec7c5612">dnum</a>                         : 5;  <span class="comment">/**&lt; Not used. */</span>
<a name="l01892"></a>01892     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a3b153e8d13443336753d0f2e8ebdc6cb">pbus</a>                         : 8;  <span class="comment">/**&lt; Primary bus number. In RC mode, a RO copy of the corresponding</span>
<a name="l01893"></a>01893 <span class="comment">                                                         PCIERC(0..3)_CFG006[PBNUM]. In EP mode, the bus number latched</span>
<a name="l01894"></a>01894 <span class="comment">                                                         on any type 0 configuration write. */</span>
<a name="l01895"></a>01895     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a7a6787255d1bb8e2a7bf6fab9285f612">reserved_32_33</a>               : 2;
<a name="l01896"></a>01896     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad737103772012aabc09d94fad1bf4ce6">cfg_rtry</a>                     : 16; <span class="comment">/**&lt; The time times 0x10000 coprocessor-clocks to wait for a CPL to a configuration</span>
<a name="l01897"></a>01897 <span class="comment">                                                         read that does not carry a retry status. Until such time that the timeout occurs</span>
<a name="l01898"></a>01898 <span class="comment">                                                         and retry status is received for a configuration read, the read will be</span>
<a name="l01899"></a>01899 <span class="comment">                                                         resent. A value of 0 disables retries and treats a CPL Retry as a CPL UR.</span>
<a name="l01900"></a>01900 <span class="comment">                                                         To use, it is recommended CFG_RTRY be set value corresponding to 200 ms or less, although</span>
<a name="l01901"></a>01901 <span class="comment">                                                         the PCI Express Base Specification allows up to 900 ms for a device to send a successful</span>
<a name="l01902"></a>01902 <span class="comment">                                                         completion.  When enabled, only one CFG RD may be issued until either successful</span>
<a name="l01903"></a>01903 <span class="comment">                                                         completion or CPL UR. */</span>
<a name="l01904"></a>01904     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a412e2c56463743ed8587badc3ab688b6">reserved_12_15</a>               : 4;
<a name="l01905"></a>01905     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#aeb20b4d3448dd6e720b5c1935f1151c2">pm_xtoff</a>                     : 1;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_turnoff port. RC mode. */</span>
<a name="l01906"></a>01906     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a773ec62b83d794e0f9965fd8de01ec2e">pm_xpme</a>                      : 1;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_pme port. EP mode. */</span>
<a name="l01907"></a>01907     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a98ac0bf8e2e16291d63594a50d5d995e">ob_p_cmd</a>                     : 1;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core outband_pwrup_cmd</span>
<a name="l01908"></a>01908 <span class="comment">                                                         port. EP mode. */</span>
<a name="l01909"></a>01909     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#af31db3b1b2b4b65d9807652c3c28ec23">reserved_7_8</a>                 : 2;
<a name="l01910"></a>01910     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#acc1e81830eb1d7a3296b397001b69482">nf_ecrc</a>                      : 1;  <span class="comment">/**&lt; Do not forward peer-to-peer ECRC TLPs. */</span>
<a name="l01911"></a>01911     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ae28eb9a411d343c1ba1936de1b343e9c">dly_one</a>                      : 1;  <span class="comment">/**&lt; When set the output client state machines will wait one cycle before starting a new TLP out. */</span>
<a name="l01912"></a>01912     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a5a22259c09fe5cf1f8939f11e943df20">lnk_enb</a>                      : 1;  <span class="comment">/**&lt; When set, the link is enabled; when clear (0) the link is disabled. This bit only is</span>
<a name="l01913"></a>01913 <span class="comment">                                                         active when in RC mode. */</span>
<a name="l01914"></a>01914     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a37c8972696f950ef8bcd72f2bd3f6a6b">ro_ctlp</a>                      : 1;  <span class="comment">/**&lt; When set, C-TLPs that have the RO bit set will not wait for P-TLPs that are normally sent first. */</span>
<a name="l01915"></a>01915     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a69586d1f86c769648ac8defe42947436">fast_lm</a>                      : 1;  <span class="comment">/**&lt; When set, forces fast link mode. */</span>
<a name="l01916"></a>01916     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a94a05c9ad3dcf0de69965cb3e1d7dd90">inv_ecrc</a>                     : 1;  <span class="comment">/**&lt; When set, causes the LSB of the ECRC to be inverted. */</span>
<a name="l01917"></a>01917     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ab138fab26bd8d2660ab504063055dd85">inv_lcrc</a>                     : 1;  <span class="comment">/**&lt; When set, causes the LSB of the LCRC to be inverted. */</span>
<a name="l01918"></a>01918 <span class="preprocessor">#else</span>
<a name="l01919"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ab138fab26bd8d2660ab504063055dd85">01919</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ab138fab26bd8d2660ab504063055dd85">inv_lcrc</a>                     : 1;
<a name="l01920"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a94a05c9ad3dcf0de69965cb3e1d7dd90">01920</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a94a05c9ad3dcf0de69965cb3e1d7dd90">inv_ecrc</a>                     : 1;
<a name="l01921"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a69586d1f86c769648ac8defe42947436">01921</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a69586d1f86c769648ac8defe42947436">fast_lm</a>                      : 1;
<a name="l01922"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a37c8972696f950ef8bcd72f2bd3f6a6b">01922</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a37c8972696f950ef8bcd72f2bd3f6a6b">ro_ctlp</a>                      : 1;
<a name="l01923"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a5a22259c09fe5cf1f8939f11e943df20">01923</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a5a22259c09fe5cf1f8939f11e943df20">lnk_enb</a>                      : 1;
<a name="l01924"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ae28eb9a411d343c1ba1936de1b343e9c">01924</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ae28eb9a411d343c1ba1936de1b343e9c">dly_one</a>                      : 1;
<a name="l01925"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#acc1e81830eb1d7a3296b397001b69482">01925</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#acc1e81830eb1d7a3296b397001b69482">nf_ecrc</a>                      : 1;
<a name="l01926"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#af31db3b1b2b4b65d9807652c3c28ec23">01926</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#af31db3b1b2b4b65d9807652c3c28ec23">reserved_7_8</a>                 : 2;
<a name="l01927"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a98ac0bf8e2e16291d63594a50d5d995e">01927</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a98ac0bf8e2e16291d63594a50d5d995e">ob_p_cmd</a>                     : 1;
<a name="l01928"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a773ec62b83d794e0f9965fd8de01ec2e">01928</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a773ec62b83d794e0f9965fd8de01ec2e">pm_xpme</a>                      : 1;
<a name="l01929"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#aeb20b4d3448dd6e720b5c1935f1151c2">01929</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#aeb20b4d3448dd6e720b5c1935f1151c2">pm_xtoff</a>                     : 1;
<a name="l01930"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a412e2c56463743ed8587badc3ab688b6">01930</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a412e2c56463743ed8587badc3ab688b6">reserved_12_15</a>               : 4;
<a name="l01931"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad737103772012aabc09d94fad1bf4ce6">01931</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad737103772012aabc09d94fad1bf4ce6">cfg_rtry</a>                     : 16;
<a name="l01932"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a7a6787255d1bb8e2a7bf6fab9285f612">01932</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a7a6787255d1bb8e2a7bf6fab9285f612">reserved_32_33</a>               : 2;
<a name="l01933"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a3b153e8d13443336753d0f2e8ebdc6cb">01933</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a3b153e8d13443336753d0f2e8ebdc6cb">pbus</a>                         : 8;
<a name="l01934"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#af8ed3ba51aa82723295bd35aec7c5612">01934</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#af8ed3ba51aa82723295bd35aec7c5612">dnum</a>                         : 5;
<a name="l01935"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad48f1dd68ecf3b7ed9a77db85a7d7901">01935</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad48f1dd68ecf3b7ed9a77db85a7d7901">auto_sd</a>                      : 1;
<a name="l01936"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad5ecd6c6a8b5b891d1d52d47e82b7ec0">01936</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ad5ecd6c6a8b5b891d1d52d47e82b7ec0">reserved_48_49</a>               : 2;
<a name="l01937"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a9ba5cfee23ddeaef3f9c3b51bb7dff1e">01937</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#a9ba5cfee23ddeaef3f9c3b51bb7dff1e">inv_dpar</a>                     : 1;
<a name="l01938"></a><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ace6d0b9c00a4b1a8d82b11b96c10d798">01938</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html#ace6d0b9c00a4b1a8d82b11b96c10d798">reserved_51_63</a>               : 13;
<a name="l01939"></a>01939 <span class="preprocessor">#endif</span>
<a name="l01940"></a>01940 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ctl__status.html#a55b33e57212c378d8338fb5f1a9d78aa">cn73xx</a>;
<a name="l01941"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#ad02e1309af6462e740b04180af0d514f">01941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html">cvmx_pemx_ctl_status_cn73xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#ad02e1309af6462e740b04180af0d514f">cn78xx</a>;
<a name="l01942"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#abd335935cb54ac765ed2252d6e06ab87">01942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html">cvmx_pemx_ctl_status_cn73xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#abd335935cb54ac765ed2252d6e06ab87">cn78xxp1</a>;
<a name="l01943"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#a3a0cb774555788452a3cb817f8a4ae79">01943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn61xx.html">cvmx_pemx_ctl_status_cn61xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#a3a0cb774555788452a3cb817f8a4ae79">cnf71xx</a>;
<a name="l01944"></a><a class="code" href="unioncvmx__pemx__ctl__status.html#aea84e0bae857e4d760121fcbeb58c73b">01944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status_1_1cvmx__pemx__ctl__status__cn73xx.html">cvmx_pemx_ctl_status_cn73xx</a>    <a class="code" href="unioncvmx__pemx__ctl__status.html#aea84e0bae857e4d760121fcbeb58c73b">cnf75xx</a>;
<a name="l01945"></a>01945 };
<a name="l01946"></a><a class="code" href="cvmx-pemx-defs_8h.html#a4625bbd2e3ee10fb50918767b8f94513">01946</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__ctl__status.html" title="cvmx_pem::_ctl_status">cvmx_pemx_ctl_status</a> <a class="code" href="unioncvmx__pemx__ctl__status.html" title="cvmx_pem::_ctl_status">cvmx_pemx_ctl_status_t</a>;
<a name="l01947"></a>01947 <span class="comment"></span>
<a name="l01948"></a>01948 <span class="comment">/**</span>
<a name="l01949"></a>01949 <span class="comment"> * cvmx_pem#_ctl_status2</span>
<a name="l01950"></a>01950 <span class="comment"> *</span>
<a name="l01951"></a>01951 <span class="comment"> * This register contains additional general control and status of the PEM.</span>
<a name="l01952"></a>01952 <span class="comment"> *</span>
<a name="l01953"></a>01953 <span class="comment"> */</span>
<a name="l01954"></a><a class="code" href="unioncvmx__pemx__ctl__status2.html">01954</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__ctl__status2.html" title="cvmx_pem::_ctl_status2">cvmx_pemx_ctl_status2</a> {
<a name="l01955"></a><a class="code" href="unioncvmx__pemx__ctl__status2.html#aa973a2fe6967dea886c8f2e52aa3e7d7">01955</a>     uint64_t <a class="code" href="unioncvmx__pemx__ctl__status2.html#aa973a2fe6967dea886c8f2e52aa3e7d7">u64</a>;
<a name="l01956"></a><a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html">01956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html">cvmx_pemx_ctl_status2_s</a> {
<a name="l01957"></a>01957 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html#a00d82a2dd61a95dbd7ea22ae9c97912d">reserved_16_63</a>               : 48;
<a name="l01959"></a>01959     uint64_t <a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html#afa2b57962582c6b1a9bc7862c82c259f">no_fwd_prg</a>                   : 16; <span class="comment">/**&lt; The time * 0x10000 in core clocks to wait for the TLP FIFOs to be able to unload an entry.</span>
<a name="l01960"></a>01960 <span class="comment">                                                         If there is no forward progress, such that the timeout occurs, credits are returned to the</span>
<a name="l01961"></a>01961 <span class="comment">                                                         SLI and an interrupt (if enabled) is asserted. Any more TLPs received are dropped on the</span>
<a name="l01962"></a>01962 <span class="comment">                                                         floor and the credits associated with those TLPs are returned as well. Note that 0xFFFF is</span>
<a name="l01963"></a>01963 <span class="comment">                                                         a reserved value that will put the PEM in the &apos;forward progress stopped&apos; state</span>
<a name="l01964"></a>01964 <span class="comment">                                                         immediately. This state holds until a MAC reset is received. */</span>
<a name="l01965"></a>01965 <span class="preprocessor">#else</span>
<a name="l01966"></a><a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html#afa2b57962582c6b1a9bc7862c82c259f">01966</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html#afa2b57962582c6b1a9bc7862c82c259f">no_fwd_prg</a>                   : 16;
<a name="l01967"></a><a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html#a00d82a2dd61a95dbd7ea22ae9c97912d">01967</a>     uint64_t <a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html#a00d82a2dd61a95dbd7ea22ae9c97912d">reserved_16_63</a>               : 48;
<a name="l01968"></a>01968 <span class="preprocessor">#endif</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ctl__status2.html#a4661f74e5003564c37fba9b2a38a8ab8">s</a>;
<a name="l01970"></a><a class="code" href="unioncvmx__pemx__ctl__status2.html#a76a393a6bffc02142b6c3e18aaf230d3">01970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html">cvmx_pemx_ctl_status2_s</a>        <a class="code" href="unioncvmx__pemx__ctl__status2.html#a76a393a6bffc02142b6c3e18aaf230d3">cn73xx</a>;
<a name="l01971"></a><a class="code" href="unioncvmx__pemx__ctl__status2.html#a0a73732bc2919ea86caca65826a4bacb">01971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html">cvmx_pemx_ctl_status2_s</a>        <a class="code" href="unioncvmx__pemx__ctl__status2.html#a0a73732bc2919ea86caca65826a4bacb">cn78xx</a>;
<a name="l01972"></a><a class="code" href="unioncvmx__pemx__ctl__status2.html#a4b4b298f86ed12119f1eaeedbe60a94e">01972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html">cvmx_pemx_ctl_status2_s</a>        <a class="code" href="unioncvmx__pemx__ctl__status2.html#a4b4b298f86ed12119f1eaeedbe60a94e">cn78xxp1</a>;
<a name="l01973"></a><a class="code" href="unioncvmx__pemx__ctl__status2.html#a2a6703af6cc05da4b32c93005fd7fa7f">01973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ctl__status2_1_1cvmx__pemx__ctl__status2__s.html">cvmx_pemx_ctl_status2_s</a>        <a class="code" href="unioncvmx__pemx__ctl__status2.html#a2a6703af6cc05da4b32c93005fd7fa7f">cnf75xx</a>;
<a name="l01974"></a>01974 };
<a name="l01975"></a><a class="code" href="cvmx-pemx-defs_8h.html#aae61906940267327b8d3d35b3448e9bf">01975</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__ctl__status2.html" title="cvmx_pem::_ctl_status2">cvmx_pemx_ctl_status2</a> <a class="code" href="unioncvmx__pemx__ctl__status2.html" title="cvmx_pem::_ctl_status2">cvmx_pemx_ctl_status2_t</a>;
<a name="l01976"></a>01976 <span class="comment"></span>
<a name="l01977"></a>01977 <span class="comment">/**</span>
<a name="l01978"></a>01978 <span class="comment"> * cvmx_pem#_dbg_info</span>
<a name="l01979"></a>01979 <span class="comment"> *</span>
<a name="l01980"></a>01980 <span class="comment"> * This is a debug information register of the PEM.</span>
<a name="l01981"></a>01981 <span class="comment"> *</span>
<a name="l01982"></a>01982 <span class="comment"> */</span>
<a name="l01983"></a><a class="code" href="unioncvmx__pemx__dbg__info.html">01983</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__dbg__info.html" title="cvmx_pem::_dbg_info">cvmx_pemx_dbg_info</a> {
<a name="l01984"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#a3c0a3c18aac0a7b1b4d27ec8b5588c85">01984</a>     uint64_t <a class="code" href="unioncvmx__pemx__dbg__info.html#a3c0a3c18aac0a7b1b4d27ec8b5588c85">u64</a>;
<a name="l01985"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html">01985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html">cvmx_pemx_dbg_info_s</a> {
<a name="l01986"></a>01986 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01987"></a>01987 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aaf9194047cac8d7f2b3302a72a2fce92">reserved_62_63</a>               : 2;
<a name="l01988"></a>01988     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ad72783ff4b7f55c358c20c9e01866d1d">m2s_c_dbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI M2S FIFO control0/1 double bit error.</span>
<a name="l01989"></a>01989 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_M2S_C_DBE. */</span>
<a name="l01990"></a>01990     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#afc1a5e4fa20626065672b90fe91bbb4e">m2s_c_sbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI M2S FIFO control0/1 single bit error.</span>
<a name="l01991"></a>01991 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_M2S_C_SBE. */</span>
<a name="l01992"></a>01992     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac1afc72305f4ff2fe39cdcb016c410ec">m2s_d_dbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI M2S FIFO data0/1 double bit error.</span>
<a name="l01993"></a>01993 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_M2S_D_DBE. */</span>
<a name="l01994"></a>01994     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a51aae38b654f55c5b3c66ac0fb644510">m2s_d_sbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI M2S FIFO data0/1 single bit error.</span>
<a name="l01995"></a>01995 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_M2S_D_SBE. */</span>
<a name="l01996"></a>01996     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a8c7cc2b97f0641e53cd6f33451997701">qhdr_b1_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank1 double bit error.</span>
<a name="l01997"></a>01997 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B1_DBE. */</span>
<a name="l01998"></a>01998     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aba0164873c7c0eb721dc59a4572c500f">qhdr_b1_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank1 single bit error.</span>
<a name="l01999"></a>01999 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B1_SBE. */</span>
<a name="l02000"></a>02000     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aefff7d5982401b7eb50d5fd809644324">qhdr_b0_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank0 double bit error.</span>
<a name="l02001"></a>02001 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B0_DBE. */</span>
<a name="l02002"></a>02002     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a705e1e17cac09133561dcdfc3fcb4462">qhdr_b0_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank0 single bit error.</span>
<a name="l02003"></a>02003 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B0_SBE. */</span>
<a name="l02004"></a>02004     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a7a23270cfa30ff2bdd1c90abe9c244b8">rtry_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a core retry RAM double bit error.</span>
<a name="l02005"></a>02005 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTRY_DBE. */</span>
<a name="l02006"></a>02006     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ae772de6c6f7b5be96f0b28a0c1f4165a">rtry_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a core retry RAM single bit error.</span>
<a name="l02007"></a>02007 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTRY_SBE. */</span>
<a name="l02008"></a>02008     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a34c54ae90b687996a757ef851308c413">reserved_50_51</a>               : 2;
<a name="l02009"></a>02009     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4d85929d25c5be90e8f77086c7aa8840">c_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data1 double bit error.</span>
<a name="l02010"></a>02010 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D1_DBE. */</span>
<a name="l02011"></a>02011     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a86a146abb0ec3b83a7cec74866aca5da">c_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data1 single bit error.</span>
<a name="l02012"></a>02012 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D1_SBE. */</span>
<a name="l02013"></a>02013     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3d99377bbf34a6aec732df09a75a363f">c_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data0 double bit error.</span>
<a name="l02014"></a>02014 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D0_DBE. */</span>
<a name="l02015"></a>02015     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a1fe6f0903876dec4d2d9c70f9de8c36d">c_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data0 single bit error.</span>
<a name="l02016"></a>02016 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D0_SBE. */</span>
<a name="l02017"></a>02017     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a147cfe25aead28360ae7786293b0bee3">reserved_34_45</a>               : 12;
<a name="l02018"></a>02018     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a40319177f10a532af774805712e3515b">datq_pe</a>                      : 1;  <span class="comment">/**&lt; Detected a data queue RAM parity error.</span>
<a name="l02019"></a>02019 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_DATQ_PE. */</span>
<a name="l02020"></a>02020     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3186491a3b40826df782028aa8c7199f">reserved_31_32</a>               : 2;
<a name="l02021"></a>02021     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ab235e0b6422b288c964a1df5a45b60ec">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Received an ECRC error.</span>
<a name="l02022"></a>02022 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_ECRC_E. */</span>
<a name="l02023"></a>02023     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a21ea5281e5fcd12d14a979a9d3e8846f">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Received a write with poisoned payload.</span>
<a name="l02024"></a>02024 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAWWPP. */</span>
<a name="l02025"></a>02025     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#af933d066a5ce58230c45eb8636490a24">racpp</a>                        : 1;  <span class="comment">/**&lt; Received a completion with poisoned payload.</span>
<a name="l02026"></a>02026 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACPP. */</span>
<a name="l02027"></a>02027     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a070bb7f4b3aa7e33136adba4783ca26f">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Received a malformed TLP.</span>
<a name="l02028"></a>02028 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAMTLP. */</span>
<a name="l02029"></a>02029     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a2b838ebf49b33521d151a4c79c1f68ca">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Received a request which device does not support.</span>
<a name="l02030"></a>02030 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RARWDNS. */</span>
<a name="l02031"></a>02031     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4d8e2a3e387a7b201cc9411eb4e8b022">caar</a>                         : 1;  <span class="comment">/**&lt; Completer aborted a request.</span>
<a name="l02032"></a>02032 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_CAAR. */</span>
<a name="l02033"></a>02033     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0310c60ee72cb20a42acf5c6be2c7ea5">racca</a>                        : 1;  <span class="comment">/**&lt; Received a completion with CA status.</span>
<a name="l02034"></a>02034 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACCA. */</span>
<a name="l02035"></a>02035     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a94e34cdce648182c91b91314fb8ff800">racur</a>                        : 1;  <span class="comment">/**&lt; Received a completion with UR status.</span>
<a name="l02036"></a>02036 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACUR. */</span>
<a name="l02037"></a>02037     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a32fdbc5fe39e46206a065aaacbcdbfd1">rauc</a>                         : 1;  <span class="comment">/**&lt; Received an unexpected completion.</span>
<a name="l02038"></a>02038 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAUC. */</span>
<a name="l02039"></a>02039     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a2113e687d8777df1347432a33fd43476">rqo</a>                          : 1;  <span class="comment">/**&lt; Receive queue overflow. Normally happens only when flow control advertisements are</span>
<a name="l02040"></a>02040 <span class="comment">                                                         ignored.</span>
<a name="l02041"></a>02041 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RQO. */</span>
<a name="l02042"></a>02042     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0fb7628df56e3859843d290874c72e80">fcuv</a>                         : 1;  <span class="comment">/**&lt; Flow control update violation.</span>
<a name="l02043"></a>02043 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_FCUV. */</span>
<a name="l02044"></a>02044     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a9b1cc5f8ee01812c826d789c808f9884">rpe</a>                          : 1;  <span class="comment">/**&lt; PHY reported an 8 B/10 B decode error (RxStatus = 0x4) or disparity error (RxStatus =</span>
<a name="l02045"></a>02045 <span class="comment">                                                         0x7).</span>
<a name="l02046"></a>02046 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPE. */</span>
<a name="l02047"></a>02047     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a63737a6a6564f37cfc95fe4e6d1aa5b7">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Flow control protocol violation (watchdog timer).</span>
<a name="l02048"></a>02048 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_FCPVWT. */</span>
<a name="l02049"></a>02049     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3f1ec6ec851028f6fa74b1083d961aff">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; DLLP protocol error (out of sequence DLLP).</span>
<a name="l02050"></a>02050 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_DPEOOSD. */</span>
<a name="l02051"></a>02051     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aef35719dd4e707763beac9ab552adf0e">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Received TLP with datalink layer error.</span>
<a name="l02052"></a>02052 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTWDLE. */</span>
<a name="l02053"></a>02053     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3e97215728be45b7b1923863929a67cd">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Received DLLP with datalink layer error.</span>
<a name="l02054"></a>02054 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RDWDLE. */</span>
<a name="l02055"></a>02055     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#acda79df70e5090605a33c562ae46abe2">mre</a>                          : 1;  <span class="comment">/**&lt; Maximum number of retries exceeded.</span>
<a name="l02056"></a>02056 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_MRE. */</span>
<a name="l02057"></a>02057     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a771f5acde9fdb63ae599720890bf5e72">rte</a>                          : 1;  <span class="comment">/**&lt; Replay timer expired. This bit is set when the REPLAY_TIMER expires in the PCIe core. The</span>
<a name="l02058"></a>02058 <span class="comment">                                                         probability of this bit being set increases with the traffic load.</span>
<a name="l02059"></a>02059 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTE. */</span>
<a name="l02060"></a>02060     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aa6f7c73fc076d1976c63b81e4a84f8d0">acto</a>                         : 1;  <span class="comment">/**&lt; A completion timeout occurred.</span>
<a name="l02061"></a>02061 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_ACTO. */</span>
<a name="l02062"></a>02062     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac2b46ae765d00094d554317c12ca2ef9">rvdm</a>                         : 1;  <span class="comment">/**&lt; Received vendor-defined message.</span>
<a name="l02063"></a>02063 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RVDM. */</span>
<a name="l02064"></a>02064     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0693f913d7f04a50e389d2087c2fad6e">rumep</a>                        : 1;  <span class="comment">/**&lt; Received unlock message (EP mode only).</span>
<a name="l02065"></a>02065 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RUMEP. */</span>
<a name="l02066"></a>02066     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ad226ffdfbba7ce95a213753dabbddfa5">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Received PME turnoff acknowledge message (RC mode only).</span>
<a name="l02067"></a>02067 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPTAMRC. */</span>
<a name="l02068"></a>02068     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4421c0bcdae91a120bc9de5f131fe47a">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Received PME message (RC mode only).</span>
<a name="l02069"></a>02069 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPMERC. */</span>
<a name="l02070"></a>02070     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#af321ab8a52cfb5975024f925498db682">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Received fatal-error message. This bit is set when a message with ERR_FATAL</span>
<a name="l02071"></a>02071 <span class="comment">                                                         is set.</span>
<a name="l02072"></a>02072 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RFEMRC. */</span>
<a name="l02073"></a>02073     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a590208b917da83636399f564eb06fa9f">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Received nonfatal error message.</span>
<a name="l02074"></a>02074 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RNFEMRC. */</span>
<a name="l02075"></a>02075     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a624a4eee1371794b8299deaa47747270">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Received correctable error message.</span>
<a name="l02076"></a>02076 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RCEMRC. */</span>
<a name="l02077"></a>02077     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a338e302ca9c5d0ec7d9b5c9bf3b587f0">rpoison</a>                      : 1;  <span class="comment">/**&lt; Received poisoned TLP.</span>
<a name="l02078"></a>02078 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPOISON. */</span>
<a name="l02079"></a>02079     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac61eb8975afb7a032753dd07607e6646">recrce</a>                       : 1;  <span class="comment">/**&lt; Received ECRC error.</span>
<a name="l02080"></a>02080 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RECRCE. */</span>
<a name="l02081"></a>02081     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aceeff07c3f2b1ffca1fed47d2917da64">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Received TLP has link layer error.</span>
<a name="l02082"></a>02082 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTLPLLE. */</span>
<a name="l02083"></a>02083     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a9136451ed56432fc35603958eaaca4c5">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Received TLP is malformed or a message. If the core receives a MSG (or Vendor Message) or</span>
<a name="l02084"></a>02084 <span class="comment">                                                         if a received AtomicOp violates address/length rules, this bit is set as well.</span>
<a name="l02085"></a>02085 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTLPMAL. */</span>
<a name="l02086"></a>02086     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#abbc1c4cab05f6997e17bb7c2686ed8dc">spoison</a>                      : 1;  <span class="comment">/**&lt; Poisoned TLP sent.</span>
<a name="l02087"></a>02087 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_SPOISON. */</span>
<a name="l02088"></a>02088 <span class="preprocessor">#else</span>
<a name="l02089"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#abbc1c4cab05f6997e17bb7c2686ed8dc">02089</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#abbc1c4cab05f6997e17bb7c2686ed8dc">spoison</a>                      : 1;
<a name="l02090"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a9136451ed56432fc35603958eaaca4c5">02090</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a9136451ed56432fc35603958eaaca4c5">rtlpmal</a>                      : 1;
<a name="l02091"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aceeff07c3f2b1ffca1fed47d2917da64">02091</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aceeff07c3f2b1ffca1fed47d2917da64">rtlplle</a>                      : 1;
<a name="l02092"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac61eb8975afb7a032753dd07607e6646">02092</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac61eb8975afb7a032753dd07607e6646">recrce</a>                       : 1;
<a name="l02093"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a338e302ca9c5d0ec7d9b5c9bf3b587f0">02093</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a338e302ca9c5d0ec7d9b5c9bf3b587f0">rpoison</a>                      : 1;
<a name="l02094"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a624a4eee1371794b8299deaa47747270">02094</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a624a4eee1371794b8299deaa47747270">rcemrc</a>                       : 1;
<a name="l02095"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a590208b917da83636399f564eb06fa9f">02095</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a590208b917da83636399f564eb06fa9f">rnfemrc</a>                      : 1;
<a name="l02096"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#af321ab8a52cfb5975024f925498db682">02096</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#af321ab8a52cfb5975024f925498db682">rfemrc</a>                       : 1;
<a name="l02097"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4421c0bcdae91a120bc9de5f131fe47a">02097</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4421c0bcdae91a120bc9de5f131fe47a">rpmerc</a>                       : 1;
<a name="l02098"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ad226ffdfbba7ce95a213753dabbddfa5">02098</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ad226ffdfbba7ce95a213753dabbddfa5">rptamrc</a>                      : 1;
<a name="l02099"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0693f913d7f04a50e389d2087c2fad6e">02099</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0693f913d7f04a50e389d2087c2fad6e">rumep</a>                        : 1;
<a name="l02100"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac2b46ae765d00094d554317c12ca2ef9">02100</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac2b46ae765d00094d554317c12ca2ef9">rvdm</a>                         : 1;
<a name="l02101"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aa6f7c73fc076d1976c63b81e4a84f8d0">02101</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aa6f7c73fc076d1976c63b81e4a84f8d0">acto</a>                         : 1;
<a name="l02102"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a771f5acde9fdb63ae599720890bf5e72">02102</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a771f5acde9fdb63ae599720890bf5e72">rte</a>                          : 1;
<a name="l02103"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#acda79df70e5090605a33c562ae46abe2">02103</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#acda79df70e5090605a33c562ae46abe2">mre</a>                          : 1;
<a name="l02104"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3e97215728be45b7b1923863929a67cd">02104</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3e97215728be45b7b1923863929a67cd">rdwdle</a>                       : 1;
<a name="l02105"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aef35719dd4e707763beac9ab552adf0e">02105</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aef35719dd4e707763beac9ab552adf0e">rtwdle</a>                       : 1;
<a name="l02106"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3f1ec6ec851028f6fa74b1083d961aff">02106</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3f1ec6ec851028f6fa74b1083d961aff">dpeoosd</a>                      : 1;
<a name="l02107"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a63737a6a6564f37cfc95fe4e6d1aa5b7">02107</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a63737a6a6564f37cfc95fe4e6d1aa5b7">fcpvwt</a>                       : 1;
<a name="l02108"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a9b1cc5f8ee01812c826d789c808f9884">02108</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a9b1cc5f8ee01812c826d789c808f9884">rpe</a>                          : 1;
<a name="l02109"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0fb7628df56e3859843d290874c72e80">02109</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0fb7628df56e3859843d290874c72e80">fcuv</a>                         : 1;
<a name="l02110"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a2113e687d8777df1347432a33fd43476">02110</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a2113e687d8777df1347432a33fd43476">rqo</a>                          : 1;
<a name="l02111"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a32fdbc5fe39e46206a065aaacbcdbfd1">02111</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a32fdbc5fe39e46206a065aaacbcdbfd1">rauc</a>                         : 1;
<a name="l02112"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a94e34cdce648182c91b91314fb8ff800">02112</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a94e34cdce648182c91b91314fb8ff800">racur</a>                        : 1;
<a name="l02113"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0310c60ee72cb20a42acf5c6be2c7ea5">02113</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a0310c60ee72cb20a42acf5c6be2c7ea5">racca</a>                        : 1;
<a name="l02114"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4d8e2a3e387a7b201cc9411eb4e8b022">02114</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4d8e2a3e387a7b201cc9411eb4e8b022">caar</a>                         : 1;
<a name="l02115"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a2b838ebf49b33521d151a4c79c1f68ca">02115</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a2b838ebf49b33521d151a4c79c1f68ca">rarwdns</a>                      : 1;
<a name="l02116"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a070bb7f4b3aa7e33136adba4783ca26f">02116</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a070bb7f4b3aa7e33136adba4783ca26f">ramtlp</a>                       : 1;
<a name="l02117"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#af933d066a5ce58230c45eb8636490a24">02117</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#af933d066a5ce58230c45eb8636490a24">racpp</a>                        : 1;
<a name="l02118"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a21ea5281e5fcd12d14a979a9d3e8846f">02118</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a21ea5281e5fcd12d14a979a9d3e8846f">rawwpp</a>                       : 1;
<a name="l02119"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ab235e0b6422b288c964a1df5a45b60ec">02119</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ab235e0b6422b288c964a1df5a45b60ec">ecrc_e</a>                       : 1;
<a name="l02120"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3186491a3b40826df782028aa8c7199f">02120</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3186491a3b40826df782028aa8c7199f">reserved_31_32</a>               : 2;
<a name="l02121"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a40319177f10a532af774805712e3515b">02121</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a40319177f10a532af774805712e3515b">datq_pe</a>                      : 1;
<a name="l02122"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a147cfe25aead28360ae7786293b0bee3">02122</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a147cfe25aead28360ae7786293b0bee3">reserved_34_45</a>               : 12;
<a name="l02123"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a1fe6f0903876dec4d2d9c70f9de8c36d">02123</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a1fe6f0903876dec4d2d9c70f9de8c36d">c_d0_sbe</a>                     : 1;
<a name="l02124"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3d99377bbf34a6aec732df09a75a363f">02124</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a3d99377bbf34a6aec732df09a75a363f">c_d0_dbe</a>                     : 1;
<a name="l02125"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a86a146abb0ec3b83a7cec74866aca5da">02125</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a86a146abb0ec3b83a7cec74866aca5da">c_d1_sbe</a>                     : 1;
<a name="l02126"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4d85929d25c5be90e8f77086c7aa8840">02126</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a4d85929d25c5be90e8f77086c7aa8840">c_d1_dbe</a>                     : 1;
<a name="l02127"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a34c54ae90b687996a757ef851308c413">02127</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a34c54ae90b687996a757ef851308c413">reserved_50_51</a>               : 2;
<a name="l02128"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ae772de6c6f7b5be96f0b28a0c1f4165a">02128</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ae772de6c6f7b5be96f0b28a0c1f4165a">rtry_sbe</a>                     : 1;
<a name="l02129"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a7a23270cfa30ff2bdd1c90abe9c244b8">02129</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a7a23270cfa30ff2bdd1c90abe9c244b8">rtry_dbe</a>                     : 1;
<a name="l02130"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a705e1e17cac09133561dcdfc3fcb4462">02130</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a705e1e17cac09133561dcdfc3fcb4462">qhdr_b0_sbe</a>                  : 1;
<a name="l02131"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aefff7d5982401b7eb50d5fd809644324">02131</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aefff7d5982401b7eb50d5fd809644324">qhdr_b0_dbe</a>                  : 1;
<a name="l02132"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aba0164873c7c0eb721dc59a4572c500f">02132</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aba0164873c7c0eb721dc59a4572c500f">qhdr_b1_sbe</a>                  : 1;
<a name="l02133"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a8c7cc2b97f0641e53cd6f33451997701">02133</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a8c7cc2b97f0641e53cd6f33451997701">qhdr_b1_dbe</a>                  : 1;
<a name="l02134"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a51aae38b654f55c5b3c66ac0fb644510">02134</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#a51aae38b654f55c5b3c66ac0fb644510">m2s_d_sbe</a>                    : 1;
<a name="l02135"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac1afc72305f4ff2fe39cdcb016c410ec">02135</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ac1afc72305f4ff2fe39cdcb016c410ec">m2s_d_dbe</a>                    : 1;
<a name="l02136"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#afc1a5e4fa20626065672b90fe91bbb4e">02136</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#afc1a5e4fa20626065672b90fe91bbb4e">m2s_c_sbe</a>                    : 1;
<a name="l02137"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ad72783ff4b7f55c358c20c9e01866d1d">02137</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#ad72783ff4b7f55c358c20c9e01866d1d">m2s_c_dbe</a>                    : 1;
<a name="l02138"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aaf9194047cac8d7f2b3302a72a2fce92">02138</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__s.html#aaf9194047cac8d7f2b3302a72a2fce92">reserved_62_63</a>               : 2;
<a name="l02139"></a>02139 <span class="preprocessor">#endif</span>
<a name="l02140"></a>02140 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__dbg__info.html#af5f1436c4083d31e378040253febfc63">s</a>;
<a name="l02141"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html">02141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html">cvmx_pemx_dbg_info_cn61xx</a> {
<a name="l02142"></a>02142 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02143"></a>02143 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aa694364c9dbd04e2587cbb4ecabe50ed">reserved_31_63</a>               : 33;
<a name="l02144"></a>02144     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a4c113b4cfde0115b084cbece1d6fafed">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Received a ECRC error.</span>
<a name="l02145"></a>02145 <span class="comment">                                                         radm_ecrc_err */</span>
<a name="l02146"></a>02146     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae09b964e3daddeef66f11f0d653ec45c">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Received a write with poisoned payload</span>
<a name="l02147"></a>02147 <span class="comment">                                                         radm_rcvd_wreq_poisoned */</span>
<a name="l02148"></a>02148     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aca4f438a60edd07d8e84f2592c1b0c0f">racpp</a>                        : 1;  <span class="comment">/**&lt; Received a completion with poisoned payload</span>
<a name="l02149"></a>02149 <span class="comment">                                                         radm_rcvd_cpl_poisoned */</span>
<a name="l02150"></a>02150     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ab10794e12c9dedcf8adaf1f3c25626c0">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Received a malformed TLP</span>
<a name="l02151"></a>02151 <span class="comment">                                                         radm_mlf_tlp_err */</span>
<a name="l02152"></a>02152     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ad55112a29b589d680ac51bda0a7a0c46">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Recieved a request which device does not support</span>
<a name="l02153"></a>02153 <span class="comment">                                                         radm_rcvd_ur_req */</span>
<a name="l02154"></a>02154     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a5a8848dab26ae64a4910f7bc8c8a1176">caar</a>                         : 1;  <span class="comment">/**&lt; Completer aborted a request</span>
<a name="l02155"></a>02155 <span class="comment">                                                         radm_rcvd_ca_req</span>
<a name="l02156"></a>02156 <span class="comment">                                                         This bit will never be set because Octeon does</span>
<a name="l02157"></a>02157 <span class="comment">                                                         not generate Completer Aborts. */</span>
<a name="l02158"></a>02158     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ac7a4f4dca29e41d4205cd48bb2e97c6e">racca</a>                        : 1;  <span class="comment">/**&lt; Received a completion with CA status</span>
<a name="l02159"></a>02159 <span class="comment">                                                         radm_rcvd_cpl_ca */</span>
<a name="l02160"></a>02160     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a6d44f5abb3141bd15910670dcb72e8de">racur</a>                        : 1;  <span class="comment">/**&lt; Received a completion with UR status</span>
<a name="l02161"></a>02161 <span class="comment">                                                         radm_rcvd_cpl_ur */</span>
<a name="l02162"></a>02162     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a61a473d4f7166f85c34955c70add5dc2">rauc</a>                         : 1;  <span class="comment">/**&lt; Received an unexpected completion</span>
<a name="l02163"></a>02163 <span class="comment">                                                         radm_unexp_cpl_err */</span>
<a name="l02164"></a>02164     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a72dae7de18b3cc9c4ac47341057165c7">rqo</a>                          : 1;  <span class="comment">/**&lt; Receive queue overflow. Normally happens only when</span>
<a name="l02165"></a>02165 <span class="comment">                                                         flow control advertisements are ignored</span>
<a name="l02166"></a>02166 <span class="comment">                                                         radm_qoverflow */</span>
<a name="l02167"></a>02167     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a3d0e28472a3c561ee18ef0c70719cfaa">fcuv</a>                         : 1;  <span class="comment">/**&lt; Flow Control Update Violation (opt. checks)</span>
<a name="l02168"></a>02168 <span class="comment">                                                         int_xadm_fc_prot_err */</span>
<a name="l02169"></a>02169     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a127207470a6a84e8acc6e3454d8e6a5a">rpe</a>                          : 1;  <span class="comment">/**&lt; When the PHY reports 8B/10B decode error</span>
<a name="l02170"></a>02170 <span class="comment">                                                         (RxStatus = 3b100) or disparity error</span>
<a name="l02171"></a>02171 <span class="comment">                                                         (RxStatus = 3b111), the signal rmlh_rcvd_err will</span>
<a name="l02172"></a>02172 <span class="comment">                                                         be asserted.</span>
<a name="l02173"></a>02173 <span class="comment">                                                         rmlh_rcvd_err */</span>
<a name="l02174"></a>02174     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aa5fc4f8eed44df14ff07403a8db25530">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Flow Control Protocol Violation (Watchdog Timer)</span>
<a name="l02175"></a>02175 <span class="comment">                                                         rtlh_fc_prot_err */</span>
<a name="l02176"></a>02176     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#abab169ce985f2f7de89778d683350c1e">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; DLLP protocol error (out of sequence DLLP)</span>
<a name="l02177"></a>02177 <span class="comment">                                                         rdlh_prot_err */</span>
<a name="l02178"></a>02178     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aac7b6a15d95af9b387eaef0e07e10ec5">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Received TLP with DataLink Layer Error</span>
<a name="l02179"></a>02179 <span class="comment">                                                         rdlh_bad_tlp_err */</span>
<a name="l02180"></a>02180     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a9818cb8c6421a883557848231367f1c9">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Received DLLP with DataLink Layer Error</span>
<a name="l02181"></a>02181 <span class="comment">                                                         rdlh_bad_dllp_err */</span>
<a name="l02182"></a>02182     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a8d12f980d234f8159619ed3c4ef7ef58">mre</a>                          : 1;  <span class="comment">/**&lt; Max Retries Exceeded</span>
<a name="l02183"></a>02183 <span class="comment">                                                         xdlh_replay_num_rlover_err */</span>
<a name="l02184"></a>02184     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae6462cd60bee8a96e1494219a35a2783">rte</a>                          : 1;  <span class="comment">/**&lt; Replay Timer Expired</span>
<a name="l02185"></a>02185 <span class="comment">                                                         xdlh_replay_timeout_err</span>
<a name="l02186"></a>02186 <span class="comment">                                                         This bit is set when the REPLAY_TIMER expires in</span>
<a name="l02187"></a>02187 <span class="comment">                                                         the PCIE core. The probability of this bit being</span>
<a name="l02188"></a>02188 <span class="comment">                                                         set will increase with the traffic load. */</span>
<a name="l02189"></a>02189     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a4141afd635535e086fd9f77def199e1a">acto</a>                         : 1;  <span class="comment">/**&lt; A Completion Timeout Occured</span>
<a name="l02190"></a>02190 <span class="comment">                                                         pedc_radm_cpl_timeout */</span>
<a name="l02191"></a>02191     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#af69d3b0fea00929555f15125eb5ad0f7">rvdm</a>                         : 1;  <span class="comment">/**&lt; Received Vendor-Defined Message</span>
<a name="l02192"></a>02192 <span class="comment">                                                         pedc_radm_vendor_msg */</span>
<a name="l02193"></a>02193     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aacfa17be82c9766ee70331e332478c52">rumep</a>                        : 1;  <span class="comment">/**&lt; Received Unlock Message (EP Mode Only)</span>
<a name="l02194"></a>02194 <span class="comment">                                                         pedc_radm_msg_unlock */</span>
<a name="l02195"></a>02195     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ad65cc543aa52b6b054c40fc27755f057">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Received PME Turnoff Acknowledge Message</span>
<a name="l02196"></a>02196 <span class="comment">                                                         (RC Mode only)</span>
<a name="l02197"></a>02197 <span class="comment">                                                         pedc_radm_pm_to_ack */</span>
<a name="l02198"></a>02198     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a7ad3980f862d72d13ddaa45fc0c13318">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Received PME Message (RC Mode only)</span>
<a name="l02199"></a>02199 <span class="comment">                                                         pedc_radm_pm_pme */</span>
<a name="l02200"></a>02200     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a6d5f55adfdc91453bb6fdd995c9b62e3">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Received Fatal Error Message (RC Mode only)</span>
<a name="l02201"></a>02201 <span class="comment">                                                         pedc_radm_fatal_err</span>
<a name="l02202"></a>02202 <span class="comment">                                                         Bit set when a message with ERR_FATAL is set. */</span>
<a name="l02203"></a>02203     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ab0ec0385593a7ad223d8735fdbe57b62">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Received Non-Fatal Error Message (RC Mode only)</span>
<a name="l02204"></a>02204 <span class="comment">                                                         pedc_radm_nonfatal_err */</span>
<a name="l02205"></a>02205     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a54e2e2a6af9ce8dab67ce70d71ecf6a0">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Received Correctable Error Message (RC Mode only)</span>
<a name="l02206"></a>02206 <span class="comment">                                                         pedc_radm_correctable_err */</span>
<a name="l02207"></a>02207     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a0e850f702744de46096f06050bad7cf5">rpoison</a>                      : 1;  <span class="comment">/**&lt; Received Poisoned TLP</span>
<a name="l02208"></a>02208 <span class="comment">                                                         pedc__radm_trgt1_poisoned &amp; pedc__radm_trgt1_hv */</span>
<a name="l02209"></a>02209     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a82441ae15c060e4b6a784518a669be94">recrce</a>                       : 1;  <span class="comment">/**&lt; Received ECRC Error</span>
<a name="l02210"></a>02210 <span class="comment">                                                         pedc_radm_trgt1_ecrc_err &amp; pedc__radm_trgt1_eot */</span>
<a name="l02211"></a>02211     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a619888b4543b91f0a3ec557788d03dab">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Received TLP has link layer error</span>
<a name="l02212"></a>02212 <span class="comment">                                                         pedc_radm_trgt1_dllp_abort &amp; pedc__radm_trgt1_eot */</span>
<a name="l02213"></a>02213     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#afd10b48d5015c0a5954b735a50cd2423">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Received TLP is malformed or a message.</span>
<a name="l02214"></a>02214 <span class="comment">                                                         pedc_radm_trgt1_tlp_abort &amp; pedc__radm_trgt1_eot</span>
<a name="l02215"></a>02215 <span class="comment">                                                         If the core receives a MSG (or Vendor Message)</span>
<a name="l02216"></a>02216 <span class="comment">                                                         this bit will be set. */</span>
<a name="l02217"></a>02217     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae24c045b271ae63ac22057c29aa96dd6">spoison</a>                      : 1;  <span class="comment">/**&lt; Poisoned TLP sent</span>
<a name="l02218"></a>02218 <span class="comment">                                                         peai__client0_tlp_ep &amp; peai__client0_tlp_hv */</span>
<a name="l02219"></a>02219 <span class="preprocessor">#else</span>
<a name="l02220"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae24c045b271ae63ac22057c29aa96dd6">02220</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae24c045b271ae63ac22057c29aa96dd6">spoison</a>                      : 1;
<a name="l02221"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#afd10b48d5015c0a5954b735a50cd2423">02221</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#afd10b48d5015c0a5954b735a50cd2423">rtlpmal</a>                      : 1;
<a name="l02222"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a619888b4543b91f0a3ec557788d03dab">02222</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a619888b4543b91f0a3ec557788d03dab">rtlplle</a>                      : 1;
<a name="l02223"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a82441ae15c060e4b6a784518a669be94">02223</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a82441ae15c060e4b6a784518a669be94">recrce</a>                       : 1;
<a name="l02224"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a0e850f702744de46096f06050bad7cf5">02224</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a0e850f702744de46096f06050bad7cf5">rpoison</a>                      : 1;
<a name="l02225"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a54e2e2a6af9ce8dab67ce70d71ecf6a0">02225</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a54e2e2a6af9ce8dab67ce70d71ecf6a0">rcemrc</a>                       : 1;
<a name="l02226"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ab0ec0385593a7ad223d8735fdbe57b62">02226</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ab0ec0385593a7ad223d8735fdbe57b62">rnfemrc</a>                      : 1;
<a name="l02227"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a6d5f55adfdc91453bb6fdd995c9b62e3">02227</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a6d5f55adfdc91453bb6fdd995c9b62e3">rfemrc</a>                       : 1;
<a name="l02228"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a7ad3980f862d72d13ddaa45fc0c13318">02228</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a7ad3980f862d72d13ddaa45fc0c13318">rpmerc</a>                       : 1;
<a name="l02229"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ad65cc543aa52b6b054c40fc27755f057">02229</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ad65cc543aa52b6b054c40fc27755f057">rptamrc</a>                      : 1;
<a name="l02230"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aacfa17be82c9766ee70331e332478c52">02230</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aacfa17be82c9766ee70331e332478c52">rumep</a>                        : 1;
<a name="l02231"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#af69d3b0fea00929555f15125eb5ad0f7">02231</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#af69d3b0fea00929555f15125eb5ad0f7">rvdm</a>                         : 1;
<a name="l02232"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a4141afd635535e086fd9f77def199e1a">02232</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a4141afd635535e086fd9f77def199e1a">acto</a>                         : 1;
<a name="l02233"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae6462cd60bee8a96e1494219a35a2783">02233</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae6462cd60bee8a96e1494219a35a2783">rte</a>                          : 1;
<a name="l02234"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a8d12f980d234f8159619ed3c4ef7ef58">02234</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a8d12f980d234f8159619ed3c4ef7ef58">mre</a>                          : 1;
<a name="l02235"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a9818cb8c6421a883557848231367f1c9">02235</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a9818cb8c6421a883557848231367f1c9">rdwdle</a>                       : 1;
<a name="l02236"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aac7b6a15d95af9b387eaef0e07e10ec5">02236</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aac7b6a15d95af9b387eaef0e07e10ec5">rtwdle</a>                       : 1;
<a name="l02237"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#abab169ce985f2f7de89778d683350c1e">02237</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#abab169ce985f2f7de89778d683350c1e">dpeoosd</a>                      : 1;
<a name="l02238"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aa5fc4f8eed44df14ff07403a8db25530">02238</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aa5fc4f8eed44df14ff07403a8db25530">fcpvwt</a>                       : 1;
<a name="l02239"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a127207470a6a84e8acc6e3454d8e6a5a">02239</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a127207470a6a84e8acc6e3454d8e6a5a">rpe</a>                          : 1;
<a name="l02240"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a3d0e28472a3c561ee18ef0c70719cfaa">02240</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a3d0e28472a3c561ee18ef0c70719cfaa">fcuv</a>                         : 1;
<a name="l02241"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a72dae7de18b3cc9c4ac47341057165c7">02241</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a72dae7de18b3cc9c4ac47341057165c7">rqo</a>                          : 1;
<a name="l02242"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a61a473d4f7166f85c34955c70add5dc2">02242</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a61a473d4f7166f85c34955c70add5dc2">rauc</a>                         : 1;
<a name="l02243"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a6d44f5abb3141bd15910670dcb72e8de">02243</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a6d44f5abb3141bd15910670dcb72e8de">racur</a>                        : 1;
<a name="l02244"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ac7a4f4dca29e41d4205cd48bb2e97c6e">02244</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ac7a4f4dca29e41d4205cd48bb2e97c6e">racca</a>                        : 1;
<a name="l02245"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a5a8848dab26ae64a4910f7bc8c8a1176">02245</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a5a8848dab26ae64a4910f7bc8c8a1176">caar</a>                         : 1;
<a name="l02246"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ad55112a29b589d680ac51bda0a7a0c46">02246</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ad55112a29b589d680ac51bda0a7a0c46">rarwdns</a>                      : 1;
<a name="l02247"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ab10794e12c9dedcf8adaf1f3c25626c0">02247</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ab10794e12c9dedcf8adaf1f3c25626c0">ramtlp</a>                       : 1;
<a name="l02248"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aca4f438a60edd07d8e84f2592c1b0c0f">02248</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aca4f438a60edd07d8e84f2592c1b0c0f">racpp</a>                        : 1;
<a name="l02249"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae09b964e3daddeef66f11f0d653ec45c">02249</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#ae09b964e3daddeef66f11f0d653ec45c">rawwpp</a>                       : 1;
<a name="l02250"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a4c113b4cfde0115b084cbece1d6fafed">02250</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#a4c113b4cfde0115b084cbece1d6fafed">ecrc_e</a>                       : 1;
<a name="l02251"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aa694364c9dbd04e2587cbb4ecabe50ed">02251</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html#aa694364c9dbd04e2587cbb4ecabe50ed">reserved_31_63</a>               : 33;
<a name="l02252"></a>02252 <span class="preprocessor">#endif</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__dbg__info.html#a9ed09e2e4a73d4e50615b64eecfe80b0">cn61xx</a>;
<a name="l02254"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#ac8de1af8ced4b45e05dd166b931bd951">02254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html">cvmx_pemx_dbg_info_cn61xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#ac8de1af8ced4b45e05dd166b931bd951">cn63xx</a>;
<a name="l02255"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#a7e8c1a54e54b6ad2148044e92ee6da22">02255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html">cvmx_pemx_dbg_info_cn61xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#a7e8c1a54e54b6ad2148044e92ee6da22">cn63xxp1</a>;
<a name="l02256"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#a73b2edb3c2e5f001cd492a8cc7588e8c">02256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html">cvmx_pemx_dbg_info_cn61xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#a73b2edb3c2e5f001cd492a8cc7588e8c">cn66xx</a>;
<a name="l02257"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#afd0665c93c70b64211909262549d7925">02257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html">cvmx_pemx_dbg_info_cn61xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#afd0665c93c70b64211909262549d7925">cn68xx</a>;
<a name="l02258"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#a930de610d7a0f43843f1eff51c77a80c">02258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html">cvmx_pemx_dbg_info_cn61xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#a930de610d7a0f43843f1eff51c77a80c">cn68xxp1</a>;
<a name="l02259"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html">02259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html">cvmx_pemx_dbg_info_cn70xx</a> {
<a name="l02260"></a>02260 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02261"></a>02261 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aa200238b455bbe99fb685e0d8ca1c5b2">reserved_46_63</a>               : 18;
<a name="l02262"></a>02262     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a0a2de112d76b4f193966ab33957d418c">c_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP CPL Fifo ctrl double bit error */</span>
<a name="l02263"></a>02263     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#afa72b78619717a6b6b54d4b53ebc43d4">c_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP CPL Fifo ctrl single bit error */</span>
<a name="l02264"></a>02264     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9bd2c581a880ddbcb1297fd3203eaffb">c_d_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP CPL Fifo data double bit error */</span>
<a name="l02265"></a>02265     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aa318c1ecad759f383e65276e655fd46f">c_d_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP CPL Fifo data single bit error */</span>
<a name="l02266"></a>02266     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#adee93f8728e656639a37b8b5c6e2473e">n_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP Non-Posted Fifo ctrl double bit error */</span>
<a name="l02267"></a>02267     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a1002019293383e1e7ad2a40dcde0643e">n_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP Non-Posted fifo ctrl single bit error */</span>
<a name="l02268"></a>02268     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ad2dcd1091eeeacf87e556c4f3aeac0c0">n_d_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP Non-Posted Fifo data double bit error */</span>
<a name="l02269"></a>02269     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a489caa5efcb899dba37cf3adf77ede1a">n_d_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP Non-Posted Fifo data single bit error */</span>
<a name="l02270"></a>02270     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aabdca51e84135ef893df807c0ad1b3d4">p_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP Posted Fifo ctrl double bit error */</span>
<a name="l02271"></a>02271     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a009d6f3a9ab88df6a65bb3e4e7d221ac">p_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP Posted Fifo ctrl single bit error */</span>
<a name="l02272"></a>02272     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ab03e20432c10539aee37a0d5451e084e">p_d_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP Posted Fifo data double bit error */</span>
<a name="l02273"></a>02273     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a664a7728bd9b7917423836145b195019">p_d_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a TLP Posted Fifo data single bit error */</span>
<a name="l02274"></a>02274     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a401d8d885ac123b653e07645e709347f">datq_pe</a>                      : 1;  <span class="comment">/**&lt; Detected a Data Queue RAM parity error */</span>
<a name="l02275"></a>02275     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#acd5dcba8100e60d40d0d5ca74e661b6d">hdrq_pe</a>                      : 1;  <span class="comment">/**&lt; Detected a Header Queue RAM parity error */</span>
<a name="l02276"></a>02276     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a0c0fde1779d1b13cbdd879c8566900e4">rtry_pe</a>                      : 1;  <span class="comment">/**&lt; Detected a Retry RAM parity error */</span>
<a name="l02277"></a>02277     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac918a53da0f7b61cb226a74bf9686f77">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Received a ECRC error.</span>
<a name="l02278"></a>02278 <span class="comment">                                                         radm_ecrc_err */</span>
<a name="l02279"></a>02279     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a29b8215713d89af9bf8b320ac6e93db7">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Received a write with poisoned payload</span>
<a name="l02280"></a>02280 <span class="comment">                                                         radm_rcvd_wreq_poisoned */</span>
<a name="l02281"></a>02281     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a937483c4466463617ff075bc027fa28f">racpp</a>                        : 1;  <span class="comment">/**&lt; Received a completion with poisoned payload</span>
<a name="l02282"></a>02282 <span class="comment">                                                         radm_rcvd_cpl_poisoned */</span>
<a name="l02283"></a>02283     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a81dd6d0749874f4c3f4d8bee89643479">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Received a malformed TLP</span>
<a name="l02284"></a>02284 <span class="comment">                                                         radm_mlf_tlp_err */</span>
<a name="l02285"></a>02285     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a154368f60e91216db9a13a8bbebba97a">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Recieved a request which device does not support</span>
<a name="l02286"></a>02286 <span class="comment">                                                         radm_rcvd_ur_req */</span>
<a name="l02287"></a>02287     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a07dd8b94afef836cef6220072e4b0dc4">caar</a>                         : 1;  <span class="comment">/**&lt; Completer aborted a request</span>
<a name="l02288"></a>02288 <span class="comment">                                                         radm_rcvd_ca_req</span>
<a name="l02289"></a>02289 <span class="comment">                                                         This bit will never be set because Octeon does</span>
<a name="l02290"></a>02290 <span class="comment">                                                         not generate Completer Aborts. */</span>
<a name="l02291"></a>02291     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aecaa75274f5968bc4274d2ebf99b0650">racca</a>                        : 1;  <span class="comment">/**&lt; Received a completion with CA status</span>
<a name="l02292"></a>02292 <span class="comment">                                                         radm_rcvd_cpl_ca */</span>
<a name="l02293"></a>02293     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a24a42eaa100fe640319ee1d3ad675379">racur</a>                        : 1;  <span class="comment">/**&lt; Received a completion with UR status</span>
<a name="l02294"></a>02294 <span class="comment">                                                         radm_rcvd_cpl_ur */</span>
<a name="l02295"></a>02295     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a315887ae30987419d3f9bd626cbd5d2a">rauc</a>                         : 1;  <span class="comment">/**&lt; Received an unexpected completion</span>
<a name="l02296"></a>02296 <span class="comment">                                                         radm_unexp_cpl_err */</span>
<a name="l02297"></a>02297     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ad1203f5cac2568ddd67f7a0f09a75e4a">rqo</a>                          : 1;  <span class="comment">/**&lt; Receive queue overflow. Normally happens only when</span>
<a name="l02298"></a>02298 <span class="comment">                                                         flow control advertisements are ignored</span>
<a name="l02299"></a>02299 <span class="comment">                                                         radm_qoverflow */</span>
<a name="l02300"></a>02300     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ade025f67530930b922fe4ecea8e5ff24">fcuv</a>                         : 1;  <span class="comment">/**&lt; Flow Control Update Violation (opt. checks)</span>
<a name="l02301"></a>02301 <span class="comment">                                                         int_xadm_fc_prot_err */</span>
<a name="l02302"></a>02302     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac0c08433d0edaafb061cfb3cc5b1bc8c">rpe</a>                          : 1;  <span class="comment">/**&lt; When the PHY reports 8B/10B decode error</span>
<a name="l02303"></a>02303 <span class="comment">                                                         (RxStatus = 3b100) or disparity error</span>
<a name="l02304"></a>02304 <span class="comment">                                                         (RxStatus = 3b111), the signal rmlh_rcvd_err will</span>
<a name="l02305"></a>02305 <span class="comment">                                                         be asserted.</span>
<a name="l02306"></a>02306 <span class="comment">                                                         rmlh_rcvd_err */</span>
<a name="l02307"></a>02307     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a901b483c83ee544e60cce627f1ca5912">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Flow Control Protocol Violation (Watchdog Timer)</span>
<a name="l02308"></a>02308 <span class="comment">                                                         rtlh_fc_prot_err */</span>
<a name="l02309"></a>02309     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac18263569a0eff55046c84f9540c783f">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; DLLP protocol error (out of sequence DLLP)</span>
<a name="l02310"></a>02310 <span class="comment">                                                         rdlh_prot_err */</span>
<a name="l02311"></a>02311     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a8ba089033625bcd02bc3440dcf91d0d8">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Received TLP with DataLink Layer Error</span>
<a name="l02312"></a>02312 <span class="comment">                                                         rdlh_bad_tlp_err */</span>
<a name="l02313"></a>02313     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a74cd3a1df5fdb7ebcd4634413b55e70d">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Received DLLP with DataLink Layer Error</span>
<a name="l02314"></a>02314 <span class="comment">                                                         rdlh_bad_dllp_err */</span>
<a name="l02315"></a>02315     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a3da6dbc7df5e281797c58e9c07bdf4d4">mre</a>                          : 1;  <span class="comment">/**&lt; Max Retries Exceeded</span>
<a name="l02316"></a>02316 <span class="comment">                                                         xdlh_replay_num_rlover_err */</span>
<a name="l02317"></a>02317     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a77e1adfd61b4bab14aeeb0dfa33af7c1">rte</a>                          : 1;  <span class="comment">/**&lt; Replay Timer Expired</span>
<a name="l02318"></a>02318 <span class="comment">                                                         xdlh_replay_timeout_err</span>
<a name="l02319"></a>02319 <span class="comment">                                                         This bit is set when the REPLAY_TIMER expires in</span>
<a name="l02320"></a>02320 <span class="comment">                                                         the PCIE core. The probability of this bit being</span>
<a name="l02321"></a>02321 <span class="comment">                                                         set will increase with the traffic load. */</span>
<a name="l02322"></a>02322     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a5bfb963c811b4d954256c836d7c75416">acto</a>                         : 1;  <span class="comment">/**&lt; A Completion Timeout Occured</span>
<a name="l02323"></a>02323 <span class="comment">                                                         pedc_radm_cpl_timeout */</span>
<a name="l02324"></a>02324     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a75dca3bf1f304792cbd833938a568fc0">rvdm</a>                         : 1;  <span class="comment">/**&lt; Received Vendor-Defined Message</span>
<a name="l02325"></a>02325 <span class="comment">                                                         pedc_radm_vendor_msg */</span>
<a name="l02326"></a>02326     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9ccd99c4224dcfc8174a407cff8306e4">rumep</a>                        : 1;  <span class="comment">/**&lt; Received Unlock Message (EP Mode Only)</span>
<a name="l02327"></a>02327 <span class="comment">                                                         pedc_radm_msg_unlock */</span>
<a name="l02328"></a>02328     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#acd15527115fdf84abf89d98df16dcc02">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Received PME Turnoff Acknowledge Message</span>
<a name="l02329"></a>02329 <span class="comment">                                                         (RC Mode only)</span>
<a name="l02330"></a>02330 <span class="comment">                                                         pedc_radm_pm_to_ack */</span>
<a name="l02331"></a>02331     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9dc17cb7d033169e193b49a4bbbfbdb6">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Received PME Message (RC Mode only)</span>
<a name="l02332"></a>02332 <span class="comment">                                                         pedc_radm_pm_pme */</span>
<a name="l02333"></a>02333     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#afb6edd97cb4264d1d4a5f7bdab504eab">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Received Fatal Error Message (RC Mode only)</span>
<a name="l02334"></a>02334 <span class="comment">                                                         pedc_radm_fatal_err</span>
<a name="l02335"></a>02335 <span class="comment">                                                         Bit set when a message with ERR_FATAL is set. */</span>
<a name="l02336"></a>02336     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a92894de379d7e38dca394e43a732f89f">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Received Non-Fatal Error Message (RC Mode only)</span>
<a name="l02337"></a>02337 <span class="comment">                                                         pedc_radm_nonfatal_err */</span>
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aab259095cfcf7cbe1d96068fb7cc0aec">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Received Correctable Error Message (RC Mode only)</span>
<a name="l02339"></a>02339 <span class="comment">                                                         pedc_radm_correctable_err */</span>
<a name="l02340"></a>02340     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a7f5421460bdab00919006a8f150d4f15">rpoison</a>                      : 1;  <span class="comment">/**&lt; Received Poisoned TLP</span>
<a name="l02341"></a>02341 <span class="comment">                                                         pedc__radm_trgt1_poisoned &amp; pedc__radm_trgt1_hv */</span>
<a name="l02342"></a>02342     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a4d3af38aa28d5f9e9bf785834e0d48b5">recrce</a>                       : 1;  <span class="comment">/**&lt; Received ECRC Error</span>
<a name="l02343"></a>02343 <span class="comment">                                                         pedc_radm_trgt1_ecrc_err &amp; pedc__radm_trgt1_eot */</span>
<a name="l02344"></a>02344     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a860fbdfebae0cd3e34dbe57d0f7f7a74">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Received TLP has link layer error</span>
<a name="l02345"></a>02345 <span class="comment">                                                         pedc_radm_trgt1_dllp_abort &amp; pedc__radm_trgt1_eot */</span>
<a name="l02346"></a>02346     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9e1b382142bbf4d4815d5fc7905194cb">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Received TLP is malformed or a message.</span>
<a name="l02347"></a>02347 <span class="comment">                                                         pedc_radm_trgt1_tlp_abort &amp; pedc__radm_trgt1_eot</span>
<a name="l02348"></a>02348 <span class="comment">                                                         If the core receives a MSG (or Vendor Message)</span>
<a name="l02349"></a>02349 <span class="comment">                                                         or if a received AtomicOp viloates address/length rules,</span>
<a name="l02350"></a>02350 <span class="comment">                                                         this bit is set as well. */</span>
<a name="l02351"></a>02351     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ab2d322e10e18993503c72e7532bd6f94">spoison</a>                      : 1;  <span class="comment">/**&lt; Poisoned TLP sent</span>
<a name="l02352"></a>02352 <span class="comment">                                                         peai__client0_tlp_ep &amp; peai__client0_tlp_hv</span>
<a name="l02353"></a>02353 <span class="comment">                                                         peai__client1_tlp_ep &amp; peai__client1_tlp_hv (atomic_op). */</span>
<a name="l02354"></a>02354 <span class="preprocessor">#else</span>
<a name="l02355"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ab2d322e10e18993503c72e7532bd6f94">02355</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ab2d322e10e18993503c72e7532bd6f94">spoison</a>                      : 1;
<a name="l02356"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9e1b382142bbf4d4815d5fc7905194cb">02356</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9e1b382142bbf4d4815d5fc7905194cb">rtlpmal</a>                      : 1;
<a name="l02357"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a860fbdfebae0cd3e34dbe57d0f7f7a74">02357</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a860fbdfebae0cd3e34dbe57d0f7f7a74">rtlplle</a>                      : 1;
<a name="l02358"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a4d3af38aa28d5f9e9bf785834e0d48b5">02358</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a4d3af38aa28d5f9e9bf785834e0d48b5">recrce</a>                       : 1;
<a name="l02359"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a7f5421460bdab00919006a8f150d4f15">02359</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a7f5421460bdab00919006a8f150d4f15">rpoison</a>                      : 1;
<a name="l02360"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aab259095cfcf7cbe1d96068fb7cc0aec">02360</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aab259095cfcf7cbe1d96068fb7cc0aec">rcemrc</a>                       : 1;
<a name="l02361"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a92894de379d7e38dca394e43a732f89f">02361</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a92894de379d7e38dca394e43a732f89f">rnfemrc</a>                      : 1;
<a name="l02362"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#afb6edd97cb4264d1d4a5f7bdab504eab">02362</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#afb6edd97cb4264d1d4a5f7bdab504eab">rfemrc</a>                       : 1;
<a name="l02363"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9dc17cb7d033169e193b49a4bbbfbdb6">02363</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9dc17cb7d033169e193b49a4bbbfbdb6">rpmerc</a>                       : 1;
<a name="l02364"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#acd15527115fdf84abf89d98df16dcc02">02364</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#acd15527115fdf84abf89d98df16dcc02">rptamrc</a>                      : 1;
<a name="l02365"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9ccd99c4224dcfc8174a407cff8306e4">02365</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9ccd99c4224dcfc8174a407cff8306e4">rumep</a>                        : 1;
<a name="l02366"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a75dca3bf1f304792cbd833938a568fc0">02366</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a75dca3bf1f304792cbd833938a568fc0">rvdm</a>                         : 1;
<a name="l02367"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a5bfb963c811b4d954256c836d7c75416">02367</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a5bfb963c811b4d954256c836d7c75416">acto</a>                         : 1;
<a name="l02368"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a77e1adfd61b4bab14aeeb0dfa33af7c1">02368</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a77e1adfd61b4bab14aeeb0dfa33af7c1">rte</a>                          : 1;
<a name="l02369"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a3da6dbc7df5e281797c58e9c07bdf4d4">02369</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a3da6dbc7df5e281797c58e9c07bdf4d4">mre</a>                          : 1;
<a name="l02370"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a74cd3a1df5fdb7ebcd4634413b55e70d">02370</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a74cd3a1df5fdb7ebcd4634413b55e70d">rdwdle</a>                       : 1;
<a name="l02371"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a8ba089033625bcd02bc3440dcf91d0d8">02371</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a8ba089033625bcd02bc3440dcf91d0d8">rtwdle</a>                       : 1;
<a name="l02372"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac18263569a0eff55046c84f9540c783f">02372</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac18263569a0eff55046c84f9540c783f">dpeoosd</a>                      : 1;
<a name="l02373"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a901b483c83ee544e60cce627f1ca5912">02373</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a901b483c83ee544e60cce627f1ca5912">fcpvwt</a>                       : 1;
<a name="l02374"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac0c08433d0edaafb061cfb3cc5b1bc8c">02374</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac0c08433d0edaafb061cfb3cc5b1bc8c">rpe</a>                          : 1;
<a name="l02375"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ade025f67530930b922fe4ecea8e5ff24">02375</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ade025f67530930b922fe4ecea8e5ff24">fcuv</a>                         : 1;
<a name="l02376"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ad1203f5cac2568ddd67f7a0f09a75e4a">02376</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ad1203f5cac2568ddd67f7a0f09a75e4a">rqo</a>                          : 1;
<a name="l02377"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a315887ae30987419d3f9bd626cbd5d2a">02377</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a315887ae30987419d3f9bd626cbd5d2a">rauc</a>                         : 1;
<a name="l02378"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a24a42eaa100fe640319ee1d3ad675379">02378</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a24a42eaa100fe640319ee1d3ad675379">racur</a>                        : 1;
<a name="l02379"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aecaa75274f5968bc4274d2ebf99b0650">02379</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aecaa75274f5968bc4274d2ebf99b0650">racca</a>                        : 1;
<a name="l02380"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a07dd8b94afef836cef6220072e4b0dc4">02380</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a07dd8b94afef836cef6220072e4b0dc4">caar</a>                         : 1;
<a name="l02381"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a154368f60e91216db9a13a8bbebba97a">02381</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a154368f60e91216db9a13a8bbebba97a">rarwdns</a>                      : 1;
<a name="l02382"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a81dd6d0749874f4c3f4d8bee89643479">02382</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a81dd6d0749874f4c3f4d8bee89643479">ramtlp</a>                       : 1;
<a name="l02383"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a937483c4466463617ff075bc027fa28f">02383</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a937483c4466463617ff075bc027fa28f">racpp</a>                        : 1;
<a name="l02384"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a29b8215713d89af9bf8b320ac6e93db7">02384</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a29b8215713d89af9bf8b320ac6e93db7">rawwpp</a>                       : 1;
<a name="l02385"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac918a53da0f7b61cb226a74bf9686f77">02385</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ac918a53da0f7b61cb226a74bf9686f77">ecrc_e</a>                       : 1;
<a name="l02386"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a0c0fde1779d1b13cbdd879c8566900e4">02386</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a0c0fde1779d1b13cbdd879c8566900e4">rtry_pe</a>                      : 1;
<a name="l02387"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#acd5dcba8100e60d40d0d5ca74e661b6d">02387</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#acd5dcba8100e60d40d0d5ca74e661b6d">hdrq_pe</a>                      : 1;
<a name="l02388"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a401d8d885ac123b653e07645e709347f">02388</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a401d8d885ac123b653e07645e709347f">datq_pe</a>                      : 1;
<a name="l02389"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a664a7728bd9b7917423836145b195019">02389</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a664a7728bd9b7917423836145b195019">p_d_sbe</a>                      : 1;
<a name="l02390"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ab03e20432c10539aee37a0d5451e084e">02390</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ab03e20432c10539aee37a0d5451e084e">p_d_dbe</a>                      : 1;
<a name="l02391"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a009d6f3a9ab88df6a65bb3e4e7d221ac">02391</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a009d6f3a9ab88df6a65bb3e4e7d221ac">p_c_sbe</a>                      : 1;
<a name="l02392"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aabdca51e84135ef893df807c0ad1b3d4">02392</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aabdca51e84135ef893df807c0ad1b3d4">p_c_dbe</a>                      : 1;
<a name="l02393"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a489caa5efcb899dba37cf3adf77ede1a">02393</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a489caa5efcb899dba37cf3adf77ede1a">n_d_sbe</a>                      : 1;
<a name="l02394"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ad2dcd1091eeeacf87e556c4f3aeac0c0">02394</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#ad2dcd1091eeeacf87e556c4f3aeac0c0">n_d_dbe</a>                      : 1;
<a name="l02395"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a1002019293383e1e7ad2a40dcde0643e">02395</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a1002019293383e1e7ad2a40dcde0643e">n_c_sbe</a>                      : 1;
<a name="l02396"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#adee93f8728e656639a37b8b5c6e2473e">02396</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#adee93f8728e656639a37b8b5c6e2473e">n_c_dbe</a>                      : 1;
<a name="l02397"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aa318c1ecad759f383e65276e655fd46f">02397</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aa318c1ecad759f383e65276e655fd46f">c_d_sbe</a>                      : 1;
<a name="l02398"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9bd2c581a880ddbcb1297fd3203eaffb">02398</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a9bd2c581a880ddbcb1297fd3203eaffb">c_d_dbe</a>                      : 1;
<a name="l02399"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#afa72b78619717a6b6b54d4b53ebc43d4">02399</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#afa72b78619717a6b6b54d4b53ebc43d4">c_c_sbe</a>                      : 1;
<a name="l02400"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a0a2de112d76b4f193966ab33957d418c">02400</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#a0a2de112d76b4f193966ab33957d418c">c_c_dbe</a>                      : 1;
<a name="l02401"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aa200238b455bbe99fb685e0d8ca1c5b2">02401</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html#aa200238b455bbe99fb685e0d8ca1c5b2">reserved_46_63</a>               : 18;
<a name="l02402"></a>02402 <span class="preprocessor">#endif</span>
<a name="l02403"></a>02403 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__dbg__info.html#af90a799dab123a811ea757dcec603b56">cn70xx</a>;
<a name="l02404"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#a3cadd26d58feef7803e651fe3b2b45fa">02404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn70xx.html">cvmx_pemx_dbg_info_cn70xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#a3cadd26d58feef7803e651fe3b2b45fa">cn70xxp1</a>;
<a name="l02405"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html">02405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html">cvmx_pemx_dbg_info_cn73xx</a> {
<a name="l02406"></a>02406 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02407"></a>02407 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1d7203e2594ca010a04e7a85005298d0">reserved_62_63</a>               : 2;
<a name="l02408"></a>02408     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#abf25520847c4e1aef1448038a40fe4d0">m2s_c_dbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI/NQM M2S FIFO control0/1 double bit error.</span>
<a name="l02409"></a>02409 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_M2S_C_DBE. */</span>
<a name="l02410"></a>02410     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a8d002af17ec22a214ec9d5cf9952bf8b">m2s_c_sbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI/NQM M2S FIFO control0/1 single bit error.</span>
<a name="l02411"></a>02411 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_M2S_C_SBE. */</span>
<a name="l02412"></a>02412     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5d46179139408c7631402712752b3324">m2s_d_dbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI/NQM M2S FIFO data0/1 double bit error.</span>
<a name="l02413"></a>02413 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_M2S_D_DBE. */</span>
<a name="l02414"></a>02414     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a55a1e3bef1dd7d61705a9b23a0f444b7">m2s_d_sbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI/NQM M2S FIFO data0/1 single bit error.</span>
<a name="l02415"></a>02415 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_M2S_D_SBE. */</span>
<a name="l02416"></a>02416     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a0fff3cfdf5f91a6227d607dde7939ddd">qhdr_b1_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank1 double bit error.</span>
<a name="l02417"></a>02417 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B1_DBE. */</span>
<a name="l02418"></a>02418     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aff55bd0faef4799704fc2a0ed33fd90f">qhdr_b1_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank1 single bit error.</span>
<a name="l02419"></a>02419 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B1_SBE. */</span>
<a name="l02420"></a>02420     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a837206ef3073a264b2dc9e6b017f1632">qhdr_b0_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank0 double bit error.</span>
<a name="l02421"></a>02421 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B0_DBE. */</span>
<a name="l02422"></a>02422     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9b36a60c7af93c4fc6a8df8d88213af2">qhdr_b0_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank0 single bit error.</span>
<a name="l02423"></a>02423 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B0_SBE. */</span>
<a name="l02424"></a>02424     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a6cace220bc8f0c36834da3d7b7fa14e2">rtry_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a core retry RAM double bit error.</span>
<a name="l02425"></a>02425 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTRY_DBE. */</span>
<a name="l02426"></a>02426     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a2443e5ea3065e4bc333950fd5d597be0">rtry_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a core retry RAM single bit error.</span>
<a name="l02427"></a>02427 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTRY_SBE. */</span>
<a name="l02428"></a>02428     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9bf131c3e33adeadcb3b239a9e4f502c">c_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO control double bit error.</span>
<a name="l02429"></a>02429 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_C_DBE. */</span>
<a name="l02430"></a>02430     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a42e1d93f903f07c110b410a7d84f18eb">c_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO control single bit error.</span>
<a name="l02431"></a>02431 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_C_SBE. */</span>
<a name="l02432"></a>02432     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac4dcbd38f9b14b25ec6e0cba2cea139c">c_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data1 double bit error.</span>
<a name="l02433"></a>02433 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D1_DBE. */</span>
<a name="l02434"></a>02434     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a0f214338c411685171d422181c919a8b">c_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data1 single bit error.</span>
<a name="l02435"></a>02435 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D1_SBE. */</span>
<a name="l02436"></a>02436     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3bde5fe94e052bc580e94f103d4c6aa2">c_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data0 double bit error.</span>
<a name="l02437"></a>02437 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D0_DBE. */</span>
<a name="l02438"></a>02438     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a7ae50f0f7142424cf7e460a9e6cbce4d">c_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data0 single bit error.</span>
<a name="l02439"></a>02439 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D0_SBE. */</span>
<a name="l02440"></a>02440     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1c20f88364030eb4fd2c06bafce0ec84">n_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO control double bit error.</span>
<a name="l02441"></a>02441 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_C_DBE. */</span>
<a name="l02442"></a>02442     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1440bec2d5622102c9d73e76ff12330d">n_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO control single bit error.</span>
<a name="l02443"></a>02443 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_C_SBE. */</span>
<a name="l02444"></a>02444     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad2e09be70d8146656e61a0638951561b">n_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO data1 double bit error.</span>
<a name="l02445"></a>02445 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_D1_DBE. */</span>
<a name="l02446"></a>02446     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acccc7e51536537173cf8cdfa246e1c66">n_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO data1 single bit error.</span>
<a name="l02447"></a>02447 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_D1_SBE. */</span>
<a name="l02448"></a>02448     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a8ee82946dc31d390c2b275b16213d388">n_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO data0 double bit error.</span>
<a name="l02449"></a>02449 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_D0_DBE. */</span>
<a name="l02450"></a>02450     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a78ca32b5b311dd92f99a4671d5f38f44">n_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO data0 single bit error.</span>
<a name="l02451"></a>02451 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_D0_SBE. */</span>
<a name="l02452"></a>02452     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad7a99d24660261498db921b215243329">p_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO control double bit error.</span>
<a name="l02453"></a>02453 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_C_DBE. */</span>
<a name="l02454"></a>02454     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a855bc508bf2330842965ee7238dcd536">p_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO control single bit error.</span>
<a name="l02455"></a>02455 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_C_SBE. */</span>
<a name="l02456"></a>02456     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac8b7218723f7954000d0248810e85de9">p_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO data1 double bit error.</span>
<a name="l02457"></a>02457 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_D1_DBE. */</span>
<a name="l02458"></a>02458     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a20467e5778a59013fb68b16ac8b7cd97">p_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO data1 single bit error.</span>
<a name="l02459"></a>02459 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_D1_SBE. */</span>
<a name="l02460"></a>02460     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a83e0cb1d99ad3c5ac77d4c98b7f6a375">p_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO data0 double bit error.</span>
<a name="l02461"></a>02461 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_D0_DBE. */</span>
<a name="l02462"></a>02462     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a59931ed1df56d1c37765f0f6d51245f7">p_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO data0 single bit error.</span>
<a name="l02463"></a>02463 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_D0_SBE. */</span>
<a name="l02464"></a>02464     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a255d6beafc73940aa32e5fcc26b62d00">datq_pe</a>                      : 1;  <span class="comment">/**&lt; Detected a data queue RAM parity error.</span>
<a name="l02465"></a>02465 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_DATQ_PE. */</span>
<a name="l02466"></a>02466     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aecf673b21ad66df2d1066e2db3f7e12a">bmd_e</a>                        : 1;  <span class="comment">/**&lt; A NP or P TLP was seen in the outbound path, but it was not allowed to master the bus.</span>
<a name="l02467"></a>02467 <span class="comment">                                                         If a PF TLP and the PCIEEP()_CFG001[ME] is not set.</span>
<a name="l02468"></a>02468 <span class="comment">                                                         For VF TLP, either the PCIEEP()_CFG001[ME]/PCIEEPVF()_CFG001[ME] are not set.</span>
<a name="l02469"></a>02469 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_BMD_E. */</span>
<a name="l02470"></a>02470     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a56106b0553cd58c195b9b6320e5acc40">lofp</a>                         : 1;  <span class="comment">/**&lt; Lack of forward progress at TLP FIFOs timeout occurred.</span>
<a name="l02471"></a>02471 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_LOFP. */</span>
<a name="l02472"></a>02472     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1d3e5d3b45b2e17b81eed8832b344cd9">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Received an ECRC error.</span>
<a name="l02473"></a>02473 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_ECRC_E. */</span>
<a name="l02474"></a>02474     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a2088f35710608e15703f212746134240">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Received a write with poisoned payload.</span>
<a name="l02475"></a>02475 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAWWPP. */</span>
<a name="l02476"></a>02476     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3b9a933ba6679f416a4b6f64845a715b">racpp</a>                        : 1;  <span class="comment">/**&lt; Received a completion with poisoned payload.</span>
<a name="l02477"></a>02477 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACPP. */</span>
<a name="l02478"></a>02478     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a64b14fb7966f63125876b57ba2986d45">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Received a malformed TLP.</span>
<a name="l02479"></a>02479 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAMTLP. */</span>
<a name="l02480"></a>02480     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#afa165fe7c16481b4fca26f9e83a5877b">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Received a request which device does not support.</span>
<a name="l02481"></a>02481 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RARWDNS. */</span>
<a name="l02482"></a>02482     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a6ea6028aa1af36d209cd252ccc275a4a">caar</a>                         : 1;  <span class="comment">/**&lt; Completer aborted a request.</span>
<a name="l02483"></a>02483 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_CAAR. */</span>
<a name="l02484"></a>02484     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aac213ece02dc49e4648a4145b226c245">racca</a>                        : 1;  <span class="comment">/**&lt; Received a completion with CA status.</span>
<a name="l02485"></a>02485 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACCA. */</span>
<a name="l02486"></a>02486     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae7813a27bd0a26d0821e82d9b2a0b9c0">racur</a>                        : 1;  <span class="comment">/**&lt; Received a completion with UR status.</span>
<a name="l02487"></a>02487 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACUR. */</span>
<a name="l02488"></a>02488     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aa3ef405acc155ec0b11e2ab000b68c53">rauc</a>                         : 1;  <span class="comment">/**&lt; Received an unexpected completion.</span>
<a name="l02489"></a>02489 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAUC. */</span>
<a name="l02490"></a>02490     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5959f984a17b1e5376fda4453120bfe4">rqo</a>                          : 1;  <span class="comment">/**&lt; Receive queue overflow. Normally happens only when flow control advertisements are</span>
<a name="l02491"></a>02491 <span class="comment">                                                         ignored.</span>
<a name="l02492"></a>02492 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RQO. */</span>
<a name="l02493"></a>02493     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9e01a70ba1bfd19e75608c58b203e400">fcuv</a>                         : 1;  <span class="comment">/**&lt; Flow control update violation.</span>
<a name="l02494"></a>02494 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_FCUV. */</span>
<a name="l02495"></a>02495     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a108727826a83a7e66ddadc9c41f8415d">rpe</a>                          : 1;  <span class="comment">/**&lt; PHY reported an 8 B/10 B decode error (RxStatus = 0x4) or disparity error (RxStatus =</span>
<a name="l02496"></a>02496 <span class="comment">                                                         0x7).</span>
<a name="l02497"></a>02497 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPE. */</span>
<a name="l02498"></a>02498     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a7b1ffde3a6a50d0b134e7eeed5b58dc6">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Flow control protocol violation (watchdog timer).</span>
<a name="l02499"></a>02499 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_FCPVWT. */</span>
<a name="l02500"></a>02500     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3342b2b7f7acf78bc3a46c9b77d6b773">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; DLLP protocol error (out of sequence DLLP).</span>
<a name="l02501"></a>02501 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_DPEOOSD. */</span>
<a name="l02502"></a>02502     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac7c646044f06039b50ef928d5de50bbf">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Received TLP with datalink layer error.</span>
<a name="l02503"></a>02503 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTWDLE. */</span>
<a name="l02504"></a>02504     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#adc466d7f0099fa007dc7c9ac90fcdc73">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Received DLLP with datalink layer error.</span>
<a name="l02505"></a>02505 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RDWDLE. */</span>
<a name="l02506"></a>02506     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5d93a8f2328f8c6bf7d30a2326f0b6b3">mre</a>                          : 1;  <span class="comment">/**&lt; Maximum number of retries exceeded.</span>
<a name="l02507"></a>02507 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_MRE. */</span>
<a name="l02508"></a>02508     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad5c85fc12af1496f8c784e96a81e5fcb">rte</a>                          : 1;  <span class="comment">/**&lt; Replay timer expired. This bit is set when the REPLAY_TIMER expires in the PCIe core. The</span>
<a name="l02509"></a>02509 <span class="comment">                                                         probability of this bit being set increases with the traffic load.</span>
<a name="l02510"></a>02510 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTE. */</span>
<a name="l02511"></a>02511     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acf7be179fb3b10dc22c78ec876c79f3f">acto</a>                         : 1;  <span class="comment">/**&lt; A completion timeout occurred.</span>
<a name="l02512"></a>02512 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_ACTO. */</span>
<a name="l02513"></a>02513     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a055c75d6661fda1a216980f2c70aa87c">rvdm</a>                         : 1;  <span class="comment">/**&lt; Received vendor-defined message.</span>
<a name="l02514"></a>02514 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RVDM. */</span>
<a name="l02515"></a>02515     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae24e01c117132475c759df53ed50c5ce">rumep</a>                        : 1;  <span class="comment">/**&lt; Received unlock message (EP mode only).</span>
<a name="l02516"></a>02516 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RUMEP. */</span>
<a name="l02517"></a>02517     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3e09dfdb5f46fd1db21395f82cca17cf">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Received PME turnoff acknowledge message (RC mode only).</span>
<a name="l02518"></a>02518 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPTAMRC. */</span>
<a name="l02519"></a>02519     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae01253a2e175f2f1e4936ee33d74e8fd">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Received PME message (RC mode only).</span>
<a name="l02520"></a>02520 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPMERC. */</span>
<a name="l02521"></a>02521     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#abb91bd6120df62518f42299e3f2da21d">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Received fatal-error message. This bit is set when a message with ERR_FATAL</span>
<a name="l02522"></a>02522 <span class="comment">                                                         is set.</span>
<a name="l02523"></a>02523 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RFEMRC. */</span>
<a name="l02524"></a>02524     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#af2d0a8fe538b74103016a0f5d94c9a4f">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Received nonfatal error message.</span>
<a name="l02525"></a>02525 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RNFEMRC. */</span>
<a name="l02526"></a>02526     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a851932cce472673a338e030e1c615daf">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Received correctable error message.</span>
<a name="l02527"></a>02527 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RCEMRC. */</span>
<a name="l02528"></a>02528     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a76eefde04d4d6040c32f3a50feb384ff">rpoison</a>                      : 1;  <span class="comment">/**&lt; Received poisoned TLP.</span>
<a name="l02529"></a>02529 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPOISON. */</span>
<a name="l02530"></a>02530     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad96e7ae49a02cb0398bcc65adfeec4eb">recrce</a>                       : 1;  <span class="comment">/**&lt; Received ECRC error.</span>
<a name="l02531"></a>02531 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RECRCE. */</span>
<a name="l02532"></a>02532     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acebfbb58678492d78b4b2c058727eeb9">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Received TLP has link layer error.</span>
<a name="l02533"></a>02533 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTLPLLE. */</span>
<a name="l02534"></a>02534     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a25a87ac327f8240a1a073d0e42a2091d">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Received TLP is malformed or a message. If the core receives a MSG (or Vendor Message) or</span>
<a name="l02535"></a>02535 <span class="comment">                                                         if a received AtomicOp violates address/length rules, this bit is set as well.</span>
<a name="l02536"></a>02536 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTLPMAL. */</span>
<a name="l02537"></a>02537     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ab1a084881d7227e510507677b817d620">spoison</a>                      : 1;  <span class="comment">/**&lt; Poisoned TLP sent.</span>
<a name="l02538"></a>02538 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_SPOISON. */</span>
<a name="l02539"></a>02539 <span class="preprocessor">#else</span>
<a name="l02540"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ab1a084881d7227e510507677b817d620">02540</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ab1a084881d7227e510507677b817d620">spoison</a>                      : 1;
<a name="l02541"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a25a87ac327f8240a1a073d0e42a2091d">02541</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a25a87ac327f8240a1a073d0e42a2091d">rtlpmal</a>                      : 1;
<a name="l02542"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acebfbb58678492d78b4b2c058727eeb9">02542</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acebfbb58678492d78b4b2c058727eeb9">rtlplle</a>                      : 1;
<a name="l02543"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad96e7ae49a02cb0398bcc65adfeec4eb">02543</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad96e7ae49a02cb0398bcc65adfeec4eb">recrce</a>                       : 1;
<a name="l02544"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a76eefde04d4d6040c32f3a50feb384ff">02544</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a76eefde04d4d6040c32f3a50feb384ff">rpoison</a>                      : 1;
<a name="l02545"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a851932cce472673a338e030e1c615daf">02545</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a851932cce472673a338e030e1c615daf">rcemrc</a>                       : 1;
<a name="l02546"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#af2d0a8fe538b74103016a0f5d94c9a4f">02546</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#af2d0a8fe538b74103016a0f5d94c9a4f">rnfemrc</a>                      : 1;
<a name="l02547"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#abb91bd6120df62518f42299e3f2da21d">02547</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#abb91bd6120df62518f42299e3f2da21d">rfemrc</a>                       : 1;
<a name="l02548"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae01253a2e175f2f1e4936ee33d74e8fd">02548</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae01253a2e175f2f1e4936ee33d74e8fd">rpmerc</a>                       : 1;
<a name="l02549"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3e09dfdb5f46fd1db21395f82cca17cf">02549</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3e09dfdb5f46fd1db21395f82cca17cf">rptamrc</a>                      : 1;
<a name="l02550"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae24e01c117132475c759df53ed50c5ce">02550</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae24e01c117132475c759df53ed50c5ce">rumep</a>                        : 1;
<a name="l02551"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a055c75d6661fda1a216980f2c70aa87c">02551</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a055c75d6661fda1a216980f2c70aa87c">rvdm</a>                         : 1;
<a name="l02552"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acf7be179fb3b10dc22c78ec876c79f3f">02552</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acf7be179fb3b10dc22c78ec876c79f3f">acto</a>                         : 1;
<a name="l02553"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad5c85fc12af1496f8c784e96a81e5fcb">02553</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad5c85fc12af1496f8c784e96a81e5fcb">rte</a>                          : 1;
<a name="l02554"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5d93a8f2328f8c6bf7d30a2326f0b6b3">02554</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5d93a8f2328f8c6bf7d30a2326f0b6b3">mre</a>                          : 1;
<a name="l02555"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#adc466d7f0099fa007dc7c9ac90fcdc73">02555</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#adc466d7f0099fa007dc7c9ac90fcdc73">rdwdle</a>                       : 1;
<a name="l02556"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac7c646044f06039b50ef928d5de50bbf">02556</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac7c646044f06039b50ef928d5de50bbf">rtwdle</a>                       : 1;
<a name="l02557"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3342b2b7f7acf78bc3a46c9b77d6b773">02557</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3342b2b7f7acf78bc3a46c9b77d6b773">dpeoosd</a>                      : 1;
<a name="l02558"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a7b1ffde3a6a50d0b134e7eeed5b58dc6">02558</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a7b1ffde3a6a50d0b134e7eeed5b58dc6">fcpvwt</a>                       : 1;
<a name="l02559"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a108727826a83a7e66ddadc9c41f8415d">02559</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a108727826a83a7e66ddadc9c41f8415d">rpe</a>                          : 1;
<a name="l02560"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9e01a70ba1bfd19e75608c58b203e400">02560</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9e01a70ba1bfd19e75608c58b203e400">fcuv</a>                         : 1;
<a name="l02561"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5959f984a17b1e5376fda4453120bfe4">02561</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5959f984a17b1e5376fda4453120bfe4">rqo</a>                          : 1;
<a name="l02562"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aa3ef405acc155ec0b11e2ab000b68c53">02562</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aa3ef405acc155ec0b11e2ab000b68c53">rauc</a>                         : 1;
<a name="l02563"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae7813a27bd0a26d0821e82d9b2a0b9c0">02563</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ae7813a27bd0a26d0821e82d9b2a0b9c0">racur</a>                        : 1;
<a name="l02564"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aac213ece02dc49e4648a4145b226c245">02564</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aac213ece02dc49e4648a4145b226c245">racca</a>                        : 1;
<a name="l02565"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a6ea6028aa1af36d209cd252ccc275a4a">02565</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a6ea6028aa1af36d209cd252ccc275a4a">caar</a>                         : 1;
<a name="l02566"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#afa165fe7c16481b4fca26f9e83a5877b">02566</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#afa165fe7c16481b4fca26f9e83a5877b">rarwdns</a>                      : 1;
<a name="l02567"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a64b14fb7966f63125876b57ba2986d45">02567</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a64b14fb7966f63125876b57ba2986d45">ramtlp</a>                       : 1;
<a name="l02568"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3b9a933ba6679f416a4b6f64845a715b">02568</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3b9a933ba6679f416a4b6f64845a715b">racpp</a>                        : 1;
<a name="l02569"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a2088f35710608e15703f212746134240">02569</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a2088f35710608e15703f212746134240">rawwpp</a>                       : 1;
<a name="l02570"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1d3e5d3b45b2e17b81eed8832b344cd9">02570</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1d3e5d3b45b2e17b81eed8832b344cd9">ecrc_e</a>                       : 1;
<a name="l02571"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a56106b0553cd58c195b9b6320e5acc40">02571</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a56106b0553cd58c195b9b6320e5acc40">lofp</a>                         : 1;
<a name="l02572"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aecf673b21ad66df2d1066e2db3f7e12a">02572</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aecf673b21ad66df2d1066e2db3f7e12a">bmd_e</a>                        : 1;
<a name="l02573"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a255d6beafc73940aa32e5fcc26b62d00">02573</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a255d6beafc73940aa32e5fcc26b62d00">datq_pe</a>                      : 1;
<a name="l02574"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a59931ed1df56d1c37765f0f6d51245f7">02574</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a59931ed1df56d1c37765f0f6d51245f7">p_d0_sbe</a>                     : 1;
<a name="l02575"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a83e0cb1d99ad3c5ac77d4c98b7f6a375">02575</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a83e0cb1d99ad3c5ac77d4c98b7f6a375">p_d0_dbe</a>                     : 1;
<a name="l02576"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a20467e5778a59013fb68b16ac8b7cd97">02576</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a20467e5778a59013fb68b16ac8b7cd97">p_d1_sbe</a>                     : 1;
<a name="l02577"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac8b7218723f7954000d0248810e85de9">02577</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac8b7218723f7954000d0248810e85de9">p_d1_dbe</a>                     : 1;
<a name="l02578"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a855bc508bf2330842965ee7238dcd536">02578</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a855bc508bf2330842965ee7238dcd536">p_c_sbe</a>                      : 1;
<a name="l02579"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad7a99d24660261498db921b215243329">02579</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad7a99d24660261498db921b215243329">p_c_dbe</a>                      : 1;
<a name="l02580"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a78ca32b5b311dd92f99a4671d5f38f44">02580</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a78ca32b5b311dd92f99a4671d5f38f44">n_d0_sbe</a>                     : 1;
<a name="l02581"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a8ee82946dc31d390c2b275b16213d388">02581</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a8ee82946dc31d390c2b275b16213d388">n_d0_dbe</a>                     : 1;
<a name="l02582"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acccc7e51536537173cf8cdfa246e1c66">02582</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#acccc7e51536537173cf8cdfa246e1c66">n_d1_sbe</a>                     : 1;
<a name="l02583"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad2e09be70d8146656e61a0638951561b">02583</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ad2e09be70d8146656e61a0638951561b">n_d1_dbe</a>                     : 1;
<a name="l02584"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1440bec2d5622102c9d73e76ff12330d">02584</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1440bec2d5622102c9d73e76ff12330d">n_c_sbe</a>                      : 1;
<a name="l02585"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1c20f88364030eb4fd2c06bafce0ec84">02585</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1c20f88364030eb4fd2c06bafce0ec84">n_c_dbe</a>                      : 1;
<a name="l02586"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a7ae50f0f7142424cf7e460a9e6cbce4d">02586</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a7ae50f0f7142424cf7e460a9e6cbce4d">c_d0_sbe</a>                     : 1;
<a name="l02587"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3bde5fe94e052bc580e94f103d4c6aa2">02587</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a3bde5fe94e052bc580e94f103d4c6aa2">c_d0_dbe</a>                     : 1;
<a name="l02588"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a0f214338c411685171d422181c919a8b">02588</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a0f214338c411685171d422181c919a8b">c_d1_sbe</a>                     : 1;
<a name="l02589"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac4dcbd38f9b14b25ec6e0cba2cea139c">02589</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#ac4dcbd38f9b14b25ec6e0cba2cea139c">c_d1_dbe</a>                     : 1;
<a name="l02590"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a42e1d93f903f07c110b410a7d84f18eb">02590</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a42e1d93f903f07c110b410a7d84f18eb">c_c_sbe</a>                      : 1;
<a name="l02591"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9bf131c3e33adeadcb3b239a9e4f502c">02591</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9bf131c3e33adeadcb3b239a9e4f502c">c_c_dbe</a>                      : 1;
<a name="l02592"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a2443e5ea3065e4bc333950fd5d597be0">02592</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a2443e5ea3065e4bc333950fd5d597be0">rtry_sbe</a>                     : 1;
<a name="l02593"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a6cace220bc8f0c36834da3d7b7fa14e2">02593</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a6cace220bc8f0c36834da3d7b7fa14e2">rtry_dbe</a>                     : 1;
<a name="l02594"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9b36a60c7af93c4fc6a8df8d88213af2">02594</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a9b36a60c7af93c4fc6a8df8d88213af2">qhdr_b0_sbe</a>                  : 1;
<a name="l02595"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a837206ef3073a264b2dc9e6b017f1632">02595</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a837206ef3073a264b2dc9e6b017f1632">qhdr_b0_dbe</a>                  : 1;
<a name="l02596"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aff55bd0faef4799704fc2a0ed33fd90f">02596</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#aff55bd0faef4799704fc2a0ed33fd90f">qhdr_b1_sbe</a>                  : 1;
<a name="l02597"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a0fff3cfdf5f91a6227d607dde7939ddd">02597</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a0fff3cfdf5f91a6227d607dde7939ddd">qhdr_b1_dbe</a>                  : 1;
<a name="l02598"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a55a1e3bef1dd7d61705a9b23a0f444b7">02598</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a55a1e3bef1dd7d61705a9b23a0f444b7">m2s_d_sbe</a>                    : 1;
<a name="l02599"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5d46179139408c7631402712752b3324">02599</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a5d46179139408c7631402712752b3324">m2s_d_dbe</a>                    : 1;
<a name="l02600"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a8d002af17ec22a214ec9d5cf9952bf8b">02600</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a8d002af17ec22a214ec9d5cf9952bf8b">m2s_c_sbe</a>                    : 1;
<a name="l02601"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#abf25520847c4e1aef1448038a40fe4d0">02601</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#abf25520847c4e1aef1448038a40fe4d0">m2s_c_dbe</a>                    : 1;
<a name="l02602"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1d7203e2594ca010a04e7a85005298d0">02602</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html#a1d7203e2594ca010a04e7a85005298d0">reserved_62_63</a>               : 2;
<a name="l02603"></a>02603 <span class="preprocessor">#endif</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__dbg__info.html#a35107f189bb5dd80c7581365041cac9c">cn73xx</a>;
<a name="l02605"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#a530b400e3d823ff4df931849a86bce09">02605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html">cvmx_pemx_dbg_info_cn73xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#a530b400e3d823ff4df931849a86bce09">cn78xx</a>;
<a name="l02606"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html">02606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html">cvmx_pemx_dbg_info_cn78xxp1</a> {
<a name="l02607"></a>02607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02608"></a>02608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a546726e61ac7ca1d784f9b11a3ea4f52">reserved_58_63</a>               : 6;
<a name="l02609"></a>02609     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad853912f818aee2556aa94cb392510c5">qhdr_b1_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank1 double bit error.</span>
<a name="l02610"></a>02610 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B1_DBE. */</span>
<a name="l02611"></a>02611     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aa63c241ac26f3fa9e1a87d8aa403240d">qhdr_b1_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank1 single bit error.</span>
<a name="l02612"></a>02612 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B1_SBE. */</span>
<a name="l02613"></a>02613     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad0466f7a1bf576d051c9f0bbf598cca1">qhdr_b0_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank0 double bit error.</span>
<a name="l02614"></a>02614 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B0_DBE. */</span>
<a name="l02615"></a>02615     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a55385d7beb18290b8e09fda1dfd843df">qhdr_b0_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank0 single bit error.</span>
<a name="l02616"></a>02616 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_QHDR_B0_SBE. */</span>
<a name="l02617"></a>02617     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a49e1ba1fb595820cd70424ab6b49cc31">rtry_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a core retry RAM double bit error.</span>
<a name="l02618"></a>02618 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTRY_DBE. */</span>
<a name="l02619"></a>02619     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ac9ac6f88b3660cd946e5f28eeafa5f6d">rtry_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a core retry RAM single bit error.</span>
<a name="l02620"></a>02620 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTRY_SBE. */</span>
<a name="l02621"></a>02621     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aee0663b373a8acf023bf8fbf8d63bc97">c_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO control double bit error.</span>
<a name="l02622"></a>02622 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_C_DBE. */</span>
<a name="l02623"></a>02623     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aff515cc068b206385164a2fca695f126">c_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO control single bit error.</span>
<a name="l02624"></a>02624 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_C_SBE. */</span>
<a name="l02625"></a>02625     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab4c8d34fd2cd6596ea325cfc70493a22">c_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data1 double bit error.</span>
<a name="l02626"></a>02626 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D1_DBE. */</span>
<a name="l02627"></a>02627     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a64dfdfd80e3396d497bdcb452e05abb2">c_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data1 single bit error.</span>
<a name="l02628"></a>02628 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D1_SBE. */</span>
<a name="l02629"></a>02629     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#abc2b31821c57dd6b36b88d3f64ca2f51">c_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data0 double bit error.</span>
<a name="l02630"></a>02630 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D0_DBE. */</span>
<a name="l02631"></a>02631     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#abb8d7673f625b19fc621626379b0d4c1">c_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP CPL FIFO data0 single bit error.</span>
<a name="l02632"></a>02632 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_C_D0_SBE. */</span>
<a name="l02633"></a>02633     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a594ce194bd56140a4fc140000eba92fd">n_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO control double bit error.</span>
<a name="l02634"></a>02634 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_C_DBE. */</span>
<a name="l02635"></a>02635     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae15e7d69e708e29f9a21ff9b081fccd3">n_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO control single bit error.</span>
<a name="l02636"></a>02636 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_C_SBE. */</span>
<a name="l02637"></a>02637     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aa4f18a440d94a44d5fceddef0cbac3c1">n_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO data1 double bit error.</span>
<a name="l02638"></a>02638 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_D1_DBE. */</span>
<a name="l02639"></a>02639     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad92ef8f837dff02f562fdab5a391906a">n_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO data1 single bit error.</span>
<a name="l02640"></a>02640 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_D1_SBE. */</span>
<a name="l02641"></a>02641     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a05abb11e7d7b1c129d9a3437f49c971d">n_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO data0 double bit error.</span>
<a name="l02642"></a>02642 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_D0_DBE. */</span>
<a name="l02643"></a>02643     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a594955afd0c29835b30bdb7a1c73ad82">n_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP NP FIFO data0 single bit error.</span>
<a name="l02644"></a>02644 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_N_D0_SBE. */</span>
<a name="l02645"></a>02645     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae0ea75e24d39164201fa4ec5e270a10d">p_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO control double bit error.</span>
<a name="l02646"></a>02646 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_C_DBE. */</span>
<a name="l02647"></a>02647     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a456e39b3fede94bb93b185b03d30cfef">p_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO control single bit error.</span>
<a name="l02648"></a>02648 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_C_SBE. */</span>
<a name="l02649"></a>02649     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a6712e25b0f0e8e541526b3a1b6cda5eb">p_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO data1 double bit error.</span>
<a name="l02650"></a>02650 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_D1_DBE. */</span>
<a name="l02651"></a>02651     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a632ed4e675712bc7f7350e69f8a17cb6">p_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO data1 single bit error.</span>
<a name="l02652"></a>02652 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_D1_SBE. */</span>
<a name="l02653"></a>02653     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#afb1b04fbe4ce9b2202f59d4847baaddb">p_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO data0 double bit error.</span>
<a name="l02654"></a>02654 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_D0_DBE. */</span>
<a name="l02655"></a>02655     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab02589b476c6dde5acd76ac81f4099d8">p_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI TLP posted FIFO data0 single bit error.</span>
<a name="l02656"></a>02656 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_P_D0_SBE. */</span>
<a name="l02657"></a>02657     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a814126f68ed027202445e242b3400b06">datq_pe</a>                      : 1;  <span class="comment">/**&lt; Detected a data queue RAM parity error.</span>
<a name="l02658"></a>02658 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_DATQ_PE. */</span>
<a name="l02659"></a>02659     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a410606cd329df98b1ec1fa304e1ba7f8">reserved_32_32</a>               : 1;
<a name="l02660"></a>02660     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a70c4f0ddc310ffba1846cbe572edd21c">lofp</a>                         : 1;  <span class="comment">/**&lt; Lack of forward progress at TLP FIFOs timeout occurred.</span>
<a name="l02661"></a>02661 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_LOFP. */</span>
<a name="l02662"></a>02662     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a92b511052012c5ed5d8076115ccb9236">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Received an ECRC error.</span>
<a name="l02663"></a>02663 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_ECRC_E. */</span>
<a name="l02664"></a>02664     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a9951355cf6a84f6eedabd4ee01111075">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Received a write with poisoned payload.</span>
<a name="l02665"></a>02665 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAWWPP. */</span>
<a name="l02666"></a>02666     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a115675bd699fbaf987621638938a1d37">racpp</a>                        : 1;  <span class="comment">/**&lt; Received a completion with poisoned payload.</span>
<a name="l02667"></a>02667 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACPP. */</span>
<a name="l02668"></a>02668     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a8e762504142d8b11c2aa8751b59fc02a">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Received a malformed TLP.</span>
<a name="l02669"></a>02669 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAMTLP. */</span>
<a name="l02670"></a>02670     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#af22930e943be6b78b62dad76357e81d2">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Received a request which device does not support.</span>
<a name="l02671"></a>02671 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RARWDNS. */</span>
<a name="l02672"></a>02672     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a215f066fe74b7f4a2019966732260d9b">caar</a>                         : 1;  <span class="comment">/**&lt; Completer aborted a request.</span>
<a name="l02673"></a>02673 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_CAAR. */</span>
<a name="l02674"></a>02674     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a2f796d9868a2b2b40d5e38e2411fb309">racca</a>                        : 1;  <span class="comment">/**&lt; Received a completion with CA status.</span>
<a name="l02675"></a>02675 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACCA. */</span>
<a name="l02676"></a>02676     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae0a1be1365925a6b4e03de51ee85aea8">racur</a>                        : 1;  <span class="comment">/**&lt; Received a completion with UR status.</span>
<a name="l02677"></a>02677 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RACUR. */</span>
<a name="l02678"></a>02678     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ace74a3f9937d6992f9a16d2ed1e00615">rauc</a>                         : 1;  <span class="comment">/**&lt; Received an unexpected completion.</span>
<a name="l02679"></a>02679 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RAUC. */</span>
<a name="l02680"></a>02680     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a8305c3bac9132551e476a58517bfe51f">rqo</a>                          : 1;  <span class="comment">/**&lt; Receive queue overflow. Normally happens only when flow control advertisements are</span>
<a name="l02681"></a>02681 <span class="comment">                                                         ignored.</span>
<a name="l02682"></a>02682 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RQO. */</span>
<a name="l02683"></a>02683     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a3603cd7a70ce861d8e09befe207fb583">fcuv</a>                         : 1;  <span class="comment">/**&lt; Flow control update violation.</span>
<a name="l02684"></a>02684 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_FCUV. */</span>
<a name="l02685"></a>02685     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a235395cb89e9b75eb0c263f82df92658">rpe</a>                          : 1;  <span class="comment">/**&lt; PHY reported an 8 B/10 B decode error (RxStatus = 0x4) or disparity error (RxStatus =</span>
<a name="l02686"></a>02686 <span class="comment">                                                         0x7).</span>
<a name="l02687"></a>02687 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPE. */</span>
<a name="l02688"></a>02688     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a85c8ccd9ca59bc554d92306981204a1b">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Flow control protocol violation (watchdog timer).</span>
<a name="l02689"></a>02689 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_FCPVWT. */</span>
<a name="l02690"></a>02690     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae15f38342a3da68a215d58350420bd9a">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; DLLP protocol error (out of sequence DLLP).</span>
<a name="l02691"></a>02691 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_DPEOOSD. */</span>
<a name="l02692"></a>02692     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab7df9e713748475aca86cdbf7f3acab0">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Received TLP with datalink layer error.</span>
<a name="l02693"></a>02693 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTWDLE. */</span>
<a name="l02694"></a>02694     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a165b43d82235360fe4cf30046120bc13">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Received DLLP with datalink layer error.</span>
<a name="l02695"></a>02695 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RDWDLE. */</span>
<a name="l02696"></a>02696     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a1e0b06a736ae74d99c94d9e1336cec71">mre</a>                          : 1;  <span class="comment">/**&lt; Maximum number of retries exceeded.</span>
<a name="l02697"></a>02697 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_MRE. */</span>
<a name="l02698"></a>02698     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a93645159760dad124e856fcfeaef7e2c">rte</a>                          : 1;  <span class="comment">/**&lt; Replay timer expired. This bit is set when the REPLAY_TIMER expires in the PCIe core. The</span>
<a name="l02699"></a>02699 <span class="comment">                                                         probability of this bit being set increases with the traffic load.</span>
<a name="l02700"></a>02700 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTE. */</span>
<a name="l02701"></a>02701     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a2e3eb3226b3cac7d94f3789e5d92c84c">acto</a>                         : 1;  <span class="comment">/**&lt; A completion timeout occurred.</span>
<a name="l02702"></a>02702 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_ACTO. */</span>
<a name="l02703"></a>02703     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a23fb5c738fb6d1eaf14c622e87881966">rvdm</a>                         : 1;  <span class="comment">/**&lt; Received vendor-defined message.</span>
<a name="l02704"></a>02704 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RVDM. */</span>
<a name="l02705"></a>02705     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#af2f4738b5965e74694383a9d79b4e907">rumep</a>                        : 1;  <span class="comment">/**&lt; Received unlock message (EP mode only).</span>
<a name="l02706"></a>02706 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RUMEP. */</span>
<a name="l02707"></a>02707     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a10ed884fff5dfcd3fdd8f83b5d8d6309">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Received PME turnoff acknowledge message (RC mode only).</span>
<a name="l02708"></a>02708 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPTAMRC. */</span>
<a name="l02709"></a>02709     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aebaa6d5dcbca003dfa5cd1ccf9a2e48a">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Received PME message (RC mode only).</span>
<a name="l02710"></a>02710 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPMERC. */</span>
<a name="l02711"></a>02711     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a0f944e48c0aa5da2119bde307be8d5b2">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Received fatal-error message. This bit is set when a message with ERR_FATAL</span>
<a name="l02712"></a>02712 <span class="comment">                                                         is set.</span>
<a name="l02713"></a>02713 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RFEMRC. */</span>
<a name="l02714"></a>02714     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab02bf3dc23881eb9fd980c39aa5f6ff8">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Received nonfatal error message.</span>
<a name="l02715"></a>02715 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RNFEMRC. */</span>
<a name="l02716"></a>02716     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a4e62daac96fb671ac5822f96894d3173">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Received correctable error message.</span>
<a name="l02717"></a>02717 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RCEMRC. */</span>
<a name="l02718"></a>02718     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a9e4c879a52d4b756d2f0ded050634dcb">rpoison</a>                      : 1;  <span class="comment">/**&lt; Received poisoned TLP.</span>
<a name="l02719"></a>02719 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RPOISON. */</span>
<a name="l02720"></a>02720     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab114b67524aef532901a575c50ad06dc">recrce</a>                       : 1;  <span class="comment">/**&lt; Received ECRC error.</span>
<a name="l02721"></a>02721 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RECRCE. */</span>
<a name="l02722"></a>02722     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#afceb8d24ecd618f86409f3176678501f">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Received TLP has link layer error.</span>
<a name="l02723"></a>02723 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTLPLLE. */</span>
<a name="l02724"></a>02724     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a1cb0c382f95a4cec81cb05eb5cef618e">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Received TLP is malformed or a message. If the core receives a MSG (or Vendor Message) or</span>
<a name="l02725"></a>02725 <span class="comment">                                                         if a received AtomicOp violates address/length rules, this bit is set as well.</span>
<a name="l02726"></a>02726 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_RTLPMAL. */</span>
<a name="l02727"></a>02727     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a0b030abc45f53b04578938f05e8fbec6">spoison</a>                      : 1;  <span class="comment">/**&lt; Poisoned TLP sent.</span>
<a name="l02728"></a>02728 <span class="comment">                                                         Throws PEM_INTSN_E::PEM()_ERROR_SPOISON. */</span>
<a name="l02729"></a>02729 <span class="preprocessor">#else</span>
<a name="l02730"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a0b030abc45f53b04578938f05e8fbec6">02730</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a0b030abc45f53b04578938f05e8fbec6">spoison</a>                      : 1;
<a name="l02731"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a1cb0c382f95a4cec81cb05eb5cef618e">02731</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a1cb0c382f95a4cec81cb05eb5cef618e">rtlpmal</a>                      : 1;
<a name="l02732"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#afceb8d24ecd618f86409f3176678501f">02732</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#afceb8d24ecd618f86409f3176678501f">rtlplle</a>                      : 1;
<a name="l02733"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab114b67524aef532901a575c50ad06dc">02733</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab114b67524aef532901a575c50ad06dc">recrce</a>                       : 1;
<a name="l02734"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a9e4c879a52d4b756d2f0ded050634dcb">02734</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a9e4c879a52d4b756d2f0ded050634dcb">rpoison</a>                      : 1;
<a name="l02735"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a4e62daac96fb671ac5822f96894d3173">02735</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a4e62daac96fb671ac5822f96894d3173">rcemrc</a>                       : 1;
<a name="l02736"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab02bf3dc23881eb9fd980c39aa5f6ff8">02736</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab02bf3dc23881eb9fd980c39aa5f6ff8">rnfemrc</a>                      : 1;
<a name="l02737"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a0f944e48c0aa5da2119bde307be8d5b2">02737</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a0f944e48c0aa5da2119bde307be8d5b2">rfemrc</a>                       : 1;
<a name="l02738"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aebaa6d5dcbca003dfa5cd1ccf9a2e48a">02738</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aebaa6d5dcbca003dfa5cd1ccf9a2e48a">rpmerc</a>                       : 1;
<a name="l02739"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a10ed884fff5dfcd3fdd8f83b5d8d6309">02739</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a10ed884fff5dfcd3fdd8f83b5d8d6309">rptamrc</a>                      : 1;
<a name="l02740"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#af2f4738b5965e74694383a9d79b4e907">02740</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#af2f4738b5965e74694383a9d79b4e907">rumep</a>                        : 1;
<a name="l02741"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a23fb5c738fb6d1eaf14c622e87881966">02741</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a23fb5c738fb6d1eaf14c622e87881966">rvdm</a>                         : 1;
<a name="l02742"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a2e3eb3226b3cac7d94f3789e5d92c84c">02742</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a2e3eb3226b3cac7d94f3789e5d92c84c">acto</a>                         : 1;
<a name="l02743"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a93645159760dad124e856fcfeaef7e2c">02743</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a93645159760dad124e856fcfeaef7e2c">rte</a>                          : 1;
<a name="l02744"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a1e0b06a736ae74d99c94d9e1336cec71">02744</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a1e0b06a736ae74d99c94d9e1336cec71">mre</a>                          : 1;
<a name="l02745"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a165b43d82235360fe4cf30046120bc13">02745</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a165b43d82235360fe4cf30046120bc13">rdwdle</a>                       : 1;
<a name="l02746"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab7df9e713748475aca86cdbf7f3acab0">02746</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab7df9e713748475aca86cdbf7f3acab0">rtwdle</a>                       : 1;
<a name="l02747"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae15f38342a3da68a215d58350420bd9a">02747</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae15f38342a3da68a215d58350420bd9a">dpeoosd</a>                      : 1;
<a name="l02748"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a85c8ccd9ca59bc554d92306981204a1b">02748</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a85c8ccd9ca59bc554d92306981204a1b">fcpvwt</a>                       : 1;
<a name="l02749"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a235395cb89e9b75eb0c263f82df92658">02749</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a235395cb89e9b75eb0c263f82df92658">rpe</a>                          : 1;
<a name="l02750"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a3603cd7a70ce861d8e09befe207fb583">02750</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a3603cd7a70ce861d8e09befe207fb583">fcuv</a>                         : 1;
<a name="l02751"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a8305c3bac9132551e476a58517bfe51f">02751</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a8305c3bac9132551e476a58517bfe51f">rqo</a>                          : 1;
<a name="l02752"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ace74a3f9937d6992f9a16d2ed1e00615">02752</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ace74a3f9937d6992f9a16d2ed1e00615">rauc</a>                         : 1;
<a name="l02753"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae0a1be1365925a6b4e03de51ee85aea8">02753</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae0a1be1365925a6b4e03de51ee85aea8">racur</a>                        : 1;
<a name="l02754"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a2f796d9868a2b2b40d5e38e2411fb309">02754</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a2f796d9868a2b2b40d5e38e2411fb309">racca</a>                        : 1;
<a name="l02755"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a215f066fe74b7f4a2019966732260d9b">02755</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a215f066fe74b7f4a2019966732260d9b">caar</a>                         : 1;
<a name="l02756"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#af22930e943be6b78b62dad76357e81d2">02756</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#af22930e943be6b78b62dad76357e81d2">rarwdns</a>                      : 1;
<a name="l02757"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a8e762504142d8b11c2aa8751b59fc02a">02757</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a8e762504142d8b11c2aa8751b59fc02a">ramtlp</a>                       : 1;
<a name="l02758"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a115675bd699fbaf987621638938a1d37">02758</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a115675bd699fbaf987621638938a1d37">racpp</a>                        : 1;
<a name="l02759"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a9951355cf6a84f6eedabd4ee01111075">02759</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a9951355cf6a84f6eedabd4ee01111075">rawwpp</a>                       : 1;
<a name="l02760"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a92b511052012c5ed5d8076115ccb9236">02760</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a92b511052012c5ed5d8076115ccb9236">ecrc_e</a>                       : 1;
<a name="l02761"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a70c4f0ddc310ffba1846cbe572edd21c">02761</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a70c4f0ddc310ffba1846cbe572edd21c">lofp</a>                         : 1;
<a name="l02762"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a410606cd329df98b1ec1fa304e1ba7f8">02762</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a410606cd329df98b1ec1fa304e1ba7f8">reserved_32_32</a>               : 1;
<a name="l02763"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a814126f68ed027202445e242b3400b06">02763</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a814126f68ed027202445e242b3400b06">datq_pe</a>                      : 1;
<a name="l02764"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab02589b476c6dde5acd76ac81f4099d8">02764</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab02589b476c6dde5acd76ac81f4099d8">p_d0_sbe</a>                     : 1;
<a name="l02765"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#afb1b04fbe4ce9b2202f59d4847baaddb">02765</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#afb1b04fbe4ce9b2202f59d4847baaddb">p_d0_dbe</a>                     : 1;
<a name="l02766"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a632ed4e675712bc7f7350e69f8a17cb6">02766</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a632ed4e675712bc7f7350e69f8a17cb6">p_d1_sbe</a>                     : 1;
<a name="l02767"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a6712e25b0f0e8e541526b3a1b6cda5eb">02767</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a6712e25b0f0e8e541526b3a1b6cda5eb">p_d1_dbe</a>                     : 1;
<a name="l02768"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a456e39b3fede94bb93b185b03d30cfef">02768</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a456e39b3fede94bb93b185b03d30cfef">p_c_sbe</a>                      : 1;
<a name="l02769"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae0ea75e24d39164201fa4ec5e270a10d">02769</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae0ea75e24d39164201fa4ec5e270a10d">p_c_dbe</a>                      : 1;
<a name="l02770"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a594955afd0c29835b30bdb7a1c73ad82">02770</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a594955afd0c29835b30bdb7a1c73ad82">n_d0_sbe</a>                     : 1;
<a name="l02771"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a05abb11e7d7b1c129d9a3437f49c971d">02771</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a05abb11e7d7b1c129d9a3437f49c971d">n_d0_dbe</a>                     : 1;
<a name="l02772"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad92ef8f837dff02f562fdab5a391906a">02772</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad92ef8f837dff02f562fdab5a391906a">n_d1_sbe</a>                     : 1;
<a name="l02773"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aa4f18a440d94a44d5fceddef0cbac3c1">02773</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aa4f18a440d94a44d5fceddef0cbac3c1">n_d1_dbe</a>                     : 1;
<a name="l02774"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae15e7d69e708e29f9a21ff9b081fccd3">02774</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ae15e7d69e708e29f9a21ff9b081fccd3">n_c_sbe</a>                      : 1;
<a name="l02775"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a594ce194bd56140a4fc140000eba92fd">02775</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a594ce194bd56140a4fc140000eba92fd">n_c_dbe</a>                      : 1;
<a name="l02776"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#abb8d7673f625b19fc621626379b0d4c1">02776</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#abb8d7673f625b19fc621626379b0d4c1">c_d0_sbe</a>                     : 1;
<a name="l02777"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#abc2b31821c57dd6b36b88d3f64ca2f51">02777</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#abc2b31821c57dd6b36b88d3f64ca2f51">c_d0_dbe</a>                     : 1;
<a name="l02778"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a64dfdfd80e3396d497bdcb452e05abb2">02778</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a64dfdfd80e3396d497bdcb452e05abb2">c_d1_sbe</a>                     : 1;
<a name="l02779"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab4c8d34fd2cd6596ea325cfc70493a22">02779</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ab4c8d34fd2cd6596ea325cfc70493a22">c_d1_dbe</a>                     : 1;
<a name="l02780"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aff515cc068b206385164a2fca695f126">02780</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aff515cc068b206385164a2fca695f126">c_c_sbe</a>                      : 1;
<a name="l02781"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aee0663b373a8acf023bf8fbf8d63bc97">02781</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aee0663b373a8acf023bf8fbf8d63bc97">c_c_dbe</a>                      : 1;
<a name="l02782"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ac9ac6f88b3660cd946e5f28eeafa5f6d">02782</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ac9ac6f88b3660cd946e5f28eeafa5f6d">rtry_sbe</a>                     : 1;
<a name="l02783"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a49e1ba1fb595820cd70424ab6b49cc31">02783</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a49e1ba1fb595820cd70424ab6b49cc31">rtry_dbe</a>                     : 1;
<a name="l02784"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a55385d7beb18290b8e09fda1dfd843df">02784</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a55385d7beb18290b8e09fda1dfd843df">qhdr_b0_sbe</a>                  : 1;
<a name="l02785"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad0466f7a1bf576d051c9f0bbf598cca1">02785</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad0466f7a1bf576d051c9f0bbf598cca1">qhdr_b0_dbe</a>                  : 1;
<a name="l02786"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aa63c241ac26f3fa9e1a87d8aa403240d">02786</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#aa63c241ac26f3fa9e1a87d8aa403240d">qhdr_b1_sbe</a>                  : 1;
<a name="l02787"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad853912f818aee2556aa94cb392510c5">02787</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#ad853912f818aee2556aa94cb392510c5">qhdr_b1_dbe</a>                  : 1;
<a name="l02788"></a><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a546726e61ac7ca1d784f9b11a3ea4f52">02788</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn78xxp1.html#a546726e61ac7ca1d784f9b11a3ea4f52">reserved_58_63</a>               : 6;
<a name="l02789"></a>02789 <span class="preprocessor">#endif</span>
<a name="l02790"></a>02790 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__dbg__info.html#a94f38b840293df3ea367f308db909396">cn78xxp1</a>;
<a name="l02791"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#ae967be849f4313dfe8a4b879918067d3">02791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn61xx.html">cvmx_pemx_dbg_info_cn61xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#ae967be849f4313dfe8a4b879918067d3">cnf71xx</a>;
<a name="l02792"></a><a class="code" href="unioncvmx__pemx__dbg__info.html#adef51f3e8f0059516520c1c500ac8a23">02792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info_1_1cvmx__pemx__dbg__info__cn73xx.html">cvmx_pemx_dbg_info_cn73xx</a>      <a class="code" href="unioncvmx__pemx__dbg__info.html#adef51f3e8f0059516520c1c500ac8a23">cnf75xx</a>;
<a name="l02793"></a>02793 };
<a name="l02794"></a><a class="code" href="cvmx-pemx-defs_8h.html#a77a8bcb18e57e31225a93af3e273a11e">02794</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__dbg__info.html" title="cvmx_pem::_dbg_info">cvmx_pemx_dbg_info</a> <a class="code" href="unioncvmx__pemx__dbg__info.html" title="cvmx_pem::_dbg_info">cvmx_pemx_dbg_info_t</a>;
<a name="l02795"></a>02795 <span class="comment"></span>
<a name="l02796"></a>02796 <span class="comment">/**</span>
<a name="l02797"></a>02797 <span class="comment"> * cvmx_pem#_dbg_info_en</span>
<a name="l02798"></a>02798 <span class="comment"> *</span>
<a name="l02799"></a>02799 <span class="comment"> * &quot;PEM#_DBG_INFO_EN = PEM Debug Information Enable</span>
<a name="l02800"></a>02800 <span class="comment"> * Allows PEM_DBG_INFO to generate interrupts when cooresponding enable bit is set.&quot;</span>
<a name="l02801"></a>02801 <span class="comment"> */</span>
<a name="l02802"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html">02802</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__dbg__info__en.html" title="cvmx_pem::_dbg_info_en">cvmx_pemx_dbg_info_en</a> {
<a name="l02803"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#ab5e056aab2379adf24e8d6a8685338b1">02803</a>     uint64_t <a class="code" href="unioncvmx__pemx__dbg__info__en.html#ab5e056aab2379adf24e8d6a8685338b1">u64</a>;
<a name="l02804"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html">02804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html">cvmx_pemx_dbg_info_en_s</a> {
<a name="l02805"></a>02805 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02806"></a>02806 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4899e910d7e275c9f0288e266170a4c7">reserved_46_63</a>               : 18;
<a name="l02807"></a>02807     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aea095093ff06a4729110e3befb96f910">tpcdbe1</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[45] to generate an interrupt. */</span>
<a name="l02808"></a>02808     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ac0fb302f72ac9fc056b6be9df38b7e0d">tpcsbe1</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[44] to generate an interrupt. */</span>
<a name="l02809"></a>02809     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aeb2ae4ab2d726e1529ff3b21369d36b6">tpcdbe0</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[43] to generate an interrupt. */</span>
<a name="l02810"></a>02810     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4c09afc73597f39f8c02771e34d7e9e8">tpcsbe0</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[42] to generate an interrupt. */</span>
<a name="l02811"></a>02811     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a1c2a4ab411614ed27aadf22b1a3a9581">tnfdbe1</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[41] to generate an interrupt. */</span>
<a name="l02812"></a>02812     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a0b1e62765a45fef61fbc160261b8d00c">tnfsbe1</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[40] to generate an interrupt. */</span>
<a name="l02813"></a>02813     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a84db17bfdf779ef497ef170133ca54f7">tnfdbe0</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[39] to generate an interrupt. */</span>
<a name="l02814"></a>02814     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a24d09771114626e0bd56d005a657cc7f">tnfsbe0</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[38] to generate an interrupt. */</span>
<a name="l02815"></a>02815     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a61189aed81ea55fcc1b0bdd2777f3f35">tpfdbe1</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[37] to generate an interrupt. */</span>
<a name="l02816"></a>02816     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aef05c51fa752ead54966a2bca30a4634">tpfsbe1</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[36] to generate an interrupt. */</span>
<a name="l02817"></a>02817     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ab059471b60471190c88dff801e7798a0">tpfdbe0</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[35] to generate an interrupt. */</span>
<a name="l02818"></a>02818     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#afb37d7c7322ac084cf42d5721a066908">tpfsbe0</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[34] to generate an interrupt. */</span>
<a name="l02819"></a>02819     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a9984dcd1c4946888556f030b6da399f2">datq_pe</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[33] to generate an interrupt. */</span>
<a name="l02820"></a>02820     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a96a3af99e44b50fb1a62f84e6ced5beb">hdrq_pe</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[32] to generate an interrupt. */</span>
<a name="l02821"></a>02821     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aab022706dfe0d882afb9b70a0aefd97f">rtry_pe</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[31] to generate an interrupt. */</span>
<a name="l02822"></a>02822     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a197e6545c1133586e3d1c8a2d5e6acc2">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[30] to generate an interrupt. */</span>
<a name="l02823"></a>02823     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a3a4c7353fd2a31687fa02a3f4468ee3f">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[29] to generate an interrupt. */</span>
<a name="l02824"></a>02824     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a7f175fb8afe8befe3280c31081bcdd0a">racpp</a>                        : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[28] to generate an interrupt. */</span>
<a name="l02825"></a>02825     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aa901565e44e198463a602747a474e7d5">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[27] to generate an interrupt. */</span>
<a name="l02826"></a>02826     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a693f8550014f69c1135d5cadfa8b0e51">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[26] to generate an interrupt. */</span>
<a name="l02827"></a>02827     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a2542a99a4806887d36d5d603f7686922">caar</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[25] to generate an interrupt. */</span>
<a name="l02828"></a>02828     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a82011ae21fb6cbcca619b4428ae8530e">racca</a>                        : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[24] to generate an interrupt. */</span>
<a name="l02829"></a>02829     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ab4938caf7b1f92e3358fde2d35b7e12b">racur</a>                        : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[23] to generate an interrupt. */</span>
<a name="l02830"></a>02830     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae51e8be1428d98aab16cf9b332976348">rauc</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[22] to generate an interrupt. */</span>
<a name="l02831"></a>02831     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a47aff5c3a4925937ab488a47d02eb553">rqo</a>                          : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[21] to generate an interrupt. */</span>
<a name="l02832"></a>02832     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aab7e895d36105e4b5fc32ed485906e0f">fcuv</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[20] to generate an interrupt. */</span>
<a name="l02833"></a>02833     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af70eb19be236579e609d666650496a7d">rpe</a>                          : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[19] to generate an interrupt. */</span>
<a name="l02834"></a>02834     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af0a1d23613a9732a8ed38c13a75f4428">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[18] to generate an interrupt. */</span>
<a name="l02835"></a>02835     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aff97e7085d665237a652f1ce5aaaf640">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[17] to generate an interrupt. */</span>
<a name="l02836"></a>02836     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a754af31ed5fe658eb56cd8b19dcc2d44">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[16] to generate an interrupt. */</span>
<a name="l02837"></a>02837     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a5517f6971ef9deb23047e806ebf9bd22">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[15] to generate an interrupt. */</span>
<a name="l02838"></a>02838     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae6022544c2327996bf53d09f660eece7">mre</a>                          : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[14] to generate an interrupt. */</span>
<a name="l02839"></a>02839     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a8692b8b9ee6d3d3287a0b04f340b5713">rte</a>                          : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[13] to generate an interrupt. */</span>
<a name="l02840"></a>02840     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a48554a4a8597848398c3ad6dba912fe2">acto</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[12] to generate an interrupt. */</span>
<a name="l02841"></a>02841     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a70db37608eb5665591d3be8c6da987ca">rvdm</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[11] to generate an interrupt. */</span>
<a name="l02842"></a>02842     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a9f7924a553313de7a339857f9d0eda91">rumep</a>                        : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[10] to generate an interrupt. */</span>
<a name="l02843"></a>02843     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a67f129387cec605351cab74b57a3ce92">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[9] to generate an interrupt. */</span>
<a name="l02844"></a>02844     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae6876b1396006f459d0b8f22ab9e8a36">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[8] to generate an interrupt. */</span>
<a name="l02845"></a>02845     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a1f5a7a0301f055218308c2637fd397b0">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[7] to generate an interrupt. */</span>
<a name="l02846"></a>02846     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a877490e89a92bea54373d7548fecf455">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[6] to generate an interrupt. */</span>
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af668fbc694714db3de91ac7448633fa4">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[5] to generate an interrupt. */</span>
<a name="l02848"></a>02848     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ac9cac3cd16b36fe19f2318cb494f6d80">rpoison</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[4] to generate an interrupt. */</span>
<a name="l02849"></a>02849     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae931893fab5341604d15760b6cbf3bd1">recrce</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[3] to generate an interrupt. */</span>
<a name="l02850"></a>02850     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a68b5a1804f1c7dfcecee31bc92a081ec">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[2] to generate an interrupt. */</span>
<a name="l02851"></a>02851     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4a12ef6765346daa85ad63d4924b60c1">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[1] to generate an interrupt. */</span>
<a name="l02852"></a>02852     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a8a271d5b6dd1f1f51d67304b3b39e20c">spoison</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[0] to generate an interrupt. */</span>
<a name="l02853"></a>02853 <span class="preprocessor">#else</span>
<a name="l02854"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a8a271d5b6dd1f1f51d67304b3b39e20c">02854</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a8a271d5b6dd1f1f51d67304b3b39e20c">spoison</a>                      : 1;
<a name="l02855"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4a12ef6765346daa85ad63d4924b60c1">02855</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4a12ef6765346daa85ad63d4924b60c1">rtlpmal</a>                      : 1;
<a name="l02856"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a68b5a1804f1c7dfcecee31bc92a081ec">02856</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a68b5a1804f1c7dfcecee31bc92a081ec">rtlplle</a>                      : 1;
<a name="l02857"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae931893fab5341604d15760b6cbf3bd1">02857</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae931893fab5341604d15760b6cbf3bd1">recrce</a>                       : 1;
<a name="l02858"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ac9cac3cd16b36fe19f2318cb494f6d80">02858</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ac9cac3cd16b36fe19f2318cb494f6d80">rpoison</a>                      : 1;
<a name="l02859"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af668fbc694714db3de91ac7448633fa4">02859</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af668fbc694714db3de91ac7448633fa4">rcemrc</a>                       : 1;
<a name="l02860"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a877490e89a92bea54373d7548fecf455">02860</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a877490e89a92bea54373d7548fecf455">rnfemrc</a>                      : 1;
<a name="l02861"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a1f5a7a0301f055218308c2637fd397b0">02861</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a1f5a7a0301f055218308c2637fd397b0">rfemrc</a>                       : 1;
<a name="l02862"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae6876b1396006f459d0b8f22ab9e8a36">02862</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae6876b1396006f459d0b8f22ab9e8a36">rpmerc</a>                       : 1;
<a name="l02863"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a67f129387cec605351cab74b57a3ce92">02863</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a67f129387cec605351cab74b57a3ce92">rptamrc</a>                      : 1;
<a name="l02864"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a9f7924a553313de7a339857f9d0eda91">02864</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a9f7924a553313de7a339857f9d0eda91">rumep</a>                        : 1;
<a name="l02865"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a70db37608eb5665591d3be8c6da987ca">02865</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a70db37608eb5665591d3be8c6da987ca">rvdm</a>                         : 1;
<a name="l02866"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a48554a4a8597848398c3ad6dba912fe2">02866</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a48554a4a8597848398c3ad6dba912fe2">acto</a>                         : 1;
<a name="l02867"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a8692b8b9ee6d3d3287a0b04f340b5713">02867</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a8692b8b9ee6d3d3287a0b04f340b5713">rte</a>                          : 1;
<a name="l02868"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae6022544c2327996bf53d09f660eece7">02868</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae6022544c2327996bf53d09f660eece7">mre</a>                          : 1;
<a name="l02869"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a5517f6971ef9deb23047e806ebf9bd22">02869</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a5517f6971ef9deb23047e806ebf9bd22">rdwdle</a>                       : 1;
<a name="l02870"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a754af31ed5fe658eb56cd8b19dcc2d44">02870</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a754af31ed5fe658eb56cd8b19dcc2d44">rtwdle</a>                       : 1;
<a name="l02871"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aff97e7085d665237a652f1ce5aaaf640">02871</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aff97e7085d665237a652f1ce5aaaf640">dpeoosd</a>                      : 1;
<a name="l02872"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af0a1d23613a9732a8ed38c13a75f4428">02872</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af0a1d23613a9732a8ed38c13a75f4428">fcpvwt</a>                       : 1;
<a name="l02873"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af70eb19be236579e609d666650496a7d">02873</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#af70eb19be236579e609d666650496a7d">rpe</a>                          : 1;
<a name="l02874"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aab7e895d36105e4b5fc32ed485906e0f">02874</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aab7e895d36105e4b5fc32ed485906e0f">fcuv</a>                         : 1;
<a name="l02875"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a47aff5c3a4925937ab488a47d02eb553">02875</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a47aff5c3a4925937ab488a47d02eb553">rqo</a>                          : 1;
<a name="l02876"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae51e8be1428d98aab16cf9b332976348">02876</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ae51e8be1428d98aab16cf9b332976348">rauc</a>                         : 1;
<a name="l02877"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ab4938caf7b1f92e3358fde2d35b7e12b">02877</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ab4938caf7b1f92e3358fde2d35b7e12b">racur</a>                        : 1;
<a name="l02878"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a82011ae21fb6cbcca619b4428ae8530e">02878</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a82011ae21fb6cbcca619b4428ae8530e">racca</a>                        : 1;
<a name="l02879"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a2542a99a4806887d36d5d603f7686922">02879</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a2542a99a4806887d36d5d603f7686922">caar</a>                         : 1;
<a name="l02880"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a693f8550014f69c1135d5cadfa8b0e51">02880</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a693f8550014f69c1135d5cadfa8b0e51">rarwdns</a>                      : 1;
<a name="l02881"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aa901565e44e198463a602747a474e7d5">02881</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aa901565e44e198463a602747a474e7d5">ramtlp</a>                       : 1;
<a name="l02882"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a7f175fb8afe8befe3280c31081bcdd0a">02882</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a7f175fb8afe8befe3280c31081bcdd0a">racpp</a>                        : 1;
<a name="l02883"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a3a4c7353fd2a31687fa02a3f4468ee3f">02883</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a3a4c7353fd2a31687fa02a3f4468ee3f">rawwpp</a>                       : 1;
<a name="l02884"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a197e6545c1133586e3d1c8a2d5e6acc2">02884</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a197e6545c1133586e3d1c8a2d5e6acc2">ecrc_e</a>                       : 1;
<a name="l02885"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aab022706dfe0d882afb9b70a0aefd97f">02885</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aab022706dfe0d882afb9b70a0aefd97f">rtry_pe</a>                      : 1;
<a name="l02886"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a96a3af99e44b50fb1a62f84e6ced5beb">02886</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a96a3af99e44b50fb1a62f84e6ced5beb">hdrq_pe</a>                      : 1;
<a name="l02887"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a9984dcd1c4946888556f030b6da399f2">02887</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a9984dcd1c4946888556f030b6da399f2">datq_pe</a>                      : 1;
<a name="l02888"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#afb37d7c7322ac084cf42d5721a066908">02888</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#afb37d7c7322ac084cf42d5721a066908">tpfsbe0</a>                      : 1;
<a name="l02889"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ab059471b60471190c88dff801e7798a0">02889</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ab059471b60471190c88dff801e7798a0">tpfdbe0</a>                      : 1;
<a name="l02890"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aef05c51fa752ead54966a2bca30a4634">02890</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aef05c51fa752ead54966a2bca30a4634">tpfsbe1</a>                      : 1;
<a name="l02891"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a61189aed81ea55fcc1b0bdd2777f3f35">02891</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a61189aed81ea55fcc1b0bdd2777f3f35">tpfdbe1</a>                      : 1;
<a name="l02892"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a24d09771114626e0bd56d005a657cc7f">02892</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a24d09771114626e0bd56d005a657cc7f">tnfsbe0</a>                      : 1;
<a name="l02893"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a84db17bfdf779ef497ef170133ca54f7">02893</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a84db17bfdf779ef497ef170133ca54f7">tnfdbe0</a>                      : 1;
<a name="l02894"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a0b1e62765a45fef61fbc160261b8d00c">02894</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a0b1e62765a45fef61fbc160261b8d00c">tnfsbe1</a>                      : 1;
<a name="l02895"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a1c2a4ab411614ed27aadf22b1a3a9581">02895</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a1c2a4ab411614ed27aadf22b1a3a9581">tnfdbe1</a>                      : 1;
<a name="l02896"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4c09afc73597f39f8c02771e34d7e9e8">02896</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4c09afc73597f39f8c02771e34d7e9e8">tpcsbe0</a>                      : 1;
<a name="l02897"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aeb2ae4ab2d726e1529ff3b21369d36b6">02897</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aeb2ae4ab2d726e1529ff3b21369d36b6">tpcdbe0</a>                      : 1;
<a name="l02898"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ac0fb302f72ac9fc056b6be9df38b7e0d">02898</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#ac0fb302f72ac9fc056b6be9df38b7e0d">tpcsbe1</a>                      : 1;
<a name="l02899"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aea095093ff06a4729110e3befb96f910">02899</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#aea095093ff06a4729110e3befb96f910">tpcdbe1</a>                      : 1;
<a name="l02900"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4899e910d7e275c9f0288e266170a4c7">02900</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html#a4899e910d7e275c9f0288e266170a4c7">reserved_46_63</a>               : 18;
<a name="l02901"></a>02901 <span class="preprocessor">#endif</span>
<a name="l02902"></a>02902 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__dbg__info__en.html#a76b76e9319445a78ae00ce50beb3fbe1">s</a>;
<a name="l02903"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html">02903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html">cvmx_pemx_dbg_info_en_cn61xx</a> {
<a name="l02904"></a>02904 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02905"></a>02905 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aba310a6d2c332d37e64205fec45e97eb">reserved_31_63</a>               : 33;
<a name="l02906"></a>02906     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a3caea39a34da8d0f33202213b83843b0">ecrc_e</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[30] to generate an interrupt. */</span>
<a name="l02907"></a>02907     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#abdf6aa9f829c9dcbaf95515084c1a710">rawwpp</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[29] to generate an interrupt. */</span>
<a name="l02908"></a>02908     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a2e1e9ab658f2c771613717d18ef63f23">racpp</a>                        : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[28] to generate an interrupt. */</span>
<a name="l02909"></a>02909     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a27a898ddf6f4380da42691db0a6328d1">ramtlp</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[27] to generate an interrupt. */</span>
<a name="l02910"></a>02910     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a75069e8caa3675d687ddc1407b3e4fc1">rarwdns</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[26] to generate an interrupt. */</span>
<a name="l02911"></a>02911     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a5b9dd26b83cca90f98f105e4f572cc74">caar</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[25] to generate an interrupt. */</span>
<a name="l02912"></a>02912     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a60dc703b1ca3e737cb145d04e84fa9d2">racca</a>                        : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[24] to generate an interrupt. */</span>
<a name="l02913"></a>02913     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#abae5fa9397fe3872357cad9f8037e33f">racur</a>                        : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[23] to generate an interrupt. */</span>
<a name="l02914"></a>02914     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aca9165eb3325e4896dee896d84238d8a">rauc</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[22] to generate an interrupt. */</span>
<a name="l02915"></a>02915     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a017296c594880f2e2ac65695f82f3999">rqo</a>                          : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[21] to generate an interrupt. */</span>
<a name="l02916"></a>02916     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a3e08ad8b21fd6dba1a447f7077869aa7">fcuv</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[20] to generate an interrupt. */</span>
<a name="l02917"></a>02917     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ae9925006e48d03a477409428aa99f783">rpe</a>                          : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[19] to generate an interrupt. */</span>
<a name="l02918"></a>02918     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a711755669a1bd5fb94d7603c37cef02f">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[18] to generate an interrupt. */</span>
<a name="l02919"></a>02919     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a29fb2b95e0a522aa84476d15e631b54e">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[17] to generate an interrupt. */</span>
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ac66b7ffca9f6c976141f5b542bbe57e7">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[16] to generate an interrupt. */</span>
<a name="l02921"></a>02921     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a22a31cc60fe7993321a34e3c52040db7">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[15] to generate an interrupt. */</span>
<a name="l02922"></a>02922     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a0090c38383d85c22207de890f8ac6697">mre</a>                          : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[14] to generate an interrupt. */</span>
<a name="l02923"></a>02923     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aba0f88618d6b5c942cb33b853e270bda">rte</a>                          : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[13] to generate an interrupt. */</span>
<a name="l02924"></a>02924     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aea99da0ed59d0943b171b8b10fd881fb">acto</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[12] to generate an interrupt. */</span>
<a name="l02925"></a>02925     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad660cc51c26c1b5e3931ef89adb1bdf0">rvdm</a>                         : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[11] to generate an interrupt. */</span>
<a name="l02926"></a>02926     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a355a56d21cd1ba42403a31f7e66bb92b">rumep</a>                        : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[10] to generate an interrupt. */</span>
<a name="l02927"></a>02927     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a407c74eb7a642d85edc01c07532ce656">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[9] to generate an interrupt. */</span>
<a name="l02928"></a>02928     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad38b877f66e82b4eb34b4d0f3d29c48b">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[8] to generate an interrupt. */</span>
<a name="l02929"></a>02929     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad17b3ab03b9a589a403898b3645ba409">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[7] to generate an interrupt. */</span>
<a name="l02930"></a>02930     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a07e3801734aea552f9da10a845277442">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[6] to generate an interrupt. */</span>
<a name="l02931"></a>02931     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ac7c7a3d39b47122c7349e76cb83002bb">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[5] to generate an interrupt. */</span>
<a name="l02932"></a>02932     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a6f10b6be67489685a0f0d77fda72c5d5">rpoison</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[4] to generate an interrupt. */</span>
<a name="l02933"></a>02933     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a7237bd131d921855ca2a2fb654c660e5">recrce</a>                       : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[3] to generate an interrupt. */</span>
<a name="l02934"></a>02934     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aa822fc85dea5a25daf551ba54f8e6892">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[2] to generate an interrupt. */</span>
<a name="l02935"></a>02935     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a2cf0b24509868b870e8b3a5894ecf619">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[1] to generate an interrupt. */</span>
<a name="l02936"></a>02936     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a73715e8e4ef2ce2c97cf4dbf29029311">spoison</a>                      : 1;  <span class="comment">/**&lt; Allows PEM_DBG_INFO[0] to generate an interrupt. */</span>
<a name="l02937"></a>02937 <span class="preprocessor">#else</span>
<a name="l02938"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a73715e8e4ef2ce2c97cf4dbf29029311">02938</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a73715e8e4ef2ce2c97cf4dbf29029311">spoison</a>                      : 1;
<a name="l02939"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a2cf0b24509868b870e8b3a5894ecf619">02939</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a2cf0b24509868b870e8b3a5894ecf619">rtlpmal</a>                      : 1;
<a name="l02940"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aa822fc85dea5a25daf551ba54f8e6892">02940</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aa822fc85dea5a25daf551ba54f8e6892">rtlplle</a>                      : 1;
<a name="l02941"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a7237bd131d921855ca2a2fb654c660e5">02941</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a7237bd131d921855ca2a2fb654c660e5">recrce</a>                       : 1;
<a name="l02942"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a6f10b6be67489685a0f0d77fda72c5d5">02942</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a6f10b6be67489685a0f0d77fda72c5d5">rpoison</a>                      : 1;
<a name="l02943"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ac7c7a3d39b47122c7349e76cb83002bb">02943</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ac7c7a3d39b47122c7349e76cb83002bb">rcemrc</a>                       : 1;
<a name="l02944"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a07e3801734aea552f9da10a845277442">02944</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a07e3801734aea552f9da10a845277442">rnfemrc</a>                      : 1;
<a name="l02945"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad17b3ab03b9a589a403898b3645ba409">02945</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad17b3ab03b9a589a403898b3645ba409">rfemrc</a>                       : 1;
<a name="l02946"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad38b877f66e82b4eb34b4d0f3d29c48b">02946</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad38b877f66e82b4eb34b4d0f3d29c48b">rpmerc</a>                       : 1;
<a name="l02947"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a407c74eb7a642d85edc01c07532ce656">02947</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a407c74eb7a642d85edc01c07532ce656">rptamrc</a>                      : 1;
<a name="l02948"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a355a56d21cd1ba42403a31f7e66bb92b">02948</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a355a56d21cd1ba42403a31f7e66bb92b">rumep</a>                        : 1;
<a name="l02949"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad660cc51c26c1b5e3931ef89adb1bdf0">02949</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ad660cc51c26c1b5e3931ef89adb1bdf0">rvdm</a>                         : 1;
<a name="l02950"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aea99da0ed59d0943b171b8b10fd881fb">02950</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aea99da0ed59d0943b171b8b10fd881fb">acto</a>                         : 1;
<a name="l02951"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aba0f88618d6b5c942cb33b853e270bda">02951</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aba0f88618d6b5c942cb33b853e270bda">rte</a>                          : 1;
<a name="l02952"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a0090c38383d85c22207de890f8ac6697">02952</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a0090c38383d85c22207de890f8ac6697">mre</a>                          : 1;
<a name="l02953"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a22a31cc60fe7993321a34e3c52040db7">02953</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a22a31cc60fe7993321a34e3c52040db7">rdwdle</a>                       : 1;
<a name="l02954"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ac66b7ffca9f6c976141f5b542bbe57e7">02954</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ac66b7ffca9f6c976141f5b542bbe57e7">rtwdle</a>                       : 1;
<a name="l02955"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a29fb2b95e0a522aa84476d15e631b54e">02955</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a29fb2b95e0a522aa84476d15e631b54e">dpeoosd</a>                      : 1;
<a name="l02956"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a711755669a1bd5fb94d7603c37cef02f">02956</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a711755669a1bd5fb94d7603c37cef02f">fcpvwt</a>                       : 1;
<a name="l02957"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ae9925006e48d03a477409428aa99f783">02957</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#ae9925006e48d03a477409428aa99f783">rpe</a>                          : 1;
<a name="l02958"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a3e08ad8b21fd6dba1a447f7077869aa7">02958</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a3e08ad8b21fd6dba1a447f7077869aa7">fcuv</a>                         : 1;
<a name="l02959"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a017296c594880f2e2ac65695f82f3999">02959</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a017296c594880f2e2ac65695f82f3999">rqo</a>                          : 1;
<a name="l02960"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aca9165eb3325e4896dee896d84238d8a">02960</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aca9165eb3325e4896dee896d84238d8a">rauc</a>                         : 1;
<a name="l02961"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#abae5fa9397fe3872357cad9f8037e33f">02961</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#abae5fa9397fe3872357cad9f8037e33f">racur</a>                        : 1;
<a name="l02962"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a60dc703b1ca3e737cb145d04e84fa9d2">02962</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a60dc703b1ca3e737cb145d04e84fa9d2">racca</a>                        : 1;
<a name="l02963"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a5b9dd26b83cca90f98f105e4f572cc74">02963</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a5b9dd26b83cca90f98f105e4f572cc74">caar</a>                         : 1;
<a name="l02964"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a75069e8caa3675d687ddc1407b3e4fc1">02964</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a75069e8caa3675d687ddc1407b3e4fc1">rarwdns</a>                      : 1;
<a name="l02965"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a27a898ddf6f4380da42691db0a6328d1">02965</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a27a898ddf6f4380da42691db0a6328d1">ramtlp</a>                       : 1;
<a name="l02966"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a2e1e9ab658f2c771613717d18ef63f23">02966</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a2e1e9ab658f2c771613717d18ef63f23">racpp</a>                        : 1;
<a name="l02967"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#abdf6aa9f829c9dcbaf95515084c1a710">02967</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#abdf6aa9f829c9dcbaf95515084c1a710">rawwpp</a>                       : 1;
<a name="l02968"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a3caea39a34da8d0f33202213b83843b0">02968</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#a3caea39a34da8d0f33202213b83843b0">ecrc_e</a>                       : 1;
<a name="l02969"></a><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aba310a6d2c332d37e64205fec45e97eb">02969</a>     uint64_t <a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html#aba310a6d2c332d37e64205fec45e97eb">reserved_31_63</a>               : 33;
<a name="l02970"></a>02970 <span class="preprocessor">#endif</span>
<a name="l02971"></a>02971 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__dbg__info__en.html#a0ca4b88f988a74f2ab88cfa9eaca88b9">cn61xx</a>;
<a name="l02972"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#ab2ff58d31f3662879648deff7259e46c">02972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html">cvmx_pemx_dbg_info_en_cn61xx</a>   <a class="code" href="unioncvmx__pemx__dbg__info__en.html#ab2ff58d31f3662879648deff7259e46c">cn63xx</a>;
<a name="l02973"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#acfd1fa0eb1fa6bd419e24877843461b1">02973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html">cvmx_pemx_dbg_info_en_cn61xx</a>   <a class="code" href="unioncvmx__pemx__dbg__info__en.html#acfd1fa0eb1fa6bd419e24877843461b1">cn63xxp1</a>;
<a name="l02974"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#a03ef3dfebc0fd1a3a159c02165526a7f">02974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html">cvmx_pemx_dbg_info_en_cn61xx</a>   <a class="code" href="unioncvmx__pemx__dbg__info__en.html#a03ef3dfebc0fd1a3a159c02165526a7f">cn66xx</a>;
<a name="l02975"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#a1d799882e06a7c230aff616608039299">02975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html">cvmx_pemx_dbg_info_en_cn61xx</a>   <a class="code" href="unioncvmx__pemx__dbg__info__en.html#a1d799882e06a7c230aff616608039299">cn68xx</a>;
<a name="l02976"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#a905b3f5797afac0aede27ff4108d9852">02976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html">cvmx_pemx_dbg_info_en_cn61xx</a>   <a class="code" href="unioncvmx__pemx__dbg__info__en.html#a905b3f5797afac0aede27ff4108d9852">cn68xxp1</a>;
<a name="l02977"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#aa814b9f6f780d54440924f924ae8a467">02977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html">cvmx_pemx_dbg_info_en_s</a>        <a class="code" href="unioncvmx__pemx__dbg__info__en.html#aa814b9f6f780d54440924f924ae8a467">cn70xx</a>;
<a name="l02978"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#a088035dc45881380c7894404c7b516a1">02978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__s.html">cvmx_pemx_dbg_info_en_s</a>        <a class="code" href="unioncvmx__pemx__dbg__info__en.html#a088035dc45881380c7894404c7b516a1">cn70xxp1</a>;
<a name="l02979"></a><a class="code" href="unioncvmx__pemx__dbg__info__en.html#a21342977831f407ee7316878bfdf1d9f">02979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__dbg__info__en_1_1cvmx__pemx__dbg__info__en__cn61xx.html">cvmx_pemx_dbg_info_en_cn61xx</a>   <a class="code" href="unioncvmx__pemx__dbg__info__en.html#a21342977831f407ee7316878bfdf1d9f">cnf71xx</a>;
<a name="l02980"></a>02980 };
<a name="l02981"></a><a class="code" href="cvmx-pemx-defs_8h.html#a8a1fa7ed42aad9d035774ae58a48cad4">02981</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__dbg__info__en.html" title="cvmx_pem::_dbg_info_en">cvmx_pemx_dbg_info_en</a> <a class="code" href="unioncvmx__pemx__dbg__info__en.html" title="cvmx_pem::_dbg_info_en">cvmx_pemx_dbg_info_en_t</a>;
<a name="l02982"></a>02982 <span class="comment"></span>
<a name="l02983"></a>02983 <span class="comment">/**</span>
<a name="l02984"></a>02984 <span class="comment"> * cvmx_pem#_diag_status</span>
<a name="l02985"></a>02985 <span class="comment"> *</span>
<a name="l02986"></a>02986 <span class="comment"> * This register contains selection control for the core diagnostic bus.</span>
<a name="l02987"></a>02987 <span class="comment"> *</span>
<a name="l02988"></a>02988 <span class="comment"> */</span>
<a name="l02989"></a><a class="code" href="unioncvmx__pemx__diag__status.html">02989</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__diag__status.html" title="cvmx_pem::_diag_status">cvmx_pemx_diag_status</a> {
<a name="l02990"></a><a class="code" href="unioncvmx__pemx__diag__status.html#a5d9aeb7050fabffb6615bd767ae74ad9">02990</a>     uint64_t <a class="code" href="unioncvmx__pemx__diag__status.html#a5d9aeb7050fabffb6615bd767ae74ad9">u64</a>;
<a name="l02991"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html">02991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html">cvmx_pemx_diag_status_s</a> {
<a name="l02992"></a>02992 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02993"></a>02993 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a75022697874ba5c7fbc279876d9bdf0f">reserved_9_63</a>                : 55;
<a name="l02994"></a>02994     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a0e3335e58f264b6ee1e4dc5ca6d19b8a">pwrdwn</a>                       : 3;  <span class="comment">/**&lt; Current mac_phy_powerdown state. */</span>
<a name="l02995"></a>02995     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#afd41415b3358afbcd7eb621a3e529ec7">pm_dst</a>                       : 3;  <span class="comment">/**&lt; Current power management DSTATE. */</span>
<a name="l02996"></a>02996     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#ae45528ebf86277a80184caf093fdbf2d">pm_stat</a>                      : 1;  <span class="comment">/**&lt; Power management status. */</span>
<a name="l02997"></a>02997     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a00fc46ba794e329e7febb60ab45af040">pm_en</a>                        : 1;  <span class="comment">/**&lt; Power management event enable. */</span>
<a name="l02998"></a>02998     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#ac0262084143ff3eb2fdfef09956686b5">aux_en</a>                       : 1;  <span class="comment">/**&lt; Auxiliary power enable. */</span>
<a name="l02999"></a>02999 <span class="preprocessor">#else</span>
<a name="l03000"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#ac0262084143ff3eb2fdfef09956686b5">03000</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#ac0262084143ff3eb2fdfef09956686b5">aux_en</a>                       : 1;
<a name="l03001"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a00fc46ba794e329e7febb60ab45af040">03001</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a00fc46ba794e329e7febb60ab45af040">pm_en</a>                        : 1;
<a name="l03002"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#ae45528ebf86277a80184caf093fdbf2d">03002</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#ae45528ebf86277a80184caf093fdbf2d">pm_stat</a>                      : 1;
<a name="l03003"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#afd41415b3358afbcd7eb621a3e529ec7">03003</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#afd41415b3358afbcd7eb621a3e529ec7">pm_dst</a>                       : 3;
<a name="l03004"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a0e3335e58f264b6ee1e4dc5ca6d19b8a">03004</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a0e3335e58f264b6ee1e4dc5ca6d19b8a">pwrdwn</a>                       : 3;
<a name="l03005"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a75022697874ba5c7fbc279876d9bdf0f">03005</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__s.html#a75022697874ba5c7fbc279876d9bdf0f">reserved_9_63</a>                : 55;
<a name="l03006"></a>03006 <span class="preprocessor">#endif</span>
<a name="l03007"></a>03007 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__diag__status.html#aca29e5d1878d198e10b93e7d7afeca74">s</a>;
<a name="l03008"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html">03008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html">cvmx_pemx_diag_status_cn61xx</a> {
<a name="l03009"></a>03009 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03010"></a>03010 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a5096e7eebac5b4d497c0414934205719">reserved_4_63</a>                : 60;
<a name="l03011"></a>03011     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#ad8183a5bbad6400eab0c2e29569dabf2">pm_dst</a>                       : 1;  <span class="comment">/**&lt; Current power management DSTATE. */</span>
<a name="l03012"></a>03012     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a296fd8c5b4ad767eae8cdb4a01772d90">pm_stat</a>                      : 1;  <span class="comment">/**&lt; Power Management Status. */</span>
<a name="l03013"></a>03013     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#ac1523d80befbafc6dc03f5c44611a673">pm_en</a>                        : 1;  <span class="comment">/**&lt; Power Management Event Enable. */</span>
<a name="l03014"></a>03014     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a7f0747ca49268d3060a51e32b3f8e2ec">aux_en</a>                       : 1;  <span class="comment">/**&lt; Auxilary Power Enable. */</span>
<a name="l03015"></a>03015 <span class="preprocessor">#else</span>
<a name="l03016"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a7f0747ca49268d3060a51e32b3f8e2ec">03016</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a7f0747ca49268d3060a51e32b3f8e2ec">aux_en</a>                       : 1;
<a name="l03017"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#ac1523d80befbafc6dc03f5c44611a673">03017</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#ac1523d80befbafc6dc03f5c44611a673">pm_en</a>                        : 1;
<a name="l03018"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a296fd8c5b4ad767eae8cdb4a01772d90">03018</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a296fd8c5b4ad767eae8cdb4a01772d90">pm_stat</a>                      : 1;
<a name="l03019"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#ad8183a5bbad6400eab0c2e29569dabf2">03019</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#ad8183a5bbad6400eab0c2e29569dabf2">pm_dst</a>                       : 1;
<a name="l03020"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a5096e7eebac5b4d497c0414934205719">03020</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html#a5096e7eebac5b4d497c0414934205719">reserved_4_63</a>                : 60;
<a name="l03021"></a>03021 <span class="preprocessor">#endif</span>
<a name="l03022"></a>03022 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__diag__status.html#ab16a2ddc73ee5f8eaed6e78fb53ee02e">cn61xx</a>;
<a name="l03023"></a><a class="code" href="unioncvmx__pemx__diag__status.html#aaf1b6874d5b4b8ec62477297d1677ab2">03023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html">cvmx_pemx_diag_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#aaf1b6874d5b4b8ec62477297d1677ab2">cn63xx</a>;
<a name="l03024"></a><a class="code" href="unioncvmx__pemx__diag__status.html#a7b05bd451b69962a156b036fac4eafd0">03024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html">cvmx_pemx_diag_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#a7b05bd451b69962a156b036fac4eafd0">cn63xxp1</a>;
<a name="l03025"></a><a class="code" href="unioncvmx__pemx__diag__status.html#a170b3615f9cf26f1c0a151911a2729de">03025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html">cvmx_pemx_diag_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#a170b3615f9cf26f1c0a151911a2729de">cn66xx</a>;
<a name="l03026"></a><a class="code" href="unioncvmx__pemx__diag__status.html#aa39eb5c13c832212080b3166667c2986">03026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html">cvmx_pemx_diag_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#aa39eb5c13c832212080b3166667c2986">cn68xx</a>;
<a name="l03027"></a><a class="code" href="unioncvmx__pemx__diag__status.html#ae5f597f98fb5b1561eab5be4e5d49c57">03027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html">cvmx_pemx_diag_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#ae5f597f98fb5b1561eab5be4e5d49c57">cn68xxp1</a>;
<a name="l03028"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html">03028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html">cvmx_pemx_diag_status_cn70xx</a> {
<a name="l03029"></a>03029 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03030"></a>03030 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#ae6abe7991f2d9ed262d6e31929d20711">reserved_63_6</a>                : 58;
<a name="l03031"></a>03031     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#afa5294d1dda5f58e715e4ab4ab52ffb0">pm_dst</a>                       : 3;  <span class="comment">/**&lt; Current power management DSTATE. */</span>
<a name="l03032"></a>03032     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#a988f1210b93447146182d52a216aa0fd">pm_stat</a>                      : 1;  <span class="comment">/**&lt; Power Management Status. */</span>
<a name="l03033"></a>03033     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#aa2dc4adea1398825eb400df7f5ac5067">pm_en</a>                        : 1;  <span class="comment">/**&lt; Power Management Event Enable. */</span>
<a name="l03034"></a>03034     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#ad0676f1df6f3d6ed423d5dbcf7a18c25">aux_en</a>                       : 1;  <span class="comment">/**&lt; Auxilary Power Enable. */</span>
<a name="l03035"></a>03035 <span class="preprocessor">#else</span>
<a name="l03036"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#ad0676f1df6f3d6ed423d5dbcf7a18c25">03036</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#ad0676f1df6f3d6ed423d5dbcf7a18c25">aux_en</a>                       : 1;
<a name="l03037"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#aa2dc4adea1398825eb400df7f5ac5067">03037</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#aa2dc4adea1398825eb400df7f5ac5067">pm_en</a>                        : 1;
<a name="l03038"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#a988f1210b93447146182d52a216aa0fd">03038</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#a988f1210b93447146182d52a216aa0fd">pm_stat</a>                      : 1;
<a name="l03039"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#afa5294d1dda5f58e715e4ab4ab52ffb0">03039</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#afa5294d1dda5f58e715e4ab4ab52ffb0">pm_dst</a>                       : 3;
<a name="l03040"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#ae6abe7991f2d9ed262d6e31929d20711">03040</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html#ae6abe7991f2d9ed262d6e31929d20711">reserved_63_6</a>                : 58;
<a name="l03041"></a>03041 <span class="preprocessor">#endif</span>
<a name="l03042"></a>03042 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__diag__status.html#a26c4934e3fe2a71c2365f8584ab8b3d6">cn70xx</a>;
<a name="l03043"></a><a class="code" href="unioncvmx__pemx__diag__status.html#a4efcccec05d3ed5a3ed68aa50be46ae6">03043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn70xx.html">cvmx_pemx_diag_status_cn70xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#a4efcccec05d3ed5a3ed68aa50be46ae6">cn70xxp1</a>;
<a name="l03044"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html">03044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html">cvmx_pemx_diag_status_cn73xx</a> {
<a name="l03045"></a>03045 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03046"></a>03046 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#aaa0735b5670617d7e03862c944dedee6">reserved_63_9</a>                : 55;
<a name="l03047"></a>03047     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#aa763a7434665e8a201f4faacbc4c678b">pwrdwn</a>                       : 3;  <span class="comment">/**&lt; Current mac_phy_powerdown state. */</span>
<a name="l03048"></a>03048     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a3a1c823c1c8c2e0e175d304930848e34">pm_dst</a>                       : 3;  <span class="comment">/**&lt; Current power management DSTATE. */</span>
<a name="l03049"></a>03049     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a8a4afbccfcb0400543a41abce585c588">pm_stat</a>                      : 1;  <span class="comment">/**&lt; Power management status. */</span>
<a name="l03050"></a>03050     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a1fd8e78c7407fee1631e81f39f08ca24">pm_en</a>                        : 1;  <span class="comment">/**&lt; Power management event enable. */</span>
<a name="l03051"></a>03051     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a26ce77c146c79d9e763e7bc615963efc">aux_en</a>                       : 1;  <span class="comment">/**&lt; Auxiliary power enable. */</span>
<a name="l03052"></a>03052 <span class="preprocessor">#else</span>
<a name="l03053"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a26ce77c146c79d9e763e7bc615963efc">03053</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a26ce77c146c79d9e763e7bc615963efc">aux_en</a>                       : 1;
<a name="l03054"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a1fd8e78c7407fee1631e81f39f08ca24">03054</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a1fd8e78c7407fee1631e81f39f08ca24">pm_en</a>                        : 1;
<a name="l03055"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a8a4afbccfcb0400543a41abce585c588">03055</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a8a4afbccfcb0400543a41abce585c588">pm_stat</a>                      : 1;
<a name="l03056"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a3a1c823c1c8c2e0e175d304930848e34">03056</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#a3a1c823c1c8c2e0e175d304930848e34">pm_dst</a>                       : 3;
<a name="l03057"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#aa763a7434665e8a201f4faacbc4c678b">03057</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#aa763a7434665e8a201f4faacbc4c678b">pwrdwn</a>                       : 3;
<a name="l03058"></a><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#aaa0735b5670617d7e03862c944dedee6">03058</a>     uint64_t <a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html#aaa0735b5670617d7e03862c944dedee6">reserved_63_9</a>                : 55;
<a name="l03059"></a>03059 <span class="preprocessor">#endif</span>
<a name="l03060"></a>03060 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__diag__status.html#ac4a213c11250f8f738c729b93ba40c10">cn73xx</a>;
<a name="l03061"></a><a class="code" href="unioncvmx__pemx__diag__status.html#a37aa95a673b1988d0feab6a4a42f7f36">03061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html">cvmx_pemx_diag_status_cn73xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#a37aa95a673b1988d0feab6a4a42f7f36">cn78xx</a>;
<a name="l03062"></a><a class="code" href="unioncvmx__pemx__diag__status.html#afb628f1d36f1da55b7f344a54a5556c5">03062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html">cvmx_pemx_diag_status_cn73xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#afb628f1d36f1da55b7f344a54a5556c5">cn78xxp1</a>;
<a name="l03063"></a><a class="code" href="unioncvmx__pemx__diag__status.html#a74ce0574d8432c162b1b802f0009ebe4">03063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn61xx.html">cvmx_pemx_diag_status_cn61xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#a74ce0574d8432c162b1b802f0009ebe4">cnf71xx</a>;
<a name="l03064"></a><a class="code" href="unioncvmx__pemx__diag__status.html#ad35fcd0e41247ae3263cc0c4ae52d4f5">03064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__diag__status_1_1cvmx__pemx__diag__status__cn73xx.html">cvmx_pemx_diag_status_cn73xx</a>   <a class="code" href="unioncvmx__pemx__diag__status.html#ad35fcd0e41247ae3263cc0c4ae52d4f5">cnf75xx</a>;
<a name="l03065"></a>03065 };
<a name="l03066"></a><a class="code" href="cvmx-pemx-defs_8h.html#ac6ecb92cbcc9da5e23d45bcc058d6366">03066</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__diag__status.html" title="cvmx_pem::_diag_status">cvmx_pemx_diag_status</a> <a class="code" href="unioncvmx__pemx__diag__status.html" title="cvmx_pem::_diag_status">cvmx_pemx_diag_status_t</a>;
<a name="l03067"></a>03067 <span class="comment"></span>
<a name="l03068"></a>03068 <span class="comment">/**</span>
<a name="l03069"></a>03069 <span class="comment"> * cvmx_pem#_ecc_ena</span>
<a name="l03070"></a>03070 <span class="comment"> *</span>
<a name="l03071"></a>03071 <span class="comment"> * Contains enables for TLP FIFO ECC RAMs.</span>
<a name="l03072"></a>03072 <span class="comment"> *</span>
<a name="l03073"></a>03073 <span class="comment"> */</span>
<a name="l03074"></a><a class="code" href="unioncvmx__pemx__ecc__ena.html">03074</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__ecc__ena.html" title="cvmx_pem::_ecc_ena">cvmx_pemx_ecc_ena</a> {
<a name="l03075"></a><a class="code" href="unioncvmx__pemx__ecc__ena.html#a580204bdc5dc2bf2d9660a47b4e99df5">03075</a>     uint64_t <a class="code" href="unioncvmx__pemx__ecc__ena.html#a580204bdc5dc2bf2d9660a47b4e99df5">u64</a>;
<a name="l03076"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html">03076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html">cvmx_pemx_ecc_ena_s</a> {
<a name="l03077"></a>03077 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03078"></a>03078 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a8f167ca232ddead0b15a9dff6c7459f5">reserved_35_63</a>               : 29;
<a name="l03079"></a>03079     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a4fe53ef6a6fe305a97217985802e8fc8">qhdr_b1_ena</a>                  : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s Q HDR Bank1 RAM. */</span>
<a name="l03080"></a>03080     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a9da259adec7c531b0f3d81da3f77fb0d">qhdr_b0_ena</a>                  : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s Q HDR Bank0 RAM. */</span>
<a name="l03081"></a>03081     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a81bdd51ee38c387c752a00050541daa0">rtry_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s RETRY RA. */</span>
<a name="l03082"></a>03082     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#ac36f1313621a42ed7924f83ff9d59c05">reserved_11_31</a>               : 21;
<a name="l03083"></a>03083     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a24b2fae53dd2985cc4038b88fa932c0e">m2s_c_ena</a>                    : 1;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l03084"></a>03084     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a838b2c180cf8c8a0a6a00707974b6bb6">m2s_d_ena</a>                    : 1;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l03085"></a>03085     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a5997f2b3dd4fcc1c81d12eed184ce7c1">c_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL control FIFO. */</span>
<a name="l03086"></a>03086     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#ae3ac75013d2e4335a0bccc5df356877d">c_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data1 FIFO. */</span>
<a name="l03087"></a>03087     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a2a3316d7a8c84f534cfc0b9a16f0fbcd">c_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data0 FIFO. */</span>
<a name="l03088"></a>03088     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#acc66341fbbedf7f2cadc98a3b856d4fa">reserved_0_5</a>                 : 6;
<a name="l03089"></a>03089 <span class="preprocessor">#else</span>
<a name="l03090"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#acc66341fbbedf7f2cadc98a3b856d4fa">03090</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#acc66341fbbedf7f2cadc98a3b856d4fa">reserved_0_5</a>                 : 6;
<a name="l03091"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a2a3316d7a8c84f534cfc0b9a16f0fbcd">03091</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a2a3316d7a8c84f534cfc0b9a16f0fbcd">c_d0_ena</a>                     : 1;
<a name="l03092"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#ae3ac75013d2e4335a0bccc5df356877d">03092</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#ae3ac75013d2e4335a0bccc5df356877d">c_d1_ena</a>                     : 1;
<a name="l03093"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a5997f2b3dd4fcc1c81d12eed184ce7c1">03093</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a5997f2b3dd4fcc1c81d12eed184ce7c1">c_c_ena</a>                      : 1;
<a name="l03094"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a838b2c180cf8c8a0a6a00707974b6bb6">03094</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a838b2c180cf8c8a0a6a00707974b6bb6">m2s_d_ena</a>                    : 1;
<a name="l03095"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a24b2fae53dd2985cc4038b88fa932c0e">03095</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a24b2fae53dd2985cc4038b88fa932c0e">m2s_c_ena</a>                    : 1;
<a name="l03096"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#ac36f1313621a42ed7924f83ff9d59c05">03096</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#ac36f1313621a42ed7924f83ff9d59c05">reserved_11_31</a>               : 21;
<a name="l03097"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a81bdd51ee38c387c752a00050541daa0">03097</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a81bdd51ee38c387c752a00050541daa0">rtry_ena</a>                     : 1;
<a name="l03098"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a9da259adec7c531b0f3d81da3f77fb0d">03098</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a9da259adec7c531b0f3d81da3f77fb0d">qhdr_b0_ena</a>                  : 1;
<a name="l03099"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a4fe53ef6a6fe305a97217985802e8fc8">03099</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a4fe53ef6a6fe305a97217985802e8fc8">qhdr_b1_ena</a>                  : 1;
<a name="l03100"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a8f167ca232ddead0b15a9dff6c7459f5">03100</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__s.html#a8f167ca232ddead0b15a9dff6c7459f5">reserved_35_63</a>               : 29;
<a name="l03101"></a>03101 <span class="preprocessor">#endif</span>
<a name="l03102"></a>03102 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ecc__ena.html#abafae06b1ee31dfcf29b7bebee7fb1b0">s</a>;
<a name="l03103"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html">03103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html">cvmx_pemx_ecc_ena_cn70xx</a> {
<a name="l03104"></a>03104 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03105"></a>03105 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a92287a1a41ca2659a2d76ff324c688c4">reserved_6_63</a>                : 58;
<a name="l03106"></a>03106     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac9d01ac02f56756ec7d89b32d9314e73">tlp_nc_ena</a>                   : 1;  <span class="comment">/**&lt; ECC enable for TLP Non-Posted ctl Fifo */</span>
<a name="l03107"></a>03107     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a184b55e57ccc0b875d7a79145b3d773a">tlp_nd_ena</a>                   : 1;  <span class="comment">/**&lt; ECC enable for TLP Non-Posted data Fifo */</span>
<a name="l03108"></a>03108     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac0db6720eaa445a273fd3c1706ee1f60">tlp_pc_ena</a>                   : 1;  <span class="comment">/**&lt; ECC enable for TLP Posted ctl Fifo */</span>
<a name="l03109"></a>03109     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ae69c100157c042bcb04eceba58f2274e">tlp_pd_ena</a>                   : 1;  <span class="comment">/**&lt; ECC enable for TLP Posted data Fifo */</span>
<a name="l03110"></a>03110     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac1e2a6b99d2fc0580d1fdfa7820003e5">tlp_cc_ena</a>                   : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL ctl Fifo */</span>
<a name="l03111"></a>03111     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a9ddf6dbea72ef0957cd2d0048ec23f4d">tlp_cd_ena</a>                   : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data Fifo */</span>
<a name="l03112"></a>03112 <span class="preprocessor">#else</span>
<a name="l03113"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a9ddf6dbea72ef0957cd2d0048ec23f4d">03113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a9ddf6dbea72ef0957cd2d0048ec23f4d">tlp_cd_ena</a>                   : 1;
<a name="l03114"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac1e2a6b99d2fc0580d1fdfa7820003e5">03114</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac1e2a6b99d2fc0580d1fdfa7820003e5">tlp_cc_ena</a>                   : 1;
<a name="l03115"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ae69c100157c042bcb04eceba58f2274e">03115</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ae69c100157c042bcb04eceba58f2274e">tlp_pd_ena</a>                   : 1;
<a name="l03116"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac0db6720eaa445a273fd3c1706ee1f60">03116</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac0db6720eaa445a273fd3c1706ee1f60">tlp_pc_ena</a>                   : 1;
<a name="l03117"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a184b55e57ccc0b875d7a79145b3d773a">03117</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a184b55e57ccc0b875d7a79145b3d773a">tlp_nd_ena</a>                   : 1;
<a name="l03118"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac9d01ac02f56756ec7d89b32d9314e73">03118</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#ac9d01ac02f56756ec7d89b32d9314e73">tlp_nc_ena</a>                   : 1;
<a name="l03119"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a92287a1a41ca2659a2d76ff324c688c4">03119</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html#a92287a1a41ca2659a2d76ff324c688c4">reserved_6_63</a>                : 58;
<a name="l03120"></a>03120 <span class="preprocessor">#endif</span>
<a name="l03121"></a>03121 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ecc__ena.html#ae4c58cf973c006517983cf92d3d2882d">cn70xx</a>;
<a name="l03122"></a><a class="code" href="unioncvmx__pemx__ecc__ena.html#a003bd7527235896e05f7b029538c97e7">03122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn70xx.html">cvmx_pemx_ecc_ena_cn70xx</a>       <a class="code" href="unioncvmx__pemx__ecc__ena.html#a003bd7527235896e05f7b029538c97e7">cn70xxp1</a>;
<a name="l03123"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html">03123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html">cvmx_pemx_ecc_ena_cn73xx</a> {
<a name="l03124"></a>03124 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03125"></a>03125 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a7259ad68f026dd1cff853e6f5d226257">reserved_35_63</a>               : 29;
<a name="l03126"></a>03126     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#af44c8df7ffccfa2ef26f6682b2bb8fec">qhdr_b1_ena</a>                  : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s Q HDR Bank1 RAM. */</span>
<a name="l03127"></a>03127     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a25f738b709543a44497ea7f6285ababb">qhdr_b0_ena</a>                  : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s Q HDR Bank0 RAM. */</span>
<a name="l03128"></a>03128     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a38933c55b24e9483d08076e78b490866">rtry_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s RETRY RA. */</span>
<a name="l03129"></a>03129     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a42077044924af48c6c64759d8e6819a5">reserved_11_31</a>               : 21;
<a name="l03130"></a>03130     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a2c110bad4dfbf45e271c8d546a3ee27c">m2s_c_ena</a>                    : 1;  <span class="comment">/**&lt; ECC enable for M2S Control FIFO. */</span>
<a name="l03131"></a>03131     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a3051a561a41d2e526f742835d90c7128">m2s_d_ena</a>                    : 1;  <span class="comment">/**&lt; ECC enable for M2S Data FIFO. */</span>
<a name="l03132"></a>03132     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a7dbfccaebf121ab55d6f3c29641fdbc1">c_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL control FIFO. */</span>
<a name="l03133"></a>03133     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a6050f532d67ad986c0b2b15b7c39b99d">c_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data1 FIFO. */</span>
<a name="l03134"></a>03134     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#ad0e8a1def991d7347fdcb54d421476b7">c_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data0 FIFO. */</span>
<a name="l03135"></a>03135     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#af575a160f97364aa987612aac11de496">n_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP NP control FIFO. */</span>
<a name="l03136"></a>03136     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a6dc9c4d31138d16f8fbb751489d9a9ca">n_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP NP data1 FIFO. */</span>
<a name="l03137"></a>03137     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#aaaa13dc643af8db3956b4d7d0035a09a">n_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP NP data0 FIFO. */</span>
<a name="l03138"></a>03138     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#aa863f5ff28270093374e354b763fc907">p_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP posted control FIFO. */</span>
<a name="l03139"></a>03139     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a69f649b45b70af372dc47aabca7430b6">p_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP posted data1 FIFO. */</span>
<a name="l03140"></a>03140     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#ab48b3e99e3ea9774ff2ad5eea159c5b7">p_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP posted data0 FIFO. */</span>
<a name="l03141"></a>03141 <span class="preprocessor">#else</span>
<a name="l03142"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#ab48b3e99e3ea9774ff2ad5eea159c5b7">03142</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#ab48b3e99e3ea9774ff2ad5eea159c5b7">p_d0_ena</a>                     : 1;
<a name="l03143"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a69f649b45b70af372dc47aabca7430b6">03143</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a69f649b45b70af372dc47aabca7430b6">p_d1_ena</a>                     : 1;
<a name="l03144"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#aa863f5ff28270093374e354b763fc907">03144</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#aa863f5ff28270093374e354b763fc907">p_c_ena</a>                      : 1;
<a name="l03145"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#aaaa13dc643af8db3956b4d7d0035a09a">03145</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#aaaa13dc643af8db3956b4d7d0035a09a">n_d0_ena</a>                     : 1;
<a name="l03146"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a6dc9c4d31138d16f8fbb751489d9a9ca">03146</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a6dc9c4d31138d16f8fbb751489d9a9ca">n_d1_ena</a>                     : 1;
<a name="l03147"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#af575a160f97364aa987612aac11de496">03147</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#af575a160f97364aa987612aac11de496">n_c_ena</a>                      : 1;
<a name="l03148"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#ad0e8a1def991d7347fdcb54d421476b7">03148</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#ad0e8a1def991d7347fdcb54d421476b7">c_d0_ena</a>                     : 1;
<a name="l03149"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a6050f532d67ad986c0b2b15b7c39b99d">03149</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a6050f532d67ad986c0b2b15b7c39b99d">c_d1_ena</a>                     : 1;
<a name="l03150"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a7dbfccaebf121ab55d6f3c29641fdbc1">03150</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a7dbfccaebf121ab55d6f3c29641fdbc1">c_c_ena</a>                      : 1;
<a name="l03151"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a3051a561a41d2e526f742835d90c7128">03151</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a3051a561a41d2e526f742835d90c7128">m2s_d_ena</a>                    : 1;
<a name="l03152"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a2c110bad4dfbf45e271c8d546a3ee27c">03152</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a2c110bad4dfbf45e271c8d546a3ee27c">m2s_c_ena</a>                    : 1;
<a name="l03153"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a42077044924af48c6c64759d8e6819a5">03153</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a42077044924af48c6c64759d8e6819a5">reserved_11_31</a>               : 21;
<a name="l03154"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a38933c55b24e9483d08076e78b490866">03154</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a38933c55b24e9483d08076e78b490866">rtry_ena</a>                     : 1;
<a name="l03155"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a25f738b709543a44497ea7f6285ababb">03155</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a25f738b709543a44497ea7f6285ababb">qhdr_b0_ena</a>                  : 1;
<a name="l03156"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#af44c8df7ffccfa2ef26f6682b2bb8fec">03156</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#af44c8df7ffccfa2ef26f6682b2bb8fec">qhdr_b1_ena</a>                  : 1;
<a name="l03157"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a7259ad68f026dd1cff853e6f5d226257">03157</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html#a7259ad68f026dd1cff853e6f5d226257">reserved_35_63</a>               : 29;
<a name="l03158"></a>03158 <span class="preprocessor">#endif</span>
<a name="l03159"></a>03159 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ecc__ena.html#a9a5d72096d5a05166abbd65c33571e34">cn73xx</a>;
<a name="l03160"></a><a class="code" href="unioncvmx__pemx__ecc__ena.html#ab36e9e4e8fe50b5190e1e9998bae4d52">03160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html">cvmx_pemx_ecc_ena_cn73xx</a>       <a class="code" href="unioncvmx__pemx__ecc__ena.html#ab36e9e4e8fe50b5190e1e9998bae4d52">cn78xx</a>;
<a name="l03161"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html">03161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html">cvmx_pemx_ecc_ena_cn78xxp1</a> {
<a name="l03162"></a>03162 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03163"></a>03163 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a608cfc67f51e28f66c4ec227f67b41c5">reserved_35_63</a>               : 29;
<a name="l03164"></a>03164     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a7780700ed8c4cbd75989a452c68a17f6">qhdr_b1_ena</a>                  : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s Q HDR Bank1 RAM. */</span>
<a name="l03165"></a>03165     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#acdf420ddc23f9d1573b4e53f5398eefb">qhdr_b0_ena</a>                  : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s Q HDR Bank0 RAM. */</span>
<a name="l03166"></a>03166     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3974e0db5d939da03fd64e4bd5b0a2b7">rtry_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s RETRY RA. */</span>
<a name="l03167"></a>03167     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a937e738b01c22f850e0e9016b776acec">reserved_9_31</a>                : 23;
<a name="l03168"></a>03168     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a96a47642889110c0f4fd51b5d705cd5d">c_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL control FIFO. */</span>
<a name="l03169"></a>03169     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#acb4f786ec31b5cc6610538094b62bdd2">c_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data1 FIFO. */</span>
<a name="l03170"></a>03170     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#aa04d0b22f597c8df3a40e78732c1ab84">c_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data0 FIFO. */</span>
<a name="l03171"></a>03171     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a2daf5b9da2bbe4ea0e6e2c2194777e4d">n_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP NP control FIFO. */</span>
<a name="l03172"></a>03172     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a2d8f89715b0d268172d66347019e958f">n_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP NP data1 FIFO. */</span>
<a name="l03173"></a>03173     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#ae8e38d62ae94a224b97b7beb1c88ebad">n_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP NP data0 FIFO. */</span>
<a name="l03174"></a>03174     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3dd55a154c6a1fccc599d1f6e0976289">p_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP posted control FIFO. */</span>
<a name="l03175"></a>03175     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3133837463ca8cb18c0c86f79e787892">p_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP posted data1 FIFO. */</span>
<a name="l03176"></a>03176     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a609ea390520a57b535428551d5b064a3">p_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP posted data0 FIFO. */</span>
<a name="l03177"></a>03177 <span class="preprocessor">#else</span>
<a name="l03178"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a609ea390520a57b535428551d5b064a3">03178</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a609ea390520a57b535428551d5b064a3">p_d0_ena</a>                     : 1;
<a name="l03179"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3133837463ca8cb18c0c86f79e787892">03179</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3133837463ca8cb18c0c86f79e787892">p_d1_ena</a>                     : 1;
<a name="l03180"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3dd55a154c6a1fccc599d1f6e0976289">03180</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3dd55a154c6a1fccc599d1f6e0976289">p_c_ena</a>                      : 1;
<a name="l03181"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#ae8e38d62ae94a224b97b7beb1c88ebad">03181</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#ae8e38d62ae94a224b97b7beb1c88ebad">n_d0_ena</a>                     : 1;
<a name="l03182"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a2d8f89715b0d268172d66347019e958f">03182</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a2d8f89715b0d268172d66347019e958f">n_d1_ena</a>                     : 1;
<a name="l03183"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a2daf5b9da2bbe4ea0e6e2c2194777e4d">03183</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a2daf5b9da2bbe4ea0e6e2c2194777e4d">n_c_ena</a>                      : 1;
<a name="l03184"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#aa04d0b22f597c8df3a40e78732c1ab84">03184</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#aa04d0b22f597c8df3a40e78732c1ab84">c_d0_ena</a>                     : 1;
<a name="l03185"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#acb4f786ec31b5cc6610538094b62bdd2">03185</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#acb4f786ec31b5cc6610538094b62bdd2">c_d1_ena</a>                     : 1;
<a name="l03186"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a96a47642889110c0f4fd51b5d705cd5d">03186</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a96a47642889110c0f4fd51b5d705cd5d">c_c_ena</a>                      : 1;
<a name="l03187"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a937e738b01c22f850e0e9016b776acec">03187</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a937e738b01c22f850e0e9016b776acec">reserved_9_31</a>                : 23;
<a name="l03188"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3974e0db5d939da03fd64e4bd5b0a2b7">03188</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a3974e0db5d939da03fd64e4bd5b0a2b7">rtry_ena</a>                     : 1;
<a name="l03189"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#acdf420ddc23f9d1573b4e53f5398eefb">03189</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#acdf420ddc23f9d1573b4e53f5398eefb">qhdr_b0_ena</a>                  : 1;
<a name="l03190"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a7780700ed8c4cbd75989a452c68a17f6">03190</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a7780700ed8c4cbd75989a452c68a17f6">qhdr_b1_ena</a>                  : 1;
<a name="l03191"></a><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a608cfc67f51e28f66c4ec227f67b41c5">03191</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn78xxp1.html#a608cfc67f51e28f66c4ec227f67b41c5">reserved_35_63</a>               : 29;
<a name="l03192"></a>03192 <span class="preprocessor">#endif</span>
<a name="l03193"></a>03193 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ecc__ena.html#ac6fb7c52fc913ab0af85e8711db933c7">cn78xxp1</a>;
<a name="l03194"></a><a class="code" href="unioncvmx__pemx__ecc__ena.html#a927d32ab130a692ec76d3f80617accc0">03194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__ena_1_1cvmx__pemx__ecc__ena__cn73xx.html">cvmx_pemx_ecc_ena_cn73xx</a>       <a class="code" href="unioncvmx__pemx__ecc__ena.html#a927d32ab130a692ec76d3f80617accc0">cnf75xx</a>;
<a name="l03195"></a>03195 };
<a name="l03196"></a><a class="code" href="cvmx-pemx-defs_8h.html#a33ca2c20125fd7aeb52916500182ed53">03196</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__ecc__ena.html" title="cvmx_pem::_ecc_ena">cvmx_pemx_ecc_ena</a> <a class="code" href="unioncvmx__pemx__ecc__ena.html" title="cvmx_pem::_ecc_ena">cvmx_pemx_ecc_ena_t</a>;
<a name="l03197"></a>03197 <span class="comment"></span>
<a name="l03198"></a>03198 <span class="comment">/**</span>
<a name="l03199"></a>03199 <span class="comment"> * cvmx_pem#_ecc_synd_ctrl</span>
<a name="l03200"></a>03200 <span class="comment"> *</span>
<a name="l03201"></a>03201 <span class="comment"> * This register contains syndrome control for TLP FIFO ECC RAMs.</span>
<a name="l03202"></a>03202 <span class="comment"> *</span>
<a name="l03203"></a>03203 <span class="comment"> */</span>
<a name="l03204"></a><a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html">03204</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html" title="cvmx_pem::_ecc_synd_ctrl">cvmx_pemx_ecc_synd_ctrl</a> {
<a name="l03205"></a><a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#aef0ab567920e8c86d2c8e6db60e2fba7">03205</a>     uint64_t <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#aef0ab567920e8c86d2c8e6db60e2fba7">u64</a>;
<a name="l03206"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html">03206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html">cvmx_pemx_ecc_synd_ctrl_s</a> {
<a name="l03207"></a>03207 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03208"></a>03208 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a0c07885f4485b80359932d2de811f526">reserved_38_63</a>               : 26;
<a name="l03209"></a>03209     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ac56e4b70a94b78714ffdf3748de73109">qhdr_b1_syn</a>                  : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s Q HDR Bank1 RAM. */</span>
<a name="l03210"></a>03210     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#abfe878b9b809cf42e88f5ca25c8b70d3">qhdr_b0_syn</a>                  : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s Q HDR Bank0 RAM. */</span>
<a name="l03211"></a>03211     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a8069d2319ab4667d1b8cd8c63c7509e9">rtry_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s RETRY RAM. */</span>
<a name="l03212"></a>03212     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#aee244b67412d9d9a8f15df092d4ebd97">reserved_22_31</a>               : 10;
<a name="l03213"></a>03213     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ac56cdcac7df3f8e1191550a9a2f2add6">m2s_c_syn</a>                    : 2;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l03214"></a>03214     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a0c90dd2d1048a133da58dd6d0caebdda">m2s_d_syn</a>                    : 2;  <span class="comment">/**&lt; Not supported. */</span>
<a name="l03215"></a>03215     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a6081ef6d96e15360761f37c513b93cff">c_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL control FIFO. */</span>
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ae0e68ae43ea9ebdb92969e64534c0118">c_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL data1 FIFO. */</span>
<a name="l03217"></a>03217     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#aa0877a18ce1ef18008d5cdd9aadd0c4a">c_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL data0 FIFO. */</span>
<a name="l03218"></a>03218     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a04f3f3d4f9537a038f698fe1a92a377a">reserved_0_11</a>                : 12;
<a name="l03219"></a>03219 <span class="preprocessor">#else</span>
<a name="l03220"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a04f3f3d4f9537a038f698fe1a92a377a">03220</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a04f3f3d4f9537a038f698fe1a92a377a">reserved_0_11</a>                : 12;
<a name="l03221"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#aa0877a18ce1ef18008d5cdd9aadd0c4a">03221</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#aa0877a18ce1ef18008d5cdd9aadd0c4a">c_d0_syn</a>                     : 2;
<a name="l03222"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ae0e68ae43ea9ebdb92969e64534c0118">03222</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ae0e68ae43ea9ebdb92969e64534c0118">c_d1_syn</a>                     : 2;
<a name="l03223"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a6081ef6d96e15360761f37c513b93cff">03223</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a6081ef6d96e15360761f37c513b93cff">c_c_syn</a>                      : 2;
<a name="l03224"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a0c90dd2d1048a133da58dd6d0caebdda">03224</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a0c90dd2d1048a133da58dd6d0caebdda">m2s_d_syn</a>                    : 2;
<a name="l03225"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ac56cdcac7df3f8e1191550a9a2f2add6">03225</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ac56cdcac7df3f8e1191550a9a2f2add6">m2s_c_syn</a>                    : 2;
<a name="l03226"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#aee244b67412d9d9a8f15df092d4ebd97">03226</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#aee244b67412d9d9a8f15df092d4ebd97">reserved_22_31</a>               : 10;
<a name="l03227"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a8069d2319ab4667d1b8cd8c63c7509e9">03227</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a8069d2319ab4667d1b8cd8c63c7509e9">rtry_syn</a>                     : 2;
<a name="l03228"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#abfe878b9b809cf42e88f5ca25c8b70d3">03228</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#abfe878b9b809cf42e88f5ca25c8b70d3">qhdr_b0_syn</a>                  : 2;
<a name="l03229"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ac56e4b70a94b78714ffdf3748de73109">03229</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#ac56e4b70a94b78714ffdf3748de73109">qhdr_b1_syn</a>                  : 2;
<a name="l03230"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a0c07885f4485b80359932d2de811f526">03230</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__s.html#a0c07885f4485b80359932d2de811f526">reserved_38_63</a>               : 26;
<a name="l03231"></a>03231 <span class="preprocessor">#endif</span>
<a name="l03232"></a>03232 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#ac562ddb23e878ef12b1afe201e0e5302">s</a>;
<a name="l03233"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html">03233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html">cvmx_pemx_ecc_synd_ctrl_cn70xx</a> {
<a name="l03234"></a>03234 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03235"></a>03235 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#ac1ac95eb657cca623536a2b132efb190">reserved_12_63</a>               : 52;
<a name="l03236"></a>03236     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a11eea0c73a41b96ebcc1f390ade50cb2">tlp_nc_syn</a>                   : 2;  <span class="comment">/**&lt; Syndrome Flip bits for TLP Non-Posted ctl Fifo */</span>
<a name="l03237"></a>03237     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a2bf0f09307e099804e4c8a9179efca35">tlp_nd_syn</a>                   : 2;  <span class="comment">/**&lt; Syndrome Flip bits for TLP Non-Posted data Fifo */</span>
<a name="l03238"></a>03238     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#adb69daecbf2f285bff8e29079fa9cd1e">tlp_pc_syn</a>                   : 2;  <span class="comment">/**&lt; Syndrome Flip bits for TLP Posted ctl Fifo */</span>
<a name="l03239"></a>03239     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a5c609f1385586b38f62e3a1ff363cdf5">tlp_pd_syn</a>                   : 2;  <span class="comment">/**&lt; Syndrome Flip bits for TLP Posted data Fifo */</span>
<a name="l03240"></a>03240     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#ae72140f4f99f90adc4f0541907126304">tlp_cc_syn</a>                   : 2;  <span class="comment">/**&lt; Syndrome Flip bits for TLP CPL ctl Fifo */</span>
<a name="l03241"></a>03241     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#abc79264f7fae7654ad571b521ca8079e">tlp_cd_syn</a>                   : 2;  <span class="comment">/**&lt; Syndrome Flip bits for TLP CPL data Fifo */</span>
<a name="l03242"></a>03242 <span class="preprocessor">#else</span>
<a name="l03243"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#abc79264f7fae7654ad571b521ca8079e">03243</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#abc79264f7fae7654ad571b521ca8079e">tlp_cd_syn</a>                   : 2;
<a name="l03244"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#ae72140f4f99f90adc4f0541907126304">03244</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#ae72140f4f99f90adc4f0541907126304">tlp_cc_syn</a>                   : 2;
<a name="l03245"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a5c609f1385586b38f62e3a1ff363cdf5">03245</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a5c609f1385586b38f62e3a1ff363cdf5">tlp_pd_syn</a>                   : 2;
<a name="l03246"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#adb69daecbf2f285bff8e29079fa9cd1e">03246</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#adb69daecbf2f285bff8e29079fa9cd1e">tlp_pc_syn</a>                   : 2;
<a name="l03247"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a2bf0f09307e099804e4c8a9179efca35">03247</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a2bf0f09307e099804e4c8a9179efca35">tlp_nd_syn</a>                   : 2;
<a name="l03248"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a11eea0c73a41b96ebcc1f390ade50cb2">03248</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#a11eea0c73a41b96ebcc1f390ade50cb2">tlp_nc_syn</a>                   : 2;
<a name="l03249"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#ac1ac95eb657cca623536a2b132efb190">03249</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html#ac1ac95eb657cca623536a2b132efb190">reserved_12_63</a>               : 52;
<a name="l03250"></a>03250 <span class="preprocessor">#endif</span>
<a name="l03251"></a>03251 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#ad490cbe7f6551712d89390f201300e6a">cn70xx</a>;
<a name="l03252"></a><a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#a2244eafe5c00d9144edb3c1985c65538">03252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn70xx.html">cvmx_pemx_ecc_synd_ctrl_cn70xx</a> <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#a2244eafe5c00d9144edb3c1985c65538">cn70xxp1</a>;
<a name="l03253"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html">03253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html">cvmx_pemx_ecc_synd_ctrl_cn73xx</a> {
<a name="l03254"></a>03254 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03255"></a>03255 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a1a25905400d01b2924ce3fac3a12bdbe">reserved_38_63</a>               : 26;
<a name="l03256"></a>03256     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a6769fc2e3245750ffc54444c0a3bbe5c">qhdr_b1_syn</a>                  : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s Q HDR Bank1 RAM. */</span>
<a name="l03257"></a>03257     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a805830a315f042f830ed13aad2d0a4c4">qhdr_b0_syn</a>                  : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s Q HDR Bank0 RAM. */</span>
<a name="l03258"></a>03258     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a7c6326a3fb367db3ad54ee2de900421f">rtry_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s RETRY RAM. */</span>
<a name="l03259"></a>03259     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a039ec2651163f3fd86d16bf1f8443567">reserved_22_31</a>               : 10;
<a name="l03260"></a>03260     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#ac12eae3a87976a2d16b91a1b88279d83">m2s_c_syn</a>                    : 2;  <span class="comment">/**&lt; Syndrome flip bits for M2S Control FIFO. */</span>
<a name="l03261"></a>03261     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a9f9c150a1ef0e777e90686d133d94496">m2s_d_syn</a>                    : 2;  <span class="comment">/**&lt; Syndrome flip bits for M2S Data FIFO. */</span>
<a name="l03262"></a>03262     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a3b3b4dff479a997c395644e9e99f12d0">c_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL control FIFO. */</span>
<a name="l03263"></a>03263     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a43d0f6e4e70a7f83b68ec4fbd595ebab">c_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL data1 FIFO. */</span>
<a name="l03264"></a>03264     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a48b808cb936f1a5dbe613f3e9ad83982">c_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL data0 FIFO. */</span>
<a name="l03265"></a>03265     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a4b326b77ec6cf60037bb678a3fb8eeda">n_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP control FIFO. */</span>
<a name="l03266"></a>03266     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a872085f8645147c000aac490ec86284f">n_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP data1 FIFO. */</span>
<a name="l03267"></a>03267     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#ad88c687aa5730f93cdfd5a1e5e49d680">n_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP data0 FIFO. */</span>
<a name="l03268"></a>03268     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a64b68f15e5770b49ca212a2c8ccae6d2">p_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted control FIFO. */</span>
<a name="l03269"></a>03269     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a3016d80e6aacf4ad7289bcf2647a9b5d">p_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted data1 FIFO. */</span>
<a name="l03270"></a>03270     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a028759125e3201181daf93b36eda9c69">p_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted data0 FIFO. */</span>
<a name="l03271"></a>03271 <span class="preprocessor">#else</span>
<a name="l03272"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a028759125e3201181daf93b36eda9c69">03272</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a028759125e3201181daf93b36eda9c69">p_d0_syn</a>                     : 2;
<a name="l03273"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a3016d80e6aacf4ad7289bcf2647a9b5d">03273</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a3016d80e6aacf4ad7289bcf2647a9b5d">p_d1_syn</a>                     : 2;
<a name="l03274"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a64b68f15e5770b49ca212a2c8ccae6d2">03274</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a64b68f15e5770b49ca212a2c8ccae6d2">p_c_syn</a>                      : 2;
<a name="l03275"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#ad88c687aa5730f93cdfd5a1e5e49d680">03275</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#ad88c687aa5730f93cdfd5a1e5e49d680">n_d0_syn</a>                     : 2;
<a name="l03276"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a872085f8645147c000aac490ec86284f">03276</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a872085f8645147c000aac490ec86284f">n_d1_syn</a>                     : 2;
<a name="l03277"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a4b326b77ec6cf60037bb678a3fb8eeda">03277</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a4b326b77ec6cf60037bb678a3fb8eeda">n_c_syn</a>                      : 2;
<a name="l03278"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a48b808cb936f1a5dbe613f3e9ad83982">03278</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a48b808cb936f1a5dbe613f3e9ad83982">c_d0_syn</a>                     : 2;
<a name="l03279"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a43d0f6e4e70a7f83b68ec4fbd595ebab">03279</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a43d0f6e4e70a7f83b68ec4fbd595ebab">c_d1_syn</a>                     : 2;
<a name="l03280"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a3b3b4dff479a997c395644e9e99f12d0">03280</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a3b3b4dff479a997c395644e9e99f12d0">c_c_syn</a>                      : 2;
<a name="l03281"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a9f9c150a1ef0e777e90686d133d94496">03281</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a9f9c150a1ef0e777e90686d133d94496">m2s_d_syn</a>                    : 2;
<a name="l03282"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#ac12eae3a87976a2d16b91a1b88279d83">03282</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#ac12eae3a87976a2d16b91a1b88279d83">m2s_c_syn</a>                    : 2;
<a name="l03283"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a039ec2651163f3fd86d16bf1f8443567">03283</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a039ec2651163f3fd86d16bf1f8443567">reserved_22_31</a>               : 10;
<a name="l03284"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a7c6326a3fb367db3ad54ee2de900421f">03284</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a7c6326a3fb367db3ad54ee2de900421f">rtry_syn</a>                     : 2;
<a name="l03285"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a805830a315f042f830ed13aad2d0a4c4">03285</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a805830a315f042f830ed13aad2d0a4c4">qhdr_b0_syn</a>                  : 2;
<a name="l03286"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a6769fc2e3245750ffc54444c0a3bbe5c">03286</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a6769fc2e3245750ffc54444c0a3bbe5c">qhdr_b1_syn</a>                  : 2;
<a name="l03287"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a1a25905400d01b2924ce3fac3a12bdbe">03287</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html#a1a25905400d01b2924ce3fac3a12bdbe">reserved_38_63</a>               : 26;
<a name="l03288"></a>03288 <span class="preprocessor">#endif</span>
<a name="l03289"></a>03289 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#a375b33fd9fb9900c2df88f3acffdb6dd">cn73xx</a>;
<a name="l03290"></a><a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#a11ead0ec62494d1ce0035893cc040e82">03290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html">cvmx_pemx_ecc_synd_ctrl_cn73xx</a> <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#a11ead0ec62494d1ce0035893cc040e82">cn78xx</a>;
<a name="l03291"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html">03291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html">cvmx_pemx_ecc_synd_ctrl_cn78xxp1</a> {
<a name="l03292"></a>03292 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03293"></a>03293 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a47f7e602c98bfe7573660815f86ddc22">reserved_38_63</a>               : 26;
<a name="l03294"></a>03294     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a032b0f502d7fc3bb11735b31ecfd8100">qhdr_b1_syn</a>                  : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s Q HDR Bank1 RAM. */</span>
<a name="l03295"></a>03295     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a666c9fab5c0d6e8134b11ab8fed3ee15">qhdr_b0_syn</a>                  : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s Q HDR Bank0 RAM. */</span>
<a name="l03296"></a>03296     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a0152e730a92254124396c328b2ac6f9d">rtry_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s RETRY RAM. */</span>
<a name="l03297"></a>03297     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#ac220f3a1de603b41f4eb69aeb88a9704">reserved_18_31</a>               : 14;
<a name="l03298"></a>03298     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a91284e783ec136a23b9ef7adecd48880">c_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL control FIFO. */</span>
<a name="l03299"></a>03299     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a9ed8fab68c8291f62ed9682df06e426b">c_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL data1 FIFO. */</span>
<a name="l03300"></a>03300     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#ae6b7a49290087fc961d2a137a8b76b47">c_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL data0 FIFO. */</span>
<a name="l03301"></a>03301     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a3d6b592af659296531c20331f6090460">n_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP control FIFO. */</span>
<a name="l03302"></a>03302     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a28068fb2f2ae3c42a22c7b26e62069a7">n_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP data1 FIFO. */</span>
<a name="l03303"></a>03303     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a074d644f1caf9730c070b3cbefa43af5">n_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP data0 FIFO. */</span>
<a name="l03304"></a>03304     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a3025fccb2741971d9bbf0420aefc4be7">p_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted control FIFO. */</span>
<a name="l03305"></a>03305     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a4d3b040a1ab4c9123eb942bd75250c54">p_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted data1 FIFO. */</span>
<a name="l03306"></a>03306     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a8a81d0e45dd9bde2edbf0211275d878c">p_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted data0 FIFO. */</span>
<a name="l03307"></a>03307 <span class="preprocessor">#else</span>
<a name="l03308"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a8a81d0e45dd9bde2edbf0211275d878c">03308</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a8a81d0e45dd9bde2edbf0211275d878c">p_d0_syn</a>                     : 2;
<a name="l03309"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a4d3b040a1ab4c9123eb942bd75250c54">03309</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a4d3b040a1ab4c9123eb942bd75250c54">p_d1_syn</a>                     : 2;
<a name="l03310"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a3025fccb2741971d9bbf0420aefc4be7">03310</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a3025fccb2741971d9bbf0420aefc4be7">p_c_syn</a>                      : 2;
<a name="l03311"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a074d644f1caf9730c070b3cbefa43af5">03311</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a074d644f1caf9730c070b3cbefa43af5">n_d0_syn</a>                     : 2;
<a name="l03312"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a28068fb2f2ae3c42a22c7b26e62069a7">03312</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a28068fb2f2ae3c42a22c7b26e62069a7">n_d1_syn</a>                     : 2;
<a name="l03313"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a3d6b592af659296531c20331f6090460">03313</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a3d6b592af659296531c20331f6090460">n_c_syn</a>                      : 2;
<a name="l03314"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#ae6b7a49290087fc961d2a137a8b76b47">03314</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#ae6b7a49290087fc961d2a137a8b76b47">c_d0_syn</a>                     : 2;
<a name="l03315"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a9ed8fab68c8291f62ed9682df06e426b">03315</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a9ed8fab68c8291f62ed9682df06e426b">c_d1_syn</a>                     : 2;
<a name="l03316"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a91284e783ec136a23b9ef7adecd48880">03316</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a91284e783ec136a23b9ef7adecd48880">c_c_syn</a>                      : 2;
<a name="l03317"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#ac220f3a1de603b41f4eb69aeb88a9704">03317</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#ac220f3a1de603b41f4eb69aeb88a9704">reserved_18_31</a>               : 14;
<a name="l03318"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a0152e730a92254124396c328b2ac6f9d">03318</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a0152e730a92254124396c328b2ac6f9d">rtry_syn</a>                     : 2;
<a name="l03319"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a666c9fab5c0d6e8134b11ab8fed3ee15">03319</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a666c9fab5c0d6e8134b11ab8fed3ee15">qhdr_b0_syn</a>                  : 2;
<a name="l03320"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a032b0f502d7fc3bb11735b31ecfd8100">03320</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a032b0f502d7fc3bb11735b31ecfd8100">qhdr_b1_syn</a>                  : 2;
<a name="l03321"></a><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a47f7e602c98bfe7573660815f86ddc22">03321</a>     uint64_t <a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn78xxp1.html#a47f7e602c98bfe7573660815f86ddc22">reserved_38_63</a>               : 26;
<a name="l03322"></a>03322 <span class="preprocessor">#endif</span>
<a name="l03323"></a>03323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#a5690b0388d34db88d57647d5fab085da">cn78xxp1</a>;
<a name="l03324"></a><a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#a8b87120feb389daf7f880be57ae62540">03324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__ecc__synd__ctrl_1_1cvmx__pemx__ecc__synd__ctrl__cn73xx.html">cvmx_pemx_ecc_synd_ctrl_cn73xx</a> <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html#a8b87120feb389daf7f880be57ae62540">cnf75xx</a>;
<a name="l03325"></a>03325 };
<a name="l03326"></a><a class="code" href="cvmx-pemx-defs_8h.html#a4d219072c30dc9d137a29f4359c4d09d">03326</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html" title="cvmx_pem::_ecc_synd_ctrl">cvmx_pemx_ecc_synd_ctrl</a> <a class="code" href="unioncvmx__pemx__ecc__synd__ctrl.html" title="cvmx_pem::_ecc_synd_ctrl">cvmx_pemx_ecc_synd_ctrl_t</a>;
<a name="l03327"></a>03327 <span class="comment"></span>
<a name="l03328"></a>03328 <span class="comment">/**</span>
<a name="l03329"></a>03329 <span class="comment"> * cvmx_pem#_eco</span>
<a name="l03330"></a>03330 <span class="comment"> */</span>
<a name="l03331"></a><a class="code" href="unioncvmx__pemx__eco.html">03331</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__eco.html" title="cvmx_pem::_eco">cvmx_pemx_eco</a> {
<a name="l03332"></a><a class="code" href="unioncvmx__pemx__eco.html#a5fd574e36a1a67a6ac3144b80b6ac126">03332</a>     uint64_t <a class="code" href="unioncvmx__pemx__eco.html#a5fd574e36a1a67a6ac3144b80b6ac126">u64</a>;
<a name="l03333"></a><a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html">03333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html">cvmx_pemx_eco_s</a> {
<a name="l03334"></a>03334 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03335"></a>03335 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html#a75bed561f708e1be86f2c05d0184a5b3">reserved_8_63</a>                : 56;
<a name="l03336"></a>03336     uint64_t <a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html#a7e674cee0010ead857805a0b128b3dbf">eco_rw</a>                       : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l03337"></a>03337 <span class="preprocessor">#else</span>
<a name="l03338"></a><a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html#a7e674cee0010ead857805a0b128b3dbf">03338</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html#a7e674cee0010ead857805a0b128b3dbf">eco_rw</a>                       : 8;
<a name="l03339"></a><a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html#a75bed561f708e1be86f2c05d0184a5b3">03339</a>     uint64_t <a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html#a75bed561f708e1be86f2c05d0184a5b3">reserved_8_63</a>                : 56;
<a name="l03340"></a>03340 <span class="preprocessor">#endif</span>
<a name="l03341"></a>03341 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__eco.html#a7114a1c987611153b77a5eed39a89802">s</a>;
<a name="l03342"></a><a class="code" href="unioncvmx__pemx__eco.html#aebfff5af3ff1190de823aec983bb6afa">03342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html">cvmx_pemx_eco_s</a>                <a class="code" href="unioncvmx__pemx__eco.html#aebfff5af3ff1190de823aec983bb6afa">cn73xx</a>;
<a name="l03343"></a><a class="code" href="unioncvmx__pemx__eco.html#a5abc329122d64cf3bc40dbee146ce426">03343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html">cvmx_pemx_eco_s</a>                <a class="code" href="unioncvmx__pemx__eco.html#a5abc329122d64cf3bc40dbee146ce426">cn78xx</a>;
<a name="l03344"></a><a class="code" href="unioncvmx__pemx__eco.html#a9a19207245f5a6663f0edc18268f3a4a">03344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__eco_1_1cvmx__pemx__eco__s.html">cvmx_pemx_eco_s</a>                <a class="code" href="unioncvmx__pemx__eco.html#a9a19207245f5a6663f0edc18268f3a4a">cnf75xx</a>;
<a name="l03345"></a>03345 };
<a name="l03346"></a><a class="code" href="cvmx-pemx-defs_8h.html#a4520592789c5be0590adae191f113f69">03346</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__eco.html" title="cvmx_pem::_eco">cvmx_pemx_eco</a> <a class="code" href="unioncvmx__pemx__eco.html" title="cvmx_pem::_eco">cvmx_pemx_eco_t</a>;
<a name="l03347"></a>03347 <span class="comment"></span>
<a name="l03348"></a>03348 <span class="comment">/**</span>
<a name="l03349"></a>03349 <span class="comment"> * cvmx_pem#_flr_glblcnt_ctl</span>
<a name="l03350"></a>03350 <span class="comment"> */</span>
<a name="l03351"></a><a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html">03351</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html" title="cvmx_pem::_flr_glblcnt_ctl">cvmx_pemx_flr_glblcnt_ctl</a> {
<a name="l03352"></a><a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#aff86b3a1bf38b042d08dba1bdd5d7554">03352</a>     uint64_t <a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#aff86b3a1bf38b042d08dba1bdd5d7554">u64</a>;
<a name="l03353"></a><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html">03353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html">cvmx_pemx_flr_glblcnt_ctl_s</a> {
<a name="l03354"></a>03354 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03355"></a>03355 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#a2b86b8f1defde8aa3fcd3292936e5368">reserved_4_63</a>                : 60;
<a name="l03356"></a>03356     uint64_t <a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#acddd9184236459cf5dba27d511f7ac5c">chge</a>                         : 1;  <span class="comment">/**&lt; When set, the default 25ms expiration of the Function Level Reset</span>
<a name="l03357"></a>03357 <span class="comment">                                                         global counter can be changed. */</span>
<a name="l03358"></a>03358     uint64_t <a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#a60976f67bfd771b1bfc3e079c57b5aee">inc</a>                          : 1;  <span class="comment">/**&lt; When CHGE is set, this bit determines if the 25ms expiration of the Function</span>
<a name="l03359"></a>03359 <span class="comment">                                                         Level Reset global counter will be increased (set) or decreased (not set). */</span>
<a name="l03360"></a>03360     uint64_t <a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#ae93b7d5b02c4f81794da30233d97e5dd">delta</a>                        : 2;  <span class="comment">/**&lt; When CHGE is set, this field determines the delta time to increase/decrease</span>
<a name="l03361"></a>03361 <span class="comment">                                                         the 25ms expiration of the Function Level Reset global counter.</span>
<a name="l03362"></a>03362 <span class="comment">                                                         0x0 = 1ms.</span>
<a name="l03363"></a>03363 <span class="comment">                                                         0x1 = 2ms.</span>
<a name="l03364"></a>03364 <span class="comment">                                                         0x2 = 4ms.</span>
<a name="l03365"></a>03365 <span class="comment">                                                         0x3 = 8ms. */</span>
<a name="l03366"></a>03366 <span class="preprocessor">#else</span>
<a name="l03367"></a><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#ae93b7d5b02c4f81794da30233d97e5dd">03367</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#ae93b7d5b02c4f81794da30233d97e5dd">delta</a>                        : 2;
<a name="l03368"></a><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#a60976f67bfd771b1bfc3e079c57b5aee">03368</a>     uint64_t <a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#a60976f67bfd771b1bfc3e079c57b5aee">inc</a>                          : 1;
<a name="l03369"></a><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#acddd9184236459cf5dba27d511f7ac5c">03369</a>     uint64_t <a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#acddd9184236459cf5dba27d511f7ac5c">chge</a>                         : 1;
<a name="l03370"></a><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#a2b86b8f1defde8aa3fcd3292936e5368">03370</a>     uint64_t <a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html#a2b86b8f1defde8aa3fcd3292936e5368">reserved_4_63</a>                : 60;
<a name="l03371"></a>03371 <span class="preprocessor">#endif</span>
<a name="l03372"></a>03372 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#a0be0e7a6edf02451d9db63f1760a6584">s</a>;
<a name="l03373"></a><a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#aeb85a411710519a0e4960d7fc7546d93">03373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html">cvmx_pemx_flr_glblcnt_ctl_s</a>    <a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#aeb85a411710519a0e4960d7fc7546d93">cn73xx</a>;
<a name="l03374"></a><a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#ab1e6287daa184c235a8f96e6b5779b62">03374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html">cvmx_pemx_flr_glblcnt_ctl_s</a>    <a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#ab1e6287daa184c235a8f96e6b5779b62">cn78xx</a>;
<a name="l03375"></a><a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#aa102d23a00c01ba8c4eef43454b8b56f">03375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__glblcnt__ctl_1_1cvmx__pemx__flr__glblcnt__ctl__s.html">cvmx_pemx_flr_glblcnt_ctl_s</a>    <a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html#aa102d23a00c01ba8c4eef43454b8b56f">cnf75xx</a>;
<a name="l03376"></a>03376 };
<a name="l03377"></a><a class="code" href="cvmx-pemx-defs_8h.html#a84507c892b6f8200048496dc36b24478">03377</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html" title="cvmx_pem::_flr_glblcnt_ctl">cvmx_pemx_flr_glblcnt_ctl</a> <a class="code" href="unioncvmx__pemx__flr__glblcnt__ctl.html" title="cvmx_pem::_flr_glblcnt_ctl">cvmx_pemx_flr_glblcnt_ctl_t</a>;
<a name="l03378"></a>03378 <span class="comment"></span>
<a name="l03379"></a>03379 <span class="comment">/**</span>
<a name="l03380"></a>03380 <span class="comment"> * cvmx_pem#_flr_pf0_vf_stopreq</span>
<a name="l03381"></a>03381 <span class="comment"> *</span>
<a name="l03382"></a>03382 <span class="comment"> * Hardware automatically sets the STOPREQ bit for the VF when it enters a</span>
<a name="l03383"></a>03383 <span class="comment"> * Function Level Reset (FLR).  Software is responsible for clearing the STOPREQ</span>
<a name="l03384"></a>03384 <span class="comment"> * bit but must not do so prior to hardware taking down the FLR, which could be</span>
<a name="l03385"></a>03385 <span class="comment"> * as long as 100ms.  It may be appropriate for software to wait longer before clearing</span>
<a name="l03386"></a>03386 <span class="comment"> * STOPREQ, software may need to drain deep DPI queues for example.</span>
<a name="l03387"></a>03387 <span class="comment"> * Whenever PEM receives a request mastered by CNXXXX over S2M (i.e. P or NP),</span>
<a name="l03388"></a>03388 <span class="comment"> * when STOPREQ is set for the function, PEM will discard the outgoing request</span>
<a name="l03389"></a>03389 <span class="comment"> * before sending it to the PCIe core.  If a NP, PEM will schedule an immediate</span>
<a name="l03390"></a>03390 <span class="comment"> * SWI_RSP_ERROR completion for the request - no timeout is required.</span>
<a name="l03391"></a>03391 <span class="comment"> *</span>
<a name="l03392"></a>03392 <span class="comment"> * STOPREQ mimics the behavior of PCIEEPVF()_CFG001[ME] for outbound requests that will</span>
<a name="l03393"></a>03393 <span class="comment"> * master the PCIe bus (P and NP).</span>
<a name="l03394"></a>03394 <span class="comment"> *</span>
<a name="l03395"></a>03395 <span class="comment"> * Note that STOPREQ will have no effect on completions returned by CNXXXX over the S2M,</span>
<a name="l03396"></a>03396 <span class="comment"> * nor on M2S traffic.</span>
<a name="l03397"></a>03397 <span class="comment"> */</span>
<a name="l03398"></a><a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html">03398</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html" title="cvmx_pem::_flr_pf0_vf_stopreq">cvmx_pemx_flr_pf0_vf_stopreq</a> {
<a name="l03399"></a><a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a47a3b962d8b3993a1ca6a9d5a210e700">03399</a>     uint64_t <a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a47a3b962d8b3993a1ca6a9d5a210e700">u64</a>;
<a name="l03400"></a><a class="code" href="structcvmx__pemx__flr__pf0__vf__stopreq_1_1cvmx__pemx__flr__pf0__vf__stopreq__s.html">03400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__pf0__vf__stopreq_1_1cvmx__pemx__flr__pf0__vf__stopreq__s.html">cvmx_pemx_flr_pf0_vf_stopreq_s</a> {
<a name="l03401"></a>03401 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03402"></a>03402 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__pf0__vf__stopreq_1_1cvmx__pemx__flr__pf0__vf__stopreq__s.html#a2c4e96a7764e209b359d2d82b44cf170">vf_stopreq</a>                   : 64; <span class="comment">/**&lt; STOPREQ for the 64 VFs in PF0. */</span>
<a name="l03403"></a>03403 <span class="preprocessor">#else</span>
<a name="l03404"></a><a class="code" href="structcvmx__pemx__flr__pf0__vf__stopreq_1_1cvmx__pemx__flr__pf0__vf__stopreq__s.html#a2c4e96a7764e209b359d2d82b44cf170">03404</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__pf0__vf__stopreq_1_1cvmx__pemx__flr__pf0__vf__stopreq__s.html#a2c4e96a7764e209b359d2d82b44cf170">vf_stopreq</a>                   : 64;
<a name="l03405"></a>03405 <span class="preprocessor">#endif</span>
<a name="l03406"></a>03406 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a7c1ccd0a891430fc86204c5e3508a1e5">s</a>;
<a name="l03407"></a><a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a992d03235df5d6e3f031644c5c8bfa72">03407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__pf0__vf__stopreq_1_1cvmx__pemx__flr__pf0__vf__stopreq__s.html">cvmx_pemx_flr_pf0_vf_stopreq_s</a> <a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a992d03235df5d6e3f031644c5c8bfa72">cn73xx</a>;
<a name="l03408"></a><a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a675671d529fe38fe891261bfd8d817ad">03408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__pf0__vf__stopreq_1_1cvmx__pemx__flr__pf0__vf__stopreq__s.html">cvmx_pemx_flr_pf0_vf_stopreq_s</a> <a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a675671d529fe38fe891261bfd8d817ad">cn78xx</a>;
<a name="l03409"></a><a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a9e9a7a266b752d110031d4a266aa8d2b">03409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__pf0__vf__stopreq_1_1cvmx__pemx__flr__pf0__vf__stopreq__s.html">cvmx_pemx_flr_pf0_vf_stopreq_s</a> <a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html#a9e9a7a266b752d110031d4a266aa8d2b">cnf75xx</a>;
<a name="l03410"></a>03410 };
<a name="l03411"></a><a class="code" href="cvmx-pemx-defs_8h.html#a7f123e4b6a72c0426c3c29c26031695e">03411</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html" title="cvmx_pem::_flr_pf0_vf_stopreq">cvmx_pemx_flr_pf0_vf_stopreq</a> <a class="code" href="unioncvmx__pemx__flr__pf0__vf__stopreq.html" title="cvmx_pem::_flr_pf0_vf_stopreq">cvmx_pemx_flr_pf0_vf_stopreq_t</a>;
<a name="l03412"></a>03412 <span class="comment"></span>
<a name="l03413"></a>03413 <span class="comment">/**</span>
<a name="l03414"></a>03414 <span class="comment"> * cvmx_pem#_flr_pf_stopreq</span>
<a name="l03415"></a>03415 <span class="comment"> *</span>
<a name="l03416"></a>03416 <span class="comment"> * Hardware automatically sets the STOPREQ bit for the PF when it enters a</span>
<a name="l03417"></a>03417 <span class="comment"> * Function Level Reset (FLR).  Software is responsible for clearing the STOPREQ</span>
<a name="l03418"></a>03418 <span class="comment"> * bit but must not do so prior to hardware taking down the FLR, which could be</span>
<a name="l03419"></a>03419 <span class="comment"> * as long as 100ms.  It may be appropriate for software to wait longer before clearing</span>
<a name="l03420"></a>03420 <span class="comment"> * STOPREQ, software may need to drain deep DPI queues for example.</span>
<a name="l03421"></a>03421 <span class="comment"> * Whenever PEM receives a PF or child VF request mastered by CNXXXX over S2M (i.e. P or NP),</span>
<a name="l03422"></a>03422 <span class="comment"> * when STOPREQ is set for the function, PEM will discard the outgoing request</span>
<a name="l03423"></a>03423 <span class="comment"> * before sending it to the PCIe core.  If a NP, PEM will schedule an immediate</span>
<a name="l03424"></a>03424 <span class="comment"> * SWI_RSP_ERROR completion for the request - no timeout is required.</span>
<a name="l03425"></a>03425 <span class="comment"> *</span>
<a name="l03426"></a>03426 <span class="comment"> * STOPREQ mimics the behavior of PCIEEP()_CFG001[ME] for outbound requests that will</span>
<a name="l03427"></a>03427 <span class="comment"> * master the PCIe bus (P and NP).</span>
<a name="l03428"></a>03428 <span class="comment"> *</span>
<a name="l03429"></a>03429 <span class="comment"> * Note that STOPREQ will have no effect on completions returned by CNXXXX over the S2M,</span>
<a name="l03430"></a>03430 <span class="comment"> * nor on M2S traffic.</span>
<a name="l03431"></a>03431 <span class="comment"> *</span>
<a name="l03432"></a>03432 <span class="comment"> * Note that when a PF()_STOPREQ is set, none of the associated</span>
<a name="l03433"></a>03433 <span class="comment"> * PEM()_FLR_PF()_VF_STOPREQ[VF_STOPREQ]</span>
<a name="l03434"></a>03434 <span class="comment"> * will be set.</span>
<a name="l03435"></a>03435 <span class="comment"> */</span>
<a name="l03436"></a><a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html">03436</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html" title="cvmx_pem::_flr_pf_stopreq">cvmx_pemx_flr_pf_stopreq</a> {
<a name="l03437"></a><a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#a1257121225426caf1df2a2c0aefe25e2">03437</a>     uint64_t <a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#a1257121225426caf1df2a2c0aefe25e2">u64</a>;
<a name="l03438"></a><a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html">03438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html">cvmx_pemx_flr_pf_stopreq_s</a> {
<a name="l03439"></a>03439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03440"></a>03440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html#ad2ca00292cf7fe3ef572da064ebc739b">reserved_1_63</a>                : 63;
<a name="l03441"></a>03441     uint64_t <a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html#a700713961573830cfad4cafe5b4ba73a">pf0_stopreq</a>                  : 1;  <span class="comment">/**&lt; PF0 STOPREQ bit. */</span>
<a name="l03442"></a>03442 <span class="preprocessor">#else</span>
<a name="l03443"></a><a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html#a700713961573830cfad4cafe5b4ba73a">03443</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html#a700713961573830cfad4cafe5b4ba73a">pf0_stopreq</a>                  : 1;
<a name="l03444"></a><a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html#ad2ca00292cf7fe3ef572da064ebc739b">03444</a>     uint64_t <a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html#ad2ca00292cf7fe3ef572da064ebc739b">reserved_1_63</a>                : 63;
<a name="l03445"></a>03445 <span class="preprocessor">#endif</span>
<a name="l03446"></a>03446 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#a7f90d828ecb98bd5fc878dab3880d249">s</a>;
<a name="l03447"></a><a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#a78949150900a6423946c68f1f9bdd94d">03447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html">cvmx_pemx_flr_pf_stopreq_s</a>     <a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#a78949150900a6423946c68f1f9bdd94d">cn73xx</a>;
<a name="l03448"></a><a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#af6125ef267cd7155d4332362f96ccae5">03448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html">cvmx_pemx_flr_pf_stopreq_s</a>     <a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#af6125ef267cd7155d4332362f96ccae5">cn78xx</a>;
<a name="l03449"></a><a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#a1171a14e8c47056c93356bb0e49e9b9c">03449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__pf__stopreq_1_1cvmx__pemx__flr__pf__stopreq__s.html">cvmx_pemx_flr_pf_stopreq_s</a>     <a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html#a1171a14e8c47056c93356bb0e49e9b9c">cnf75xx</a>;
<a name="l03450"></a>03450 };
<a name="l03451"></a><a class="code" href="cvmx-pemx-defs_8h.html#a6d5fc49293e6b72e5124b5663b869599">03451</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html" title="cvmx_pem::_flr_pf_stopreq">cvmx_pemx_flr_pf_stopreq</a> <a class="code" href="unioncvmx__pemx__flr__pf__stopreq.html" title="cvmx_pem::_flr_pf_stopreq">cvmx_pemx_flr_pf_stopreq_t</a>;
<a name="l03452"></a>03452 <span class="comment"></span>
<a name="l03453"></a>03453 <span class="comment">/**</span>
<a name="l03454"></a>03454 <span class="comment"> * cvmx_pem#_flr_stopreq_ctl</span>
<a name="l03455"></a>03455 <span class="comment"> */</span>
<a name="l03456"></a><a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html">03456</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html" title="cvmx_pem::_flr_stopreq_ctl">cvmx_pemx_flr_stopreq_ctl</a> {
<a name="l03457"></a><a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html#a06f95552875685bcd73d9ae4995fc999">03457</a>     uint64_t <a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html#a06f95552875685bcd73d9ae4995fc999">u64</a>;
<a name="l03458"></a><a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html">03458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html">cvmx_pemx_flr_stopreq_ctl_s</a> {
<a name="l03459"></a>03459 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03460"></a>03460 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html#adb2dfadb9d420ff0503baf63833d0211">reserved_1_63</a>                : 63;
<a name="l03461"></a>03461     uint64_t <a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html#a0e6c7d9187562a1c749d543233eddc43">stopreqclr</a>                   : 1;  <span class="comment">/**&lt; When [STOPREQCLR] is clear, only software (and reset) can clear</span>
<a name="l03462"></a>03462 <span class="comment">                                                         PEM(0)_FLR_PF_STOPREQ[STOPREQ] and PEM(0)_FLR_PF0_VF_STOPREQ[STOPREQ].</span>
<a name="l03463"></a>03463 <span class="comment">                                                         When STOPREQCLR is set, PEM hardware</span>
<a name="l03464"></a>03464 <span class="comment">                                                         also clears the STOPREQ bit when PEM completes an FLR to the PCIe core. In the</span>
<a name="l03465"></a>03465 <span class="comment">                                                         case of a VF, only one STOPREQ bit gets cleared upon each FLR ack when</span>
<a name="l03466"></a>03466 <span class="comment">                                                         STOPREQCLR mode bit is set. The srst will assert upon a PF</span>
<a name="l03467"></a>03467 <span class="comment">                                                         FLR, and srst could be used to reset all STOPREQ bits regardless of</span>
<a name="l03468"></a>03468 <span class="comment">                                                         STOPREQCLR. Otherwise (e.g. [ProductLine]), where a PF FLR does not</span>
<a name="l03469"></a>03469 <span class="comment">                                                         assert srst. */</span>
<a name="l03470"></a>03470 <span class="preprocessor">#else</span>
<a name="l03471"></a><a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html#a0e6c7d9187562a1c749d543233eddc43">03471</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html#a0e6c7d9187562a1c749d543233eddc43">stopreqclr</a>                   : 1;
<a name="l03472"></a><a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html#adb2dfadb9d420ff0503baf63833d0211">03472</a>     uint64_t <a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html#adb2dfadb9d420ff0503baf63833d0211">reserved_1_63</a>                : 63;
<a name="l03473"></a>03473 <span class="preprocessor">#endif</span>
<a name="l03474"></a>03474 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html#a7b7e2d2f9d9066ede002d7cea5f005bc">s</a>;
<a name="l03475"></a><a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html#aa43d3e1264bf45eaadc6327822efc893">03475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html">cvmx_pemx_flr_stopreq_ctl_s</a>    <a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html#aa43d3e1264bf45eaadc6327822efc893">cn78xx</a>;
<a name="l03476"></a><a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html#ad305fba789480bfc9d4db7c4101eb3e1">03476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__stopreq__ctl_1_1cvmx__pemx__flr__stopreq__ctl__s.html">cvmx_pemx_flr_stopreq_ctl_s</a>    <a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html#ad305fba789480bfc9d4db7c4101eb3e1">cnf75xx</a>;
<a name="l03477"></a>03477 };
<a name="l03478"></a><a class="code" href="cvmx-pemx-defs_8h.html#a52b1871f17fb1c107a0a9a2b71742ad6">03478</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html" title="cvmx_pem::_flr_stopreq_ctl">cvmx_pemx_flr_stopreq_ctl</a> <a class="code" href="unioncvmx__pemx__flr__stopreq__ctl.html" title="cvmx_pem::_flr_stopreq_ctl">cvmx_pemx_flr_stopreq_ctl_t</a>;
<a name="l03479"></a>03479 <span class="comment"></span>
<a name="l03480"></a>03480 <span class="comment">/**</span>
<a name="l03481"></a>03481 <span class="comment"> * cvmx_pem#_flr_zombie_ctl</span>
<a name="l03482"></a>03482 <span class="comment"> */</span>
<a name="l03483"></a><a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html">03483</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html" title="cvmx_pem::_flr_zombie_ctl">cvmx_pemx_flr_zombie_ctl</a> {
<a name="l03484"></a><a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#ae21fa0c2d7172c55228a2775ed9ad19f">03484</a>     uint64_t <a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#ae21fa0c2d7172c55228a2775ed9ad19f">u64</a>;
<a name="l03485"></a><a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html">03485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html">cvmx_pemx_flr_zombie_ctl_s</a> {
<a name="l03486"></a>03486 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03487"></a>03487 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html#ab6ee34b20c847704c8e3e84b5ad74703">reserved_10_63</a>               : 54;
<a name="l03488"></a>03488     uint64_t <a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html#a450dd59ea25b4cc5b255b39bbb8c3505">exp</a>                          : 10; <span class="comment">/**&lt; The expiration value for the inbound shared global zombie counter. The global zombie</span>
<a name="l03489"></a>03489 <span class="comment">                                                         counter</span>
<a name="l03490"></a>03490 <span class="comment">                                                         continuously counts the number of cycles where the PCIe Core was allowed to send</span>
<a name="l03491"></a>03491 <span class="comment">                                                         either a Posted request or a Completion to the PEM.  When the global zombie counter</span>
<a name="l03492"></a>03492 <span class="comment">                                                         reaches expiration (EXP), it resets to zero and all the nonzero per PCIe tag zombie</span>
<a name="l03493"></a>03493 <span class="comment">                                                         counters are decremented. When a per PCIe tag zombie counter decrements to zero, a</span>
<a name="l03494"></a>03494 <span class="comment">                                                         SWI_RSP_ERROR is</span>
<a name="l03495"></a>03495 <span class="comment">                                                         sent to the M2S bus and its associated PCIe tag is returned to the pool.</span>
<a name="l03496"></a>03496 <span class="comment">                                                         This field allows software programmability control of the zombie counter expiration. */</span>
<a name="l03497"></a>03497 <span class="preprocessor">#else</span>
<a name="l03498"></a><a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html#a450dd59ea25b4cc5b255b39bbb8c3505">03498</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html#a450dd59ea25b4cc5b255b39bbb8c3505">exp</a>                          : 10;
<a name="l03499"></a><a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html#ab6ee34b20c847704c8e3e84b5ad74703">03499</a>     uint64_t <a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html#ab6ee34b20c847704c8e3e84b5ad74703">reserved_10_63</a>               : 54;
<a name="l03500"></a>03500 <span class="preprocessor">#endif</span>
<a name="l03501"></a>03501 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#ac429101a45ebb5c53b5fdbd6ff5b7ad1">s</a>;
<a name="l03502"></a><a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#ad8fc7151e08140b61bc5b8dd57422ced">03502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html">cvmx_pemx_flr_zombie_ctl_s</a>     <a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#ad8fc7151e08140b61bc5b8dd57422ced">cn73xx</a>;
<a name="l03503"></a><a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#a350bf3ff344d8a8ac2cc437eff1fe028">03503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html">cvmx_pemx_flr_zombie_ctl_s</a>     <a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#a350bf3ff344d8a8ac2cc437eff1fe028">cn78xx</a>;
<a name="l03504"></a><a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#a6b8a4c079b5f97a9d620e60fd1c8363c">03504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__flr__zombie__ctl_1_1cvmx__pemx__flr__zombie__ctl__s.html">cvmx_pemx_flr_zombie_ctl_s</a>     <a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html#a6b8a4c079b5f97a9d620e60fd1c8363c">cnf75xx</a>;
<a name="l03505"></a>03505 };
<a name="l03506"></a><a class="code" href="cvmx-pemx-defs_8h.html#a28abf2f21325190d3312c5e8b6301033">03506</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html" title="cvmx_pem::_flr_zombie_ctl">cvmx_pemx_flr_zombie_ctl</a> <a class="code" href="unioncvmx__pemx__flr__zombie__ctl.html" title="cvmx_pem::_flr_zombie_ctl">cvmx_pemx_flr_zombie_ctl_t</a>;
<a name="l03507"></a>03507 <span class="comment"></span>
<a name="l03508"></a>03508 <span class="comment">/**</span>
<a name="l03509"></a>03509 <span class="comment"> * cvmx_pem#_inb_read_credits</span>
<a name="l03510"></a>03510 <span class="comment"> *</span>
<a name="l03511"></a>03511 <span class="comment"> * This register contains the number of in-flight read operations from PCIe core to SLI.</span>
<a name="l03512"></a>03512 <span class="comment"> *</span>
<a name="l03513"></a>03513 <span class="comment"> */</span>
<a name="l03514"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html">03514</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__inb__read__credits.html" title="cvmx_pem::_inb_read_credits">cvmx_pemx_inb_read_credits</a> {
<a name="l03515"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#a99cace934ae546513991fef1953d49d0">03515</a>     uint64_t <a class="code" href="unioncvmx__pemx__inb__read__credits.html#a99cace934ae546513991fef1953d49d0">u64</a>;
<a name="l03516"></a><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html">03516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html">cvmx_pemx_inb_read_credits_s</a> {
<a name="l03517"></a>03517 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03518"></a>03518 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html#a0b793d8cd78b682fc5c6ca7a88c0eec6">reserved_7_63</a>                : 57;
<a name="l03519"></a>03519     uint64_t <a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html#a5210bc2c3ce8d440b02d458fbf94a2d4">num</a>                          : 7;  <span class="comment">/**&lt; The number of reads that may be in flight from the PCIe core to the SLI. Minimum number is</span>
<a name="l03520"></a>03520 <span class="comment">                                                         6; maximum number is 64. */</span>
<a name="l03521"></a>03521 <span class="preprocessor">#else</span>
<a name="l03522"></a><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html#a5210bc2c3ce8d440b02d458fbf94a2d4">03522</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html#a5210bc2c3ce8d440b02d458fbf94a2d4">num</a>                          : 7;
<a name="l03523"></a><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html#a0b793d8cd78b682fc5c6ca7a88c0eec6">03523</a>     uint64_t <a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html#a0b793d8cd78b682fc5c6ca7a88c0eec6">reserved_7_63</a>                : 57;
<a name="l03524"></a>03524 <span class="preprocessor">#endif</span>
<a name="l03525"></a>03525 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__inb__read__credits.html#a042a895a1e092f972c06254c2154555f">s</a>;
<a name="l03526"></a><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html">03526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html">cvmx_pemx_inb_read_credits_cn61xx</a> {
<a name="l03527"></a>03527 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03528"></a>03528 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html#ac179d85b87f59df22af8ee673f6d74d0">reserved_6_63</a>                : 58;
<a name="l03529"></a>03529     uint64_t <a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html#a03a1f9714210da6f75a32d369d197492">num</a>                          : 6;  <span class="comment">/**&lt; The number of reads that may be in flight from</span>
<a name="l03530"></a>03530 <span class="comment">                                                         the PCIe core to the SLI. Min number is 2 max</span>
<a name="l03531"></a>03531 <span class="comment">                                                         number is 32. */</span>
<a name="l03532"></a>03532 <span class="preprocessor">#else</span>
<a name="l03533"></a><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html#a03a1f9714210da6f75a32d369d197492">03533</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html#a03a1f9714210da6f75a32d369d197492">num</a>                          : 6;
<a name="l03534"></a><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html#ac179d85b87f59df22af8ee673f6d74d0">03534</a>     uint64_t <a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html#ac179d85b87f59df22af8ee673f6d74d0">reserved_6_63</a>                : 58;
<a name="l03535"></a>03535 <span class="preprocessor">#endif</span>
<a name="l03536"></a>03536 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__inb__read__credits.html#a9e2742da59aa91281cb39c942f5da47f">cn61xx</a>;
<a name="l03537"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#a10ee63c0d977255f8767c798db40f8f6">03537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html">cvmx_pemx_inb_read_credits_cn61xx</a> <a class="code" href="unioncvmx__pemx__inb__read__credits.html#a10ee63c0d977255f8767c798db40f8f6">cn66xx</a>;
<a name="l03538"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#aab54a959e374e22301df77e617550199">03538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html">cvmx_pemx_inb_read_credits_cn61xx</a> <a class="code" href="unioncvmx__pemx__inb__read__credits.html#aab54a959e374e22301df77e617550199">cn68xx</a>;
<a name="l03539"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#a822213cf9da210a438793ef7bcd6ca25">03539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html">cvmx_pemx_inb_read_credits_cn61xx</a> <a class="code" href="unioncvmx__pemx__inb__read__credits.html#a822213cf9da210a438793ef7bcd6ca25">cn70xx</a>;
<a name="l03540"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#ad972101d76659abc37b8bbbbb10e3cc9">03540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html">cvmx_pemx_inb_read_credits_cn61xx</a> <a class="code" href="unioncvmx__pemx__inb__read__credits.html#ad972101d76659abc37b8bbbbb10e3cc9">cn70xxp1</a>;
<a name="l03541"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#a7cda7bc71e34cfcc5f5b54d98daff777">03541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html">cvmx_pemx_inb_read_credits_s</a>   <a class="code" href="unioncvmx__pemx__inb__read__credits.html#a7cda7bc71e34cfcc5f5b54d98daff777">cn73xx</a>;
<a name="l03542"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#ac630ae7a77704646a0093c8866f4e0fb">03542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html">cvmx_pemx_inb_read_credits_s</a>   <a class="code" href="unioncvmx__pemx__inb__read__credits.html#ac630ae7a77704646a0093c8866f4e0fb">cn78xx</a>;
<a name="l03543"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#a6cfe77e4864cceda5151400649dab02d">03543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html">cvmx_pemx_inb_read_credits_s</a>   <a class="code" href="unioncvmx__pemx__inb__read__credits.html#a6cfe77e4864cceda5151400649dab02d">cn78xxp1</a>;
<a name="l03544"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#ad57885763e7ffd08da2a33022cdedf32">03544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__cn61xx.html">cvmx_pemx_inb_read_credits_cn61xx</a> <a class="code" href="unioncvmx__pemx__inb__read__credits.html#ad57885763e7ffd08da2a33022cdedf32">cnf71xx</a>;
<a name="l03545"></a><a class="code" href="unioncvmx__pemx__inb__read__credits.html#aa8dafe5df590a9e14e9c2ee9b810eafc">03545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__inb__read__credits_1_1cvmx__pemx__inb__read__credits__s.html">cvmx_pemx_inb_read_credits_s</a>   <a class="code" href="unioncvmx__pemx__inb__read__credits.html#aa8dafe5df590a9e14e9c2ee9b810eafc">cnf75xx</a>;
<a name="l03546"></a>03546 };
<a name="l03547"></a><a class="code" href="cvmx-pemx-defs_8h.html#aec92298e656540fc5b3813cb4e03a335">03547</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__inb__read__credits.html" title="cvmx_pem::_inb_read_credits">cvmx_pemx_inb_read_credits</a> <a class="code" href="unioncvmx__pemx__inb__read__credits.html" title="cvmx_pem::_inb_read_credits">cvmx_pemx_inb_read_credits_t</a>;
<a name="l03548"></a>03548 <span class="comment"></span>
<a name="l03549"></a>03549 <span class="comment">/**</span>
<a name="l03550"></a>03550 <span class="comment"> * cvmx_pem#_int_enb</span>
<a name="l03551"></a>03551 <span class="comment"> *</span>
<a name="l03552"></a>03552 <span class="comment"> * &quot;PEM#_INT_ENB = PEM Interrupt Enable</span>
<a name="l03553"></a>03553 <span class="comment"> * Enables interrupt conditions for the PEM to generate an RSL interrupt.&quot;</span>
<a name="l03554"></a>03554 <span class="comment"> */</span>
<a name="l03555"></a><a class="code" href="unioncvmx__pemx__int__enb.html">03555</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__int__enb.html" title="cvmx_pem::_int_enb">cvmx_pemx_int_enb</a> {
<a name="l03556"></a><a class="code" href="unioncvmx__pemx__int__enb.html#ab0b35ef4ffa714e60fc293acf48a8b33">03556</a>     uint64_t <a class="code" href="unioncvmx__pemx__int__enb.html#ab0b35ef4ffa714e60fc293acf48a8b33">u64</a>;
<a name="l03557"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">03557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a> {
<a name="l03558"></a>03558 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03559"></a>03559 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aff01a7044617c0afe24e8ee70333f3eb">reserved_14_63</a>               : 50;
<a name="l03560"></a>03560     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa5d8e1eafc49ee2524c7f4fab523611a">crs_dr</a>                       : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[13] to generate an</span>
<a name="l03561"></a>03561 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03562"></a>03562     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#afb701e1c7a4b893100710feff55ce35f">crs_er</a>                       : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[12] to generate an</span>
<a name="l03563"></a>03563 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03564"></a>03564     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aad8b643cb59ad5f167426b850d1785cf">rdlk</a>                         : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[11] to generate an</span>
<a name="l03565"></a>03565 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03566"></a>03566     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#ab64455dbfaf73e5b67de649b97ed9e91">exc</a>                          : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[10] to generate an</span>
<a name="l03567"></a>03567 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03568"></a>03568     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a33ddf83e0496c250367cf82d2f6d5a41">un_bx</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[9] to generate an</span>
<a name="l03569"></a>03569 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03570"></a>03570     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a9020829b8aa215f439a4316f5882939d">un_b2</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[8] to generate an</span>
<a name="l03571"></a>03571 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03572"></a>03572     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a98ab550a28d0be62cf1c40a2791ad8bb">un_b1</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[7] to generate an</span>
<a name="l03573"></a>03573 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03574"></a>03574     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a5a336698e492fbdc8a220772e29df377">up_bx</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[6] to generate an</span>
<a name="l03575"></a>03575 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03576"></a>03576     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a276ed80fb63741b0e8aada63a8ed9130">up_b2</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[5] to generate an</span>
<a name="l03577"></a>03577 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03578"></a>03578     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa8986bb97057da3685a8bb4c374d4070">up_b1</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[4] to generate an</span>
<a name="l03579"></a>03579 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03580"></a>03580     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aea1190a05573886ebcfafb3215c0896b">pmem</a>                         : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[3] to generate an</span>
<a name="l03581"></a>03581 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03582"></a>03582     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a494b32d66417b0e7fa9187be2e65d6b9">pmei</a>                         : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[2] to generate an</span>
<a name="l03583"></a>03583 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03584"></a>03584     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a313ac60fb2fed8c87ead24aa431eacd3">se</a>                           : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[1] to generate an</span>
<a name="l03585"></a>03585 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03586"></a>03586     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa2647ac886d6f30eb828f1725aa89927">aeri</a>                         : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[0] to generate an</span>
<a name="l03587"></a>03587 <span class="comment">                                                         interrupt to the MIO. */</span>
<a name="l03588"></a>03588 <span class="preprocessor">#else</span>
<a name="l03589"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa2647ac886d6f30eb828f1725aa89927">03589</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa2647ac886d6f30eb828f1725aa89927">aeri</a>                         : 1;
<a name="l03590"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a313ac60fb2fed8c87ead24aa431eacd3">03590</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a313ac60fb2fed8c87ead24aa431eacd3">se</a>                           : 1;
<a name="l03591"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a494b32d66417b0e7fa9187be2e65d6b9">03591</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a494b32d66417b0e7fa9187be2e65d6b9">pmei</a>                         : 1;
<a name="l03592"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aea1190a05573886ebcfafb3215c0896b">03592</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aea1190a05573886ebcfafb3215c0896b">pmem</a>                         : 1;
<a name="l03593"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa8986bb97057da3685a8bb4c374d4070">03593</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa8986bb97057da3685a8bb4c374d4070">up_b1</a>                        : 1;
<a name="l03594"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a276ed80fb63741b0e8aada63a8ed9130">03594</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a276ed80fb63741b0e8aada63a8ed9130">up_b2</a>                        : 1;
<a name="l03595"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a5a336698e492fbdc8a220772e29df377">03595</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a5a336698e492fbdc8a220772e29df377">up_bx</a>                        : 1;
<a name="l03596"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a98ab550a28d0be62cf1c40a2791ad8bb">03596</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a98ab550a28d0be62cf1c40a2791ad8bb">un_b1</a>                        : 1;
<a name="l03597"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a9020829b8aa215f439a4316f5882939d">03597</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a9020829b8aa215f439a4316f5882939d">un_b2</a>                        : 1;
<a name="l03598"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a33ddf83e0496c250367cf82d2f6d5a41">03598</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#a33ddf83e0496c250367cf82d2f6d5a41">un_bx</a>                        : 1;
<a name="l03599"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#ab64455dbfaf73e5b67de649b97ed9e91">03599</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#ab64455dbfaf73e5b67de649b97ed9e91">exc</a>                          : 1;
<a name="l03600"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aad8b643cb59ad5f167426b850d1785cf">03600</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aad8b643cb59ad5f167426b850d1785cf">rdlk</a>                         : 1;
<a name="l03601"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#afb701e1c7a4b893100710feff55ce35f">03601</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#afb701e1c7a4b893100710feff55ce35f">crs_er</a>                       : 1;
<a name="l03602"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa5d8e1eafc49ee2524c7f4fab523611a">03602</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aa5d8e1eafc49ee2524c7f4fab523611a">crs_dr</a>                       : 1;
<a name="l03603"></a><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aff01a7044617c0afe24e8ee70333f3eb">03603</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html#aff01a7044617c0afe24e8ee70333f3eb">reserved_14_63</a>               : 50;
<a name="l03604"></a>03604 <span class="preprocessor">#endif</span>
<a name="l03605"></a>03605 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__int__enb.html#a93a9cc5ca3fa84078d4cffb4207a3b8c">s</a>;
<a name="l03606"></a><a class="code" href="unioncvmx__pemx__int__enb.html#a58740337c30f5d133b388df1a027b8d1">03606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#a58740337c30f5d133b388df1a027b8d1">cn61xx</a>;
<a name="l03607"></a><a class="code" href="unioncvmx__pemx__int__enb.html#a94a504e8fbac4af13a6fd292e3af245c">03607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#a94a504e8fbac4af13a6fd292e3af245c">cn63xx</a>;
<a name="l03608"></a><a class="code" href="unioncvmx__pemx__int__enb.html#a50ca36af8209a5507ae8833dcce6f143">03608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#a50ca36af8209a5507ae8833dcce6f143">cn63xxp1</a>;
<a name="l03609"></a><a class="code" href="unioncvmx__pemx__int__enb.html#a31667301996d8fc5e66e56cdeb6b0117">03609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#a31667301996d8fc5e66e56cdeb6b0117">cn66xx</a>;
<a name="l03610"></a><a class="code" href="unioncvmx__pemx__int__enb.html#a4b9a0d9c12b34a6ccc833327dbf6b863">03610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#a4b9a0d9c12b34a6ccc833327dbf6b863">cn68xx</a>;
<a name="l03611"></a><a class="code" href="unioncvmx__pemx__int__enb.html#a2ef480dee518e96cbb02d6975a064d34">03611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#a2ef480dee518e96cbb02d6975a064d34">cn68xxp1</a>;
<a name="l03612"></a><a class="code" href="unioncvmx__pemx__int__enb.html#a187ffa89bfa56e0ca934d484082693ec">03612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#a187ffa89bfa56e0ca934d484082693ec">cn70xx</a>;
<a name="l03613"></a><a class="code" href="unioncvmx__pemx__int__enb.html#abb07392b50baf269459dd7846c0fae13">03613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#abb07392b50baf269459dd7846c0fae13">cn70xxp1</a>;
<a name="l03614"></a><a class="code" href="unioncvmx__pemx__int__enb.html#a742478bb74ed2455aa0f0ff7f1602d26">03614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb_1_1cvmx__pemx__int__enb__s.html">cvmx_pemx_int_enb_s</a>            <a class="code" href="unioncvmx__pemx__int__enb.html#a742478bb74ed2455aa0f0ff7f1602d26">cnf71xx</a>;
<a name="l03615"></a>03615 };
<a name="l03616"></a><a class="code" href="cvmx-pemx-defs_8h.html#ac89732eb5178159f5ee5c0453a6217cc">03616</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__int__enb.html" title="cvmx_pem::_int_enb">cvmx_pemx_int_enb</a> <a class="code" href="unioncvmx__pemx__int__enb.html" title="cvmx_pem::_int_enb">cvmx_pemx_int_enb_t</a>;
<a name="l03617"></a>03617 <span class="comment"></span>
<a name="l03618"></a>03618 <span class="comment">/**</span>
<a name="l03619"></a>03619 <span class="comment"> * cvmx_pem#_int_enb_int</span>
<a name="l03620"></a>03620 <span class="comment"> *</span>
<a name="l03621"></a>03621 <span class="comment"> * &quot;PEM#_INT_ENB_INT = PEM Interrupt Enable</span>
<a name="l03622"></a>03622 <span class="comment"> * Enables interrupt conditions for the PEM to generate an RSL interrupt.&quot;</span>
<a name="l03623"></a>03623 <span class="comment"> */</span>
<a name="l03624"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html">03624</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__int__enb__int.html" title="cvmx_pem::_int_enb_int">cvmx_pemx_int_enb_int</a> {
<a name="l03625"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#aeadb68c639f4de73d630b812eee03f8b">03625</a>     uint64_t <a class="code" href="unioncvmx__pemx__int__enb__int.html#aeadb68c639f4de73d630b812eee03f8b">u64</a>;
<a name="l03626"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">03626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a> {
<a name="l03627"></a>03627 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03628"></a>03628 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ac0ea32d3b3af4741ffacafe516b46aa6">reserved_14_63</a>               : 50;
<a name="l03629"></a>03629     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a363406ae01facf4135c7a07847ba9b38">crs_dr</a>                       : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[13] to generate an</span>
<a name="l03630"></a>03630 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03631"></a>03631     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a1117be26f6e1be031ba9a799a2f9d96d">crs_er</a>                       : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[12] to generate an</span>
<a name="l03632"></a>03632 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03633"></a>03633     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a63fd35f24270edc31d4bc85be3e926b5">rdlk</a>                         : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[11] to generate an</span>
<a name="l03634"></a>03634 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03635"></a>03635     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a67a9f3c5ff10d2ac70c6364cf2175354">exc</a>                          : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[10] to generate an</span>
<a name="l03636"></a>03636 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03637"></a>03637     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#aa6c3f3aa1869487d10bdb549d0f42f6c">un_bx</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[9] to generate an</span>
<a name="l03638"></a>03638 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03639"></a>03639     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a902abd31706dd00bae00f09dbf1a2990">un_b2</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[8] to generate an</span>
<a name="l03640"></a>03640 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03641"></a>03641     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#aa4606186c1a9cab11654405a11bbc170">un_b1</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[7] to generate an</span>
<a name="l03642"></a>03642 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03643"></a>03643     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a6c7eb4de4de3240881f108e02a0b3b25">up_bx</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[6] to generate an</span>
<a name="l03644"></a>03644 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03645"></a>03645     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a987009cf0942d399737e86785c37766f">up_b2</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[5] to generate an</span>
<a name="l03646"></a>03646 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03647"></a>03647     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a74f8e865df9867de505c948ea6c5c5e2">up_b1</a>                        : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[4] to generate an</span>
<a name="l03648"></a>03648 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03649"></a>03649     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ace16d2110176d61202d25a6bba5cd502">pmem</a>                         : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[3] to generate an</span>
<a name="l03650"></a>03650 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03651"></a>03651     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a00a0ba273da870ea898ddac846600860">pmei</a>                         : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[2] to generate an</span>
<a name="l03652"></a>03652 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03653"></a>03653     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a2a7675d53c7e24e9073cf2a15b26f169">se</a>                           : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[1] to generate an</span>
<a name="l03654"></a>03654 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03655"></a>03655     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ac57081f726bb2c8474addafe29daab09">aeri</a>                         : 1;  <span class="comment">/**&lt; Enables PEM_INT_SUM[0] to generate an</span>
<a name="l03656"></a>03656 <span class="comment">                                                         interrupt to the SLI as SLI_INT_SUM[MAC#_INT]. */</span>
<a name="l03657"></a>03657 <span class="preprocessor">#else</span>
<a name="l03658"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ac57081f726bb2c8474addafe29daab09">03658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ac57081f726bb2c8474addafe29daab09">aeri</a>                         : 1;
<a name="l03659"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a2a7675d53c7e24e9073cf2a15b26f169">03659</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a2a7675d53c7e24e9073cf2a15b26f169">se</a>                           : 1;
<a name="l03660"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a00a0ba273da870ea898ddac846600860">03660</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a00a0ba273da870ea898ddac846600860">pmei</a>                         : 1;
<a name="l03661"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ace16d2110176d61202d25a6bba5cd502">03661</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ace16d2110176d61202d25a6bba5cd502">pmem</a>                         : 1;
<a name="l03662"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a74f8e865df9867de505c948ea6c5c5e2">03662</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a74f8e865df9867de505c948ea6c5c5e2">up_b1</a>                        : 1;
<a name="l03663"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a987009cf0942d399737e86785c37766f">03663</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a987009cf0942d399737e86785c37766f">up_b2</a>                        : 1;
<a name="l03664"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a6c7eb4de4de3240881f108e02a0b3b25">03664</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a6c7eb4de4de3240881f108e02a0b3b25">up_bx</a>                        : 1;
<a name="l03665"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#aa4606186c1a9cab11654405a11bbc170">03665</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#aa4606186c1a9cab11654405a11bbc170">un_b1</a>                        : 1;
<a name="l03666"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a902abd31706dd00bae00f09dbf1a2990">03666</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a902abd31706dd00bae00f09dbf1a2990">un_b2</a>                        : 1;
<a name="l03667"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#aa6c3f3aa1869487d10bdb549d0f42f6c">03667</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#aa6c3f3aa1869487d10bdb549d0f42f6c">un_bx</a>                        : 1;
<a name="l03668"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a67a9f3c5ff10d2ac70c6364cf2175354">03668</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a67a9f3c5ff10d2ac70c6364cf2175354">exc</a>                          : 1;
<a name="l03669"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a63fd35f24270edc31d4bc85be3e926b5">03669</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a63fd35f24270edc31d4bc85be3e926b5">rdlk</a>                         : 1;
<a name="l03670"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a1117be26f6e1be031ba9a799a2f9d96d">03670</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a1117be26f6e1be031ba9a799a2f9d96d">crs_er</a>                       : 1;
<a name="l03671"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a363406ae01facf4135c7a07847ba9b38">03671</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#a363406ae01facf4135c7a07847ba9b38">crs_dr</a>                       : 1;
<a name="l03672"></a><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ac0ea32d3b3af4741ffacafe516b46aa6">03672</a>     uint64_t <a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html#ac0ea32d3b3af4741ffacafe516b46aa6">reserved_14_63</a>               : 50;
<a name="l03673"></a>03673 <span class="preprocessor">#endif</span>
<a name="l03674"></a>03674 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__int__enb__int.html#af5e8b04a2960af5cb45dd140073cd18f">s</a>;
<a name="l03675"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#a279c1aad2882b6e026b44122038194dc">03675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#a279c1aad2882b6e026b44122038194dc">cn61xx</a>;
<a name="l03676"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#a102b4596922dc4f382fbfb7a8b649671">03676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#a102b4596922dc4f382fbfb7a8b649671">cn63xx</a>;
<a name="l03677"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#a3656d7609dd272bbd77f112cc9155620">03677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#a3656d7609dd272bbd77f112cc9155620">cn63xxp1</a>;
<a name="l03678"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#abf1b5a0d814397911db33cc092b014e6">03678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#abf1b5a0d814397911db33cc092b014e6">cn66xx</a>;
<a name="l03679"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#a6e86ec513f7f3706cac91f1f22277109">03679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#a6e86ec513f7f3706cac91f1f22277109">cn68xx</a>;
<a name="l03680"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#a65628f23f0cc489e8487683bdc70b918">03680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#a65628f23f0cc489e8487683bdc70b918">cn68xxp1</a>;
<a name="l03681"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#aca96af0cf3d324bb3b71b1ed3209cab0">03681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#aca96af0cf3d324bb3b71b1ed3209cab0">cn70xx</a>;
<a name="l03682"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#aab3e655b24d4336456b0045b7bffe498">03682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#aab3e655b24d4336456b0045b7bffe498">cn70xxp1</a>;
<a name="l03683"></a><a class="code" href="unioncvmx__pemx__int__enb__int.html#ad31ec645c07bbac41cf62fc18519bcca">03683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__enb__int_1_1cvmx__pemx__int__enb__int__s.html">cvmx_pemx_int_enb_int_s</a>        <a class="code" href="unioncvmx__pemx__int__enb__int.html#ad31ec645c07bbac41cf62fc18519bcca">cnf71xx</a>;
<a name="l03684"></a>03684 };
<a name="l03685"></a><a class="code" href="cvmx-pemx-defs_8h.html#a877e78a3e1c2362ac7c80dca660e9bc0">03685</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__int__enb__int.html" title="cvmx_pem::_int_enb_int">cvmx_pemx_int_enb_int</a> <a class="code" href="unioncvmx__pemx__int__enb__int.html" title="cvmx_pem::_int_enb_int">cvmx_pemx_int_enb_int_t</a>;
<a name="l03686"></a>03686 <span class="comment"></span>
<a name="l03687"></a>03687 <span class="comment">/**</span>
<a name="l03688"></a>03688 <span class="comment"> * cvmx_pem#_int_sum</span>
<a name="l03689"></a>03689 <span class="comment"> *</span>
<a name="l03690"></a>03690 <span class="comment"> * This register contains the different interrupt summary bits of the PEM.</span>
<a name="l03691"></a>03691 <span class="comment"> *</span>
<a name="l03692"></a>03692 <span class="comment"> */</span>
<a name="l03693"></a><a class="code" href="unioncvmx__pemx__int__sum.html">03693</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__int__sum.html" title="cvmx_pem::_int_sum">cvmx_pemx_int_sum</a> {
<a name="l03694"></a><a class="code" href="unioncvmx__pemx__int__sum.html#ae65ae02540cfa502c3c57cd3f57da8e9">03694</a>     uint64_t <a class="code" href="unioncvmx__pemx__int__sum.html#ae65ae02540cfa502c3c57cd3f57da8e9">u64</a>;
<a name="l03695"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html">03695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html">cvmx_pemx_int_sum_s</a> {
<a name="l03696"></a>03696 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03697"></a>03697 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a7347e46bacfe8cbbf0833bfd32d07d94">intd</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTD. This is a level-sensitive interrupt. This</span>
<a name="l03698"></a>03698 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l03699"></a>03699 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_INTD. */</span>
<a name="l03700"></a>03700     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a2047bfb9bdf799dcff04926e1a7719f5">intc</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTC. This is a level-sensitive interrupt. This</span>
<a name="l03701"></a>03701 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l03702"></a>03702 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_INTC. */</span>
<a name="l03703"></a>03703     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a4d941d8854f0ca7d1f4aaf301e82ddbd">intb</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTB. This is a level-sensitive interrupt. This</span>
<a name="l03704"></a>03704 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l03705"></a>03705 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_INTB. */</span>
<a name="l03706"></a>03706     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aaf216ffa0156dd5105b40cb258065836">inta</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTA. This is a level-sensitive interrupt. This</span>
<a name="l03707"></a>03707 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l03708"></a>03708 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_INTA. */</span>
<a name="l03709"></a>03709     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a88cbe8bf3e4736fdf19475a14cae85fe">reserved_14_59</a>               : 46;
<a name="l03710"></a>03710     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a18bf8dc7826b74a8daf0337b22ed522e">crs_dr</a>                       : 1;  <span class="comment">/**&lt; Had a CRS timeout when retries were disabled. This should be ignored in EP mode.</span>
<a name="l03711"></a>03711 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_CRS_DR. */</span>
<a name="l03712"></a>03712     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a0c4724e30cfad3d7676600b084b3789c">crs_er</a>                       : 1;  <span class="comment">/**&lt; Had a CRS timeout when retries were enabled. This should be ignored in EP mode.</span>
<a name="l03713"></a>03713 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_CRS_ER. */</span>
<a name="l03714"></a>03714     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a0769486d2b951256fc159503d8b11112">rdlk</a>                         : 1;  <span class="comment">/**&lt; Received read lock TLP.</span>
<a name="l03715"></a>03715 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_RDLK. */</span>
<a name="l03716"></a>03716     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#af849717e349d116cc83d8b8e94b19a5b">exc</a>                          : 1;  <span class="comment">/**&lt; Set when the PEM_DBG_INFO register has a bit</span>
<a name="l03717"></a>03717 <span class="comment">                                                         set and its cooresponding PEM_DBG_INFO_EN bit</span>
<a name="l03718"></a>03718 <span class="comment">                                                         is set. */</span>
<a name="l03719"></a>03719     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aeec6e61f2395b7e4e932054b0210cae9">un_bx</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for unknown BAR.</span>
<a name="l03720"></a>03720 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UN_BX. */</span>
<a name="l03721"></a>03721     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a59e7763a434b3ea21848025c06a8c276">un_b2</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for BAR2 when BAR2 is disabled.</span>
<a name="l03722"></a>03722 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UN_B2. */</span>
<a name="l03723"></a>03723     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a674b07bd5dac7dad4eddf83d5c57390b">un_b1</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for BAR1 when BAR1 index valid is not set.</span>
<a name="l03724"></a>03724 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UN_B1. */</span>
<a name="l03725"></a>03725     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#ac96945c50bf0edadd6d43a500b06c19c">up_bx</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for an unknown BAR.</span>
<a name="l03726"></a>03726 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UP_BX. */</span>
<a name="l03727"></a>03727     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a861a859e6439ca103bc1c9083c3a1f4a">up_b2</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for BAR2 when BAR2 is disabled.</span>
<a name="l03728"></a>03728 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UP_B2. */</span>
<a name="l03729"></a>03729     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a6dd0bf885813794d93e781090a81336e">up_b1</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for BAR1 when BAR1 index valid is not set.</span>
<a name="l03730"></a>03730 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UP_B1. */</span>
<a name="l03731"></a>03731     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aba5aa923929363f7bf182b4ad29e045b">pmem</a>                         : 1;  <span class="comment">/**&lt; Recived PME MSG.</span>
<a name="l03732"></a>03732 <span class="comment">                                                         (radm_pm_pme) */</span>
<a name="l03733"></a>03733     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a7d88551e95dd4e98b216ca409105e8e5">pmei</a>                         : 1;  <span class="comment">/**&lt; PME interrupt. This is a level-sensitive interrupt.</span>
<a name="l03734"></a>03734 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_PMEI. */</span>
<a name="l03735"></a>03735     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#abf8e0ea98e12b935f295a7e21b7d9f08">se</a>                           : 1;  <span class="comment">/**&lt; System error, RC mode only.</span>
<a name="l03736"></a>03736 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_SE. */</span>
<a name="l03737"></a>03737     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#ac86a1d7c9143f33e3de3b9f92b1d1138">aeri</a>                         : 1;  <span class="comment">/**&lt; Advanced error reporting interrupt, RC mode only.</span>
<a name="l03738"></a>03738 <span class="comment">                                                         This is a level-sensitive interrupt.</span>
<a name="l03739"></a>03739 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_AERI. */</span>
<a name="l03740"></a>03740 <span class="preprocessor">#else</span>
<a name="l03741"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#ac86a1d7c9143f33e3de3b9f92b1d1138">03741</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#ac86a1d7c9143f33e3de3b9f92b1d1138">aeri</a>                         : 1;
<a name="l03742"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#abf8e0ea98e12b935f295a7e21b7d9f08">03742</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#abf8e0ea98e12b935f295a7e21b7d9f08">se</a>                           : 1;
<a name="l03743"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a7d88551e95dd4e98b216ca409105e8e5">03743</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a7d88551e95dd4e98b216ca409105e8e5">pmei</a>                         : 1;
<a name="l03744"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aba5aa923929363f7bf182b4ad29e045b">03744</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aba5aa923929363f7bf182b4ad29e045b">pmem</a>                         : 1;
<a name="l03745"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a6dd0bf885813794d93e781090a81336e">03745</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a6dd0bf885813794d93e781090a81336e">up_b1</a>                        : 1;
<a name="l03746"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a861a859e6439ca103bc1c9083c3a1f4a">03746</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a861a859e6439ca103bc1c9083c3a1f4a">up_b2</a>                        : 1;
<a name="l03747"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#ac96945c50bf0edadd6d43a500b06c19c">03747</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#ac96945c50bf0edadd6d43a500b06c19c">up_bx</a>                        : 1;
<a name="l03748"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a674b07bd5dac7dad4eddf83d5c57390b">03748</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a674b07bd5dac7dad4eddf83d5c57390b">un_b1</a>                        : 1;
<a name="l03749"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a59e7763a434b3ea21848025c06a8c276">03749</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a59e7763a434b3ea21848025c06a8c276">un_b2</a>                        : 1;
<a name="l03750"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aeec6e61f2395b7e4e932054b0210cae9">03750</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aeec6e61f2395b7e4e932054b0210cae9">un_bx</a>                        : 1;
<a name="l03751"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#af849717e349d116cc83d8b8e94b19a5b">03751</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#af849717e349d116cc83d8b8e94b19a5b">exc</a>                          : 1;
<a name="l03752"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a0769486d2b951256fc159503d8b11112">03752</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a0769486d2b951256fc159503d8b11112">rdlk</a>                         : 1;
<a name="l03753"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a0c4724e30cfad3d7676600b084b3789c">03753</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a0c4724e30cfad3d7676600b084b3789c">crs_er</a>                       : 1;
<a name="l03754"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a18bf8dc7826b74a8daf0337b22ed522e">03754</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a18bf8dc7826b74a8daf0337b22ed522e">crs_dr</a>                       : 1;
<a name="l03755"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a88cbe8bf3e4736fdf19475a14cae85fe">03755</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a88cbe8bf3e4736fdf19475a14cae85fe">reserved_14_59</a>               : 46;
<a name="l03756"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aaf216ffa0156dd5105b40cb258065836">03756</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#aaf216ffa0156dd5105b40cb258065836">inta</a>                         : 1;
<a name="l03757"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a4d941d8854f0ca7d1f4aaf301e82ddbd">03757</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a4d941d8854f0ca7d1f4aaf301e82ddbd">intb</a>                         : 1;
<a name="l03758"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a2047bfb9bdf799dcff04926e1a7719f5">03758</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a2047bfb9bdf799dcff04926e1a7719f5">intc</a>                         : 1;
<a name="l03759"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a7347e46bacfe8cbbf0833bfd32d07d94">03759</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__s.html#a7347e46bacfe8cbbf0833bfd32d07d94">intd</a>                         : 1;
<a name="l03760"></a>03760 <span class="preprocessor">#endif</span>
<a name="l03761"></a>03761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__int__sum.html#a499d2b038b8e33eb324051bc8d7074ee">s</a>;
<a name="l03762"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">03762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a> {
<a name="l03763"></a>03763 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03764"></a>03764 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a072db40305fa287678e20f079dd81238">reserved_14_63</a>               : 50;
<a name="l03765"></a>03765     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a23ab084652a7135260a4b15908c44fcb">crs_dr</a>                       : 1;  <span class="comment">/**&lt; Had a CRS Timeout when Retries were disabled. */</span>
<a name="l03766"></a>03766     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a1340cc087870cb360767946e6106cc83">crs_er</a>                       : 1;  <span class="comment">/**&lt; Had a CRS Timeout when Retries were enabled. */</span>
<a name="l03767"></a>03767     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a8562e965570008733ea7057845ec6fdd">rdlk</a>                         : 1;  <span class="comment">/**&lt; Received Read Lock TLP. */</span>
<a name="l03768"></a>03768     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a368768a23720a7c07513603742a8e1d8">exc</a>                          : 1;  <span class="comment">/**&lt; Set when the PEM_DBG_INFO register has a bit</span>
<a name="l03769"></a>03769 <span class="comment">                                                         set and its cooresponding PEM_DBG_INFO_EN bit</span>
<a name="l03770"></a>03770 <span class="comment">                                                         is set. */</span>
<a name="l03771"></a>03771     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a3c17178404893ad6172ea4ee72236839">un_bx</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for an unknown Bar. */</span>
<a name="l03772"></a>03772     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a9f44505b77b3a9a179a61c4d41391ea6">un_b2</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for Bar2 when bar2 is disabled. */</span>
<a name="l03773"></a>03773     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#afbdb745ac00bc73586a32b6cc3e51548">un_b1</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for Bar1 when bar1 index valid</span>
<a name="l03774"></a>03774 <span class="comment">                                                         is not set. */</span>
<a name="l03775"></a>03775     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a20237e4dad04d319c1474685c1c757f6">up_bx</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for an unknown Bar. */</span>
<a name="l03776"></a>03776     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a11fa19b1627240f055cd99c29d201e7b">up_b2</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for Bar2 when bar2 is disabeld. */</span>
<a name="l03777"></a>03777     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a685597cbf36964e987b8830c1519aba4">up_b1</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for Bar1 when bar1 index valid</span>
<a name="l03778"></a>03778 <span class="comment">                                                         is not set. */</span>
<a name="l03779"></a>03779     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#ade4820330c895f60a8fe4fc6a159ffe5">pmem</a>                         : 1;  <span class="comment">/**&lt; Recived PME MSG.</span>
<a name="l03780"></a>03780 <span class="comment">                                                         (radm_pm_pme) */</span>
<a name="l03781"></a>03781     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a83c57fe9408060c02cc3c09d14439b3a">pmei</a>                         : 1;  <span class="comment">/**&lt; PME Interrupt.</span>
<a name="l03782"></a>03782 <span class="comment">                                                         (cfg_pme_int) */</span>
<a name="l03783"></a>03783     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#ae46bead5d950b4037932aaf35d9d2ef5">se</a>                           : 1;  <span class="comment">/**&lt; System Error, RC Mode Only.</span>
<a name="l03784"></a>03784 <span class="comment">                                                         (cfg_sys_err_rc) */</span>
<a name="l03785"></a>03785     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a06437e67b4e3bfdd60b974a944d8dc7c">aeri</a>                         : 1;  <span class="comment">/**&lt; Advanced Error Reporting Interrupt, RC Mode Only.</span>
<a name="l03786"></a>03786 <span class="comment">                                                         (cfg_aer_rc_err_int). */</span>
<a name="l03787"></a>03787 <span class="preprocessor">#else</span>
<a name="l03788"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a06437e67b4e3bfdd60b974a944d8dc7c">03788</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a06437e67b4e3bfdd60b974a944d8dc7c">aeri</a>                         : 1;
<a name="l03789"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#ae46bead5d950b4037932aaf35d9d2ef5">03789</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#ae46bead5d950b4037932aaf35d9d2ef5">se</a>                           : 1;
<a name="l03790"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a83c57fe9408060c02cc3c09d14439b3a">03790</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a83c57fe9408060c02cc3c09d14439b3a">pmei</a>                         : 1;
<a name="l03791"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#ade4820330c895f60a8fe4fc6a159ffe5">03791</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#ade4820330c895f60a8fe4fc6a159ffe5">pmem</a>                         : 1;
<a name="l03792"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a685597cbf36964e987b8830c1519aba4">03792</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a685597cbf36964e987b8830c1519aba4">up_b1</a>                        : 1;
<a name="l03793"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a11fa19b1627240f055cd99c29d201e7b">03793</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a11fa19b1627240f055cd99c29d201e7b">up_b2</a>                        : 1;
<a name="l03794"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a20237e4dad04d319c1474685c1c757f6">03794</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a20237e4dad04d319c1474685c1c757f6">up_bx</a>                        : 1;
<a name="l03795"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#afbdb745ac00bc73586a32b6cc3e51548">03795</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#afbdb745ac00bc73586a32b6cc3e51548">un_b1</a>                        : 1;
<a name="l03796"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a9f44505b77b3a9a179a61c4d41391ea6">03796</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a9f44505b77b3a9a179a61c4d41391ea6">un_b2</a>                        : 1;
<a name="l03797"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a3c17178404893ad6172ea4ee72236839">03797</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a3c17178404893ad6172ea4ee72236839">un_bx</a>                        : 1;
<a name="l03798"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a368768a23720a7c07513603742a8e1d8">03798</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a368768a23720a7c07513603742a8e1d8">exc</a>                          : 1;
<a name="l03799"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a8562e965570008733ea7057845ec6fdd">03799</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a8562e965570008733ea7057845ec6fdd">rdlk</a>                         : 1;
<a name="l03800"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a1340cc087870cb360767946e6106cc83">03800</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a1340cc087870cb360767946e6106cc83">crs_er</a>                       : 1;
<a name="l03801"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a23ab084652a7135260a4b15908c44fcb">03801</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a23ab084652a7135260a4b15908c44fcb">crs_dr</a>                       : 1;
<a name="l03802"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a072db40305fa287678e20f079dd81238">03802</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html#a072db40305fa287678e20f079dd81238">reserved_14_63</a>               : 50;
<a name="l03803"></a>03803 <span class="preprocessor">#endif</span>
<a name="l03804"></a>03804 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__int__sum.html#a46ff953806a096f8fb53e4fd4b008c7d">cn61xx</a>;
<a name="l03805"></a><a class="code" href="unioncvmx__pemx__int__sum.html#a9743ee9bb2b2f7b267f749115a23e3a7">03805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#a9743ee9bb2b2f7b267f749115a23e3a7">cn63xx</a>;
<a name="l03806"></a><a class="code" href="unioncvmx__pemx__int__sum.html#a2116d2172e14a9f8dea814ecf22de783">03806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#a2116d2172e14a9f8dea814ecf22de783">cn63xxp1</a>;
<a name="l03807"></a><a class="code" href="unioncvmx__pemx__int__sum.html#aa34fbdf2b3cfca0aa7c30fce7867ffd1">03807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#aa34fbdf2b3cfca0aa7c30fce7867ffd1">cn66xx</a>;
<a name="l03808"></a><a class="code" href="unioncvmx__pemx__int__sum.html#a8a5c8d700cd164f93066ea547353f360">03808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#a8a5c8d700cd164f93066ea547353f360">cn68xx</a>;
<a name="l03809"></a><a class="code" href="unioncvmx__pemx__int__sum.html#ad30d17f6c7548400598331bf68debc00">03809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#ad30d17f6c7548400598331bf68debc00">cn68xxp1</a>;
<a name="l03810"></a><a class="code" href="unioncvmx__pemx__int__sum.html#a069172909684d624aec4f93aa9108aec">03810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#a069172909684d624aec4f93aa9108aec">cn70xx</a>;
<a name="l03811"></a><a class="code" href="unioncvmx__pemx__int__sum.html#a9e11bc379740acabbb5def6e6b1c9a71">03811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#a9e11bc379740acabbb5def6e6b1c9a71">cn70xxp1</a>;
<a name="l03812"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html">03812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html">cvmx_pemx_int_sum_cn73xx</a> {
<a name="l03813"></a>03813 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03814"></a>03814 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a4f428d209c0154bfc7e30343c630cd56">intd</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTD. This is a level-sensitive interrupt. This</span>
<a name="l03815"></a>03815 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l03816"></a>03816 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_INTD. */</span>
<a name="l03817"></a>03817     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#adef506e7c5c047c34bdfdec43bffccd3">intc</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTC. This is a level-sensitive interrupt. This</span>
<a name="l03818"></a>03818 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l03819"></a>03819 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_INTC. */</span>
<a name="l03820"></a>03820     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#abb7e2d2efae5baa17f18e4bf008ff99d">intb</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTB. This is a level-sensitive interrupt. This</span>
<a name="l03821"></a>03821 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l03822"></a>03822 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_INTB. */</span>
<a name="l03823"></a>03823     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#affc2859d6a8844f654c23d6804d3b83b">inta</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTA. This is a level-sensitive interrupt. This</span>
<a name="l03824"></a>03824 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l03825"></a>03825 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_INTA. */</span>
<a name="l03826"></a>03826     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ad25ef849ecbbc5218559bed02deade08">reserved_14_59</a>               : 46;
<a name="l03827"></a>03827     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a6df0dd16caf5387f57ae7fa18e650ff1">crs_dr</a>                       : 1;  <span class="comment">/**&lt; Had a CRS timeout when retries were disabled. This should be ignored in EP mode.</span>
<a name="l03828"></a>03828 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_CRS_DR. */</span>
<a name="l03829"></a>03829     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a1ee8a6a63d63568267984ab6a64928be">crs_er</a>                       : 1;  <span class="comment">/**&lt; Had a CRS timeout when retries were enabled. This should be ignored in EP mode.</span>
<a name="l03830"></a>03830 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_CRS_ER. */</span>
<a name="l03831"></a>03831     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a7a671121935000b898ebc11236b746c1">rdlk</a>                         : 1;  <span class="comment">/**&lt; Received read lock TLP.</span>
<a name="l03832"></a>03832 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_RDLK. */</span>
<a name="l03833"></a>03833     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ac790ec85ce0c86106be4f6f0efba5f4a">reserved_10_10</a>               : 1;
<a name="l03834"></a>03834     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a0e94705baf6b5f68b6571b20fd084a30">un_bx</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for unknown BAR.</span>
<a name="l03835"></a>03835 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UN_BX. */</span>
<a name="l03836"></a>03836     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a3abb06916db99fb1f96edac99ed2b75b">un_b2</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for BAR2 when BAR2 is disabled.</span>
<a name="l03837"></a>03837 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UN_B2. */</span>
<a name="l03838"></a>03838     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a9933840e2b8ba9f6dc47db12bbba09d2">un_b1</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for BAR1 when BAR1 index valid is not set.</span>
<a name="l03839"></a>03839 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UN_B1. */</span>
<a name="l03840"></a>03840     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a4884296704149533fb655e67c28de288">up_bx</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for an unknown BAR.</span>
<a name="l03841"></a>03841 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UP_BX. */</span>
<a name="l03842"></a>03842     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ab0fa11734f8d684408ab5386328a187f">up_b2</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for BAR2 when BAR2 is disabled.</span>
<a name="l03843"></a>03843 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UP_B2. */</span>
<a name="l03844"></a>03844     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a58b94bccbfb86784be6d4631278d6155">up_b1</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for BAR1 when BAR1 index valid is not set.</span>
<a name="l03845"></a>03845 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_UP_B1. */</span>
<a name="l03846"></a>03846     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a3350fc1f6c10bbfd165ca65d53443f75">reserved_3_3</a>                 : 1;
<a name="l03847"></a>03847     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ae6749ab80a2f6bdbc0689a47dfbc888a">pmei</a>                         : 1;  <span class="comment">/**&lt; PME interrupt. This is a level-sensitive interrupt.</span>
<a name="l03848"></a>03848 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_PMEI. */</span>
<a name="l03849"></a>03849     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ab818106ff0f9b7a98d95e95025ae8bc9">se</a>                           : 1;  <span class="comment">/**&lt; System error, RC mode only.</span>
<a name="l03850"></a>03850 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_SE. */</span>
<a name="l03851"></a>03851     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ad7bab4fa845f550b5bce52d227ffcc0f">aeri</a>                         : 1;  <span class="comment">/**&lt; Advanced error reporting interrupt, RC mode only.</span>
<a name="l03852"></a>03852 <span class="comment">                                                         This is a level-sensitive interrupt.</span>
<a name="l03853"></a>03853 <span class="comment">                                                         Throws corresponding PEM_INTSN_E::PEM()_ERROR_AERI. */</span>
<a name="l03854"></a>03854 <span class="preprocessor">#else</span>
<a name="l03855"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ad7bab4fa845f550b5bce52d227ffcc0f">03855</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ad7bab4fa845f550b5bce52d227ffcc0f">aeri</a>                         : 1;
<a name="l03856"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ab818106ff0f9b7a98d95e95025ae8bc9">03856</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ab818106ff0f9b7a98d95e95025ae8bc9">se</a>                           : 1;
<a name="l03857"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ae6749ab80a2f6bdbc0689a47dfbc888a">03857</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ae6749ab80a2f6bdbc0689a47dfbc888a">pmei</a>                         : 1;
<a name="l03858"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a3350fc1f6c10bbfd165ca65d53443f75">03858</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a3350fc1f6c10bbfd165ca65d53443f75">reserved_3_3</a>                 : 1;
<a name="l03859"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a58b94bccbfb86784be6d4631278d6155">03859</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a58b94bccbfb86784be6d4631278d6155">up_b1</a>                        : 1;
<a name="l03860"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ab0fa11734f8d684408ab5386328a187f">03860</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ab0fa11734f8d684408ab5386328a187f">up_b2</a>                        : 1;
<a name="l03861"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a4884296704149533fb655e67c28de288">03861</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a4884296704149533fb655e67c28de288">up_bx</a>                        : 1;
<a name="l03862"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a9933840e2b8ba9f6dc47db12bbba09d2">03862</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a9933840e2b8ba9f6dc47db12bbba09d2">un_b1</a>                        : 1;
<a name="l03863"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a3abb06916db99fb1f96edac99ed2b75b">03863</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a3abb06916db99fb1f96edac99ed2b75b">un_b2</a>                        : 1;
<a name="l03864"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a0e94705baf6b5f68b6571b20fd084a30">03864</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a0e94705baf6b5f68b6571b20fd084a30">un_bx</a>                        : 1;
<a name="l03865"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ac790ec85ce0c86106be4f6f0efba5f4a">03865</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ac790ec85ce0c86106be4f6f0efba5f4a">reserved_10_10</a>               : 1;
<a name="l03866"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a7a671121935000b898ebc11236b746c1">03866</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a7a671121935000b898ebc11236b746c1">rdlk</a>                         : 1;
<a name="l03867"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a1ee8a6a63d63568267984ab6a64928be">03867</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a1ee8a6a63d63568267984ab6a64928be">crs_er</a>                       : 1;
<a name="l03868"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a6df0dd16caf5387f57ae7fa18e650ff1">03868</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a6df0dd16caf5387f57ae7fa18e650ff1">crs_dr</a>                       : 1;
<a name="l03869"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ad25ef849ecbbc5218559bed02deade08">03869</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#ad25ef849ecbbc5218559bed02deade08">reserved_14_59</a>               : 46;
<a name="l03870"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#affc2859d6a8844f654c23d6804d3b83b">03870</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#affc2859d6a8844f654c23d6804d3b83b">inta</a>                         : 1;
<a name="l03871"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#abb7e2d2efae5baa17f18e4bf008ff99d">03871</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#abb7e2d2efae5baa17f18e4bf008ff99d">intb</a>                         : 1;
<a name="l03872"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#adef506e7c5c047c34bdfdec43bffccd3">03872</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#adef506e7c5c047c34bdfdec43bffccd3">intc</a>                         : 1;
<a name="l03873"></a><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a4f428d209c0154bfc7e30343c630cd56">03873</a>     uint64_t <a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html#a4f428d209c0154bfc7e30343c630cd56">intd</a>                         : 1;
<a name="l03874"></a>03874 <span class="preprocessor">#endif</span>
<a name="l03875"></a>03875 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__int__sum.html#a2ea91c3795db14139d8e53771a84eebf">cn73xx</a>;
<a name="l03876"></a><a class="code" href="unioncvmx__pemx__int__sum.html#ae20a136c82757e16d141fd0294dfddec">03876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html">cvmx_pemx_int_sum_cn73xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#ae20a136c82757e16d141fd0294dfddec">cn78xx</a>;
<a name="l03877"></a><a class="code" href="unioncvmx__pemx__int__sum.html#a18ba87db913898b193badac1d50c9138">03877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html">cvmx_pemx_int_sum_cn73xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#a18ba87db913898b193badac1d50c9138">cn78xxp1</a>;
<a name="l03878"></a><a class="code" href="unioncvmx__pemx__int__sum.html#a785263ccefd9e4f6e7fae6881ea78ec2">03878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn61xx.html">cvmx_pemx_int_sum_cn61xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#a785263ccefd9e4f6e7fae6881ea78ec2">cnf71xx</a>;
<a name="l03879"></a><a class="code" href="unioncvmx__pemx__int__sum.html#a0041449729bc7f163a96fafec9fb7ec7">03879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__int__sum_1_1cvmx__pemx__int__sum__cn73xx.html">cvmx_pemx_int_sum_cn73xx</a>       <a class="code" href="unioncvmx__pemx__int__sum.html#a0041449729bc7f163a96fafec9fb7ec7">cnf75xx</a>;
<a name="l03880"></a>03880 };
<a name="l03881"></a><a class="code" href="cvmx-pemx-defs_8h.html#acd57a7c9f80ec0012bd6ac4f4e999e06">03881</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__int__sum.html" title="cvmx_pem::_int_sum">cvmx_pemx_int_sum</a> <a class="code" href="unioncvmx__pemx__int__sum.html" title="cvmx_pem::_int_sum">cvmx_pemx_int_sum_t</a>;
<a name="l03882"></a>03882 <span class="comment"></span>
<a name="l03883"></a>03883 <span class="comment">/**</span>
<a name="l03884"></a>03884 <span class="comment"> * cvmx_pem#_on</span>
<a name="l03885"></a>03885 <span class="comment"> *</span>
<a name="l03886"></a>03886 <span class="comment"> * This register indicates that PEM is configured and ready.</span>
<a name="l03887"></a>03887 <span class="comment"> *</span>
<a name="l03888"></a>03888 <span class="comment"> */</span>
<a name="l03889"></a><a class="code" href="unioncvmx__pemx__on.html">03889</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__on.html" title="cvmx_pem::_on">cvmx_pemx_on</a> {
<a name="l03890"></a><a class="code" href="unioncvmx__pemx__on.html#ad054068643c8ec072b73d424b6ebe2f4">03890</a>     uint64_t <a class="code" href="unioncvmx__pemx__on.html#ad054068643c8ec072b73d424b6ebe2f4">u64</a>;
<a name="l03891"></a><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html">03891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html">cvmx_pemx_on_s</a> {
<a name="l03892"></a>03892 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03893"></a>03893 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#a4ae3c080cf3ac354809198e0144eda7e">reserved_2_63</a>                : 62;
<a name="l03894"></a>03894     uint64_t <a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#a94449db414cafc315796fbf0df524eda">pemoor</a>                       : 1;  <span class="comment">/**&lt; Indication to software that the PEM has been taken out of reset (i.e. BIST is done) and it</span>
<a name="l03895"></a>03895 <span class="comment">                                                         is safe to configure core CSRs. */</span>
<a name="l03896"></a>03896     uint64_t <a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#acb1840728796325011bb62b464488113">pemon</a>                        : 1;  <span class="comment">/**&lt; Indication to the QLM that the PEM is out of reset, configured, and ready to send/receive</span>
<a name="l03897"></a>03897 <span class="comment">                                                         traffic. Setting this bit takes the configured PIPE out of reset. */</span>
<a name="l03898"></a>03898 <span class="preprocessor">#else</span>
<a name="l03899"></a><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#acb1840728796325011bb62b464488113">03899</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#acb1840728796325011bb62b464488113">pemon</a>                        : 1;
<a name="l03900"></a><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#a94449db414cafc315796fbf0df524eda">03900</a>     uint64_t <a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#a94449db414cafc315796fbf0df524eda">pemoor</a>                       : 1;
<a name="l03901"></a><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#a4ae3c080cf3ac354809198e0144eda7e">03901</a>     uint64_t <a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html#a4ae3c080cf3ac354809198e0144eda7e">reserved_2_63</a>                : 62;
<a name="l03902"></a>03902 <span class="preprocessor">#endif</span>
<a name="l03903"></a>03903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__on.html#a860703bfbbf6cc6556c3ebc709ddcd90">s</a>;
<a name="l03904"></a><a class="code" href="unioncvmx__pemx__on.html#aac7d9004523eb9c252491e295a03ccea">03904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html">cvmx_pemx_on_s</a>                 <a class="code" href="unioncvmx__pemx__on.html#aac7d9004523eb9c252491e295a03ccea">cn70xx</a>;
<a name="l03905"></a><a class="code" href="unioncvmx__pemx__on.html#a48b855730a3a9dd4688bae84ce250b94">03905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html">cvmx_pemx_on_s</a>                 <a class="code" href="unioncvmx__pemx__on.html#a48b855730a3a9dd4688bae84ce250b94">cn70xxp1</a>;
<a name="l03906"></a><a class="code" href="unioncvmx__pemx__on.html#a953e2ea5e82f1ab43616a9fc30d279c8">03906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html">cvmx_pemx_on_s</a>                 <a class="code" href="unioncvmx__pemx__on.html#a953e2ea5e82f1ab43616a9fc30d279c8">cn73xx</a>;
<a name="l03907"></a><a class="code" href="unioncvmx__pemx__on.html#ab4b854d31868e812f8e001e669b573f6">03907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html">cvmx_pemx_on_s</a>                 <a class="code" href="unioncvmx__pemx__on.html#ab4b854d31868e812f8e001e669b573f6">cn78xx</a>;
<a name="l03908"></a><a class="code" href="unioncvmx__pemx__on.html#a2e18792c823fd3d6bdf6f21e78345c17">03908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html">cvmx_pemx_on_s</a>                 <a class="code" href="unioncvmx__pemx__on.html#a2e18792c823fd3d6bdf6f21e78345c17">cn78xxp1</a>;
<a name="l03909"></a><a class="code" href="unioncvmx__pemx__on.html#ae1b0f1fc1c208ea8e3eea1026b62abb4">03909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__on_1_1cvmx__pemx__on__s.html">cvmx_pemx_on_s</a>                 <a class="code" href="unioncvmx__pemx__on.html#ae1b0f1fc1c208ea8e3eea1026b62abb4">cnf75xx</a>;
<a name="l03910"></a>03910 };
<a name="l03911"></a><a class="code" href="cvmx-pemx-defs_8h.html#a06275709ffdce1ab40b9e96127940b9a">03911</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__on.html" title="cvmx_pem::_on">cvmx_pemx_on</a> <a class="code" href="unioncvmx__pemx__on.html" title="cvmx_pem::_on">cvmx_pemx_on_t</a>;
<a name="l03912"></a>03912 <span class="comment"></span>
<a name="l03913"></a>03913 <span class="comment">/**</span>
<a name="l03914"></a>03914 <span class="comment"> * cvmx_pem#_p2n_bar0_start</span>
<a name="l03915"></a>03915 <span class="comment"> *</span>
<a name="l03916"></a>03916 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l03917"></a>03917 <span class="comment"> * the SLI in RC mode.</span>
<a name="l03918"></a>03918 <span class="comment"> */</span>
<a name="l03919"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html">03919</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html" title="cvmx_pem::_p2n_bar0_start">cvmx_pemx_p2n_bar0_start</a> {
<a name="l03920"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a95357de2c9346aa200bc9c387e1f05ae">03920</a>     uint64_t <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a95357de2c9346aa200bc9c387e1f05ae">u64</a>;
<a name="l03921"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__s.html">03921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__s.html">cvmx_pemx_p2n_bar0_start_s</a> {
<a name="l03922"></a>03922 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03923"></a>03923 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__s.html#ab2a6647650a409a5f83eb7caddaf0ba2">reserved_0_63</a>                : 64;
<a name="l03924"></a>03924 <span class="preprocessor">#else</span>
<a name="l03925"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__s.html#ab2a6647650a409a5f83eb7caddaf0ba2">03925</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__s.html#ab2a6647650a409a5f83eb7caddaf0ba2">reserved_0_63</a>                : 64;
<a name="l03926"></a>03926 <span class="preprocessor">#endif</span>
<a name="l03927"></a>03927 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a48800cfdd9b156cf34e8ee3913e5f89f">s</a>;
<a name="l03928"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">03928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> {
<a name="l03929"></a>03929 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03930"></a>03930 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html#a340b7cfa702cc253f4fec6a107a835d3">addr</a>                         : 50; <span class="comment">/**&lt; The starting address of the 16KB address space that</span>
<a name="l03931"></a>03931 <span class="comment">                                                         is the BAR0 address space. */</span>
<a name="l03932"></a>03932     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html#adf3858c4c2e247dfc7391f6b994b259e">reserved_0_13</a>                : 14;
<a name="l03933"></a>03933 <span class="preprocessor">#else</span>
<a name="l03934"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html#adf3858c4c2e247dfc7391f6b994b259e">03934</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html#adf3858c4c2e247dfc7391f6b994b259e">reserved_0_13</a>                : 14;
<a name="l03935"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html#a340b7cfa702cc253f4fec6a107a835d3">03935</a>     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html#a340b7cfa702cc253f4fec6a107a835d3">addr</a>                         : 50;
<a name="l03936"></a>03936 <span class="preprocessor">#endif</span>
<a name="l03937"></a>03937 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a58e827b041a3e63159d526322075be86">cn61xx</a>;
<a name="l03938"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#aba57d35f2a25740988121e0ef454ee3d">03938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#aba57d35f2a25740988121e0ef454ee3d">cn63xx</a>;
<a name="l03939"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#ac1b7e55f615cdb3b788a33198f214f20">03939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#ac1b7e55f615cdb3b788a33198f214f20">cn63xxp1</a>;
<a name="l03940"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#ae7e6945d3b63d0ed48b29d743ef5aba7">03940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#ae7e6945d3b63d0ed48b29d743ef5aba7">cn66xx</a>;
<a name="l03941"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#ab61d45b015a84760b7dc4a432fc60ac3">03941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#ab61d45b015a84760b7dc4a432fc60ac3">cn68xx</a>;
<a name="l03942"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#ada6c90d657a5768c3f1f70f3d47e9ecc">03942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#ada6c90d657a5768c3f1f70f3d47e9ecc">cn68xxp1</a>;
<a name="l03943"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a0e1fa61fd457557110de67e1b7eead03">03943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a0e1fa61fd457557110de67e1b7eead03">cn70xx</a>;
<a name="l03944"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a8d7b9b3f04b9bdf4d7a988de6cf8e24e">03944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a8d7b9b3f04b9bdf4d7a988de6cf8e24e">cn70xxp1</a>;
<a name="l03945"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html">03945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html">cvmx_pemx_p2n_bar0_start_cn73xx</a> {
<a name="l03946"></a>03946 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03947"></a>03947 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html#a880314e3787e187ec3549c6006a5da9f">addr</a>                         : 41; <span class="comment">/**&lt; The starting address of the 8 MB BAR0 address space. */</span>
<a name="l03948"></a>03948     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html#ab09647370eecb056f4577c0b952f30e6">reserved_0_22</a>                : 23;
<a name="l03949"></a>03949 <span class="preprocessor">#else</span>
<a name="l03950"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html#ab09647370eecb056f4577c0b952f30e6">03950</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html#ab09647370eecb056f4577c0b952f30e6">reserved_0_22</a>                : 23;
<a name="l03951"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html#a880314e3787e187ec3549c6006a5da9f">03951</a>     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html#a880314e3787e187ec3549c6006a5da9f">addr</a>                         : 41;
<a name="l03952"></a>03952 <span class="preprocessor">#endif</span>
<a name="l03953"></a>03953 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a0167397509878bda1b2f4bfb4404f3e2">cn73xx</a>;
<a name="l03954"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a1d43dfd132a29a70a4174631b9657a14">03954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html">cvmx_pemx_p2n_bar0_start_cn73xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a1d43dfd132a29a70a4174631b9657a14">cn78xx</a>;
<a name="l03955"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn78xxp1.html">03955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn78xxp1.html">cvmx_pemx_p2n_bar0_start_cn78xxp1</a> {
<a name="l03956"></a>03956 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03957"></a>03957 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn78xxp1.html#a0174def65baae29575095edfd098a091">addr</a>                         : 49; <span class="comment">/**&lt; The starting address of the 32KB BAR0 address space. */</span>
<a name="l03958"></a>03958     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn78xxp1.html#ac847fd26ca1ef5567d631fc33c16f586">reserved_0_14</a>                : 15;
<a name="l03959"></a>03959 <span class="preprocessor">#else</span>
<a name="l03960"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn78xxp1.html#ac847fd26ca1ef5567d631fc33c16f586">03960</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn78xxp1.html#ac847fd26ca1ef5567d631fc33c16f586">reserved_0_14</a>                : 15;
<a name="l03961"></a><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn78xxp1.html#a0174def65baae29575095edfd098a091">03961</a>     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn78xxp1.html#a0174def65baae29575095edfd098a091">addr</a>                         : 49;
<a name="l03962"></a>03962 <span class="preprocessor">#endif</span>
<a name="l03963"></a>03963 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a255c3e04e9cfa60f17affaf065a95306">cn78xxp1</a>;
<a name="l03964"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#aecd49f39181341b482fa24919e3dabc2">03964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn61xx.html">cvmx_pemx_p2n_bar0_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#aecd49f39181341b482fa24919e3dabc2">cnf71xx</a>;
<a name="l03965"></a><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a54f3fe43646a7f8ada4c79f8b6d0bc53">03965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar0__start_1_1cvmx__pemx__p2n__bar0__start__cn73xx.html">cvmx_pemx_p2n_bar0_start_cn73xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html#a54f3fe43646a7f8ada4c79f8b6d0bc53">cnf75xx</a>;
<a name="l03966"></a>03966 };
<a name="l03967"></a><a class="code" href="cvmx-pemx-defs_8h.html#a3d12ca0df0ca41d0b05fa670d33dacf9">03967</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2n__bar0__start.html" title="cvmx_pem::_p2n_bar0_start">cvmx_pemx_p2n_bar0_start</a> <a class="code" href="unioncvmx__pemx__p2n__bar0__start.html" title="cvmx_pem::_p2n_bar0_start">cvmx_pemx_p2n_bar0_start_t</a>;
<a name="l03968"></a>03968 <span class="comment"></span>
<a name="l03969"></a>03969 <span class="comment">/**</span>
<a name="l03970"></a>03970 <span class="comment"> * cvmx_pem#_p2n_bar1_start</span>
<a name="l03971"></a>03971 <span class="comment"> *</span>
<a name="l03972"></a>03972 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l03973"></a>03973 <span class="comment"> * the SLI in RC mode.</span>
<a name="l03974"></a>03974 <span class="comment"> */</span>
<a name="l03975"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html">03975</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html" title="cvmx_pem::_p2n_bar1_start">cvmx_pemx_p2n_bar1_start</a> {
<a name="l03976"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#acd90e822f298df991cba2c0b735e8e09">03976</a>     uint64_t <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#acd90e822f298df991cba2c0b735e8e09">u64</a>;
<a name="l03977"></a><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">03977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a> {
<a name="l03978"></a>03978 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03979"></a>03979 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html#a15ba0a77817901daaaf927acf94f4832">addr</a>                         : 38; <span class="comment">/**&lt; The starting address of the 64 MB BAR1 address space. */</span>
<a name="l03980"></a>03980     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html#a7258d19f2f0987010fad609a36bf366d">reserved_0_25</a>                : 26;
<a name="l03981"></a>03981 <span class="preprocessor">#else</span>
<a name="l03982"></a><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html#a7258d19f2f0987010fad609a36bf366d">03982</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html#a7258d19f2f0987010fad609a36bf366d">reserved_0_25</a>                : 26;
<a name="l03983"></a><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html#a15ba0a77817901daaaf927acf94f4832">03983</a>     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html#a15ba0a77817901daaaf927acf94f4832">addr</a>                         : 38;
<a name="l03984"></a>03984 <span class="preprocessor">#endif</span>
<a name="l03985"></a>03985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#ace56e67f614e179083f4e3beb5db0d7b">s</a>;
<a name="l03986"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a34220b67ab56aedd6702d489e17ea993">03986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a34220b67ab56aedd6702d489e17ea993">cn61xx</a>;
<a name="l03987"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a1f9b6650088058a231e4f60b0bcc0c99">03987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a1f9b6650088058a231e4f60b0bcc0c99">cn63xx</a>;
<a name="l03988"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#aeb2f070a8a07d6d965abc1d8625a8466">03988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#aeb2f070a8a07d6d965abc1d8625a8466">cn63xxp1</a>;
<a name="l03989"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#acb1c7fd84fc4f58f897fabb39ad8f12f">03989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#acb1c7fd84fc4f58f897fabb39ad8f12f">cn66xx</a>;
<a name="l03990"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a048127e7ee719577b7caea1a0d9511d3">03990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a048127e7ee719577b7caea1a0d9511d3">cn68xx</a>;
<a name="l03991"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a77bc37f32b83e12397175c612db1f75f">03991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a77bc37f32b83e12397175c612db1f75f">cn68xxp1</a>;
<a name="l03992"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a92f100641b00712f8b1fd12a248c9c99">03992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a92f100641b00712f8b1fd12a248c9c99">cn70xx</a>;
<a name="l03993"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a0d12ea2df69819ff77a65df8a4c5e5dd">03993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a0d12ea2df69819ff77a65df8a4c5e5dd">cn70xxp1</a>;
<a name="l03994"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a929917d9e4c7e07e24dc8333189fc368">03994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a929917d9e4c7e07e24dc8333189fc368">cn73xx</a>;
<a name="l03995"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a1ad546d2ba12cbe8c31ef4091becb3bc">03995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a1ad546d2ba12cbe8c31ef4091becb3bc">cn78xx</a>;
<a name="l03996"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#aabdcdc4b148b859da69d364db4efb6e8">03996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#aabdcdc4b148b859da69d364db4efb6e8">cn78xxp1</a>;
<a name="l03997"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a1fcdf8d16f4543f44295a1b8cd88d738">03997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a1fcdf8d16f4543f44295a1b8cd88d738">cnf71xx</a>;
<a name="l03998"></a><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a411ef124e4a13db581c23650767d6f6e">03998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar1__start_1_1cvmx__pemx__p2n__bar1__start__s.html">cvmx_pemx_p2n_bar1_start_s</a>     <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html#a411ef124e4a13db581c23650767d6f6e">cnf75xx</a>;
<a name="l03999"></a>03999 };
<a name="l04000"></a><a class="code" href="cvmx-pemx-defs_8h.html#a02c18d0125509fd61a21142b0b6f3216">04000</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2n__bar1__start.html" title="cvmx_pem::_p2n_bar1_start">cvmx_pemx_p2n_bar1_start</a> <a class="code" href="unioncvmx__pemx__p2n__bar1__start.html" title="cvmx_pem::_p2n_bar1_start">cvmx_pemx_p2n_bar1_start_t</a>;
<a name="l04001"></a>04001 <span class="comment"></span>
<a name="l04002"></a>04002 <span class="comment">/**</span>
<a name="l04003"></a>04003 <span class="comment"> * cvmx_pem#_p2n_bar2_start</span>
<a name="l04004"></a>04004 <span class="comment"> *</span>
<a name="l04005"></a>04005 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l04006"></a>04006 <span class="comment"> * the SLI in RC mode.</span>
<a name="l04007"></a>04007 <span class="comment"> */</span>
<a name="l04008"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html">04008</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html" title="cvmx_pem::_p2n_bar2_start">cvmx_pemx_p2n_bar2_start</a> {
<a name="l04009"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#af7035f3b90004db970bf35723ace0344">04009</a>     uint64_t <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#af7035f3b90004db970bf35723ace0344">u64</a>;
<a name="l04010"></a><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__s.html">04010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__s.html">cvmx_pemx_p2n_bar2_start_s</a> {
<a name="l04011"></a>04011 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04012"></a>04012 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__s.html#ad639ab348ecd4e8423cf721d94991e19">reserved_0_63</a>                : 64;
<a name="l04013"></a>04013 <span class="preprocessor">#else</span>
<a name="l04014"></a><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__s.html#ad639ab348ecd4e8423cf721d94991e19">04014</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__s.html#ad639ab348ecd4e8423cf721d94991e19">reserved_0_63</a>                : 64;
<a name="l04015"></a>04015 <span class="preprocessor">#endif</span>
<a name="l04016"></a>04016 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#af8dbbb28d01ab86405dfa5ffe57ae011">s</a>;
<a name="l04017"></a><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">04017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> {
<a name="l04018"></a>04018 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04019"></a>04019 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html#aedae9a311ff923047a6f72bb6659a4fe">addr</a>                         : 23; <span class="comment">/**&lt; The starting address of the 2^41 address space</span>
<a name="l04020"></a>04020 <span class="comment">                                                         that is the BAR2 address space. */</span>
<a name="l04021"></a>04021     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html#aa5f65664902cb610e0ee9f4a184b3683">reserved_0_40</a>                : 41;
<a name="l04022"></a>04022 <span class="preprocessor">#else</span>
<a name="l04023"></a><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html#aa5f65664902cb610e0ee9f4a184b3683">04023</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html#aa5f65664902cb610e0ee9f4a184b3683">reserved_0_40</a>                : 41;
<a name="l04024"></a><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html#aedae9a311ff923047a6f72bb6659a4fe">04024</a>     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html#aedae9a311ff923047a6f72bb6659a4fe">addr</a>                         : 23;
<a name="l04025"></a>04025 <span class="preprocessor">#endif</span>
<a name="l04026"></a>04026 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a4663905e797a56672003095ed191ea3a">cn61xx</a>;
<a name="l04027"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#aa0c17bf282b069eea7dad26491017f0e">04027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#aa0c17bf282b069eea7dad26491017f0e">cn63xx</a>;
<a name="l04028"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a71240b0c4430fb07a609636f07659d4c">04028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a71240b0c4430fb07a609636f07659d4c">cn63xxp1</a>;
<a name="l04029"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a3b3f04ec3da445ce2a6362c4a14cd92f">04029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a3b3f04ec3da445ce2a6362c4a14cd92f">cn66xx</a>;
<a name="l04030"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a95b99b90b9a5f844b375c60917d378e7">04030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a95b99b90b9a5f844b375c60917d378e7">cn68xx</a>;
<a name="l04031"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a0ef21f909460c5d93815b8d1d173b881">04031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a0ef21f909460c5d93815b8d1d173b881">cn68xxp1</a>;
<a name="l04032"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#af5142cf8d3ec2b04dc46d3ca47620994">04032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#af5142cf8d3ec2b04dc46d3ca47620994">cn70xx</a>;
<a name="l04033"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a95f4c18ff1dab17f332e4a3a5c44e81d">04033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a95f4c18ff1dab17f332e4a3a5c44e81d">cn70xxp1</a>;
<a name="l04034"></a><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html">04034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html">cvmx_pemx_p2n_bar2_start_cn73xx</a> {
<a name="l04035"></a>04035 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04036"></a>04036 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html#ad196b1291507897bc5715baf28491c74">addr</a>                         : 19; <span class="comment">/**&lt; The starting address of the 2^45 BAR2 address space. */</span>
<a name="l04037"></a>04037     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html#a9a05c98e2903b7bfe242dbb1b20a72e8">reserved_0_44</a>                : 45;
<a name="l04038"></a>04038 <span class="preprocessor">#else</span>
<a name="l04039"></a><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html#a9a05c98e2903b7bfe242dbb1b20a72e8">04039</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html#a9a05c98e2903b7bfe242dbb1b20a72e8">reserved_0_44</a>                : 45;
<a name="l04040"></a><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html#ad196b1291507897bc5715baf28491c74">04040</a>     uint64_t <a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html#ad196b1291507897bc5715baf28491c74">addr</a>                         : 19;
<a name="l04041"></a>04041 <span class="preprocessor">#endif</span>
<a name="l04042"></a>04042 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#af04859ca33c08ca2473c717d4fa76113">cn73xx</a>;
<a name="l04043"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a6555d705517ada93cee282a01e73fe6e">04043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html">cvmx_pemx_p2n_bar2_start_cn73xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a6555d705517ada93cee282a01e73fe6e">cn78xx</a>;
<a name="l04044"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a4ab50df9a096944cd2db7cfcf0727be0">04044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html">cvmx_pemx_p2n_bar2_start_cn73xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a4ab50df9a096944cd2db7cfcf0727be0">cn78xxp1</a>;
<a name="l04045"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#aeb1e93d2d354c3481cbb4eb1242cf65a">04045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn61xx.html">cvmx_pemx_p2n_bar2_start_cn61xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#aeb1e93d2d354c3481cbb4eb1242cf65a">cnf71xx</a>;
<a name="l04046"></a><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a14342ff635f154c7709f5536082ac7b7">04046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2n__bar2__start_1_1cvmx__pemx__p2n__bar2__start__cn73xx.html">cvmx_pemx_p2n_bar2_start_cn73xx</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html#a14342ff635f154c7709f5536082ac7b7">cnf75xx</a>;
<a name="l04047"></a>04047 };
<a name="l04048"></a><a class="code" href="cvmx-pemx-defs_8h.html#a0d4cec95a745084829eb3b3f6b768cc4">04048</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2n__bar2__start.html" title="cvmx_pem::_p2n_bar2_start">cvmx_pemx_p2n_bar2_start</a> <a class="code" href="unioncvmx__pemx__p2n__bar2__start.html" title="cvmx_pem::_p2n_bar2_start">cvmx_pemx_p2n_bar2_start_t</a>;
<a name="l04049"></a>04049 <span class="comment"></span>
<a name="l04050"></a>04050 <span class="comment">/**</span>
<a name="l04051"></a>04051 <span class="comment"> * cvmx_pem#_p2p_bar#_end</span>
<a name="l04052"></a>04052 <span class="comment"> *</span>
<a name="l04053"></a>04053 <span class="comment"> * This register specifies the ending address for memory requests that are to be forwarded to the</span>
<a name="l04054"></a>04054 <span class="comment"> * PCIe peer port.</span>
<a name="l04055"></a>04055 <span class="comment"> */</span>
<a name="l04056"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html">04056</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2p__barx__end.html" title="cvmx_pem::_p2p_bar::_end">cvmx_pemx_p2p_barx_end</a> {
<a name="l04057"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a9653eba116a1beba4e63dbd381344a87">04057</a>     uint64_t <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a9653eba116a1beba4e63dbd381344a87">u64</a>;
<a name="l04058"></a><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">04058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a> {
<a name="l04059"></a>04059 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04060"></a>04060 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html#a3759203edd8955b936ddf3d93bfbca42">addr</a>                         : 52; <span class="comment">/**&lt; The ending address of the address window created by this field and the</span>
<a name="l04061"></a>04061 <span class="comment">                                                         PEM_P2P_BAR0_START[63:12] field. The full 64 bits of the address are created by:</span>
<a name="l04062"></a>04062 <span class="comment">                                                         [ADDR[63:12], 12&apos;b0]. */</span>
<a name="l04063"></a>04063     uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html#a482d6665afa91cae6f8eca4e33593105">reserved_0_11</a>                : 12;
<a name="l04064"></a>04064 <span class="preprocessor">#else</span>
<a name="l04065"></a><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html#a482d6665afa91cae6f8eca4e33593105">04065</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html#a482d6665afa91cae6f8eca4e33593105">reserved_0_11</a>                : 12;
<a name="l04066"></a><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html#a3759203edd8955b936ddf3d93bfbca42">04066</a>     uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html#a3759203edd8955b936ddf3d93bfbca42">addr</a>                         : 52;
<a name="l04067"></a>04067 <span class="preprocessor">#endif</span>
<a name="l04068"></a>04068 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#ab0d71f684af5ab9b3aa639f35a133fe0">s</a>;
<a name="l04069"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a505f103b889ca1f15dafa608b64d978b">04069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a505f103b889ca1f15dafa608b64d978b">cn63xx</a>;
<a name="l04070"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a5349950d4bd4c8538989035552aa72f0">04070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a5349950d4bd4c8538989035552aa72f0">cn63xxp1</a>;
<a name="l04071"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a994e22583418cd06d9c6896c5658275d">04071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a994e22583418cd06d9c6896c5658275d">cn66xx</a>;
<a name="l04072"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a736b6d4c30865063402c595a67669c28">04072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a736b6d4c30865063402c595a67669c28">cn68xx</a>;
<a name="l04073"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#ad009725a9b7bf1ca99d38dc9521c68d0">04073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#ad009725a9b7bf1ca99d38dc9521c68d0">cn68xxp1</a>;
<a name="l04074"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#ae8fb8987d0411ea08ee203aad52887b3">04074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#ae8fb8987d0411ea08ee203aad52887b3">cn73xx</a>;
<a name="l04075"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#aec40a3885107d578dc1581aac4859d2e">04075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#aec40a3885107d578dc1581aac4859d2e">cn78xx</a>;
<a name="l04076"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#af00f0d37c15fc9c3c196f9d97e5bd6ff">04076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#af00f0d37c15fc9c3c196f9d97e5bd6ff">cn78xxp1</a>;
<a name="l04077"></a><a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a380f6a29156d7831ac2c283972df193a">04077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__end_1_1cvmx__pemx__p2p__barx__end__s.html">cvmx_pemx_p2p_barx_end_s</a>       <a class="code" href="unioncvmx__pemx__p2p__barx__end.html#a380f6a29156d7831ac2c283972df193a">cnf75xx</a>;
<a name="l04078"></a>04078 };
<a name="l04079"></a><a class="code" href="cvmx-pemx-defs_8h.html#a0ce733bfe5046688f72f0b08da7aeeb9">04079</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2p__barx__end.html" title="cvmx_pem::_p2p_bar::_end">cvmx_pemx_p2p_barx_end</a> <a class="code" href="unioncvmx__pemx__p2p__barx__end.html" title="cvmx_pem::_p2p_bar::_end">cvmx_pemx_p2p_barx_end_t</a>;
<a name="l04080"></a>04080 <span class="comment"></span>
<a name="l04081"></a>04081 <span class="comment">/**</span>
<a name="l04082"></a>04082 <span class="comment"> * cvmx_pem#_p2p_bar#_start</span>
<a name="l04083"></a>04083 <span class="comment"> *</span>
<a name="l04084"></a>04084 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l04085"></a>04085 <span class="comment"> * the PCIe peer port.</span>
<a name="l04086"></a>04086 <span class="comment"> */</span>
<a name="l04087"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html">04087</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2p__barx__start.html" title="cvmx_pem::_p2p_bar::_start">cvmx_pemx_p2p_barx_start</a> {
<a name="l04088"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a2c8aa2ca9331d0597e162210f509b72b">04088</a>     uint64_t <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a2c8aa2ca9331d0597e162210f509b72b">u64</a>;
<a name="l04089"></a><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html">04089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html">cvmx_pemx_p2p_barx_start_s</a> {
<a name="l04090"></a>04090 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04091"></a>04091 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a9bf1b3e1bf1f7d6fa145e392b4927aaf">addr</a>                         : 52; <span class="comment">/**&lt; The starting address of the address window created by this field and the</span>
<a name="l04092"></a>04092 <span class="comment">                                                         PEM_P2P_BAR0_END[63:12] field. The full 64-bits of the address are created by:</span>
<a name="l04093"></a>04093 <span class="comment">                                                         [ADDR[63:12], 12&apos;b0]. */</span>
<a name="l04094"></a>04094     uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a282622b8b134312dc20d66ab25366e39">reserved_2_11</a>                : 10;
<a name="l04095"></a>04095     uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a61f6005932851b3592a573459a7f2758">dst</a>                          : 2;  <span class="comment">/**&lt; The destination peer of the address window created by this field and the</span>
<a name="l04096"></a>04096 <span class="comment">                                                         PEM_P2P_BAR0_END[63:12] field. It is illegal to configure the destination peer to match</span>
<a name="l04097"></a>04097 <span class="comment">                                                         the source. */</span>
<a name="l04098"></a>04098 <span class="preprocessor">#else</span>
<a name="l04099"></a><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a61f6005932851b3592a573459a7f2758">04099</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a61f6005932851b3592a573459a7f2758">dst</a>                          : 2;
<a name="l04100"></a><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a282622b8b134312dc20d66ab25366e39">04100</a>     uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a282622b8b134312dc20d66ab25366e39">reserved_2_11</a>                : 10;
<a name="l04101"></a><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a9bf1b3e1bf1f7d6fa145e392b4927aaf">04101</a>     uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html#a9bf1b3e1bf1f7d6fa145e392b4927aaf">addr</a>                         : 52;
<a name="l04102"></a>04102 <span class="preprocessor">#endif</span>
<a name="l04103"></a>04103 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a7bad150d2b27a407209cf434acb195d1">s</a>;
<a name="l04104"></a><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html">04104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html">cvmx_pemx_p2p_barx_start_cn63xx</a> {
<a name="l04105"></a>04105 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04106"></a>04106 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html#aa67a256a1b1d3d44c1b65686ef067a3a">addr</a>                         : 52; <span class="comment">/**&lt; The starting address of the address window created</span>
<a name="l04107"></a>04107 <span class="comment">                                                         by this field and the PEM_P2P_BAR0_END[63:12]</span>
<a name="l04108"></a>04108 <span class="comment">                                                         field. The full 64-bits of address are created by:</span>
<a name="l04109"></a>04109 <span class="comment">                                                         [ADDR[63:12], 12&apos;b0]. */</span>
<a name="l04110"></a>04110     uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html#a7da3e34cb1fc1281db6fbb49100c57f3">reserved_0_11</a>                : 12;
<a name="l04111"></a>04111 <span class="preprocessor">#else</span>
<a name="l04112"></a><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html#a7da3e34cb1fc1281db6fbb49100c57f3">04112</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html#a7da3e34cb1fc1281db6fbb49100c57f3">reserved_0_11</a>                : 12;
<a name="l04113"></a><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html#aa67a256a1b1d3d44c1b65686ef067a3a">04113</a>     uint64_t <a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html#aa67a256a1b1d3d44c1b65686ef067a3a">addr</a>                         : 52;
<a name="l04114"></a>04114 <span class="preprocessor">#endif</span>
<a name="l04115"></a>04115 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a02b941874b9acc54b2af7eebbd6e9354">cn63xx</a>;
<a name="l04116"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a58c6fdc70ef05ebe6bba9758e3c8a2cc">04116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html">cvmx_pemx_p2p_barx_start_cn63xx</a> <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a58c6fdc70ef05ebe6bba9758e3c8a2cc">cn63xxp1</a>;
<a name="l04117"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a99f839201afc29ccd5da14a4e10e29f7">04117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html">cvmx_pemx_p2p_barx_start_cn63xx</a> <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a99f839201afc29ccd5da14a4e10e29f7">cn66xx</a>;
<a name="l04118"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a29fe4c6935fb0fdb5caa7e08b50d3913">04118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html">cvmx_pemx_p2p_barx_start_cn63xx</a> <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a29fe4c6935fb0fdb5caa7e08b50d3913">cn68xx</a>;
<a name="l04119"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a9906c036c304f5f41e3aa6d22107e03e">04119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__cn63xx.html">cvmx_pemx_p2p_barx_start_cn63xx</a> <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a9906c036c304f5f41e3aa6d22107e03e">cn68xxp1</a>;
<a name="l04120"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a7c59f7c96d0a78a56e2324a3b6847c1e">04120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html">cvmx_pemx_p2p_barx_start_s</a>     <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a7c59f7c96d0a78a56e2324a3b6847c1e">cn73xx</a>;
<a name="l04121"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#abcbf04c19a97a33fbd7edaad7fe37055">04121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html">cvmx_pemx_p2p_barx_start_s</a>     <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#abcbf04c19a97a33fbd7edaad7fe37055">cn78xx</a>;
<a name="l04122"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#af4008fc3caecf88760476784c5cb80ef">04122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html">cvmx_pemx_p2p_barx_start_s</a>     <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#af4008fc3caecf88760476784c5cb80ef">cn78xxp1</a>;
<a name="l04123"></a><a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a3965703be41501fe3d34be10f44c495a">04123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__p2p__barx__start_1_1cvmx__pemx__p2p__barx__start__s.html">cvmx_pemx_p2p_barx_start_s</a>     <a class="code" href="unioncvmx__pemx__p2p__barx__start.html#a3965703be41501fe3d34be10f44c495a">cnf75xx</a>;
<a name="l04124"></a>04124 };
<a name="l04125"></a><a class="code" href="cvmx-pemx-defs_8h.html#ae8fdb55dde4b6fa845764edfe382d2a1">04125</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__p2p__barx__start.html" title="cvmx_pem::_p2p_bar::_start">cvmx_pemx_p2p_barx_start</a> <a class="code" href="unioncvmx__pemx__p2p__barx__start.html" title="cvmx_pem::_p2p_bar::_start">cvmx_pemx_p2p_barx_start_t</a>;
<a name="l04126"></a>04126 <span class="comment"></span>
<a name="l04127"></a>04127 <span class="comment">/**</span>
<a name="l04128"></a>04128 <span class="comment"> * cvmx_pem#_qlm</span>
<a name="l04129"></a>04129 <span class="comment"> *</span>
<a name="l04130"></a>04130 <span class="comment"> * This register configures the PEM3 QLM.</span>
<a name="l04131"></a>04131 <span class="comment"> *</span>
<a name="l04132"></a>04132 <span class="comment"> */</span>
<a name="l04133"></a><a class="code" href="unioncvmx__pemx__qlm.html">04133</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__qlm.html" title="cvmx_pem::_qlm">cvmx_pemx_qlm</a> {
<a name="l04134"></a><a class="code" href="unioncvmx__pemx__qlm.html#a641a22729a420bc2055fa9d9d421db61">04134</a>     uint64_t <a class="code" href="unioncvmx__pemx__qlm.html#a641a22729a420bc2055fa9d9d421db61">u64</a>;
<a name="l04135"></a><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__s.html">04135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__s.html">cvmx_pemx_qlm_s</a> {
<a name="l04136"></a>04136 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04137"></a>04137 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__s.html#af82e62da546b81389c9d15e4dd1378ff">reserved_0_63</a>                : 64;
<a name="l04138"></a>04138 <span class="preprocessor">#else</span>
<a name="l04139"></a><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__s.html#af82e62da546b81389c9d15e4dd1378ff">04139</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__s.html#af82e62da546b81389c9d15e4dd1378ff">reserved_0_63</a>                : 64;
<a name="l04140"></a>04140 <span class="preprocessor">#endif</span>
<a name="l04141"></a>04141 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__qlm.html#af1aa07fa0642fc4e1011d6641497fc31">s</a>;
<a name="l04142"></a><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html">04142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html">cvmx_pemx_qlm_cn73xx</a> {
<a name="l04143"></a>04143 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04144"></a>04144 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html#a88aa2dbcf843818de6466aadedc912c2">reserved_1_63</a>                : 63;
<a name="l04145"></a>04145     uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html#ac5d3c8187f9fa628f5e3a47cc1d42c08">pemdlmsel</a>                    : 1;  <span class="comment">/**&lt; When set, PEM2/PEM3 are configured to send/receive traffic to DLM5/DLM6</span>
<a name="l04146"></a>04146 <span class="comment">                                                         respectively. When clear, PEM2/PEM3 are configured to send/receive traffic to</span>
<a name="l04147"></a>04147 <span class="comment">                                                         QLM2/QLM3. Note that this bit can only be set for PEM2/PEM3,</span>
<a name="l04148"></a>04148 <span class="comment">                                                         for all other PEMs it has no function. Note that this bit must only be set when both the</span>
<a name="l04149"></a>04149 <span class="comment">                                                         associated PHYs and PEM2/PEM3 are in reset. These conditions can be assured by setting the</span>
<a name="l04150"></a>04150 <span class="comment">                                                         PEM(2,3)_ON[PEMON] bit after setting this bit. */</span>
<a name="l04151"></a>04151 <span class="preprocessor">#else</span>
<a name="l04152"></a><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html#ac5d3c8187f9fa628f5e3a47cc1d42c08">04152</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html#ac5d3c8187f9fa628f5e3a47cc1d42c08">pemdlmsel</a>                    : 1;
<a name="l04153"></a><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html#a88aa2dbcf843818de6466aadedc912c2">04153</a>     uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html#a88aa2dbcf843818de6466aadedc912c2">reserved_1_63</a>                : 63;
<a name="l04154"></a>04154 <span class="preprocessor">#endif</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__qlm.html#a8c24041eb43a828702a14c0bea5108f8">cn73xx</a>;
<a name="l04156"></a><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html">04156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html">cvmx_pemx_qlm_cn78xx</a> {
<a name="l04157"></a>04157 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04158"></a>04158 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html#a3601a1d565acfe4bac375c4d5833689d">reserved_1_63</a>                : 63;
<a name="l04159"></a>04159     uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html#ae94c907e0da78688036f06731a799610">pem3qlm</a>                      : 1;  <span class="comment">/**&lt; When set, PEM3 is configured to send/receive traffic to QLM4. When clear, PEM3 is</span>
<a name="l04160"></a>04160 <span class="comment">                                                         configured to send/receive traffic to QLM3. Note that this bit can only be set for PEM3,</span>
<a name="l04161"></a>04161 <span class="comment">                                                         for all other PEMs it has no function. Note that this bit must only be set when both the</span>
<a name="l04162"></a>04162 <span class="comment">                                                         associated PHYs and PEM3 are in reset. These conditions can be assured by setting the</span>
<a name="l04163"></a>04163 <span class="comment">                                                         PEM(3)_ON[PEMON] bit after setting this bit. */</span>
<a name="l04164"></a>04164 <span class="preprocessor">#else</span>
<a name="l04165"></a><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html#ae94c907e0da78688036f06731a799610">04165</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html#ae94c907e0da78688036f06731a799610">pem3qlm</a>                      : 1;
<a name="l04166"></a><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html#a3601a1d565acfe4bac375c4d5833689d">04166</a>     uint64_t <a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html#a3601a1d565acfe4bac375c4d5833689d">reserved_1_63</a>                : 63;
<a name="l04167"></a>04167 <span class="preprocessor">#endif</span>
<a name="l04168"></a>04168 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__qlm.html#aea6a33aef17789d96d5ad953938d8bc7">cn78xx</a>;
<a name="l04169"></a><a class="code" href="unioncvmx__pemx__qlm.html#a4206069858d31242672226463ffa5589">04169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn78xx.html">cvmx_pemx_qlm_cn78xx</a>           <a class="code" href="unioncvmx__pemx__qlm.html#a4206069858d31242672226463ffa5589">cn78xxp1</a>;
<a name="l04170"></a><a class="code" href="unioncvmx__pemx__qlm.html#a85ae56a046b5c0101219ca9d07a37b7e">04170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__qlm_1_1cvmx__pemx__qlm__cn73xx.html">cvmx_pemx_qlm_cn73xx</a>           <a class="code" href="unioncvmx__pemx__qlm.html#a85ae56a046b5c0101219ca9d07a37b7e">cnf75xx</a>;
<a name="l04171"></a>04171 };
<a name="l04172"></a><a class="code" href="cvmx-pemx-defs_8h.html#a45331c357a5d328605deccf78b28f115">04172</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__qlm.html" title="cvmx_pem::_qlm">cvmx_pemx_qlm</a> <a class="code" href="unioncvmx__pemx__qlm.html" title="cvmx_pem::_qlm">cvmx_pemx_qlm_t</a>;
<a name="l04173"></a>04173 <span class="comment"></span>
<a name="l04174"></a>04174 <span class="comment">/**</span>
<a name="l04175"></a>04175 <span class="comment"> * cvmx_pem#_spi_ctl</span>
<a name="l04176"></a>04176 <span class="comment"> *</span>
<a name="l04177"></a>04177 <span class="comment"> * PEM#_SPI_CTL register.</span>
<a name="l04178"></a>04178 <span class="comment"> *</span>
<a name="l04179"></a>04179 <span class="comment"> */</span>
<a name="l04180"></a><a class="code" href="unioncvmx__pemx__spi__ctl.html">04180</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__spi__ctl.html" title="cvmx_pem::_spi_ctl">cvmx_pemx_spi_ctl</a> {
<a name="l04181"></a><a class="code" href="unioncvmx__pemx__spi__ctl.html#a534c7a683986fdf68d9d5b52debdafd8">04181</a>     uint64_t <a class="code" href="unioncvmx__pemx__spi__ctl.html#a534c7a683986fdf68d9d5b52debdafd8">u64</a>;
<a name="l04182"></a><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html">04182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html">cvmx_pemx_spi_ctl_s</a> {
<a name="l04183"></a>04183 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04184"></a>04184 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a2f638827e19af7658e5de415548815c4">reserved_14_63</a>               : 50;
<a name="l04185"></a>04185     uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a7c42aa07c02cf94bc1618171fce19555">start_busy</a>                   : 1;  <span class="comment">/**&lt; Start/Busy status. When written with a one, indicates to the controller to</span>
<a name="l04186"></a>04186 <span class="comment">                                                         start a SPI transaction. The controller clears [START_BUSY] when the</span>
<a name="l04187"></a>04187 <span class="comment">                                                         write/read operation has completed. If the operation was a read, the</span>
<a name="l04188"></a>04188 <span class="comment">                                                         contents of PEM()_SPI_DATA are valid once hardware clears this bit. */</span>
<a name="l04189"></a>04189     uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a665f7d481dfd8fe5d775d928ad577abc">tvalid</a>                       : 1;  <span class="comment">/**&lt; Reads 1 if at least one valid entry was read (preamble was valid) from EEPROM</span>
<a name="l04190"></a>04190 <span class="comment">                                                         and written to corresponding PEM()_SPI_DATA. Write to clear status. */</span>
<a name="l04191"></a>04191     uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a3c446e5611e9fca63f8aad4cd8735bda">cmd</a>                          : 3;  <span class="comment">/**&lt; SPI commands. The commands are the following:</span>
<a name="l04192"></a>04192 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l04193"></a>04193 <span class="comment">                                                         0x1 = WRSR: write status register. A single-byte write of</span>
<a name="l04194"></a>04194 <span class="comment">                                                               corresponding PEM()_SPI_DATA[DATA&lt;7:0&gt;] to the register.</span>
<a name="l04195"></a>04195 <span class="comment">                                                         0x2 = WRITE: an eight-byte page-mode write of the 64-bits of corresponding</span>
<a name="l04196"></a>04196 <span class="comment">                                                               PEM()_SPI_DATA to the memory array.</span>
<a name="l04197"></a>04197 <span class="comment">                                                         0x3 = READ: an eight-byte page-mode read access from the memory array</span>
<a name="l04198"></a>04198 <span class="comment">                                                               with result in the 64-bits of corresponding PEM()_SPI_DATA.</span>
<a name="l04199"></a>04199 <span class="comment">                                                         0x4 = WRDI: clear the write-enable latch (i.e. write protect the device).</span>
<a name="l04200"></a>04200 <span class="comment">                                                         0x5 = RDSR: Read status register. A single-byte read access from</span>
<a name="l04201"></a>04201 <span class="comment">                                                               the register with result in corresponding PEM()_SPI_DATA[DATA&lt;7:0&gt;].</span>
<a name="l04202"></a>04202 <span class="comment">                                                         0x6 = WREN: set the write-enable latch (i.e. allow writes to occur).</span>
<a name="l04203"></a>04203 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l04204"></a>04204     uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#adfb3115897e9e38d009f0e202055bd5c">adr</a>                          : 9;  <span class="comment">/**&lt; EEPROM read/write address. the byte address offset for the serial EEPROM access.</span>
<a name="l04205"></a>04205 <span class="comment">                                                         Since accesses are eight-byte aligned entries, &lt;2:0&gt; must be zero. */</span>
<a name="l04206"></a>04206 <span class="preprocessor">#else</span>
<a name="l04207"></a><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#adfb3115897e9e38d009f0e202055bd5c">04207</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#adfb3115897e9e38d009f0e202055bd5c">adr</a>                          : 9;
<a name="l04208"></a><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a3c446e5611e9fca63f8aad4cd8735bda">04208</a>     uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a3c446e5611e9fca63f8aad4cd8735bda">cmd</a>                          : 3;
<a name="l04209"></a><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a665f7d481dfd8fe5d775d928ad577abc">04209</a>     uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a665f7d481dfd8fe5d775d928ad577abc">tvalid</a>                       : 1;
<a name="l04210"></a><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a7c42aa07c02cf94bc1618171fce19555">04210</a>     uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a7c42aa07c02cf94bc1618171fce19555">start_busy</a>                   : 1;
<a name="l04211"></a><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a2f638827e19af7658e5de415548815c4">04211</a>     uint64_t <a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html#a2f638827e19af7658e5de415548815c4">reserved_14_63</a>               : 50;
<a name="l04212"></a>04212 <span class="preprocessor">#endif</span>
<a name="l04213"></a>04213 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__spi__ctl.html#a2f9ea84257fe0f8f0f7bb63116a0d295">s</a>;
<a name="l04214"></a><a class="code" href="unioncvmx__pemx__spi__ctl.html#abfb9b15149f19393d94fb2cead41d25a">04214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html">cvmx_pemx_spi_ctl_s</a>            <a class="code" href="unioncvmx__pemx__spi__ctl.html#abfb9b15149f19393d94fb2cead41d25a">cn70xx</a>;
<a name="l04215"></a><a class="code" href="unioncvmx__pemx__spi__ctl.html#a9dcbafb09345ae9eeb4bf3bc49493770">04215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html">cvmx_pemx_spi_ctl_s</a>            <a class="code" href="unioncvmx__pemx__spi__ctl.html#a9dcbafb09345ae9eeb4bf3bc49493770">cn70xxp1</a>;
<a name="l04216"></a><a class="code" href="unioncvmx__pemx__spi__ctl.html#a633ed58fcd903416fbe146066c30d873">04216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html">cvmx_pemx_spi_ctl_s</a>            <a class="code" href="unioncvmx__pemx__spi__ctl.html#a633ed58fcd903416fbe146066c30d873">cn73xx</a>;
<a name="l04217"></a><a class="code" href="unioncvmx__pemx__spi__ctl.html#ac59ad19719720e2cde228e71689ad290">04217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html">cvmx_pemx_spi_ctl_s</a>            <a class="code" href="unioncvmx__pemx__spi__ctl.html#ac59ad19719720e2cde228e71689ad290">cn78xx</a>;
<a name="l04218"></a><a class="code" href="unioncvmx__pemx__spi__ctl.html#a2d6b1210b7df6a2e6e2f27be4702b138">04218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html">cvmx_pemx_spi_ctl_s</a>            <a class="code" href="unioncvmx__pemx__spi__ctl.html#a2d6b1210b7df6a2e6e2f27be4702b138">cn78xxp1</a>;
<a name="l04219"></a><a class="code" href="unioncvmx__pemx__spi__ctl.html#a106bba78fdab7b9ecc6afd6265d33d5c">04219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__ctl_1_1cvmx__pemx__spi__ctl__s.html">cvmx_pemx_spi_ctl_s</a>            <a class="code" href="unioncvmx__pemx__spi__ctl.html#a106bba78fdab7b9ecc6afd6265d33d5c">cnf75xx</a>;
<a name="l04220"></a>04220 };
<a name="l04221"></a><a class="code" href="cvmx-pemx-defs_8h.html#ab50a0922c47f986d9f4188910b939bd6">04221</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__spi__ctl.html" title="cvmx_pem::_spi_ctl">cvmx_pemx_spi_ctl</a> <a class="code" href="unioncvmx__pemx__spi__ctl.html" title="cvmx_pem::_spi_ctl">cvmx_pemx_spi_ctl_t</a>;
<a name="l04222"></a>04222 <span class="comment"></span>
<a name="l04223"></a>04223 <span class="comment">/**</span>
<a name="l04224"></a>04224 <span class="comment"> * cvmx_pem#_spi_data</span>
<a name="l04225"></a>04225 <span class="comment"> *</span>
<a name="l04226"></a>04226 <span class="comment"> * This register contains the most recently read or written SPI data and is unpredictable upon</span>
<a name="l04227"></a>04227 <span class="comment"> * power-up. Is valid after a PEM()_SPI_CTL[CMD]=READ/RDSR when hardware clears</span>
<a name="l04228"></a>04228 <span class="comment"> * PEM()_SPI_CTL[START_BUSY]. Is written after a PEM()_SPI_CTL[CMD]=WRITE/WRSR</span>
<a name="l04229"></a>04229 <span class="comment"> * when hardware clears PEM()_SPI_CTL[START_BUSY].</span>
<a name="l04230"></a>04230 <span class="comment"> */</span>
<a name="l04231"></a><a class="code" href="unioncvmx__pemx__spi__data.html">04231</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__spi__data.html" title="cvmx_pem::_spi_data">cvmx_pemx_spi_data</a> {
<a name="l04232"></a><a class="code" href="unioncvmx__pemx__spi__data.html#af0a1ca398a76b3565cbb58fb6fd16c91">04232</a>     uint64_t <a class="code" href="unioncvmx__pemx__spi__data.html#af0a1ca398a76b3565cbb58fb6fd16c91">u64</a>;
<a name="l04233"></a><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html">04233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html">cvmx_pemx_spi_data_s</a> {
<a name="l04234"></a>04234 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04235"></a>04235 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a1fcb42561de97d39028c5d1ee41236ec">preamble</a>                     : 16; <span class="comment">/**&lt; EEPROM PREAMBLE read or write data:</span>
<a name="l04236"></a>04236 <span class="comment">                                                            valid entry  = 0x9DA1</span>
<a name="l04237"></a>04237 <span class="comment">                                                            end-of-table = 0x6A5D</span>
<a name="l04238"></a>04238 <span class="comment">                                                            null         = 0xFFFF</span>
<a name="l04239"></a>04239 <span class="comment">                                                         Unpredictable after a PEM()_SPI_CTL[CMD]=RDSR. */</span>
<a name="l04240"></a>04240     uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#ad9d883773f6e229c61607fb82432558b">reserved_45_47</a>               : 3;
<a name="l04241"></a>04241     uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#aa73f10531c3504cacadeabd6b60268fb">cs2</a>                          : 1;  <span class="comment">/**&lt; EEPROM CS2 bit. See PEM()_CFG_WR[ADDR&lt;31&gt;]. The [CS2] from</span>
<a name="l04242"></a>04242 <span class="comment">                                                         a valid EEPROM entry selects the type of write. When clear, an ordinary</span>
<a name="l04243"></a>04243 <span class="comment">                                                         configuration write. When set, a configuration mask write.</span>
<a name="l04244"></a>04244 <span class="comment">                                                         Unpredictable after a PEM()_SPI_CTL[CMD]=RDSR. */</span>
<a name="l04245"></a>04245     uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a11a3dda6199739c660694db4bc9b2e50">adr</a>                          : 12; <span class="comment">/**&lt; EEPROM configuration register address. See PEM()_CFG_WR[ADDR&lt;11:0&gt;].</span>
<a name="l04246"></a>04246 <span class="comment">                                                         The [ADR] from a valid EEPROM entry selects which configuration register</span>
<a name="l04247"></a>04247 <span class="comment">                                                         will be written. Note that PEM()_CFG_WR[ADDR&lt;30:12&gt;] of the effective</span>
<a name="l04248"></a>04248 <span class="comment">                                                         write are all zeroes.</span>
<a name="l04249"></a>04249 <span class="comment">                                                         Unpredictable after a PEM()_SPI_CTL[CMD]=RDSR. */</span>
<a name="l04250"></a>04250     uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a9cb290d5aa48b698046014a9d6909c12">data</a>                         : 32; <span class="comment">/**&lt; EEPROM configuration register data. See PEM()_CFG_WR[DATA].</span>
<a name="l04251"></a>04251 <span class="comment">                                                         HW writes the [DATA] from a valid EEPROM entry to the selected register.</span>
<a name="l04252"></a>04252 <span class="comment">                                                         [DATA&lt;31:8&gt;] are unpredictable after a PEM()_SPI_CTL[CMD]=RDSR. */</span>
<a name="l04253"></a>04253 <span class="preprocessor">#else</span>
<a name="l04254"></a><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a9cb290d5aa48b698046014a9d6909c12">04254</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a9cb290d5aa48b698046014a9d6909c12">data</a>                         : 32;
<a name="l04255"></a><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a11a3dda6199739c660694db4bc9b2e50">04255</a>     uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a11a3dda6199739c660694db4bc9b2e50">adr</a>                          : 12;
<a name="l04256"></a><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#aa73f10531c3504cacadeabd6b60268fb">04256</a>     uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#aa73f10531c3504cacadeabd6b60268fb">cs2</a>                          : 1;
<a name="l04257"></a><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#ad9d883773f6e229c61607fb82432558b">04257</a>     uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#ad9d883773f6e229c61607fb82432558b">reserved_45_47</a>               : 3;
<a name="l04258"></a><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a1fcb42561de97d39028c5d1ee41236ec">04258</a>     uint64_t <a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html#a1fcb42561de97d39028c5d1ee41236ec">preamble</a>                     : 16;
<a name="l04259"></a>04259 <span class="preprocessor">#endif</span>
<a name="l04260"></a>04260 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__spi__data.html#a69ac0cd0b538b8967eee32cd5e58a89c">s</a>;
<a name="l04261"></a><a class="code" href="unioncvmx__pemx__spi__data.html#add68b30193eabb3956ff51f9bf247aad">04261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html">cvmx_pemx_spi_data_s</a>           <a class="code" href="unioncvmx__pemx__spi__data.html#add68b30193eabb3956ff51f9bf247aad">cn70xx</a>;
<a name="l04262"></a><a class="code" href="unioncvmx__pemx__spi__data.html#ae749df91311f85f749fb234818e23893">04262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html">cvmx_pemx_spi_data_s</a>           <a class="code" href="unioncvmx__pemx__spi__data.html#ae749df91311f85f749fb234818e23893">cn70xxp1</a>;
<a name="l04263"></a><a class="code" href="unioncvmx__pemx__spi__data.html#a42ca54fb8d75b251b1cbdd9f983a08eb">04263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html">cvmx_pemx_spi_data_s</a>           <a class="code" href="unioncvmx__pemx__spi__data.html#a42ca54fb8d75b251b1cbdd9f983a08eb">cn73xx</a>;
<a name="l04264"></a><a class="code" href="unioncvmx__pemx__spi__data.html#a19cc59ce0a35361dfe81cabc2e9ece40">04264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html">cvmx_pemx_spi_data_s</a>           <a class="code" href="unioncvmx__pemx__spi__data.html#a19cc59ce0a35361dfe81cabc2e9ece40">cn78xx</a>;
<a name="l04265"></a><a class="code" href="unioncvmx__pemx__spi__data.html#ad7b1198d5d7f88dfd0a44a1349252ee9">04265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html">cvmx_pemx_spi_data_s</a>           <a class="code" href="unioncvmx__pemx__spi__data.html#ad7b1198d5d7f88dfd0a44a1349252ee9">cn78xxp1</a>;
<a name="l04266"></a><a class="code" href="unioncvmx__pemx__spi__data.html#a50c15d0dddbc6fce27450f8fff77a201">04266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__spi__data_1_1cvmx__pemx__spi__data__s.html">cvmx_pemx_spi_data_s</a>           <a class="code" href="unioncvmx__pemx__spi__data.html#a50c15d0dddbc6fce27450f8fff77a201">cnf75xx</a>;
<a name="l04267"></a>04267 };
<a name="l04268"></a><a class="code" href="cvmx-pemx-defs_8h.html#af7fc009a3f2c51a1584cbedd4b6ca27e">04268</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__spi__data.html" title="cvmx_pem::_spi_data">cvmx_pemx_spi_data</a> <a class="code" href="unioncvmx__pemx__spi__data.html" title="cvmx_pem::_spi_data">cvmx_pemx_spi_data_t</a>;
<a name="l04269"></a>04269 <span class="comment"></span>
<a name="l04270"></a>04270 <span class="comment">/**</span>
<a name="l04271"></a>04271 <span class="comment"> * cvmx_pem#_strap</span>
<a name="l04272"></a>04272 <span class="comment"> *</span>
<a name="l04273"></a>04273 <span class="comment"> * &quot;Below are in pesc_csr</span>
<a name="l04274"></a>04274 <span class="comment"> * The input strapping pins&quot;</span>
<a name="l04275"></a>04275 <span class="comment"> */</span>
<a name="l04276"></a><a class="code" href="unioncvmx__pemx__strap.html">04276</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__strap.html" title="cvmx_pem::_strap">cvmx_pemx_strap</a> {
<a name="l04277"></a><a class="code" href="unioncvmx__pemx__strap.html#a0b00908aae21411450da55b9f7b23de2">04277</a>     uint64_t <a class="code" href="unioncvmx__pemx__strap.html#a0b00908aae21411450da55b9f7b23de2">u64</a>;
<a name="l04278"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html">04278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html">cvmx_pemx_strap_s</a> {
<a name="l04279"></a>04279 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04280"></a>04280 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#af5501f239f36e17fb9d8e9c91b525ace">reserved_5_63</a>                : 59;
<a name="l04281"></a>04281     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#a7bf481ae8c17ba85777d1ceddebfaa5d">miopem2dlm5sel</a>               : 1;  <span class="comment">/**&lt; The value of the BOOT_AD[13] pin via MIO, which is captured on chip cold reset. It is not</span>
<a name="l04282"></a>04282 <span class="comment">                                                         affected by any other reset.  This bit is not used in CN75XX. */</span>
<a name="l04283"></a>04283     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#ad2db5e1531011e05a5a560d9d999ebf0">pilaneswap</a>                   : 1;  <span class="comment">/**&lt; The value of PCIE_REV_LANES, which is captured on chip cold reset. It is not</span>
<a name="l04284"></a>04284 <span class="comment">                                                         affected by any other reset.  When set, lane swapping is performed to/from the</span>
<a name="l04285"></a>04285 <span class="comment">                                                         SerDes. When clear, no lane swapping is performed. */</span>
<a name="l04286"></a>04286     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#adc5e912875e2260f7443a4c4c79e5af8">reserved_0_2</a>                 : 3;
<a name="l04287"></a>04287 <span class="preprocessor">#else</span>
<a name="l04288"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#adc5e912875e2260f7443a4c4c79e5af8">04288</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#adc5e912875e2260f7443a4c4c79e5af8">reserved_0_2</a>                 : 3;
<a name="l04289"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#ad2db5e1531011e05a5a560d9d999ebf0">04289</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#ad2db5e1531011e05a5a560d9d999ebf0">pilaneswap</a>                   : 1;
<a name="l04290"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#a7bf481ae8c17ba85777d1ceddebfaa5d">04290</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#a7bf481ae8c17ba85777d1ceddebfaa5d">miopem2dlm5sel</a>               : 1;
<a name="l04291"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#af5501f239f36e17fb9d8e9c91b525ace">04291</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__s.html#af5501f239f36e17fb9d8e9c91b525ace">reserved_5_63</a>                : 59;
<a name="l04292"></a>04292 <span class="preprocessor">#endif</span>
<a name="l04293"></a>04293 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__strap.html#a684e93680a1facf7305fc8171110f704">s</a>;
<a name="l04294"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html">04294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html">cvmx_pemx_strap_cn70xx</a> {
<a name="l04295"></a>04295 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04296"></a>04296 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#aaa32403116463098bbee09525c20f52d">reserved_4_63</a>                : 60;
<a name="l04297"></a>04297     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#a0025c0cf890965d2dfbbebc5d250e9fb">pilaneswap</a>                   : 1;  <span class="comment">/**&lt; The value of the pi_select_laneswap pin */</span>
<a name="l04298"></a>04298     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#aee91c56b080c9f8e76cac9591885adc9">pimode</a>                       : 3;  <span class="comment">/**&lt; The value of the pi_select_mode[2:0] pins */</span>
<a name="l04299"></a>04299 <span class="preprocessor">#else</span>
<a name="l04300"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#aee91c56b080c9f8e76cac9591885adc9">04300</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#aee91c56b080c9f8e76cac9591885adc9">pimode</a>                       : 3;
<a name="l04301"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#a0025c0cf890965d2dfbbebc5d250e9fb">04301</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#a0025c0cf890965d2dfbbebc5d250e9fb">pilaneswap</a>                   : 1;
<a name="l04302"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#aaa32403116463098bbee09525c20f52d">04302</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html#aaa32403116463098bbee09525c20f52d">reserved_4_63</a>                : 60;
<a name="l04303"></a>04303 <span class="preprocessor">#endif</span>
<a name="l04304"></a>04304 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__strap.html#ae8ba061250a92c741c616973b918c8f4">cn70xx</a>;
<a name="l04305"></a><a class="code" href="unioncvmx__pemx__strap.html#aa97649ce37091dca32593ff6d464814c">04305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn70xx.html">cvmx_pemx_strap_cn70xx</a>         <a class="code" href="unioncvmx__pemx__strap.html#aa97649ce37091dca32593ff6d464814c">cn70xxp1</a>;
<a name="l04306"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html">04306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html">cvmx_pemx_strap_cn73xx</a> {
<a name="l04307"></a>04307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04308"></a>04308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a9fc0cffd3eb8732ded0200d39c611b4b">reserved_5_63</a>                : 59;
<a name="l04309"></a>04309     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a87e052438ca6e82b0b53a67b6a894d25">miopem2dlm5sel</a>               : 1;  <span class="comment">/**&lt; The value of the BOOT_AD&lt;13&gt; pin via MIO, which is captured on chip cold reset. It is not</span>
<a name="l04310"></a>04310 <span class="comment">                                                         affected by any other reset.  Only used for PEM2 and PEM3.  When set, PEM2/PEM3 are</span>
<a name="l04311"></a>04311 <span class="comment">                                                         configured to</span>
<a name="l04312"></a>04312 <span class="comment">                                                         DLM5/DLM6 and PEM()_QLM[PEMDLMSEL] will be set, the MAC will be configured for 2 lanes.</span>
<a name="l04313"></a>04313 <span class="comment">                                                         When clear, PEM2 is configured to QLM2. */</span>
<a name="l04314"></a>04314     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#ae89ad5b5b594f4a053e17df9c9e1a606">pilaneswap</a>                   : 1;  <span class="comment">/**&lt; The value of PCIE_REV_LANES, which is captured on chip cold reset. It is not</span>
<a name="l04315"></a>04315 <span class="comment">                                                         affected by any other reset.  When set, lane swapping is performed to/from the</span>
<a name="l04316"></a>04316 <span class="comment">                                                         SerDes. When clear, no lane swapping is performed. */</span>
<a name="l04317"></a>04317     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a2b819fd2e2c4cc2a37bf63d9702a4d49">pilanes8</a>                     : 1;  <span class="comment">/**&lt; The value of PCIE*_SZ, which is captured on chip cold reset. It is not</span>
<a name="l04318"></a>04318 <span class="comment">                                                         affected by any other reset.  When set, the PEM0/PEM2 are configured for a maximum of</span>
<a name="l04319"></a>04319 <span class="comment">                                                         8-lanes, When clear, the PEM0/PEM2 are configured for a maximum of 4-lanes. */</span>
<a name="l04320"></a>04320     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a9d9b5b67f323633e465d4d6b55f699f9">pimode</a>                       : 2;  <span class="comment">/**&lt; The value of PCIE_MODE&lt;1:0&gt;, which are captured on chip cold reset. They are</span>
<a name="l04321"></a>04321 <span class="comment">                                                         not affected by any other reset.</span>
<a name="l04322"></a>04322 <span class="comment">                                                         0x0 = EP mode, Gen1 speed.</span>
<a name="l04323"></a>04323 <span class="comment">                                                         0x1 = EP mode, Gen2 speed.</span>
<a name="l04324"></a>04324 <span class="comment">                                                         0x2 = EP mode, Gen3 speed.</span>
<a name="l04325"></a>04325 <span class="comment">                                                         0x3 = RC mode, defaults to Gen3 speed. */</span>
<a name="l04326"></a>04326 <span class="preprocessor">#else</span>
<a name="l04327"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a9d9b5b67f323633e465d4d6b55f699f9">04327</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a9d9b5b67f323633e465d4d6b55f699f9">pimode</a>                       : 2;
<a name="l04328"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a2b819fd2e2c4cc2a37bf63d9702a4d49">04328</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a2b819fd2e2c4cc2a37bf63d9702a4d49">pilanes8</a>                     : 1;
<a name="l04329"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#ae89ad5b5b594f4a053e17df9c9e1a606">04329</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#ae89ad5b5b594f4a053e17df9c9e1a606">pilaneswap</a>                   : 1;
<a name="l04330"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a87e052438ca6e82b0b53a67b6a894d25">04330</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a87e052438ca6e82b0b53a67b6a894d25">miopem2dlm5sel</a>               : 1;
<a name="l04331"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a9fc0cffd3eb8732ded0200d39c611b4b">04331</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn73xx.html#a9fc0cffd3eb8732ded0200d39c611b4b">reserved_5_63</a>                : 59;
<a name="l04332"></a>04332 <span class="preprocessor">#endif</span>
<a name="l04333"></a>04333 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__strap.html#a14743cbfa51cbdb4d2504043d9dda63a">cn73xx</a>;
<a name="l04334"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html">04334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html">cvmx_pemx_strap_cn78xx</a> {
<a name="l04335"></a>04335 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04336"></a>04336 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a9e035550f9f247a3561e98e6538f3194">reserved_4_63</a>                : 60;
<a name="l04337"></a>04337     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a41db276fbc5a15cb2cad8eb2fbf05c83">pilaneswap</a>                   : 1;  <span class="comment">/**&lt; The value of PCIE_REV_LANES, which is captured on chip cold reset. It is not</span>
<a name="l04338"></a>04338 <span class="comment">                                                         affected by any other reset.  When set, lane swapping is performed to/from the</span>
<a name="l04339"></a>04339 <span class="comment">                                                         SerDes. When clear, no lane swapping is performed. */</span>
<a name="l04340"></a>04340     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a30bcd3d1b03d7b1f55b4256326b355c2">pilanes8</a>                     : 1;  <span class="comment">/**&lt; The value of PCIE*_SZ, which is captured on chip cold reset. It is not</span>
<a name="l04341"></a>04341 <span class="comment">                                                         affected by any other reset.  When set, the PEM is configured for a maximum of</span>
<a name="l04342"></a>04342 <span class="comment">                                                         8-lanes, When clear, the PEM is configured for a maximum of 4-lanes. */</span>
<a name="l04343"></a>04343     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#aae370bac0c48474e07c4eb3cc1022222">pimode</a>                       : 2;  <span class="comment">/**&lt; The value of PCIE_MODE&lt;1:0&gt;, which are captured on chip cold reset. They are</span>
<a name="l04344"></a>04344 <span class="comment">                                                         not affected by any other reset.</span>
<a name="l04345"></a>04345 <span class="comment">                                                         0x0 = EP mode, Gen1 speed.</span>
<a name="l04346"></a>04346 <span class="comment">                                                         0x1 = EP mode, Gen2 speed.</span>
<a name="l04347"></a>04347 <span class="comment">                                                         0x2 = EP mode, Gen3 speed.</span>
<a name="l04348"></a>04348 <span class="comment">                                                         0x3 = RC mode, defaults to Gen3 speed. */</span>
<a name="l04349"></a>04349 <span class="preprocessor">#else</span>
<a name="l04350"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#aae370bac0c48474e07c4eb3cc1022222">04350</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#aae370bac0c48474e07c4eb3cc1022222">pimode</a>                       : 2;
<a name="l04351"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a30bcd3d1b03d7b1f55b4256326b355c2">04351</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a30bcd3d1b03d7b1f55b4256326b355c2">pilanes8</a>                     : 1;
<a name="l04352"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a41db276fbc5a15cb2cad8eb2fbf05c83">04352</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a41db276fbc5a15cb2cad8eb2fbf05c83">pilaneswap</a>                   : 1;
<a name="l04353"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a9e035550f9f247a3561e98e6538f3194">04353</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html#a9e035550f9f247a3561e98e6538f3194">reserved_4_63</a>                : 60;
<a name="l04354"></a>04354 <span class="preprocessor">#endif</span>
<a name="l04355"></a>04355 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__strap.html#a58e28af1b091f03a4bb2364450026477">cn78xx</a>;
<a name="l04356"></a><a class="code" href="unioncvmx__pemx__strap.html#ad5bd59510ae36d575d6c459fcf77601f">04356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cn78xx.html">cvmx_pemx_strap_cn78xx</a>         <a class="code" href="unioncvmx__pemx__strap.html#ad5bd59510ae36d575d6c459fcf77601f">cn78xxp1</a>;
<a name="l04357"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html">04357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html">cvmx_pemx_strap_cnf75xx</a> {
<a name="l04358"></a>04358 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04359"></a>04359 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#a70cc8917b6b34bfd8a5fc6e6cf5906d8">reserved_5_63</a>                : 59;
<a name="l04360"></a>04360     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#ab3667e6d5b1906a4eff7002a0e9be727">miopem2dlm5sel</a>               : 1;  <span class="comment">/**&lt; The value of the BOOT_AD[13] pin via MIO, which is captured on chip cold reset. It is not</span>
<a name="l04361"></a>04361 <span class="comment">                                                         affected by any other reset.  This bit is not used in CN75XX. */</span>
<a name="l04362"></a>04362     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#a0c2c9288b5fe5bd168f9af32ccda2754">pilaneswap</a>                   : 1;  <span class="comment">/**&lt; The value of PCIE_REV_LANES, which is captured on chip cold reset. It is not</span>
<a name="l04363"></a>04363 <span class="comment">                                                         affected by any other reset.  When set, lane swapping is performed to/from the</span>
<a name="l04364"></a>04364 <span class="comment">                                                         SerDes. When clear, no lane swapping is performed. */</span>
<a name="l04365"></a>04365     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#af3bb5a95651d85325bd288e4d005c195">pilanes4</a>                     : 1;  <span class="comment">/**&lt; The value of the pi_select_4lanes pin, which is captured on chip cold reset. It is not</span>
<a name="l04366"></a>04366 <span class="comment">                                                         affected by any other reset.  When set, the PEM is configured for a maximum of</span>
<a name="l04367"></a>04367 <span class="comment">                                                         4-lanes, When clear, the PEM is configured for a maximum of 2-lanes. */</span>
<a name="l04368"></a>04368     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#aeca614beb5d2cf9c555eca83059f14cd">pimode</a>                       : 2;  <span class="comment">/**&lt; The value of PCIE_MODE&lt;1:0&gt;, which are captured on chip cold reset. They are</span>
<a name="l04369"></a>04369 <span class="comment">                                                         not affected by any other reset.</span>
<a name="l04370"></a>04370 <span class="comment">                                                         0x0 = EP mode, Gen1 speed.</span>
<a name="l04371"></a>04371 <span class="comment">                                                         0x1 = EP mode, Gen2 speed.</span>
<a name="l04372"></a>04372 <span class="comment">                                                         0x2 = EP mode, Gen3 speed.</span>
<a name="l04373"></a>04373 <span class="comment">                                                         0x3 = RC mode, defaults to Gen3 speed. */</span>
<a name="l04374"></a>04374 <span class="preprocessor">#else</span>
<a name="l04375"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#aeca614beb5d2cf9c555eca83059f14cd">04375</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#aeca614beb5d2cf9c555eca83059f14cd">pimode</a>                       : 2;
<a name="l04376"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#af3bb5a95651d85325bd288e4d005c195">04376</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#af3bb5a95651d85325bd288e4d005c195">pilanes4</a>                     : 1;
<a name="l04377"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#a0c2c9288b5fe5bd168f9af32ccda2754">04377</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#a0c2c9288b5fe5bd168f9af32ccda2754">pilaneswap</a>                   : 1;
<a name="l04378"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#ab3667e6d5b1906a4eff7002a0e9be727">04378</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#ab3667e6d5b1906a4eff7002a0e9be727">miopem2dlm5sel</a>               : 1;
<a name="l04379"></a><a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#a70cc8917b6b34bfd8a5fc6e6cf5906d8">04379</a>     uint64_t <a class="code" href="structcvmx__pemx__strap_1_1cvmx__pemx__strap__cnf75xx.html#a70cc8917b6b34bfd8a5fc6e6cf5906d8">reserved_5_63</a>                : 59;
<a name="l04380"></a>04380 <span class="preprocessor">#endif</span>
<a name="l04381"></a>04381 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__strap.html#a51105d3083b7696995aaa8c774a72e4d">cnf75xx</a>;
<a name="l04382"></a>04382 };
<a name="l04383"></a><a class="code" href="cvmx-pemx-defs_8h.html#af07441f4f74d68f305d7eae00c3d54b0">04383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__strap.html" title="cvmx_pem::_strap">cvmx_pemx_strap</a> <a class="code" href="unioncvmx__pemx__strap.html" title="cvmx_pem::_strap">cvmx_pemx_strap_t</a>;
<a name="l04384"></a>04384 <span class="comment"></span>
<a name="l04385"></a>04385 <span class="comment">/**</span>
<a name="l04386"></a>04386 <span class="comment"> * cvmx_pem#_tlp_credits</span>
<a name="l04387"></a>04387 <span class="comment"> *</span>
<a name="l04388"></a>04388 <span class="comment"> * This register specifies the number of credits for use in moving TLPs. When this register is</span>
<a name="l04389"></a>04389 <span class="comment"> * written, the credit values are reset to the register value. A write to this register should</span>
<a name="l04390"></a>04390 <span class="comment"> * take place before traffic flow starts.</span>
<a name="l04391"></a>04391 <span class="comment"> */</span>
<a name="l04392"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html">04392</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__tlp__credits.html" title="cvmx_pem::_tlp_credits">cvmx_pemx_tlp_credits</a> {
<a name="l04393"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#a57429a77cc1d0cb013c125ce78c8fd34">04393</a>     uint64_t <a class="code" href="unioncvmx__pemx__tlp__credits.html#a57429a77cc1d0cb013c125ce78c8fd34">u64</a>;
<a name="l04394"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html">04394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html">cvmx_pemx_tlp_credits_s</a> {
<a name="l04395"></a>04395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04396"></a>04396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ae7f9d321508fe48dd44b91780f766d57">reserved_56_63</a>               : 8;
<a name="l04397"></a>04397     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a717f87fbc118f330cb4c8854359f3536">peai_ppf</a>                     : 8;  <span class="comment">/**&lt; TLP credits for Completion TLPs in the Peer.</span>
<a name="l04398"></a>04398 <span class="comment">                                                         The value in this register should not be changed.</span>
<a name="l04399"></a>04399 <span class="comment">                                                         Values other than 0x80 can lead to unpredictable</span>
<a name="l04400"></a>04400 <span class="comment">                                                         behavior */</span>
<a name="l04401"></a>04401     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#af792bd0adc8e526356b3d36e960848b2">pem_cpl</a>                      : 8;  <span class="comment">/**&lt; TLP 16B credits for completion TLPs in the peer. Legal values are 0x12 to 0x40. */</span>
<a name="l04402"></a>04402     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a783672278d9f4edc502ab485e9164c1b">pem_np</a>                       : 8;  <span class="comment">/**&lt; TLP 16B credits for nonposted TLPs in the peer. Legal values are 0x4 to 0x8. */</span>
<a name="l04403"></a>04403     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ac053feee4d7b1a2558e977d289e5b059">pem_p</a>                        : 8;  <span class="comment">/**&lt; TLP 16B credits for posted TLPs in the peer. Legal values are 0x12 to 0x40. */</span>
<a name="l04404"></a>04404     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ae32192ca96e975a7e1d989ed3a4dfa84">sli_cpl</a>                      : 8;  <span class="comment">/**&lt; TLP 8B credits for completion TLPs in the SLI. Legal values are 0x24 to</span>
<a name="l04405"></a>04405 <span class="comment">                                                         0xFF. Pairs of PEMs share a single SLI interface. When both PEM(0) and PEM(1)</span>
<a name="l04406"></a>04406 <span class="comment">                                                         are configured, the sum of both PEMs&apos; SLI_CPL fields must not exceed 0x100. The</span>
<a name="l04407"></a>04407 <span class="comment">                                                         reset value for this register assumes the minimum (e.g. 2-lane)</span>
<a name="l04408"></a>04408 <span class="comment">                                                         configuration. This ensures the total allocated credits does not</span>
<a name="l04409"></a>04409 <span class="comment">                                                         oversubscribe the SLI.</span>
<a name="l04410"></a>04410 <span class="comment">                                                         For configurations other than two 2-lane PEMs connected to a single SLI port,</span>
<a name="l04411"></a>04411 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l04412"></a>04412 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l04413"></a>04413 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l04414"></a>04414 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04415"></a>04415 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l04416"></a>04416 <span class="comment">                                                            --------------------------------------------</span>
<a name="l04417"></a>04417 <span class="comment">                                                            1 4-ln PEM     n    4             0xFF</span>
<a name="l04418"></a>04418 <span class="comment">                                                            2 2-ln PEM,   n     2             0x80</span>
<a name="l04419"></a>04419 <span class="comment">                                                            2 2-ln PEM,   n+1   2             0x80</span>
<a name="l04420"></a>04420 <span class="comment">                                                            1 2-ln PEM    n     2             0xFF</span>
<a name="l04421"></a>04421 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04422"></a>04422     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a4f69231d3ffb698fbbecdddcb2d2f89e">sli_np</a>                       : 8;  <span class="comment">/**&lt; TLP 8B credits for nonposted TLPs in the SLI. Legal values are 0x4 to</span>
<a name="l04423"></a>04423 <span class="comment">                                                         0x20. Pairs of PEMs share a single SLI interface.  When both PEM0 and PEM1</span>
<a name="l04424"></a>04424 <span class="comment">                                                         are configured, the sum of both PEMs&apos; SLI_NP fields must not exceed 0x20. The</span>
<a name="l04425"></a>04425 <span class="comment">                                                         reset value for this register assumes the minimum (e.g. 2-lane)</span>
<a name="l04426"></a>04426 <span class="comment">                                                         configuration. This ensures that the total allocated credits does not</span>
<a name="l04427"></a>04427 <span class="comment">                                                         oversubscribe the SLI.</span>
<a name="l04428"></a>04428 <span class="comment">                                                         For configurations other than two 2-lane PEMs connected to a single SLI port,</span>
<a name="l04429"></a>04429 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l04430"></a>04430 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l04431"></a>04431 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l04432"></a>04432 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04433"></a>04433 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l04434"></a>04434 <span class="comment">                                                            --------------------------------------------</span>
<a name="l04435"></a>04435 <span class="comment">                                                            1 4-ln PEM     n    4             0x20</span>
<a name="l04436"></a>04436 <span class="comment">                                                            2 2-ln PEMs    n    2             0x10</span>
<a name="l04437"></a>04437 <span class="comment">                                                                          n+1   2             0x10</span>
<a name="l04438"></a>04438 <span class="comment">                                                            1 2-ln PEM     n    2             0x20</span>
<a name="l04439"></a>04439 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04440"></a>04440     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a0f04417fbb5b37cc472bb89c7e06b83c">sli_p</a>                        : 8;  <span class="comment">/**&lt; TLP 8B credits for Posted TLPs in the SLI. Legal values are 0x24 to 0xFF. Pairs</span>
<a name="l04441"></a>04441 <span class="comment">                                                         of PEMs share a single SLI interface. Wnen both PEM(0) and PEM(1)</span>
<a name="l04442"></a>04442 <span class="comment">                                                         are configured, the sum of both PEMs&apos; SLI_P fields must not exceed 0x100. The reset</span>
<a name="l04443"></a>04443 <span class="comment">                                                         value for this register assumes the minimum (e.g. 2-lane) configuration.</span>
<a name="l04444"></a>04444 <span class="comment">                                                         This ensures the total allocated credits does not oversubscribe the SLI.</span>
<a name="l04445"></a>04445 <span class="comment">                                                         For configurations other than two 2-lane PEMs connected to a single SLI port,</span>
<a name="l04446"></a>04446 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l04447"></a>04447 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l04448"></a>04448 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l04449"></a>04449 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04450"></a>04450 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l04451"></a>04451 <span class="comment">                                                            --------------------------------------------</span>
<a name="l04452"></a>04452 <span class="comment">                                                            1 4-ln PEM     n    4             0xFF</span>
<a name="l04453"></a>04453 <span class="comment">                                                            2 2-ln PEMs    n    2             0x80</span>
<a name="l04454"></a>04454 <span class="comment">                                                                          n+1   2             0x80</span>
<a name="l04455"></a>04455 <span class="comment">                                                            1 2-ln PEM     n    2             0xFF</span>
<a name="l04456"></a>04456 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04457"></a>04457 <span class="preprocessor">#else</span>
<a name="l04458"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a0f04417fbb5b37cc472bb89c7e06b83c">04458</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a0f04417fbb5b37cc472bb89c7e06b83c">sli_p</a>                        : 8;
<a name="l04459"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a4f69231d3ffb698fbbecdddcb2d2f89e">04459</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a4f69231d3ffb698fbbecdddcb2d2f89e">sli_np</a>                       : 8;
<a name="l04460"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ae32192ca96e975a7e1d989ed3a4dfa84">04460</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ae32192ca96e975a7e1d989ed3a4dfa84">sli_cpl</a>                      : 8;
<a name="l04461"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ac053feee4d7b1a2558e977d289e5b059">04461</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ac053feee4d7b1a2558e977d289e5b059">pem_p</a>                        : 8;
<a name="l04462"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a783672278d9f4edc502ab485e9164c1b">04462</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a783672278d9f4edc502ab485e9164c1b">pem_np</a>                       : 8;
<a name="l04463"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#af792bd0adc8e526356b3d36e960848b2">04463</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#af792bd0adc8e526356b3d36e960848b2">pem_cpl</a>                      : 8;
<a name="l04464"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a717f87fbc118f330cb4c8854359f3536">04464</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#a717f87fbc118f330cb4c8854359f3536">peai_ppf</a>                     : 8;
<a name="l04465"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ae7f9d321508fe48dd44b91780f766d57">04465</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html#ae7f9d321508fe48dd44b91780f766d57">reserved_56_63</a>               : 8;
<a name="l04466"></a>04466 <span class="preprocessor">#endif</span>
<a name="l04467"></a>04467 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__tlp__credits.html#a7cb541ce7abd162da71c354557bab098">s</a>;
<a name="l04468"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html">04468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html">cvmx_pemx_tlp_credits_cn61xx</a> {
<a name="l04469"></a>04469 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04470"></a>04470 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a8a29e6e4ecb63e8672d5bdff6b85fb69">reserved_56_63</a>               : 8;
<a name="l04471"></a>04471     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a383bdecfcc404907685d2f49e7fafeff">peai_ppf</a>                     : 8;  <span class="comment">/**&lt; TLP credits for Completion TLPs in the Peer.</span>
<a name="l04472"></a>04472 <span class="comment">                                                         The value in this register should not be changed.</span>
<a name="l04473"></a>04473 <span class="comment">                                                         Values other than 0x80 can lead to unpredictable</span>
<a name="l04474"></a>04474 <span class="comment">                                                         behavior */</span>
<a name="l04475"></a>04475     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#acaf0dffab2294720d9f5f44c9a3c94b4">reserved_24_47</a>               : 24;
<a name="l04476"></a>04476     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#aea29786a2ab40dade7725fda562f62ea">sli_cpl</a>                      : 8;  <span class="comment">/**&lt; TLP credits for Completion TLPs in the SLI.</span>
<a name="l04477"></a>04477 <span class="comment">                                                         Legal values are 0x24 to 0x80. */</span>
<a name="l04478"></a>04478     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#ae664eef00a909f0515cab6e2bb8102e1">sli_np</a>                       : 8;  <span class="comment">/**&lt; TLP credits for Non-Posted TLPs in the SLI.</span>
<a name="l04479"></a>04479 <span class="comment">                                                         Legal values are 0x4 to 0x10. */</span>
<a name="l04480"></a>04480     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a15638fbefbba396fcf8547f5f35ed004">sli_p</a>                        : 8;  <span class="comment">/**&lt; TLP credits for Posted TLPs in the SLI.</span>
<a name="l04481"></a>04481 <span class="comment">                                                         Legal values are 0x24 to 0x80. */</span>
<a name="l04482"></a>04482 <span class="preprocessor">#else</span>
<a name="l04483"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a15638fbefbba396fcf8547f5f35ed004">04483</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a15638fbefbba396fcf8547f5f35ed004">sli_p</a>                        : 8;
<a name="l04484"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#ae664eef00a909f0515cab6e2bb8102e1">04484</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#ae664eef00a909f0515cab6e2bb8102e1">sli_np</a>                       : 8;
<a name="l04485"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#aea29786a2ab40dade7725fda562f62ea">04485</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#aea29786a2ab40dade7725fda562f62ea">sli_cpl</a>                      : 8;
<a name="l04486"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#acaf0dffab2294720d9f5f44c9a3c94b4">04486</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#acaf0dffab2294720d9f5f44c9a3c94b4">reserved_24_47</a>               : 24;
<a name="l04487"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a383bdecfcc404907685d2f49e7fafeff">04487</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a383bdecfcc404907685d2f49e7fafeff">peai_ppf</a>                     : 8;
<a name="l04488"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a8a29e6e4ecb63e8672d5bdff6b85fb69">04488</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html#a8a29e6e4ecb63e8672d5bdff6b85fb69">reserved_56_63</a>               : 8;
<a name="l04489"></a>04489 <span class="preprocessor">#endif</span>
<a name="l04490"></a>04490 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__tlp__credits.html#a16be26d49129962c786f41d019547fef">cn61xx</a>;
<a name="l04491"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#a20078ac5926ec02567c6ee55682ba5bd">04491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html">cvmx_pemx_tlp_credits_s</a>        <a class="code" href="unioncvmx__pemx__tlp__credits.html#a20078ac5926ec02567c6ee55682ba5bd">cn63xx</a>;
<a name="l04492"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#aeee2fe234b0af85208b8efd8ab887d9d">04492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html">cvmx_pemx_tlp_credits_s</a>        <a class="code" href="unioncvmx__pemx__tlp__credits.html#aeee2fe234b0af85208b8efd8ab887d9d">cn63xxp1</a>;
<a name="l04493"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#a88e1aaa410ac57693468158423ea6e04">04493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html">cvmx_pemx_tlp_credits_s</a>        <a class="code" href="unioncvmx__pemx__tlp__credits.html#a88e1aaa410ac57693468158423ea6e04">cn66xx</a>;
<a name="l04494"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#aa7c51ffbc6d5f1c7ddc618d981b104bf">04494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html">cvmx_pemx_tlp_credits_s</a>        <a class="code" href="unioncvmx__pemx__tlp__credits.html#aa7c51ffbc6d5f1c7ddc618d981b104bf">cn68xx</a>;
<a name="l04495"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#a2f3b65c134535f2bc59a3b802702209a">04495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__s.html">cvmx_pemx_tlp_credits_s</a>        <a class="code" href="unioncvmx__pemx__tlp__credits.html#a2f3b65c134535f2bc59a3b802702209a">cn68xxp1</a>;
<a name="l04496"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#a449de6accde6637b07ebcb41e5b8afb7">04496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html">cvmx_pemx_tlp_credits_cn61xx</a>   <a class="code" href="unioncvmx__pemx__tlp__credits.html#a449de6accde6637b07ebcb41e5b8afb7">cn70xx</a>;
<a name="l04497"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#aa14adff31b4eae497b512813031980b5">04497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html">cvmx_pemx_tlp_credits_cn61xx</a>   <a class="code" href="unioncvmx__pemx__tlp__credits.html#aa14adff31b4eae497b512813031980b5">cn70xxp1</a>;
<a name="l04498"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html">04498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html">cvmx_pemx_tlp_credits_cn73xx</a> {
<a name="l04499"></a>04499 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04500"></a>04500 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#ad62d2d2e8983e3c1422874f821b01dc6">reserved_48_63</a>               : 16;
<a name="l04501"></a>04501     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a4e164d3977b20c556d516d4c3b83835b">pem_cpl</a>                      : 8;  <span class="comment">/**&lt; TLP 16B credits for completion TLPs in the peer. Legal values are 0x12 to 0x40. */</span>
<a name="l04502"></a>04502     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a29792669748650b6ef4e7689e9b200d1">pem_np</a>                       : 8;  <span class="comment">/**&lt; TLP 16B credits for nonposted TLPs in the peer. Legal values are 0x4 to 0x8. */</span>
<a name="l04503"></a>04503     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a76f3be402707ffa249f5d68f45e2f1fc">pem_p</a>                        : 8;  <span class="comment">/**&lt; TLP 16B credits for posted TLPs in the peer. Legal values are 0x12 to 0x40. */</span>
<a name="l04504"></a>04504     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#aaed6d1ce9949db61f72a53f691f52728">sli_cpl</a>                      : 8;  <span class="comment">/**&lt; TLP 8B credits for completion TLPs in the SLI. Legal values are 0x24 to</span>
<a name="l04505"></a>04505 <span class="comment">                                                         0xFF. Pairs of PEMs share a single SLI interface. SPEM(0) and PEM(1) share one</span>
<a name="l04506"></a>04506 <span class="comment">                                                         SLI interface, while PEM(2) and PEM(3) share the other. When both PEMs of a pair</span>
<a name="l04507"></a>04507 <span class="comment">                                                         are configured, the sum of both PEMs&apos; SLI_CPL fields must not exceed 0x100. The</span>
<a name="l04508"></a>04508 <span class="comment">                                                         reset value for this register assumes the minimum (e.g. 4-lane)</span>
<a name="l04509"></a>04509 <span class="comment">                                                         configuration. This ensures that for configurations where the total number of</span>
<a name="l04510"></a>04510 <span class="comment">                                                         lanes for a pair of PEMs exceeds 8, the total allocated credits does not</span>
<a name="l04511"></a>04511 <span class="comment">                                                         oversubscribe the SLI.</span>
<a name="l04512"></a>04512 <span class="comment">                                                         For configurations other than two 4-lane PEMs connected to a single SLI port,</span>
<a name="l04513"></a>04513 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l04514"></a>04514 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l04515"></a>04515 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l04516"></a>04516 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04517"></a>04517 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l04518"></a>04518 <span class="comment">                                                            --------------------------------------------</span>
<a name="l04519"></a>04519 <span class="comment">                                                            1 8-ln PEM     n    8             0xFF</span>
<a name="l04520"></a>04520 <span class="comment">                                                            2 4-ln PEMs    n    4             0x80</span>
<a name="l04521"></a>04521 <span class="comment">                                                                          n+1   4             0x80</span>
<a name="l04522"></a>04522 <span class="comment">                                                            1 4-ln PEM     n    4             0xFF</span>
<a name="l04523"></a>04523 <span class="comment">                                                            1 8-ln PEM,    n    8             0xAA</span>
<a name="l04524"></a>04524 <span class="comment">                                                            1 4-ln PEM    n+1   4             0x55</span>
<a name="l04525"></a>04525 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04526"></a>04526     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a8410f1d5244ec1733133c7b4b7d96a34">sli_np</a>                       : 8;  <span class="comment">/**&lt; TLP 8B credits for nonposted TLPs in the SLI. Legal values are 0x4 to</span>
<a name="l04527"></a>04527 <span class="comment">                                                         0x20. Pairs of PEMs share a single SLI interface. SPEM(0) and PEM(1) share one</span>
<a name="l04528"></a>04528 <span class="comment">                                                         SLI interface, while PEM(2) and PEM(3) share the other. When both PEMs of a pair</span>
<a name="l04529"></a>04529 <span class="comment">                                                         are configured, the sum of both PEMs&apos; SLI_NP fields must not exceed 0x20. The</span>
<a name="l04530"></a>04530 <span class="comment">                                                         reset value for this register assumes the minimum (e.g. 4-lane)</span>
<a name="l04531"></a>04531 <span class="comment">                                                         configuration. This ensures that for configurations where the total number of</span>
<a name="l04532"></a>04532 <span class="comment">                                                         lanes for a pair of PEMs exceeds 8, the total allocated credits does not</span>
<a name="l04533"></a>04533 <span class="comment">                                                         oversubscribe the SLI.</span>
<a name="l04534"></a>04534 <span class="comment">                                                         For configurations other than two 4-lane PEMs connected to a single SLI port,</span>
<a name="l04535"></a>04535 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l04536"></a>04536 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l04537"></a>04537 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l04538"></a>04538 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04539"></a>04539 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l04540"></a>04540 <span class="comment">                                                            --------------------------------------------</span>
<a name="l04541"></a>04541 <span class="comment">                                                            1 8-ln PEM     n    8             0x20</span>
<a name="l04542"></a>04542 <span class="comment">                                                            2 4-ln PEMs    n    4             0x10</span>
<a name="l04543"></a>04543 <span class="comment">                                                                          n+1   4             0x10</span>
<a name="l04544"></a>04544 <span class="comment">                                                            1 4-ln PEM     n    4             0x20</span>
<a name="l04545"></a>04545 <span class="comment">                                                            1 8-ln PEM,    n    8             0x15</span>
<a name="l04546"></a>04546 <span class="comment">                                                            1 4-ln PEM    n+1   4             0x0B</span>
<a name="l04547"></a>04547 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04548"></a>04548     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#ad32a5998618107e2badfff51bea0ca47">sli_p</a>                        : 8;  <span class="comment">/**&lt; TLP 8B credits for Posted TLPs in the SLI. Legal values are 0x24 to 0xFF. Pairs</span>
<a name="l04549"></a>04549 <span class="comment">                                                         of PEMs share a single SLI interface. SPEM(0) and PEM(1) share one SLI interface,</span>
<a name="l04550"></a>04550 <span class="comment">                                                         while PEM(2) and PEM(3) share the other. When both PEMs of a pair are</span>
<a name="l04551"></a>04551 <span class="comment">                                                         configured, the sum of both PEMs&apos; SLI_P fields must not exceed 0x100. The reset</span>
<a name="l04552"></a>04552 <span class="comment">                                                         value for this register assumes the minimum (e.g. 4-lane) configuration. This</span>
<a name="l04553"></a>04553 <span class="comment">                                                         ensures that for configurations where the total number of lanes for a pair of</span>
<a name="l04554"></a>04554 <span class="comment">                                                         PEMs exceeds 8, the total allocated credits does not oversubscribe the SLI.</span>
<a name="l04555"></a>04555 <span class="comment">                                                         For configurations other than two 4-lane PEMs connected to a single SLI port,</span>
<a name="l04556"></a>04556 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l04557"></a>04557 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l04558"></a>04558 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l04559"></a>04559 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04560"></a>04560 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l04561"></a>04561 <span class="comment">                                                            --------------------------------------------</span>
<a name="l04562"></a>04562 <span class="comment">                                                            1 8-ln PEM     n    8             0xFF</span>
<a name="l04563"></a>04563 <span class="comment">                                                            2 4-ln PEMs    n    4             0x80</span>
<a name="l04564"></a>04564 <span class="comment">                                                                          n+1   4             0x80</span>
<a name="l04565"></a>04565 <span class="comment">                                                            1 4-ln PEM     n    4             0xFF</span>
<a name="l04566"></a>04566 <span class="comment">                                                            1 8-ln PEM,    n    8             0xAA</span>
<a name="l04567"></a>04567 <span class="comment">                                                            1 4-ln PEM    n+1   4             0x55</span>
<a name="l04568"></a>04568 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04569"></a>04569 <span class="preprocessor">#else</span>
<a name="l04570"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#ad32a5998618107e2badfff51bea0ca47">04570</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#ad32a5998618107e2badfff51bea0ca47">sli_p</a>                        : 8;
<a name="l04571"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a8410f1d5244ec1733133c7b4b7d96a34">04571</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a8410f1d5244ec1733133c7b4b7d96a34">sli_np</a>                       : 8;
<a name="l04572"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#aaed6d1ce9949db61f72a53f691f52728">04572</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#aaed6d1ce9949db61f72a53f691f52728">sli_cpl</a>                      : 8;
<a name="l04573"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a76f3be402707ffa249f5d68f45e2f1fc">04573</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a76f3be402707ffa249f5d68f45e2f1fc">pem_p</a>                        : 8;
<a name="l04574"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a29792669748650b6ef4e7689e9b200d1">04574</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a29792669748650b6ef4e7689e9b200d1">pem_np</a>                       : 8;
<a name="l04575"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a4e164d3977b20c556d516d4c3b83835b">04575</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#a4e164d3977b20c556d516d4c3b83835b">pem_cpl</a>                      : 8;
<a name="l04576"></a><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#ad62d2d2e8983e3c1422874f821b01dc6">04576</a>     uint64_t <a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html#ad62d2d2e8983e3c1422874f821b01dc6">reserved_48_63</a>               : 16;
<a name="l04577"></a>04577 <span class="preprocessor">#endif</span>
<a name="l04578"></a>04578 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pemx__tlp__credits.html#a46fd8c64fa4105844df8fa533f4e9a0b">cn73xx</a>;
<a name="l04579"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#a3857431507a698481694a9d635e5903d">04579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html">cvmx_pemx_tlp_credits_cn73xx</a>   <a class="code" href="unioncvmx__pemx__tlp__credits.html#a3857431507a698481694a9d635e5903d">cn78xx</a>;
<a name="l04580"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#aa2954e326b7bdb4cf576d654d33d7214">04580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html">cvmx_pemx_tlp_credits_cn73xx</a>   <a class="code" href="unioncvmx__pemx__tlp__credits.html#aa2954e326b7bdb4cf576d654d33d7214">cn78xxp1</a>;
<a name="l04581"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#a7be895385b44a5dbc9ed5bee258510f0">04581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn61xx.html">cvmx_pemx_tlp_credits_cn61xx</a>   <a class="code" href="unioncvmx__pemx__tlp__credits.html#a7be895385b44a5dbc9ed5bee258510f0">cnf71xx</a>;
<a name="l04582"></a><a class="code" href="unioncvmx__pemx__tlp__credits.html#a961bd60cc08edf8656b1424cac6830f4">04582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pemx__tlp__credits_1_1cvmx__pemx__tlp__credits__cn73xx.html">cvmx_pemx_tlp_credits_cn73xx</a>   <a class="code" href="unioncvmx__pemx__tlp__credits.html#a961bd60cc08edf8656b1424cac6830f4">cnf75xx</a>;
<a name="l04583"></a>04583 };
<a name="l04584"></a><a class="code" href="cvmx-pemx-defs_8h.html#abb701b21adcfbb77266233b3fc66c4e4">04584</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pemx__tlp__credits.html" title="cvmx_pem::_tlp_credits">cvmx_pemx_tlp_credits</a> <a class="code" href="unioncvmx__pemx__tlp__credits.html" title="cvmx_pem::_tlp_credits">cvmx_pemx_tlp_credits_t</a>;
<a name="l04585"></a>04585 
<a name="l04586"></a>04586 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
