Generate the report at 2024-10-16T03:24:03, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+----------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint                   | Clock Group | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+----------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| dpath/a_reg/out_reg_10_:CN | core_clock  | max        | 0.898r     | 2.484         | 0.000 | 1.586 | 1094.392  |
| dpath/a_reg/out_reg_6_:D   | core_clock  | max        | 0.898r     | 2.492         | 0.000 | 1.594 | 1104.051  |
| dpath/a_reg/out_reg_7_:D   | core_clock  | max        | 0.898r     | 2.492         | 0.000 | 1.594 | 1104.056  |
| dpath/a_reg/out_reg_8_:D   | core_clock  | max        | 0.898r     | 2.492         | 0.000 | 1.594 | 1104.068  |
| dpath/a_reg/out_reg_13_:D  | core_clock  | max        | 0.898r     | 2.492         | 0.000 | 1.594 | 1104.170  |
| dpath/b_reg/out_reg_14_:D  | core_clock  | max        | 0.897r     | 2.492         | 0.000 | 1.594 | 1104.209  |
| dpath/b_reg/out_reg_8_:D   | core_clock  | max        | 0.897r     | 2.492         | 0.000 | 1.594 | 1104.243  |
| dpath/b_reg/out_reg_7_:D   | core_clock  | max        | 0.897r     | 2.492         | 0.000 | 1.594 | 1104.249  |
| dpath/a_reg/out_reg_9_:D   | core_clock  | max        | 0.898r     | 2.492         | 0.000 | 1.594 | 1104.259  |
| dpath/a_reg/out_reg_12_:D  | core_clock  | max        | 0.898r     | 2.492         | 0.000 | 1.594 | 1104.282  |
| dpath/a_reg/out_reg_15_:D  | core_clock  | min        | 0.153f     | 0.043         | 0.000 | 0.110 | NA        |
| dpath/a_reg/out_reg_14_:D  | core_clock  | min        | 0.144f     | 0.034         | 0.000 | 0.110 | NA        |
| dpath/b_reg/out_reg_14_:D  | core_clock  | min        | 0.146f     | 0.035         | 0.000 | 0.111 | NA        |
| dpath/b_reg/out_reg_3_:D   | core_clock  | min        | 0.155f     | 0.043         | 0.000 | 0.111 | NA        |
| dpath/b_reg/out_reg_2_:D   | core_clock  | min        | 0.155f     | 0.044         | 0.000 | 0.112 | NA        |
| dpath/b_reg/out_reg_9_:D   | core_clock  | min        | 0.147f     | 0.035         | 0.000 | 0.112 | NA        |
| dpath/b_reg/out_reg_6_:D   | core_clock  | min        | 0.155f     | 0.043         | 0.000 | 0.112 | NA        |
| dpath/b_reg/out_reg_8_:D   | core_clock  | min        | 0.147f     | 0.035         | 0.000 | 0.112 | NA        |
| dpath/b_reg/out_reg_12_:D  | core_clock  | min        | 0.147f     | 0.035         | 0.000 | 0.112 | NA        |
| dpath/b_reg/out_reg_1_:D   | core_clock  | min        | 0.155f     | 0.043         | 0.000 | 0.112 | NA        |
+----------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+------------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                          | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+------------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                     |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                                | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)               |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)               |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                              | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140)     |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)                   |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)               |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140)     |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)      |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                       | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)            |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)           |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                          | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)         |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)         |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                          | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)         |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)         |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                          | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)         |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)        |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                          | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)         |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)         |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                         | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)        |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)        |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)         |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)         |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                         | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)         |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)         |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)         |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)        |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)         |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)         |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)          |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)         |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)          |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)         |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                         | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)         |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)         |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)         |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)        |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)          |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)         |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                         | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)         |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)         |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)         |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)        |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                         | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)           |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)           |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                       | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                    |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)                   |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                                  | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U13:A1 (NR2D1BWP40P140)                   |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U13:ZN (NR2D1BWP40P140)                   |        | 0.010       | 0.000      | 0.074      |             | 1.000  | 0.048  | 0.710f         |
| ctrl_a_mux_sel[1] (net)                        | 18     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U3:A1 (NR2D1BWP40P140)             |        | 0.001       | 0.000      | 0.074      |             | 1.000  | 0.000  | 0.710f         |
| dpath/a_mux/U3:ZN (NR2D1BWP40P140)             |        | 0.010       | 0.000      | 0.128      |             | 1.000  | 0.094  | 0.804r         |
| dpath/a_mux/n16 (net)                          | 16     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U33:B1 (AOI22D1BWP40P140)          |        | 0.001       | 0.000      | 0.128      |             | 1.000  | 0.000  | 0.804r         |
| dpath/a_mux/U33:ZN (AOI22D1BWP40P140)          |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.042  | 0.846f         |
| dpath/a_mux/n17 (net)                          | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U34:B (IOA21D1BWP40P140)           |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.000  | 0.846f         |
| dpath/a_mux/U34:ZN (IOA21D1BWP40P140)          |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.018  | 0.865r         |
| dpath/a_mux_out[10] (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U9:A2 (AO22D1BWP40P140)            |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.865r         |
| dpath/a_reg/U9:Z (AO22D1BWP40P140)             |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.033  | 0.898r         |
| dpath/a_reg/n12 (net)                          | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_10_:CN (DFKCNQD1BWP40P140) |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.898r         |
|                                                |        |             |            |            |             |        |        |                |
| clk (port)                                     |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                                | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)               |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)               |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                              | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_10_:CP (DFKCNQD1BWP40P140) |        | 0.000       | 35.458     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                   |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)               |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/a_reg/out_reg_10_:CP (DFKCNQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                             |        |             |            |            |             |        | -0.033 | 2.484          |
| clock reconvergence pessimism                  |        |             |            |            |             |        | 0.000  | 2.484          |
|                                                |        |             |            |            |             |        |        |                |
| path cell delay                                |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                                 |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                                |        |             |            |            |             |        |        |                |
| data require time                              |        |             |            |            |             |        |        | 2.484          |
| data arrival time                              |        |             |            |            |             |        |        | 0.898          |
| slack (MET)                                    |        |             |            |            |             |        |        | 1.586          |
+------------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)       |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                   | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                              | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U13:A1 (NR2D1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U13:ZN (NR2D1BWP40P140)               |        | 0.010       | 0.000      | 0.074      |             | 1.000  | 0.048  | 0.710f         |
| ctrl_a_mux_sel[1] (net)                    | 18     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U3:A1 (NR2D1BWP40P140)         |        | 0.001       | 0.000      | 0.074      |             | 1.000  | 0.000  | 0.710f         |
| dpath/a_mux/U3:ZN (NR2D1BWP40P140)         |        | 0.010       | 0.000      | 0.128      |             | 1.000  | 0.094  | 0.804r         |
| dpath/a_mux/n16 (net)                      | 16     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U29:B1 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.128      |             | 1.000  | 0.000  | 0.804r         |
| dpath/a_mux/U29:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.042  | 0.846f         |
| dpath/a_mux/n14 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U30:B (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.000  | 0.846f         |
| dpath/a_mux/U30:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.018  | 0.865r         |
| dpath/a_mux_out[6] (net)                   | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U13:A2 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.865r         |
| dpath/a_reg/U13:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.033  | 0.898r         |
| dpath/a_reg/n8 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_6_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.898r         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_6_:CP (DFQD1BWP40P140) |        | 0.000       | 15.684     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/a_reg/out_reg_6_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                         |        |             |            |            |             |        | -0.024 | 2.492          |
| clock reconvergence pessimism              |        |             |            |            |             |        | 0.000  | 2.492          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 2.492          |
| data arrival time                          |        |             |            |            |             |        |        | 0.898          |
| slack (MET)                                |        |             |            |            |             |        |        | 1.594          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)       |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                   | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                              | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U13:A1 (NR2D1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U13:ZN (NR2D1BWP40P140)               |        | 0.010       | 0.000      | 0.074      |             | 1.000  | 0.048  | 0.710f         |
| ctrl_a_mux_sel[1] (net)                    | 18     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U3:A1 (NR2D1BWP40P140)         |        | 0.001       | 0.000      | 0.074      |             | 1.000  | 0.000  | 0.710f         |
| dpath/a_mux/U3:ZN (NR2D1BWP40P140)         |        | 0.010       | 0.000      | 0.128      |             | 1.000  | 0.094  | 0.804r         |
| dpath/a_mux/n16 (net)                      | 16     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U19:B1 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.128      |             | 1.000  | 0.000  | 0.804r         |
| dpath/a_mux/U19:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.042  | 0.846f         |
| dpath/a_mux/n9 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U20:B (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.000  | 0.846f         |
| dpath/a_mux/U20:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.018  | 0.865r         |
| dpath/a_mux_out[7] (net)                   | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U12:A2 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.865r         |
| dpath/a_reg/U12:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.033  | 0.898r         |
| dpath/a_reg/n9 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_7_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.898r         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_7_:CP (DFQD1BWP40P140) |        | 0.000       | 9.949      | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/a_reg/out_reg_7_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                         |        |             |            |            |             |        | -0.024 | 2.492          |
| clock reconvergence pessimism              |        |             |            |            |             |        | 0.000  | 2.492          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 2.492          |
| data arrival time                          |        |             |            |            |             |        |        | 0.898          |
| slack (MET)                                |        |             |            |            |             |        |        | 1.594          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)       |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                   | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                              | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U13:A1 (NR2D1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U13:ZN (NR2D1BWP40P140)               |        | 0.010       | 0.000      | 0.074      |             | 1.000  | 0.048  | 0.710f         |
| ctrl_a_mux_sel[1] (net)                    | 18     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U3:A1 (NR2D1BWP40P140)         |        | 0.001       | 0.000      | 0.074      |             | 1.000  | 0.000  | 0.710f         |
| dpath/a_mux/U3:ZN (NR2D1BWP40P140)         |        | 0.010       | 0.000      | 0.128      |             | 1.000  | 0.094  | 0.804r         |
| dpath/a_mux/n16 (net)                      | 16     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U9:B1 (AOI22D1BWP40P140)       |        | 0.001       | 0.000      | 0.128      |             | 1.000  | 0.000  | 0.804r         |
| dpath/a_mux/U9:ZN (AOI22D1BWP40P140)       |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.042  | 0.846f         |
| dpath/a_mux/n4 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U10:B (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.000  | 0.846f         |
| dpath/a_mux/U10:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.018  | 0.865r         |
| dpath/a_mux_out[8] (net)                   | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U11:A2 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.865r         |
| dpath/a_reg/U11:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.033  | 0.898r         |
| dpath/a_reg/n10 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_8_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.898r         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_8_:CP (DFQD1BWP40P140) |        | 0.000       | 17.653     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/a_reg/out_reg_8_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                         |        |             |            |            |             |        | -0.024 | 2.492          |
| clock reconvergence pessimism              |        |             |            |            |             |        | 0.000  | 2.492          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 2.492          |
| data arrival time                          |        |             |            |            |             |        |        | 0.898          |
| slack (MET)                                |        |             |            |            |             |        |        | 1.594          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                       | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)            |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)            |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140)  |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140)  |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)   |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                    | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)         |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                       | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                       | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)       |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)        |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)        |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                    | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                 |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                               | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U13:A1 (NR2D1BWP40P140)                |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U13:ZN (NR2D1BWP40P140)                |        | 0.010       | 0.000      | 0.074      |             | 1.000  | 0.048  | 0.710f         |
| ctrl_a_mux_sel[1] (net)                     | 18     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U3:A1 (NR2D1BWP40P140)          |        | 0.001       | 0.000      | 0.074      |             | 1.000  | 0.000  | 0.710f         |
| dpath/a_mux/U3:ZN (NR2D1BWP40P140)          |        | 0.010       | 0.000      | 0.128      |             | 1.000  | 0.094  | 0.804r         |
| dpath/a_mux/n16 (net)                       | 16     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U23:B1 (AOI22D1BWP40P140)       |        | 0.001       | 0.000      | 0.128      |             | 1.000  | 0.000  | 0.804r         |
| dpath/a_mux/U23:ZN (AOI22D1BWP40P140)       |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.042  | 0.846f         |
| dpath/a_mux/n11 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U24:B (IOA21D1BWP40P140)        |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.000  | 0.846f         |
| dpath/a_mux/U24:ZN (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.018  | 0.865r         |
| dpath/a_mux_out[13] (net)                   | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U6:A2 (AO22D1BWP40P140)         |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.865r         |
| dpath/a_reg/U6:Z (AO22D1BWP40P140)          |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.033  | 0.898r         |
| dpath/a_reg/n15 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_13_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.898r         |
|                                             |        |             |            |            |             |        |        |                |
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_13_:CP (DFQD1BWP40P140) |        | 0.000       | 36.023     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/a_reg/out_reg_13_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                          |        |             |            |            |             |        | -0.024 | 2.492          |
| clock reconvergence pessimism               |        |             |            |            |             |        | 0.000  | 2.492          |
|                                             |        |             |            |            |             |        |        |                |
| path cell delay                             |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                              |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                             |        |             |            |            |             |        |        |                |
| data require time                           |        |             |            |            |             |        |        | 2.492          |
| data arrival time                           |        |             |            |            |             |        |        | 0.898          |
| slack (MET)                                 |        |             |            |            |             |        |        | 1.594          |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                       | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)            |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)            |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140)  |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140)  |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)   |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                    | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)         |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                       | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                       | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)       |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)        |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)        |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                    | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                 |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                               | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U3:A2 (AOI21D1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U3:ZN (AOI21D1BWP40P140)               |        | 0.010       | 0.000      | 0.136      |             | 1.000  | 0.086  | 0.748f         |
| ctrl_b_reg_en_0_ (net)                      | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U2:I (INVD1BWP40P140)           |        | 0.001       | 0.000      | 0.136      |             | 1.000  | 0.000  | 0.748f         |
| dpath/b_reg/U2:ZN (INVD1BWP40P140)          |        | 0.011       | 0.000      | 0.095      |             | 1.000  | 0.092  | 0.840r         |
| dpath/b_reg/n1 (net)                        | 16     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U4:B2 (AO22D1BWP40P140)         |        | 0.001       | 0.000      | 0.095      |             | 1.000  | 0.000  | 0.840r         |
| dpath/b_reg/U4:Z (AO22D1BWP40P140)          |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.058  | 0.897r         |
| dpath/b_reg/n16 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_14_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.897r         |
|                                             |        |             |            |            |             |        |        |                |
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_14_:CP (DFQD1BWP40P140) |        | 0.000       | 11.883     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/b_reg/out_reg_14_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                          |        |             |            |            |             |        | -0.025 | 2.492          |
| clock reconvergence pessimism               |        |             |            |            |             |        | 0.000  | 2.492          |
|                                             |        |             |            |            |             |        |        |                |
| path cell delay                             |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                              |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                             |        |             |            |            |             |        |        |                |
| data require time                           |        |             |            |            |             |        |        | 2.492          |
| data arrival time                           |        |             |            |            |             |        |        | 0.897          |
| slack (MET)                                 |        |             |            |            |             |        |        | 1.594          |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)       |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                   | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                              | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U3:A2 (AOI21D1BWP40P140)              |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U3:ZN (AOI21D1BWP40P140)              |        | 0.010       | 0.000      | 0.136      |             | 1.000  | 0.086  | 0.748f         |
| ctrl_b_reg_en_0_ (net)                     | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U2:I (INVD1BWP40P140)          |        | 0.001       | 0.000      | 0.136      |             | 1.000  | 0.000  | 0.748f         |
| dpath/b_reg/U2:ZN (INVD1BWP40P140)         |        | 0.011       | 0.000      | 0.095      |             | 1.000  | 0.092  | 0.840r         |
| dpath/b_reg/n1 (net)                       | 16     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U10:B2 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.095      |             | 1.000  | 0.000  | 0.840r         |
| dpath/b_reg/U10:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.058  | 0.897r         |
| dpath/b_reg/n10 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_8_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.897r         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_8_:CP (DFQD1BWP40P140) |        | 0.000       | 17.995     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/b_reg/out_reg_8_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                         |        |             |            |            |             |        | -0.025 | 2.492          |
| clock reconvergence pessimism              |        |             |            |            |             |        | 0.000  | 2.492          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 2.492          |
| data arrival time                          |        |             |            |            |             |        |        | 0.897          |
| slack (MET)                                |        |             |            |            |             |        |        | 1.594          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)       |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                   | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                              | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U3:A2 (AOI21D1BWP40P140)              |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U3:ZN (AOI21D1BWP40P140)              |        | 0.010       | 0.000      | 0.136      |             | 1.000  | 0.086  | 0.748f         |
| ctrl_b_reg_en_0_ (net)                     | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U2:I (INVD1BWP40P140)          |        | 0.001       | 0.000      | 0.136      |             | 1.000  | 0.000  | 0.748f         |
| dpath/b_reg/U2:ZN (INVD1BWP40P140)         |        | 0.011       | 0.000      | 0.095      |             | 1.000  | 0.092  | 0.840r         |
| dpath/b_reg/n1 (net)                       | 16     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U11:B2 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.095      |             | 1.000  | 0.000  | 0.840r         |
| dpath/b_reg/U11:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.058  | 0.897r         |
| dpath/b_reg/n9 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_7_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.897r         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_7_:CP (DFQD1BWP40P140) |        | 0.000       | 26.983     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/b_reg/out_reg_7_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                         |        |             |            |            |             |        | -0.025 | 2.492          |
| clock reconvergence pessimism              |        |             |            |            |             |        | 0.000  | 2.492          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 2.492          |
| data arrival time                          |        |             |            |            |             |        |        | 0.897          |
| slack (MET)                                |        |             |            |            |             |        |        | 1.594          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)       |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)    |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)     |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)     |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                     | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)     |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)    |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                     | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                   | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                              | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U13:A1 (NR2D1BWP40P140)               |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U13:ZN (NR2D1BWP40P140)               |        | 0.010       | 0.000      | 0.074      |             | 1.000  | 0.048  | 0.710f         |
| ctrl_a_mux_sel[1] (net)                    | 18     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U3:A1 (NR2D1BWP40P140)         |        | 0.001       | 0.000      | 0.074      |             | 1.000  | 0.000  | 0.710f         |
| dpath/a_mux/U3:ZN (NR2D1BWP40P140)         |        | 0.010       | 0.000      | 0.128      |             | 1.000  | 0.094  | 0.804r         |
| dpath/a_mux/n16 (net)                      | 16     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U31:B1 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.128      |             | 1.000  | 0.000  | 0.804r         |
| dpath/a_mux/U31:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.042  | 0.846f         |
| dpath/a_mux/n15 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U32:B (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.000  | 0.846f         |
| dpath/a_mux/U32:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.018  | 0.865r         |
| dpath/a_mux_out[9] (net)                   | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U10:A2 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.865r         |
| dpath/a_reg/U10:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.033  | 0.898r         |
| dpath/a_reg/n11 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_9_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.898r         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_9_:CP (DFQD1BWP40P140) |        | 0.000       | 45.045     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/a_reg/out_reg_9_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                         |        |             |            |            |             |        | -0.024 | 2.492          |
| clock reconvergence pessimism              |        |             |            |            |             |        | 0.000  | 2.492          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 2.492          |
| data arrival time                          |        |             |            |            |             |        |        | 0.898          |
| slack (MET)                                |        |             |            |            |             |        |        | 1.594          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                       | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)            |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)            |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140)  |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140)  |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)   |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                    | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U11:I (INVD1BWP40P140)         |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/a_lt_b/U11:ZN (INVD1BWP40P140)        |        | 0.001       | 0.000      | 0.014      |             | 1.000  | 0.015  | 0.131r         |
| dpath/a_lt_b/n3 (net)                       | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U14:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.014      |             | 1.000  | 0.000  | 0.131r         |
| dpath/a_lt_b/U14:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.035  | 0.166r         |
| dpath/a_lt_b/n7 (net)                       | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U16:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.166r         |
| dpath/a_lt_b/U16:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.034  | 0.200r         |
| dpath/a_lt_b/n5 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U17:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.200r         |
| dpath/a_lt_b/U17:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.229f         |
| dpath/a_lt_b/n8 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U18:B2 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.229f         |
| dpath/a_lt_b/U18:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.039  | 0.268r         |
| dpath/a_lt_b/n13 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U21:B2 (AOI221D1BWP40P140)     |        | 0.001       | 0.000      | 0.034      |             | 1.000  | 0.000  | 0.268r         |
| dpath/a_lt_b/U21:ZN (AOI221D1BWP40P140)     |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.033  | 0.301f         |
| dpath/a_lt_b/n17 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U24:A1 (OAI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.039      |             | 1.000  | 0.000  | 0.301f         |
| dpath/a_lt_b/U24:ZN (OAI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.030      |             | 1.000  | 0.024  | 0.325r         |
| dpath/a_lt_b/n21 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U26:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.030      |             | 1.000  | 0.000  | 0.325r         |
| dpath/a_lt_b/U26:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.037  | 0.362r         |
| dpath/a_lt_b/n19 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U27:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.362r         |
| dpath/a_lt_b/U27:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.391f         |
| dpath/a_lt_b/n22 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U28:B2 (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.391f         |
| dpath/a_lt_b/U28:ZN (AOI22D1BWP40P140)      |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.034  | 0.425r         |
| dpath/a_lt_b/n25 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U29:B (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.027      |             | 1.000  | 0.000  | 0.425r         |
| dpath/a_lt_b/U29:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.019  | 0.444f         |
| dpath/a_lt_b/n26 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U30:B (OAI21D1BWP40P140)       |        | 0.001       | 0.000      | 0.020      |             | 1.000  | 0.000  | 0.444f         |
| dpath/a_lt_b/U30:ZN (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.018  | 0.462r         |
| dpath/a_lt_b/n30 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U32:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.462r         |
| dpath/a_lt_b/U32:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.498r         |
| dpath/a_lt_b/n28 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U33:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.498r         |
| dpath/a_lt_b/U33:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.527f         |
| dpath/a_lt_b/n31 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U34:B (OAI21D1BWP40P140)       |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.527f         |
| dpath/a_lt_b/U34:ZN (OAI21D1BWP40P140)      |        | 0.001       | 0.000      | 0.026      |             | 1.000  | 0.024  | 0.551r         |
| dpath/a_lt_b/n35 (net)                      | 2      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U36:A1 (IOA21D1BWP40P140)      |        | 0.000       | 0.000      | 0.026      |             | 1.000  | 0.000  | 0.551r         |
| dpath/a_lt_b/U36:ZN (IOA21D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.036  | 0.587r         |
| dpath/a_lt_b/n33 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U37:C (OAI211D1BWP40P140)      |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.587r         |
| dpath/a_lt_b/U37:ZN (OAI211D1BWP40P140)     |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.029  | 0.616f         |
| dpath/a_lt_b/n36 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_lt_b/U38:B (OA21D1BWP40P140)        |        | 0.001       | 0.000      | 0.038      |             | 1.000  | 0.000  | 0.616f         |
| dpath/a_lt_b/U38:Z (OA21D1BWP40P140)        |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.033  | 0.648f         |
| dpath_is_a_lt_b_0_ (net)                    | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U12:I (INVD1BWP40P140)                 |        | 0.001       | 0.000      | 0.015      |             | 1.000  | 0.000  | 0.648f         |
| ctrl/U12:ZN (INVD1BWP40P140)                |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.014  | 0.662r         |
| ctrl/n3 (net)                               | 2      |             |            |            | 0.000       |        |        |                |
| ctrl/U13:A1 (NR2D1BWP40P140)                |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.662r         |
| ctrl/U13:ZN (NR2D1BWP40P140)                |        | 0.010       | 0.000      | 0.074      |             | 1.000  | 0.048  | 0.710f         |
| ctrl_a_mux_sel[1] (net)                     | 18     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U3:A1 (NR2D1BWP40P140)          |        | 0.001       | 0.000      | 0.074      |             | 1.000  | 0.000  | 0.710f         |
| dpath/a_mux/U3:ZN (NR2D1BWP40P140)          |        | 0.010       | 0.000      | 0.128      |             | 1.000  | 0.094  | 0.804r         |
| dpath/a_mux/n16 (net)                       | 16     |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U21:B1 (AOI22D1BWP40P140)       |        | 0.001       | 0.000      | 0.128      |             | 1.000  | 0.000  | 0.804r         |
| dpath/a_mux/U21:ZN (AOI22D1BWP40P140)       |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.042  | 0.846f         |
| dpath/a_mux/n10 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_mux/U22:B (IOA21D1BWP40P140)        |        | 0.001       | 0.000      | 0.052      |             | 1.000  | 0.000  | 0.846f         |
| dpath/a_mux/U22:ZN (IOA21D1BWP40P140)       |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.018  | 0.865r         |
| dpath/a_mux_out[12] (net)                   | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U7:A2 (AO22D1BWP40P140)         |        | 0.001       | 0.000      | 0.018      |             | 1.000  | 0.000  | 0.865r         |
| dpath/a_reg/U7:Z (AO22D1BWP40P140)          |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.033  | 0.898r         |
| dpath/a_reg/n14 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_12_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.017      |             | 1.000  | 0.000  | 0.898r         |
|                                             |        |             |            |            |             |        |        |                |
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_12_:CP (DFQD1BWP40P140) |        | 0.000       | 47.579     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 2.5    | 2.5            |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 2.517          |
| dpath/a_reg/out_reg_12_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 2.517r         |
| library setup time                          |        |             |            |            |             |        | -0.024 | 2.492          |
| clock reconvergence pessimism               |        |             |            |            |             |        | 0.000  | 2.492          |
|                                             |        |             |            |            |             |        |        |                |
| path cell delay                             |        |             |            |            |             |        |        | 0.897(99.960%) |
| path net delay                              |        |             |            |            |             |        |        | 0.000(0.040%)  |
|                                             |        |             |            |            |             |        |        |                |
| data require time                           |        |             |            |            |             |        |        | 2.492          |
| data arrival time                           |        |             |            |            |             |        |        | 0.898          |
| slack (MET)                                 |        |             |            |            |             |        |        | 1.594          |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                       | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)            |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)            |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_15_:CP (DFQD1BWP40P140) |        | 0.000       | 26.194     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/a_reg/out_reg_15_:CP (DFQD1BWP40P140) |        | 0.000       | 26.194     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/a_reg/out_reg_15_:Q (DFQD1BWP40P140)  |        | 0.002       | 0.000      | 0.023      |             | 1.000  | 0.091  | 0.115f         |
| dpath/a_reg_out[15] (net)                   | 4      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U5:B1 (AO22D1BWP40P140)         |        | 0.001       | 0.000      | 0.023      |             | 1.000  | 0.000  | 0.115f         |
| dpath/a_reg/U5:Z (AO22D1BWP40P140)          |        | 0.001       | 0.000      | 0.012      |             | 1.000  | 0.039  | 0.153f         |
| dpath/a_reg/n17 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_15_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.012      |             | 1.000  | 0.000  | 0.153f         |
|                                             |        |             |            |            |             |        |        |                |
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)            |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)            |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_15_:CP (DFQD1BWP40P140) |        | 0.000       | 26.194     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/a_reg/out_reg_15_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.023r         |
| library hold time                           |        |             |            |            |             |        | 0.020  | 0.043          |
| clock reconvergence pessimism               |        |             |            |            |             |        | -0.000 | 0.043          |
|                                             |        |             |            |            |             |        |        |                |
| path cell delay                             |        |             |            |            |             |        |        | 0.153(99.743%) |
| path net delay                              |        |             |            |            |             |        |        | 0.000(0.257%)  |
|                                             |        |             |            |            |             |        |        |                |
| data require time                           |        |             |            |            |             |        |        | 0.043          |
| data arrival time                           |        |             |            |            |             |        |        | 0.153          |
| slack (MET)                                 |        |             |            |            |             |        |        | 0.110          |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                       | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_14_:CP (DFQD1BWP40P140) |        | 0.000       | 17.019     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/a_reg/out_reg_14_:CP (DFQD1BWP40P140) |        | 0.000       | 17.019     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| dpath/a_reg/out_reg_14_:Q (DFQD1BWP40P140)  |        | 0.004       | 0.000      | 0.033      |             | 1.000  | 0.096  | 0.112f         |
| dpath/a_reg_out[14] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/U2:B1 (MOAI22D1BWP40P140)       |        | 0.001       | 0.000      | 0.033      |             | 1.000  | 0.000  | 0.112f         |
| dpath/a_reg/U2:ZN (MOAI22D1BWP40P140)       |        | 0.001       | 0.000      | 0.016      |             | 1.000  | 0.032  | 0.144f         |
| dpath/a_reg/n16 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_14_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.016      |             | 1.000  | 0.000  | 0.144f         |
|                                             |        |             |            |            |             |        |        |                |
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/a_reg/out_reg_14_:CP (DFQD1BWP40P140) |        | 0.000       | 17.019     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/a_reg/out_reg_14_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.017r         |
| library hold time                           |        |             |            |            |             |        | 0.018  | 0.034          |
| clock reconvergence pessimism               |        |             |            |            |             |        | -0.000 | 0.034          |
|                                             |        |             |            |            |             |        |        |                |
| path cell delay                             |        |             |            |            |             |        |        | 0.144(99.816%) |
| path net delay                              |        |             |            |            |             |        |        | 0.000(0.184%)  |
|                                             |        |             |            |            |             |        |        |                |
| data require time                           |        |             |            |            |             |        |        | 0.034          |
| data arrival time                           |        |             |            |            |             |        |        | 0.144          |
| slack (MET)                                 |        |             |            |            |             |        |        | 0.110          |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                       | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_14_:CP (DFQD1BWP40P140) |        | 0.000       | 11.883     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/b_reg/out_reg_14_:CP (DFQD1BWP40P140) |        | 0.000       | 11.883     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| dpath/b_reg/out_reg_14_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.024      |             | 1.000  | 0.090  | 0.107f         |
| dpath/b_reg_out[14] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U4:B1 (AO22D1BWP40P140)         |        | 0.001       | 0.000      | 0.024      |             | 1.000  | 0.000  | 0.107f         |
| dpath/b_reg/U4:Z (AO22D1BWP40P140)          |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.039  | 0.146f         |
| dpath/b_reg/n16 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_14_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.146f         |
|                                             |        |             |            |            |             |        |        |                |
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_14_:CP (DFQD1BWP40P140) |        | 0.000       | 11.883     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/b_reg/out_reg_14_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.017r         |
| library hold time                           |        |             |            |            |             |        | 0.019  | 0.035          |
| clock reconvergence pessimism               |        |             |            |            |             |        | -0.000 | 0.035          |
|                                             |        |             |            |            |             |        |        |                |
| path cell delay                             |        |             |            |            |             |        |        | 0.146(99.820%) |
| path net delay                              |        |             |            |            |             |        |        | 0.000(0.180%)  |
|                                             |        |             |            |            |             |        |        |                |
| data require time                           |        |             |            |            |             |        |        | 0.035          |
| data arrival time                           |        |             |            |            |             |        |        | 0.146          |
| slack (MET)                                 |        |             |            |            |             |        |        | 0.111          |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_3_:CP (DFQD1BWP40P140) |        | 0.000       | 32.819     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_3_:CP (DFQD1BWP40P140) |        | 0.000       | 32.819     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_3_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.024      |             | 1.000  | 0.092  | 0.116f         |
| dpath/b_reg_out[3] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U15:B1 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.024      |             | 1.000  | 0.000  | 0.116f         |
| dpath/b_reg/U15:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.039  | 0.155f         |
| dpath/b_reg/n5 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_3_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.155f         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_3_:CP (DFQD1BWP40P140) |        | 0.000       | 32.819     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_3_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.023r         |
| library hold time                          |        |             |            |            |             |        | 0.020  | 0.043          |
| clock reconvergence pessimism              |        |             |            |            |             |        | -0.000 | 0.043          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.154(99.735%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.265%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 0.043          |
| data arrival time                          |        |             |            |            |             |        |        | 0.155          |
| slack (MET)                                |        |             |            |            |             |        |        | 0.111          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_2_:CP (DFQD1BWP40P140) |        | 0.000       | 50.966     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_2_:CP (DFQD1BWP40P140) |        | 0.000       | 50.966     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_2_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.024      |             | 1.000  | 0.092  | 0.116f         |
| dpath/b_reg_out[2] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U16:B1 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.024      |             | 1.000  | 0.000  | 0.116f         |
| dpath/b_reg/U16:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.039  | 0.155f         |
| dpath/b_reg/n4 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_2_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.155f         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_2_:CP (DFQD1BWP40P140) |        | 0.000       | 50.966     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_2_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.023r         |
| library hold time                          |        |             |            |            |             |        | 0.020  | 0.044          |
| clock reconvergence pessimism              |        |             |            |            |             |        | -0.000 | 0.044          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.155(99.711%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.289%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 0.044          |
| data arrival time                          |        |             |            |            |             |        |        | 0.155          |
| slack (MET)                                |        |             |            |            |             |        |        | 0.112          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_9_:CP (DFQD1BWP40P140) |        | 0.000       | 42.391     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/b_reg/out_reg_9_:CP (DFQD1BWP40P140) |        | 0.000       | 42.391     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| dpath/b_reg/out_reg_9_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.091  | 0.107f         |
| dpath/b_reg_out[9] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U9:B1 (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.107f         |
| dpath/b_reg/U9:Z (AO22D1BWP40P140)         |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.039  | 0.147f         |
| dpath/b_reg/n11 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_9_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.147f         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_9_:CP (DFQD1BWP40P140) |        | 0.000       | 42.391     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/b_reg/out_reg_9_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.017r         |
| library hold time                          |        |             |            |            |             |        | 0.019  | 0.035          |
| clock reconvergence pessimism              |        |             |            |            |             |        | -0.000 | 0.035          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.146(99.699%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.301%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 0.035          |
| data arrival time                          |        |             |            |            |             |        |        | 0.147          |
| slack (MET)                                |        |             |            |            |             |        |        | 0.112          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_6_:CP (DFQD1BWP40P140) |        | 0.000       | 25.457     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_6_:CP (DFQD1BWP40P140) |        | 0.000       | 25.457     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_6_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.092  | 0.116f         |
| dpath/b_reg_out[6] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U12:B1 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/b_reg/U12:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.039  | 0.155f         |
| dpath/b_reg/n8 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_6_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.155f         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_6_:CP (DFQD1BWP40P140) |        | 0.000       | 25.457     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_6_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.023r         |
| library hold time                          |        |             |            |            |             |        | 0.020  | 0.043          |
| clock reconvergence pessimism              |        |             |            |            |             |        | -0.000 | 0.043          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.155(99.748%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.252%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 0.043          |
| data arrival time                          |        |             |            |            |             |        |        | 0.155          |
| slack (MET)                                |        |             |            |            |             |        |        | 0.112          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_8_:CP (DFQD1BWP40P140) |        | 0.000       | 17.995     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/b_reg/out_reg_8_:CP (DFQD1BWP40P140) |        | 0.000       | 17.995     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| dpath/b_reg/out_reg_8_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.091  | 0.107f         |
| dpath/b_reg_out[8] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U10:B1 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.107f         |
| dpath/b_reg/U10:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.039  | 0.147f         |
| dpath/b_reg/n10 (net)                      | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_8_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.147f         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)           |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)           |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_8_:CP (DFQD1BWP40P140) |        | 0.000       | 17.995     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/b_reg/out_reg_8_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.017r         |
| library hold time                          |        |             |            |            |             |        | 0.019  | 0.035          |
| clock reconvergence pessimism              |        |             |            |            |             |        | -0.000 | 0.035          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.147(99.802%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.198%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 0.035          |
| data arrival time                          |        |             |            |            |             |        |        | 0.147          |
| slack (MET)                                |        |             |            |            |             |        |        | 0.112          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                       | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_12_:CP (DFQD1BWP40P140) |        | 0.000       | 34.396     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/b_reg/out_reg_12_:CP (DFQD1BWP40P140) |        | 0.000       | 34.396     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| dpath/b_reg/out_reg_12_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.091  | 0.108f         |
| dpath/b_reg_out[12] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U6:B1 (AO22D1BWP40P140)         |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.108f         |
| dpath/b_reg/U6:Z (AO22D1BWP40P140)          |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.039  | 0.147f         |
| dpath/b_reg/n14 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_12_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.147f         |
|                                             |        |             |            |            |             |        |        |                |
| clk (port)                                  |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                             | 2      |             |            |            | 0.000       |        |        |                |
| clk_1_buf:I (BUFFD4BWP30P140LVT)            |        | 0.001       | 73.661     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_1_buf:Z (BUFFD4BWP30P140LVT)            |        | 0.014       | 0.000      | 0.017      |             | 1.000  | 0.016  | 0.016r         |
| clk_1 (clock net)                           | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_12_:CP (DFQD1BWP40P140) |        | 0.000       | 34.396     | 0.017      |             | 1.000  | 0.000  | 0.017r         |
| clock core_clock (rise edge)                |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)            |        |             |            |            |             |        | 0.017  | 0.017          |
| dpath/b_reg/out_reg_12_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.017r         |
| library hold time                           |        |             |            |            |             |        | 0.019  | 0.035          |
| clock reconvergence pessimism               |        |             |            |            |             |        | -0.000 | 0.035          |
|                                             |        |             |            |            |             |        |        |                |
| path cell delay                             |        |             |            |            |             |        |        | 0.147(99.699%) |
| path net delay                              |        |             |            |            |             |        |        | 0.000(0.301%)  |
|                                             |        |             |            |            |             |        |        |                |
| data require time                           |        |             |            |            |             |        |        | 0.035          |
| data arrival time                           |        |             |            |            |             |        |        | 0.147          |
| slack (MET)                                 |        |             |            |            |             |        |        | 0.112          |
+---------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Derate | Incr   | Path           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| dpath/b_reg/out_reg_1_:Q (DFQD1BWP40P140)  |        | 0.003       | 0.000      | 0.025      |             | 1.000  | 0.093  | 0.116f         |
| dpath/b_reg_out[1] (net)                   | 5      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/U17:B1 (AO22D1BWP40P140)       |        | 0.001       | 0.000      | 0.025      |             | 1.000  | 0.000  | 0.116f         |
| dpath/b_reg/U17:Z (AO22D1BWP40P140)        |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.039  | 0.155f         |
| dpath/b_reg/n3 (net)                       | 1      |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:D (DFQD1BWP40P140)  |        | 0.001       | 0.000      | 0.013      |             | 1.000  | 0.000  | 0.155f         |
|                                            |        |             |            |            |             |        |        |                |
| clk (port)                                 |        | 0.005       | 0.000      | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk (clock net)                            | 2      |             |            |            | 0.000       |        |        |                |
| clk_0_buf:I (BUFFD3BWP30P140LVT)           |        | 0.001       | 73.659     | 0.000      |             | 1.000  | 0.000  | 0.000r         |
| clk_0_buf:Z (BUFFD3BWP30P140LVT)           |        | 0.013       | 0.000      | 0.023      |             | 1.000  | 0.023  | 0.023r         |
| clk_0 (clock net)                          | 17     |             |            |            | 0.000       |        |        |                |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        | 0.000       | 18.318     | 0.023      |             | 1.000  | 0.000  | 0.023r         |
| clock core_clock (rise edge)               |        |             |            |            |             |        | 0      | 0              |
| clock network delay (propagated)           |        |             |            |            |             |        | 0.023  | 0.023          |
| dpath/b_reg/out_reg_1_:CP (DFQD1BWP40P140) |        |             |            |            |             |        |        | 0.023r         |
| library hold time                          |        |             |            |            |             |        | 0.020  | 0.043          |
| clock reconvergence pessimism              |        |             |            |            |             |        | -0.000 | 0.043          |
|                                            |        |             |            |            |             |        |        |                |
| path cell delay                            |        |             |            |            |             |        |        | 0.155(99.769%) |
| path net delay                             |        |             |            |            |             |        |        | 0.000(0.231%)  |
|                                            |        |             |            |            |             |        |        |                |
| data require time                          |        |             |            |            |             |        |        | 0.043          |
| data arrival time                          |        |             |            |            |             |        |        | 0.155          |
| slack (MET)                                |        |             |            |            |             |        |        | 0.112          |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+--------+----------------+
