#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 16 16:18:59 2024
# Process ID: 4400
# Current directory: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado
# Command line: vivado.exe .\mat_scan.xpr
# Log file: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/vivado.log
# Journal file: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./mat_scan.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: mat_scan
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 915.707 ; gain = 86.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mat_scan' [D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/src/mat_scan.v:1]
INFO: [Synth 8-6157] synthesizing module 'sram' [D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/src/sram.v:1]
	Parameter ADDR_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram' (1#1) [D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/src/sram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mat_scan' (2#1) [D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/src/mat_scan.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 977.496 ; gain = 148.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 977.496 ; gain = 148.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 977.496 ; gain = 148.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/script/top.xdc]
Finished Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/script/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.512 ; gain = 507.312
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.512 ; gain = 507.312
launch_runs impl_1 -jobs 8
[Mon Dec 16 16:21:28 2024] Launched synth_1...
Run output will be captured here: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/mat_scan.runs/synth_1/runme.log
[Mon Dec 16 16:21:28 2024] Launched impl_1...
Run output will be captured here: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/mat_scan.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mat_scan' is not ideal for floorplanning, since the cellview 'sram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1854.504 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1854.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1958.500 ; gain = 593.871
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 16:57:31 2024...
