#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jun 21 00:10:33 2016
# Process ID: 14611
# Current directory: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/myip_0_synth_1
# Command line: vivado -log myip_0.vds -mode batch -messageDb vivado.pb -notrace -source myip_0.tcl
# Log file: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/myip_0_synth_1/myip_0.vds
# Journal file: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/myip_0_synth_1/vivado.jou
#-----------------------------------------------------------
source myip_0.tcl -notrace
Command: synth_design -top myip_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14619 
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:1]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:2]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:3]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:4]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:5]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:6]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:7]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:8]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:9]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:10]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:11]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0 with formal parameter declaration list [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/parameters.vh:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1064.707 ; gain = 176.266 ; free physical = 119 ; free virtual = 1416
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myip_0' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/ip/myip_0/synth/myip_0.v:56]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/ip/myip_0/hdl/myip_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S_AXI' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S_AXI.v:240]
INFO: [Synth 8-226] default block is never used [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S_AXI.v:418]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S_AXI' (1#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'top' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/top.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sram_input' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/sram_input.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
	Parameter WORDS bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram_input' (2#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/sram_input.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'sram_weight' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/sram_weight.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
	Parameter WORDS bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram_weight' (4#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/sram_weight.v:1]
INFO: [Synth 8-638] synthesizing module 'linebuf_pix' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/linebuf_pix.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'linebuf_pix' (5#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/linebuf_pix.v:1]
INFO: [Synth 8-638] synthesizing module 'ctrl' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/ctrl.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
	Parameter WAIT bound to: 0 - type: integer 
	Parameter WREG bound to: 1 - type: integer 
	Parameter CONV bound to: 2 - type: integer 
	Parameter POOL bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrl' (6#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'core' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/core.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/conv.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_tree' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/conv_tree.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_tree' (7#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/conv_tree.v:1]
INFO: [Synth 8-638] synthesizing module 'conv_wreg' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/conv_wreg.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_wreg' (8#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/conv_wreg.v:1]
INFO: [Synth 8-256] done synthesizing module 'conv' (9#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/conv.v:1]
INFO: [Synth 8-638] synthesizing module 'sram_feat' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/sram_feat.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
	Parameter WORDS bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram_feat' (10#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/sram_feat.v:1]
INFO: [Synth 8-638] synthesizing module 'accumulator' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/accumulator.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'accumulator' (11#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/accumulator.v:1]
INFO: [Synth 8-638] synthesizing module 'linebuf_feat' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/linebuf_feat.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'linebuf_feat' (12#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/linebuf_feat.v:1]
INFO: [Synth 8-638] synthesizing module 'pool' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/pool.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pool' (13#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/pool.v:1]
INFO: [Synth 8-256] done synthesizing module 'core' (14#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/core.v:1]
INFO: [Synth 8-638] synthesizing module 'sram_output' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/sram_output.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
	Parameter WORDS bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram_output' (15#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/sram_output.v:1]
INFO: [Synth 8-638] synthesizing module 'mux_output' [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/mux_output.v:1]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter INSIZE bound to: 12 - type: integer 
	Parameter FSIZE bound to: 5 - type: integer 
	Parameter PSIZE bound to: 2 - type: integer 
	Parameter N_F1 bound to: 20 - type: integer 
	Parameter N_F2 bound to: 50 - type: integer 
	Parameter OUTSIZE bound to: 10 - type: integer 
	Parameter WSIZE bound to: 13 - type: integer 
	Parameter IFMSIZE bound to: 9 - type: integer 
	Parameter FACCUM bound to: 7 - type: integer 
	Parameter PACCUM bound to: 8 - type: integer 
	Parameter LWIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_output' (16#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/mux_output.v:1]
INFO: [Synth 8-256] done synthesizing module 'top' (17#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/dist/top.v:1]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (18#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/ip/myip_0/hdl/myip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'myip_0' (19#1) [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/ip/myip_0/synth/myip_0.v:56]
WARNING: [Synth 8-3331] design sram_feat has unconnected port mem_we2
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[15]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[14]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[13]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[12]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[11]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[10]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[9]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[8]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[7]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[6]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[5]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[4]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[3]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[2]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[1]
WARNING: [Synth 8-3331] design sram_feat has unconnected port write_data2[0]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1102.957 ; gain = 214.516 ; free physical = 146 ; free virtual = 1384
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1102.957 ; gain = 214.516 ; free physical = 146 ; free virtual = 1384
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1473.895 ; gain = 8.000 ; free physical = 119 ; free virtual = 1167
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1474.895 ; gain = 586.453 ; free physical = 180 ; free virtual = 1165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1474.895 ; gain = 586.453 ; free physical = 180 ; free virtual = 1165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1474.895 ; gain = 586.453 ; free physical = 180 ; free virtual = 1165
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_weight_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1474.895 ; gain = 586.453 ; free physical = 172 ; free virtual = 1157
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 200   
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 998   
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 24    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 47    
+---RAMs : 
	             128K Bit         RAMs := 8     
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 8     
	               2K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 32    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module sram_input 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
Module sram_weight 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module linebuf_pix 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 53    
Module ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
Module conv_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 24    
+---Registers : 
	               16 Bit    Registers := 77    
Module conv_wreg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 25    
Module sram_feat 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module linebuf_feat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 14    
Module pool 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module sram_output 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mux_output 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1474.895 ; gain = 586.453 ; free physical = 172 ; free virtual = 1158
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tree/pro24, operation Mode is: A*B.
DSP Report: operator tree/pro24 is absorbed into DSP tree/pro24.
DSP Report: Generating DSP tree/pro16, operation Mode is: A*B.
DSP Report: operator tree/pro16 is absorbed into DSP tree/pro16.
DSP Report: Generating DSP tree/pro17, operation Mode is: A*B.
DSP Report: operator tree/pro17 is absorbed into DSP tree/pro17.
DSP Report: Generating DSP tree/pro18, operation Mode is: A*B.
DSP Report: operator tree/pro18 is absorbed into DSP tree/pro18.
DSP Report: Generating DSP tree/pro19, operation Mode is: A*B.
DSP Report: operator tree/pro19 is absorbed into DSP tree/pro19.
DSP Report: Generating DSP tree/pro20, operation Mode is: A*B.
DSP Report: operator tree/pro20 is absorbed into DSP tree/pro20.
DSP Report: Generating DSP tree/pro21, operation Mode is: A*B.
DSP Report: operator tree/pro21 is absorbed into DSP tree/pro21.
DSP Report: Generating DSP tree/pro22, operation Mode is: A*B.
DSP Report: operator tree/pro22 is absorbed into DSP tree/pro22.
DSP Report: Generating DSP tree/pro23, operation Mode is: A*B.
DSP Report: operator tree/pro23 is absorbed into DSP tree/pro23.
DSP Report: Generating DSP tree/pro8, operation Mode is: A*B.
DSP Report: operator tree/pro8 is absorbed into DSP tree/pro8.
DSP Report: Generating DSP tree/pro9, operation Mode is: A*B.
DSP Report: operator tree/pro9 is absorbed into DSP tree/pro9.
DSP Report: Generating DSP tree/pro10, operation Mode is: A*B.
DSP Report: operator tree/pro10 is absorbed into DSP tree/pro10.
DSP Report: Generating DSP tree/pro11, operation Mode is: A*B.
DSP Report: operator tree/pro11 is absorbed into DSP tree/pro11.
DSP Report: Generating DSP tree/pro12, operation Mode is: A*B.
DSP Report: operator tree/pro12 is absorbed into DSP tree/pro12.
DSP Report: Generating DSP tree/pro13, operation Mode is: A*B.
DSP Report: operator tree/pro13 is absorbed into DSP tree/pro13.
DSP Report: Generating DSP tree/pro14, operation Mode is: A*B.
DSP Report: operator tree/pro14 is absorbed into DSP tree/pro14.
DSP Report: Generating DSP tree/pro15, operation Mode is: A*B.
DSP Report: operator tree/pro15 is absorbed into DSP tree/pro15.
DSP Report: Generating DSP tree/pro0, operation Mode is: A*B.
DSP Report: operator tree/pro0 is absorbed into DSP tree/pro0.
DSP Report: Generating DSP tree/pro1, operation Mode is: A*B.
DSP Report: operator tree/pro1 is absorbed into DSP tree/pro1.
DSP Report: Generating DSP tree/pro2, operation Mode is: A*B.
DSP Report: operator tree/pro2 is absorbed into DSP tree/pro2.
DSP Report: Generating DSP tree/pro3, operation Mode is: A*B.
DSP Report: operator tree/pro3 is absorbed into DSP tree/pro3.
DSP Report: Generating DSP tree/pro4, operation Mode is: A*B.
DSP Report: operator tree/pro4 is absorbed into DSP tree/pro4.
DSP Report: Generating DSP tree/pro5, operation Mode is: A*B.
DSP Report: operator tree/pro5 is absorbed into DSP tree/pro5.
DSP Report: Generating DSP tree/pro6, operation Mode is: A*B.
DSP Report: operator tree/pro6 is absorbed into DSP tree/pro6.
DSP Report: Generating DSP tree/pro7, operation Mode is: A*B.
DSP Report: operator tree/pro7 is absorbed into DSP tree/pro7.
DSP Report: Generating DSP tree/pro24, operation Mode is: A*B.
DSP Report: operator tree/pro24 is absorbed into DSP tree/pro24.
DSP Report: Generating DSP tree/pro16, operation Mode is: A*B.
DSP Report: operator tree/pro16 is absorbed into DSP tree/pro16.
DSP Report: Generating DSP tree/pro17, operation Mode is: A*B.
DSP Report: operator tree/pro17 is absorbed into DSP tree/pro17.
DSP Report: Generating DSP tree/pro18, operation Mode is: A*B.
DSP Report: operator tree/pro18 is absorbed into DSP tree/pro18.
DSP Report: Generating DSP tree/pro19, operation Mode is: A*B.
DSP Report: operator tree/pro19 is absorbed into DSP tree/pro19.
DSP Report: Generating DSP tree/pro20, operation Mode is: A*B.
DSP Report: operator tree/pro20 is absorbed into DSP tree/pro20.
DSP Report: Generating DSP tree/pro21, operation Mode is: A*B.
DSP Report: operator tree/pro21 is absorbed into DSP tree/pro21.
DSP Report: Generating DSP tree/pro22, operation Mode is: A*B.
DSP Report: operator tree/pro22 is absorbed into DSP tree/pro22.
DSP Report: Generating DSP tree/pro23, operation Mode is: A*B.
DSP Report: operator tree/pro23 is absorbed into DSP tree/pro23.
DSP Report: Generating DSP tree/pro8, operation Mode is: A*B.
DSP Report: operator tree/pro8 is absorbed into DSP tree/pro8.
DSP Report: Generating DSP tree/pro9, operation Mode is: A*B.
DSP Report: operator tree/pro9 is absorbed into DSP tree/pro9.
DSP Report: Generating DSP tree/pro10, operation Mode is: A*B.
DSP Report: operator tree/pro10 is absorbed into DSP tree/pro10.
DSP Report: Generating DSP tree/pro11, operation Mode is: A*B.
DSP Report: operator tree/pro11 is absorbed into DSP tree/pro11.
DSP Report: Generating DSP tree/pro12, operation Mode is: A*B.
DSP Report: operator tree/pro12 is absorbed into DSP tree/pro12.
DSP Report: Generating DSP tree/pro13, operation Mode is: A*B.
DSP Report: operator tree/pro13 is absorbed into DSP tree/pro13.
DSP Report: Generating DSP tree/pro14, operation Mode is: A*B.
DSP Report: operator tree/pro14 is absorbed into DSP tree/pro14.
DSP Report: Generating DSP tree/pro15, operation Mode is: A*B.
DSP Report: operator tree/pro15 is absorbed into DSP tree/pro15.
DSP Report: Generating DSP tree/pro0, operation Mode is: A*B.
DSP Report: operator tree/pro0 is absorbed into DSP tree/pro0.
DSP Report: Generating DSP tree/pro1, operation Mode is: A*B.
DSP Report: operator tree/pro1 is absorbed into DSP tree/pro1.
DSP Report: Generating DSP tree/pro2, operation Mode is: A*B.
DSP Report: operator tree/pro2 is absorbed into DSP tree/pro2.
DSP Report: Generating DSP tree/pro3, operation Mode is: A*B.
DSP Report: operator tree/pro3 is absorbed into DSP tree/pro3.
DSP Report: Generating DSP tree/pro4, operation Mode is: A*B.
DSP Report: operator tree/pro4 is absorbed into DSP tree/pro4.
DSP Report: Generating DSP tree/pro5, operation Mode is: A*B.
DSP Report: operator tree/pro5 is absorbed into DSP tree/pro5.
DSP Report: Generating DSP tree/pro6, operation Mode is: A*B.
DSP Report: operator tree/pro6 is absorbed into DSP tree/pro6.
DSP Report: Generating DSP tree/pro7, operation Mode is: A*B.
DSP Report: operator tree/pro7 is absorbed into DSP tree/pro7.
DSP Report: Generating DSP tree/pro24, operation Mode is: A*B.
DSP Report: operator tree/pro24 is absorbed into DSP tree/pro24.
DSP Report: Generating DSP tree/pro16, operation Mode is: A*B.
DSP Report: operator tree/pro16 is absorbed into DSP tree/pro16.
DSP Report: Generating DSP tree/pro17, operation Mode is: A*B.
DSP Report: operator tree/pro17 is absorbed into DSP tree/pro17.
DSP Report: Generating DSP tree/pro18, operation Mode is: A*B.
DSP Report: operator tree/pro18 is absorbed into DSP tree/pro18.
DSP Report: Generating DSP tree/pro19, operation Mode is: A*B.
DSP Report: operator tree/pro19 is absorbed into DSP tree/pro19.
DSP Report: Generating DSP tree/pro20, operation Mode is: A*B.
DSP Report: operator tree/pro20 is absorbed into DSP tree/pro20.
DSP Report: Generating DSP tree/pro21, operation Mode is: A*B.
DSP Report: operator tree/pro21 is absorbed into DSP tree/pro21.
DSP Report: Generating DSP tree/pro22, operation Mode is: A*B.
DSP Report: operator tree/pro22 is absorbed into DSP tree/pro22.
DSP Report: Generating DSP tree/pro23, operation Mode is: A*B.
DSP Report: operator tree/pro23 is absorbed into DSP tree/pro23.
DSP Report: Generating DSP tree/pro8, operation Mode is: A*B.
DSP Report: operator tree/pro8 is absorbed into DSP tree/pro8.
DSP Report: Generating DSP tree/pro9, operation Mode is: A*B.
DSP Report: operator tree/pro9 is absorbed into DSP tree/pro9.
DSP Report: Generating DSP tree/pro10, operation Mode is: A*B.
DSP Report: operator tree/pro10 is absorbed into DSP tree/pro10.
DSP Report: Generating DSP tree/pro11, operation Mode is: A*B.
DSP Report: operator tree/pro11 is absorbed into DSP tree/pro11.
DSP Report: Generating DSP tree/pro12, operation Mode is: A*B.
DSP Report: operator tree/pro12 is absorbed into DSP tree/pro12.
DSP Report: Generating DSP tree/pro13, operation Mode is: A*B.
DSP Report: operator tree/pro13 is absorbed into DSP tree/pro13.
DSP Report: Generating DSP tree/pro14, operation Mode is: A*B.
DSP Report: operator tree/pro14 is absorbed into DSP tree/pro14.
DSP Report: Generating DSP tree/pro15, operation Mode is: A*B.
DSP Report: operator tree/pro15 is absorbed into DSP tree/pro15.
DSP Report: Generating DSP tree/pro0, operation Mode is: A*B.
DSP Report: operator tree/pro0 is absorbed into DSP tree/pro0.
DSP Report: Generating DSP tree/pro1, operation Mode is: A*B.
DSP Report: operator tree/pro1 is absorbed into DSP tree/pro1.
DSP Report: Generating DSP tree/pro2, operation Mode is: A*B.
DSP Report: operator tree/pro2 is absorbed into DSP tree/pro2.
DSP Report: Generating DSP tree/pro3, operation Mode is: A*B.
DSP Report: operator tree/pro3 is absorbed into DSP tree/pro3.
DSP Report: Generating DSP tree/pro4, operation Mode is: A*B.
DSP Report: operator tree/pro4 is absorbed into DSP tree/pro4.
DSP Report: Generating DSP tree/pro5, operation Mode is: A*B.
DSP Report: operator tree/pro5 is absorbed into DSP tree/pro5.
DSP Report: Generating DSP tree/pro6, operation Mode is: A*B.
DSP Report: operator tree/pro6 is absorbed into DSP tree/pro6.
DSP Report: Generating DSP tree/pro7, operation Mode is: A*B.
DSP Report: operator tree/pro7 is absorbed into DSP tree/pro7.
DSP Report: Generating DSP tree/pro24, operation Mode is: A*B.
DSP Report: operator tree/pro24 is absorbed into DSP tree/pro24.
DSP Report: Generating DSP tree/pro16, operation Mode is: A*B.
DSP Report: operator tree/pro16 is absorbed into DSP tree/pro16.
DSP Report: Generating DSP tree/pro17, operation Mode is: A*B.
DSP Report: operator tree/pro17 is absorbed into DSP tree/pro17.
DSP Report: Generating DSP tree/pro18, operation Mode is: A*B.
DSP Report: operator tree/pro18 is absorbed into DSP tree/pro18.
DSP Report: Generating DSP tree/pro19, operation Mode is: A*B.
DSP Report: operator tree/pro19 is absorbed into DSP tree/pro19.
DSP Report: Generating DSP tree/pro20, operation Mode is: A*B.
DSP Report: operator tree/pro20 is absorbed into DSP tree/pro20.
DSP Report: Generating DSP tree/pro21, operation Mode is: A*B.
DSP Report: operator tree/pro21 is absorbed into DSP tree/pro21.
DSP Report: Generating DSP tree/pro22, operation Mode is: A*B.
DSP Report: operator tree/pro22 is absorbed into DSP tree/pro22.
DSP Report: Generating DSP tree/pro23, operation Mode is: A*B.
DSP Report: operator tree/pro23 is absorbed into DSP tree/pro23.
DSP Report: Generating DSP tree/pro8, operation Mode is: A*B.
DSP Report: operator tree/pro8 is absorbed into DSP tree/pro8.
DSP Report: Generating DSP tree/pro9, operation Mode is: A*B.
DSP Report: operator tree/pro9 is absorbed into DSP tree/pro9.
DSP Report: Generating DSP tree/pro10, operation Mode is: A*B.
DSP Report: operator tree/pro10 is absorbed into DSP tree/pro10.
DSP Report: Generating DSP tree/pro11, operation Mode is: A*B.
DSP Report: operator tree/pro11 is absorbed into DSP tree/pro11.
DSP Report: Generating DSP tree/pro12, operation Mode is: A*B.
DSP Report: operator tree/pro12 is absorbed into DSP tree/pro12.
DSP Report: Generating DSP tree/pro13, operation Mode is: A*B.
DSP Report: operator tree/pro13 is absorbed into DSP tree/pro13.
DSP Report: Generating DSP tree/pro14, operation Mode is: A*B.
DSP Report: operator tree/pro14 is absorbed into DSP tree/pro14.
DSP Report: Generating DSP tree/pro15, operation Mode is: A*B.
DSP Report: operator tree/pro15 is absorbed into DSP tree/pro15.
DSP Report: Generating DSP tree/pro0, operation Mode is: A*B.
DSP Report: operator tree/pro0 is absorbed into DSP tree/pro0.
DSP Report: Generating DSP tree/pro1, operation Mode is: A*B.
DSP Report: operator tree/pro1 is absorbed into DSP tree/pro1.
DSP Report: Generating DSP tree/pro2, operation Mode is: A*B.
DSP Report: operator tree/pro2 is absorbed into DSP tree/pro2.
DSP Report: Generating DSP tree/pro3, operation Mode is: A*B.
DSP Report: operator tree/pro3 is absorbed into DSP tree/pro3.
DSP Report: Generating DSP tree/pro4, operation Mode is: A*B.
DSP Report: operator tree/pro4 is absorbed into DSP tree/pro4.
DSP Report: Generating DSP tree/pro5, operation Mode is: A*B.
DSP Report: operator tree/pro5 is absorbed into DSP tree/pro5.
DSP Report: Generating DSP tree/pro6, operation Mode is: A*B.
DSP Report: operator tree/pro6 is absorbed into DSP tree/pro6.
DSP Report: Generating DSP tree/pro7, operation Mode is: A*B.
DSP Report: operator tree/pro7 is absorbed into DSP tree/pro7.
DSP Report: Generating DSP tree/pro24, operation Mode is: A*B.
DSP Report: operator tree/pro24 is absorbed into DSP tree/pro24.
DSP Report: Generating DSP tree/pro16, operation Mode is: A*B.
DSP Report: operator tree/pro16 is absorbed into DSP tree/pro16.
DSP Report: Generating DSP tree/pro17, operation Mode is: A*B.
DSP Report: operator tree/pro17 is absorbed into DSP tree/pro17.
DSP Report: Generating DSP tree/pro18, operation Mode is: A*B.
DSP Report: operator tree/pro18 is absorbed into DSP tree/pro18.
DSP Report: Generating DSP tree/pro19, operation Mode is: A*B.
DSP Report: operator tree/pro19 is absorbed into DSP tree/pro19.
DSP Report: Generating DSP tree/pro20, operation Mode is: A*B.
DSP Report: operator tree/pro20 is absorbed into DSP tree/pro20.
DSP Report: Generating DSP tree/pro21, operation Mode is: A*B.
DSP Report: operator tree/pro21 is absorbed into DSP tree/pro21.
DSP Report: Generating DSP tree/pro22, operation Mode is: A*B.
DSP Report: operator tree/pro22 is absorbed into DSP tree/pro22.
DSP Report: Generating DSP tree/pro23, operation Mode is: A*B.
DSP Report: operator tree/pro23 is absorbed into DSP tree/pro23.
DSP Report: Generating DSP tree/pro8, operation Mode is: A*B.
DSP Report: operator tree/pro8 is absorbed into DSP tree/pro8.
DSP Report: Generating DSP tree/pro9, operation Mode is: A*B.
DSP Report: operator tree/pro9 is absorbed into DSP tree/pro9.
DSP Report: Generating DSP tree/pro10, operation Mode is: A*B.
DSP Report: operator tree/pro10 is absorbed into DSP tree/pro10.
DSP Report: Generating DSP tree/pro11, operation Mode is: A*B.
DSP Report: operator tree/pro11 is absorbed into DSP tree/pro11.
DSP Report: Generating DSP tree/pro12, operation Mode is: A*B.
DSP Report: operator tree/pro12 is absorbed into DSP tree/pro12.
DSP Report: Generating DSP tree/pro13, operation Mode is: A*B.
DSP Report: operator tree/pro13 is absorbed into DSP tree/pro13.
DSP Report: Generating DSP tree/pro14, operation Mode is: A*B.
DSP Report: operator tree/pro14 is absorbed into DSP tree/pro14.
DSP Report: Generating DSP tree/pro15, operation Mode is: A*B.
DSP Report: operator tree/pro15 is absorbed into DSP tree/pro15.
DSP Report: Generating DSP tree/pro0, operation Mode is: A*B.
DSP Report: operator tree/pro0 is absorbed into DSP tree/pro0.
DSP Report: Generating DSP tree/pro1, operation Mode is: A*B.
DSP Report: operator tree/pro1 is absorbed into DSP tree/pro1.
DSP Report: Generating DSP tree/pro2, operation Mode is: A*B.
DSP Report: operator tree/pro2 is absorbed into DSP tree/pro2.
DSP Report: Generating DSP tree/pro3, operation Mode is: A*B.
DSP Report: operator tree/pro3 is absorbed into DSP tree/pro3.
DSP Report: Generating DSP tree/pro4, operation Mode is: A*B.
DSP Report: operator tree/pro4 is absorbed into DSP tree/pro4.
DSP Report: Generating DSP tree/pro5, operation Mode is: A*B.
DSP Report: operator tree/pro5 is absorbed into DSP tree/pro5.
DSP Report: Generating DSP tree/pro6, operation Mode is: A*B.
DSP Report: operator tree/pro6 is absorbed into DSP tree/pro6.
DSP Report: Generating DSP tree/pro7, operation Mode is: A*B.
DSP Report: operator tree/pro7 is absorbed into DSP tree/pro7.
DSP Report: Generating DSP tree/pro24, operation Mode is: A*B.
DSP Report: operator tree/pro24 is absorbed into DSP tree/pro24.
DSP Report: Generating DSP tree/pro16, operation Mode is: A*B.
DSP Report: operator tree/pro16 is absorbed into DSP tree/pro16.
DSP Report: Generating DSP tree/pro17, operation Mode is: A*B.
DSP Report: operator tree/pro17 is absorbed into DSP tree/pro17.
DSP Report: Generating DSP tree/pro18, operation Mode is: A*B.
DSP Report: operator tree/pro18 is absorbed into DSP tree/pro18.
DSP Report: Generating DSP tree/pro19, operation Mode is: A*B.
DSP Report: operator tree/pro19 is absorbed into DSP tree/pro19.
DSP Report: Generating DSP tree/pro20, operation Mode is: A*B.
DSP Report: operator tree/pro20 is absorbed into DSP tree/pro20.
DSP Report: Generating DSP tree/pro21, operation Mode is: A*B.
DSP Report: operator tree/pro21 is absorbed into DSP tree/pro21.
DSP Report: Generating DSP tree/pro22, operation Mode is: A*B.
DSP Report: operator tree/pro22 is absorbed into DSP tree/pro22.
DSP Report: Generating DSP tree/pro23, operation Mode is: A*B.
DSP Report: operator tree/pro23 is absorbed into DSP tree/pro23.
DSP Report: Generating DSP tree/pro8, operation Mode is: A*B.
DSP Report: operator tree/pro8 is absorbed into DSP tree/pro8.
DSP Report: Generating DSP tree/pro9, operation Mode is: A*B.
DSP Report: operator tree/pro9 is absorbed into DSP tree/pro9.
DSP Report: Generating DSP tree/pro10, operation Mode is: A*B.
DSP Report: operator tree/pro10 is absorbed into DSP tree/pro10.
DSP Report: Generating DSP tree/pro11, operation Mode is: A*B.
DSP Report: operator tree/pro11 is absorbed into DSP tree/pro11.
DSP Report: Generating DSP tree/pro12, operation Mode is: A*B.
DSP Report: operator tree/pro12 is absorbed into DSP tree/pro12.
DSP Report: Generating DSP tree/pro13, operation Mode is: A*B.
DSP Report: operator tree/pro13 is absorbed into DSP tree/pro13.
DSP Report: Generating DSP tree/pro14, operation Mode is: A*B.
DSP Report: operator tree/pro14 is absorbed into DSP tree/pro14.
DSP Report: Generating DSP tree/pro15, operation Mode is: A*B.
DSP Report: operator tree/pro15 is absorbed into DSP tree/pro15.
DSP Report: Generating DSP tree/pro0, operation Mode is: A*B.
DSP Report: operator tree/pro0 is absorbed into DSP tree/pro0.
DSP Report: Generating DSP tree/pro1, operation Mode is: A*B.
DSP Report: operator tree/pro1 is absorbed into DSP tree/pro1.
DSP Report: Generating DSP tree/pro2, operation Mode is: A*B.
DSP Report: operator tree/pro2 is absorbed into DSP tree/pro2.
DSP Report: Generating DSP tree/pro3, operation Mode is: A*B.
DSP Report: operator tree/pro3 is absorbed into DSP tree/pro3.
DSP Report: Generating DSP tree/pro4, operation Mode is: A*B.
DSP Report: operator tree/pro4 is absorbed into DSP tree/pro4.
DSP Report: Generating DSP tree/pro5, operation Mode is: A*B.
DSP Report: operator tree/pro5 is absorbed into DSP tree/pro5.
DSP Report: Generating DSP tree/pro6, operation Mode is: A*B.
DSP Report: operator tree/pro6 is absorbed into DSP tree/pro6.
DSP Report: Generating DSP tree/pro7, operation Mode is: A*B.
DSP Report: operator tree/pro7 is absorbed into DSP tree/pro7.
DSP Report: Generating DSP tree/pro24, operation Mode is: A*B.
DSP Report: operator tree/pro24 is absorbed into DSP tree/pro24.
DSP Report: Generating DSP tree/pro16, operation Mode is: A*B.
DSP Report: operator tree/pro16 is absorbed into DSP tree/pro16.
DSP Report: Generating DSP tree/pro17, operation Mode is: A*B.
DSP Report: operator tree/pro17 is absorbed into DSP tree/pro17.
DSP Report: Generating DSP tree/pro18, operation Mode is: A*B.
DSP Report: operator tree/pro18 is absorbed into DSP tree/pro18.
DSP Report: Generating DSP tree/pro19, operation Mode is: A*B.
DSP Report: operator tree/pro19 is absorbed into DSP tree/pro19.
DSP Report: Generating DSP tree/pro20, operation Mode is: A*B.
DSP Report: operator tree/pro20 is absorbed into DSP tree/pro20.
DSP Report: Generating DSP tree/pro21, operation Mode is: A*B.
DSP Report: operator tree/pro21 is absorbed into DSP tree/pro21.
DSP Report: Generating DSP tree/pro22, operation Mode is: A*B.
DSP Report: operator tree/pro22 is absorbed into DSP tree/pro22.
DSP Report: Generating DSP tree/pro23, operation Mode is: A*B.
DSP Report: operator tree/pro23 is absorbed into DSP tree/pro23.
DSP Report: Generating DSP tree/pro8, operation Mode is: A*B.
DSP Report: operator tree/pro8 is absorbed into DSP tree/pro8.
DSP Report: Generating DSP tree/pro9, operation Mode is: A*B.
DSP Report: operator tree/pro9 is absorbed into DSP tree/pro9.
DSP Report: Generating DSP tree/pro10, operation Mode is: A*B.
DSP Report: operator tree/pro10 is absorbed into DSP tree/pro10.
DSP Report: Generating DSP tree/pro11, operation Mode is: A*B.
DSP Report: operator tree/pro11 is absorbed into DSP tree/pro11.
DSP Report: Generating DSP tree/pro12, operation Mode is: A*B.
DSP Report: operator tree/pro12 is absorbed into DSP tree/pro12.
DSP Report: Generating DSP tree/pro13, operation Mode is: A*B.
DSP Report: operator tree/pro13 is absorbed into DSP tree/pro13.
DSP Report: Generating DSP tree/pro14, operation Mode is: A*B.
DSP Report: operator tree/pro14 is absorbed into DSP tree/pro14.
DSP Report: Generating DSP tree/pro15, operation Mode is: A*B.
DSP Report: operator tree/pro15 is absorbed into DSP tree/pro15.
DSP Report: Generating DSP tree/pro0, operation Mode is: A*B.
DSP Report: operator tree/pro0 is absorbed into DSP tree/pro0.
DSP Report: Generating DSP tree/pro1, operation Mode is: A*B.
DSP Report: operator tree/pro1 is absorbed into DSP tree/pro1.
DSP Report: Generating DSP tree/pro2, operation Mode is: A*B.
DSP Report: operator tree/pro2 is absorbed into DSP tree/pro2.
DSP Report: Generating DSP tree/pro3, operation Mode is: A*B.
DSP Report: operator tree/pro3 is absorbed into DSP tree/pro3.
DSP Report: Generating DSP tree/pro4, operation Mode is: A*B.
DSP Report: operator tree/pro4 is absorbed into DSP tree/pro4.
DSP Report: Generating DSP tree/pro5, operation Mode is: A*B.
DSP Report: operator tree/pro5 is absorbed into DSP tree/pro5.
DSP Report: Generating DSP tree/pro6, operation Mode is: A*B.
DSP Report: operator tree/pro6 is absorbed into DSP tree/pro6.
DSP Report: Generating DSP tree/pro7, operation Mode is: A*B.
DSP Report: operator tree/pro7 is absorbed into DSP tree/pro7.
DSP Report: Generating DSP tree/pro24, operation Mode is: A*B.
DSP Report: operator tree/pro24 is absorbed into DSP tree/pro24.
DSP Report: Generating DSP tree/pro16, operation Mode is: A*B.
DSP Report: operator tree/pro16 is absorbed into DSP tree/pro16.
DSP Report: Generating DSP tree/pro17, operation Mode is: A*B.
DSP Report: operator tree/pro17 is absorbed into DSP tree/pro17.
DSP Report: Generating DSP tree/pro18, operation Mode is: A*B.
DSP Report: operator tree/pro18 is absorbed into DSP tree/pro18.
DSP Report: Generating DSP tree/pro19, operation Mode is: A*B.
DSP Report: operator tree/pro19 is absorbed into DSP tree/pro19.
DSP Report: Generating DSP tree/pro20, operation Mode is: A*B.
DSP Report: operator tree/pro20 is absorbed into DSP tree/pro20.
DSP Report: Generating DSP tree/pro21, operation Mode is: A*B.
DSP Report: operator tree/pro21 is absorbed into DSP tree/pro21.
DSP Report: Generating DSP tree/pro22, operation Mode is: A*B.
DSP Report: operator tree/pro22 is absorbed into DSP tree/pro22.
DSP Report: Generating DSP tree/pro23, operation Mode is: A*B.
DSP Report: operator tree/pro23 is absorbed into DSP tree/pro23.
DSP Report: Generating DSP tree/pro8, operation Mode is: A*B.
DSP Report: operator tree/pro8 is absorbed into DSP tree/pro8.
DSP Report: Generating DSP tree/pro9, operation Mode is: A*B.
DSP Report: operator tree/pro9 is absorbed into DSP tree/pro9.
DSP Report: Generating DSP tree/pro10, operation Mode is: A*B.
DSP Report: operator tree/pro10 is absorbed into DSP tree/pro10.
DSP Report: Generating DSP tree/pro11, operation Mode is: A*B.
DSP Report: operator tree/pro11 is absorbed into DSP tree/pro11.
DSP Report: Generating DSP tree/pro12, operation Mode is: A*B.
DSP Report: operator tree/pro12 is absorbed into DSP tree/pro12.
DSP Report: Generating DSP tree/pro13, operation Mode is: A*B.
DSP Report: operator tree/pro13 is absorbed into DSP tree/pro13.
DSP Report: Generating DSP tree/pro14, operation Mode is: A*B.
DSP Report: operator tree/pro14 is absorbed into DSP tree/pro14.
DSP Report: Generating DSP tree/pro15, operation Mode is: A*B.
DSP Report: operator tree/pro15 is absorbed into DSP tree/pro15.
DSP Report: Generating DSP tree/pro0, operation Mode is: A*B.
DSP Report: operator tree/pro0 is absorbed into DSP tree/pro0.
DSP Report: Generating DSP tree/pro1, operation Mode is: A*B.
DSP Report: operator tree/pro1 is absorbed into DSP tree/pro1.
DSP Report: Generating DSP tree/pro2, operation Mode is: A*B.
DSP Report: operator tree/pro2 is absorbed into DSP tree/pro2.
DSP Report: Generating DSP tree/pro3, operation Mode is: A*B.
DSP Report: operator tree/pro3 is absorbed into DSP tree/pro3.
DSP Report: Generating DSP tree/pro4, operation Mode is: A*B.
DSP Report: operator tree/pro4 is absorbed into DSP tree/pro4.
DSP Report: Generating DSP tree/pro5, operation Mode is: A*B.
DSP Report: operator tree/pro5 is absorbed into DSP tree/pro5.
DSP Report: Generating DSP tree/pro6, operation Mode is: A*B.
DSP Report: operator tree/pro6 is absorbed into DSP tree/pro6.
DSP Report: Generating DSP tree/pro7, operation Mode is: A*B.
DSP Report: operator tree/pro7 is absorbed into DSP tree/pro7.
WARNING: [Synth 8-3331] design myip_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1474.895 ; gain = 586.453 ; free physical = 149 ; free virtual = 1146
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1474.895 ; gain = 586.453 ; free physical = 149 ; free virtual = 1146

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram_input  | mem_reg    | 4 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|sram_weight | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sram_weight | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sram_weight | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sram_weight | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sram_weight | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sram_weight | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sram_weight | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sram_weight | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|sram_feat   | mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|sram_feat   | mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|sram_feat   | mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|sram_feat   | mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|sram_feat   | mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|sram_feat   | mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|sram_feat   | mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|sram_feat   | mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|sram_output | mem_reg    | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram_output | mem_reg    | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram_output | mem_reg    | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram_output | mem_reg    | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram_output | mem_reg    | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram_output | mem_reg    | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram_output | mem_reg    | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram_output | mem_reg    | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_tree   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_img_w_reg[0]' (FDRE) to 'inst/top0/ctrl/r_img_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_img_w_reg[1]' (FDRE) to 'inst/top0/ctrl/r_img_h_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_img_w_reg[2]' (FDRE) to 'inst/top0/ctrl/r_img_h_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_img_w_reg[3]' (FDRE) to 'inst/top0/ctrl/r_img_h_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_img_w_reg[4]' (FDRE) to 'inst/top0/ctrl/r_img_h_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_img_w_reg[5]' (FDRE) to 'inst/top0/ctrl/r_img_h_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_img_w_reg[6]' (FDRE) to 'inst/top0/ctrl/r_img_h_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_img_w_reg[7]' (FDRE) to 'inst/top0/ctrl/r_img_h_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_fil_w_reg[0]' (FDRE) to 'inst/top0/ctrl/r_fil_h_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_fil_w_reg[1]' (FDRE) to 'inst/top0/ctrl/r_fil_h_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_fil_w_reg[2]' (FDRE) to 'inst/top0/ctrl/r_fil_h_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_fil_w_reg[3]' (FDRE) to 'inst/top0/ctrl/r_fil_h_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_fil_w_reg[4]' (FDRE) to 'inst/top0/ctrl/r_fil_h_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_fil_w_reg[5]' (FDRE) to 'inst/top0/ctrl/r_fil_h_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_fil_w_reg[6]' (FDRE) to 'inst/top0/ctrl/r_fil_h_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/top0/ctrl/r_fil_w_reg[7]' (FDRE) to 'inst/top0/ctrl/r_fil_h_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/pro_short24_d1_reg[14]' (FD) to 'inst/top0/core7/conv/tree/pro_short24_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core6/conv/tree/pro_short24_d1_reg[14]' (FD) to 'inst/top0/core6/conv/tree/pro_short24_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core5/conv/tree/pro_short24_d1_reg[14]' (FD) to 'inst/top0/core5/conv/tree/pro_short24_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core4/conv/tree/pro_short24_d1_reg[14]' (FD) to 'inst/top0/core4/conv/tree/pro_short24_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core3/conv/tree/pro_short24_d1_reg[14]' (FD) to 'inst/top0/core3/conv/tree/pro_short24_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core2/conv/tree/pro_short24_d1_reg[14]' (FD) to 'inst/top0/core2/conv/tree/pro_short24_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core1/conv/tree/pro_short24_d1_reg[14]' (FD) to 'inst/top0/core1/conv/tree/pro_short24_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core0/conv/tree/pro_short24_d1_reg[14]' (FD) to 'inst/top0/core0/conv/tree/pro_short24_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/pro_short24_d2_reg[14]' (FD) to 'inst/top0/core7/conv/tree/pro_short24_d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core6/conv/tree/pro_short24_d2_reg[14]' (FD) to 'inst/top0/core6/conv/tree/pro_short24_d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core5/conv/tree/pro_short24_d2_reg[14]' (FD) to 'inst/top0/core5/conv/tree/pro_short24_d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core4/conv/tree/pro_short24_d2_reg[14]' (FD) to 'inst/top0/core4/conv/tree/pro_short24_d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core3/conv/tree/pro_short24_d2_reg[14]' (FD) to 'inst/top0/core3/conv/tree/pro_short24_d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core2/conv/tree/pro_short24_d2_reg[14]' (FD) to 'inst/top0/core2/conv/tree/pro_short24_d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core1/conv/tree/pro_short24_d2_reg[14]' (FD) to 'inst/top0/core1/conv/tree/pro_short24_d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core0/conv/tree/pro_short24_d2_reg[14]' (FD) to 'inst/top0/core0/conv/tree/pro_short24_d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/pro_short24_d3_reg[14]' (FD) to 'inst/top0/core7/conv/tree/pro_short24_d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core6/conv/tree/pro_short24_d3_reg[14]' (FD) to 'inst/top0/core6/conv/tree/pro_short24_d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core5/conv/tree/pro_short24_d3_reg[14]' (FD) to 'inst/top0/core5/conv/tree/pro_short24_d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core4/conv/tree/pro_short24_d3_reg[14]' (FD) to 'inst/top0/core4/conv/tree/pro_short24_d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core3/conv/tree/pro_short24_d3_reg[14]' (FD) to 'inst/top0/core3/conv/tree/pro_short24_d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core2/conv/tree/pro_short24_d3_reg[14]' (FD) to 'inst/top0/core2/conv/tree/pro_short24_d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core1/conv/tree/pro_short24_d3_reg[14]' (FD) to 'inst/top0/core1/conv/tree/pro_short24_d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core0/conv/tree/pro_short24_d3_reg[14]' (FD) to 'inst/top0/core0/conv/tree/pro_short24_d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module myip_0.
WARNING: [Synth 8-3332] Sequential element (r_count_out_reg[2]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_count_out_reg[1]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_count_out_reg[0]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_img_w_reg[0]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_img_w_reg[1]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_img_w_reg[2]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_img_w_reg[3]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_img_w_reg[4]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_img_w_reg[5]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_img_w_reg[6]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_img_w_reg[7]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_fil_w_reg[0]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_fil_w_reg[1]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_fil_w_reg[2]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_fil_w_reg[3]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_fil_w_reg[4]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_fil_w_reg[5]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_fil_w_reg[6]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (r_fil_w_reg[7]) is unused and will be removed from module ctrl.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d1_reg[14]) is unused and will be removed from module conv__1.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d2_reg[14]) is unused and will be removed from module conv__1.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d3_reg[14]) is unused and will be removed from module conv__1.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d1_reg[14]) is unused and will be removed from module conv__2.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d2_reg[14]) is unused and will be removed from module conv__2.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d3_reg[14]) is unused and will be removed from module conv__2.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d1_reg[14]) is unused and will be removed from module conv__3.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d2_reg[14]) is unused and will be removed from module conv__3.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d3_reg[14]) is unused and will be removed from module conv__3.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d1_reg[14]) is unused and will be removed from module conv__4.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d2_reg[14]) is unused and will be removed from module conv__4.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d3_reg[14]) is unused and will be removed from module conv__4.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d1_reg[14]) is unused and will be removed from module conv__5.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d2_reg[14]) is unused and will be removed from module conv__5.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d3_reg[14]) is unused and will be removed from module conv__5.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d1_reg[14]) is unused and will be removed from module conv__6.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d2_reg[14]) is unused and will be removed from module conv__6.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d3_reg[14]) is unused and will be removed from module conv__6.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d1_reg[14]) is unused and will be removed from module conv__7.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d2_reg[14]) is unused and will be removed from module conv__7.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d3_reg[14]) is unused and will be removed from module conv__7.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d1_reg[14]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d2_reg[14]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (tree/pro_short24_d3_reg[14]) is unused and will be removed from module conv.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1475.895 ; gain = 587.453 ; free physical = 114 ; free virtual = 1114
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1475.895 ; gain = 587.453 ; free physical = 114 ; free virtual = 1114

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1500.895 ; gain = 612.453 ; free physical = 102 ; free virtual = 1039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1511.895 ; gain = 623.453 ; free physical = 125 ; free virtual = 1029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[0]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[1]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[2]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[3]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[4]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[5]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[6]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[7]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[8]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[9]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[10]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[11]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[12]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[13]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[14]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel16_reg[15]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel16_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[0]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[1]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[2]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[3]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[4]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[5]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[6]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[7]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[8]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[9]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[10]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[11]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[12]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[13]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[14]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel17_reg[15]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel17_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[0]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[1]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[2]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[3]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[4]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[5]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[6]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[7]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[8]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[9]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[10]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[11]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[12]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[13]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[14]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel18_reg[15]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel18_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[0]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[1]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[2]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[3]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[4]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[5]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[6]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[7]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[8]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/top0/core7/conv/tree/r_pixel19_reg[9]' (FDC) to 'inst/top0/core6/conv/tree/r_pixel19_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[2]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[2]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[3]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[3]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[4]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[4]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[5]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[5]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[6]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[6]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[7]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[7]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[8]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[8]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[9]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[9]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[10]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[10]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[11]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[11]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[12]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[12]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[13]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[13]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[14]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[14]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel16_reg[15]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel16_reg[15]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel17_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel17_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[2]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel17_reg[2]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[3]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel17_reg[3]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[4]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel17_reg[4]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[5]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel17_reg[5]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[6]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel17_reg[6]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[7]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core7/conv/tree/r_pixel17_reg[7]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/top0/core6/conv/tree/r_pixel17_reg[8]) is unused and will be removed from module myip_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance core0/mem_feat/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance core1/mem_feat/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance core2/mem_feat/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance core3/mem_feat/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance core4/mem_feat/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance core5/mem_feat/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance core6/mem_feat/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance core7/mem_feat/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/top0/mem_output0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/top0/mem_output1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/top0/mem_output2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/top0/mem_output3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/top0/mem_output4/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/top0/mem_output5/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/top0/mem_output6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/top0/mem_output7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myip_0      | inst/top0/buf_pix/r_pix3_4_reg[15]        | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/buf_pix/r_pix2_4_reg[15]        | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/buf_pix/r_pix1_4_reg[15]        | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/buf_pix/r_pix0_4_reg[15]        | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/core0/buf_feat/r_pix0_1_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/core1/buf_feat/r_pix0_1_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/core2/buf_feat/r_pix0_1_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/core3/buf_feat/r_pix0_1_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/core4/buf_feat/r_pix0_1_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/core5/buf_feat/r_pix0_1_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/core6/buf_feat/r_pix0_1_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/core7/buf_feat/r_pix0_1_reg[15] | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myip_0      | inst/top0/ctrl/r_ack_d10_reg              | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myip_0      | inst/top0/ctrl/r_conv_we_d6_reg           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myip_0      | inst/top0/ctrl/r_pool_we_d8_reg           | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myip_0      | inst/top0/ctrl/r_feat_we_d6_reg           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myip_0      | inst/top0/ctrl/r_feat_rst_d6_reg          | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myip_0      | inst/top0/ctrl/r_feat_addr_d6_reg[6]      | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   907|
|2     |DSP48E1    |   192|
|3     |DSP48E1_1  |     8|
|4     |LUT1       |   107|
|5     |LUT2       |  3060|
|6     |LUT3       |   445|
|7     |LUT4       |   364|
|8     |LUT5       |   319|
|9     |LUT6       |   309|
|10    |MUXF7      |    32|
|11    |RAMB18E1   |     8|
|12    |RAMB18E1_1 |     8|
|13    |RAMB36E1   |     2|
|14    |RAMB36E1_1 |    32|
|15    |SRL16E     |   204|
|16    |FDCE       |  3753|
|17    |FDRE       |  7930|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                | 17680|
|2     |  inst                   |myip_v1_0       | 17672|
|3     |    myip_v1_0_S_AXI_inst |myip_v1_0_S_AXI |   564|
|4     |    top0                 |top             | 17108|
|5     |      buf_pix            |linebuf_pix     |   448|
|6     |      core0              |core            |  2363|
|7     |        buf_feat         |linebuf_feat_57 |   182|
|8     |        conv             |conv_58         |  2149|
|9     |          tree           |conv_tree_61    |  1765|
|10    |          wreg           |conv_wreg_62    |   384|
|11    |        feat_accum       |accumulator_59  |    16|
|12    |        pool             |pool_60         |    16|
|13    |      core1              |core_0          |  1937|
|14    |        buf_feat         |linebuf_feat_51 |   182|
|15    |        conv             |conv_52         |  1723|
|16    |          tree           |conv_tree_55    |  1339|
|17    |          wreg           |conv_wreg_56    |   384|
|18    |        feat_accum       |accumulator_53  |    16|
|19    |        pool             |pool_54         |    16|
|20    |      core2              |core_1          |  1937|
|21    |        buf_feat         |linebuf_feat_45 |   182|
|22    |        conv             |conv_46         |  1723|
|23    |          tree           |conv_tree_49    |  1339|
|24    |          wreg           |conv_wreg_50    |   384|
|25    |        feat_accum       |accumulator_47  |    16|
|26    |        pool             |pool_48         |    16|
|27    |      core3              |core_2          |  1937|
|28    |        buf_feat         |linebuf_feat_39 |   182|
|29    |        conv             |conv_40         |  1723|
|30    |          tree           |conv_tree_43    |  1339|
|31    |          wreg           |conv_wreg_44    |   384|
|32    |        feat_accum       |accumulator_41  |    16|
|33    |        pool             |pool_42         |    16|
|34    |      core4              |core_3          |  1937|
|35    |        buf_feat         |linebuf_feat_33 |   182|
|36    |        conv             |conv_34         |  1723|
|37    |          tree           |conv_tree_37    |  1339|
|38    |          wreg           |conv_wreg_38    |   384|
|39    |        feat_accum       |accumulator_35  |    16|
|40    |        pool             |pool_36         |    16|
|41    |      core5              |core_4          |  1937|
|42    |        buf_feat         |linebuf_feat_27 |   182|
|43    |        conv             |conv_28         |  1723|
|44    |          tree           |conv_tree_31    |  1339|
|45    |          wreg           |conv_wreg_32    |   384|
|46    |        feat_accum       |accumulator_29  |    16|
|47    |        pool             |pool_30         |    16|
|48    |      core6              |core_5          |  1937|
|49    |        buf_feat         |linebuf_feat_21 |   182|
|50    |        conv             |conv_22         |  1723|
|51    |          tree           |conv_tree_25    |  1339|
|52    |          wreg           |conv_wreg_26    |   384|
|53    |        feat_accum       |accumulator_23  |    16|
|54    |        pool             |pool_24         |    16|
|55    |      core7              |core_6          |  1937|
|56    |        buf_feat         |linebuf_feat    |   182|
|57    |        conv             |conv            |  1723|
|58    |          tree           |conv_tree       |  1339|
|59    |          wreg           |conv_wreg       |   384|
|60    |        feat_accum       |accumulator     |    16|
|61    |        pool             |pool            |    16|
|62    |      ctrl               |ctrl            |   615|
|63    |      dec_weight         |decoder         |    16|
|64    |      mem_input          |sram_input      |     2|
|65    |      mem_output0        |sram_output     |     1|
|66    |      mem_output1        |sram_output_7   |     1|
|67    |      mem_output2        |sram_output_8   |     1|
|68    |      mem_output3        |sram_output_9   |     1|
|69    |      mem_output4        |sram_output_10  |     1|
|70    |      mem_output5        |sram_output_11  |     1|
|71    |      mem_output6        |sram_output_12  |     1|
|72    |      mem_output7        |sram_output_13  |     1|
|73    |      mem_weight0        |sram_weight     |     4|
|74    |      mem_weight1        |sram_weight_14  |     4|
|75    |      mem_weight2        |sram_weight_15  |     4|
|76    |      mem_weight3        |sram_weight_16  |     4|
|77    |      mem_weight4        |sram_weight_17  |     4|
|78    |      mem_weight5        |sram_weight_18  |     4|
|79    |      mem_weight6        |sram_weight_19  |     4|
|80    |      mem_weight7        |sram_weight_20  |     4|
|81    |      select_out         |mux_output      |    65|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 1568.504 ; gain = 680.062 ; free physical = 106 ; free virtual = 974
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1568.504 ; gain = 207.047 ; free physical = 106 ; free virtual = 974
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 1568.512 ; gain = 680.070 ; free physical = 106 ; free virtual = 974
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
229 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1569.504 ; gain = 591.566 ; free physical = 128 ; free virtual = 976
INFO: [Coretcl 2-1174] Renamed 80 cell refs.
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:01 . Memory (MB): peak = 1601.520 ; gain = 0.000 ; free physical = 126 ; free virtual = 977
INFO: [Common 17-206] Exiting Vivado at Tue Jun 21 00:11:44 2016...
