// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Dec  7 09:38:16 2022
// Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_clefia_0_0_sim_netlist.v
// Design      : design_1_clefia_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "26'b00000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "26'b00000000000000001000000000" *) (* ap_ST_fsm_state11 = "26'b00000000000000010000000000" *) (* ap_ST_fsm_state12 = "26'b00000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "26'b00000000000001000000000000" *) (* ap_ST_fsm_state14 = "26'b00000000000010000000000000" *) (* ap_ST_fsm_state15 = "26'b00000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "26'b00000000001000000000000000" *) (* ap_ST_fsm_state17 = "26'b00000000010000000000000000" *) (* ap_ST_fsm_state18 = "26'b00000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "26'b00000001000000000000000000" *) (* ap_ST_fsm_state2 = "26'b00000000000000000000000010" *) (* ap_ST_fsm_state20 = "26'b00000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "26'b00000100000000000000000000" *) (* ap_ST_fsm_state22 = "26'b00001000000000000000000000" *) (* ap_ST_fsm_state23 = "26'b00010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "26'b00100000000000000000000000" *) (* ap_ST_fsm_state25 = "26'b01000000000000000000000000" *) (* ap_ST_fsm_state26 = "26'b10000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "26'b00000000000000000000000100" *) (* ap_ST_fsm_state4 = "26'b00000000000000000000001000" *) (* ap_ST_fsm_state5 = "26'b00000000000000000000010000" *) 
(* ap_ST_fsm_state6 = "26'b00000000000000000000100000" *) (* ap_ST_fsm_state7 = "26'b00000000000000000001000000" *) (* ap_ST_fsm_state8 = "26'b00000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "26'b00000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire Clefia_enc_ce0;
  wire [7:0]Clefia_enc_q0;
  wire \ap_CS_fsm[22]_i_11_n_0 ;
  wire \ap_CS_fsm[22]_i_14_n_0 ;
  wire \ap_CS_fsm[22]_i_15_n_0 ;
  wire \ap_CS_fsm[22]_i_16_n_0 ;
  wire \ap_CS_fsm[22]_i_17_n_0 ;
  wire \ap_CS_fsm[22]_i_18_n_0 ;
  wire \ap_CS_fsm[22]_i_7_n_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state10_0;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state15_1;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state16_2;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state20_3;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [25:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [7:0]call_ret_reg_968_12;
  wire [7:0]call_ret_reg_968_13;
  wire [7:0]call_ret_reg_968_14;
  wire [7:0]call_ret_reg_968_15;
  wire [7:0]call_ret_reg_968_5;
  wire [7:0]call_ret_reg_968_7;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_41;
  wire control_s_axi_U_n_42;
  wire control_s_axi_U_n_43;
  wire control_s_axi_U_n_44;
  wire control_s_axi_U_n_45;
  wire control_s_axi_U_n_46;
  wire control_s_axi_U_n_47;
  wire control_s_axi_U_n_48;
  wire control_s_axi_U_n_49;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_86;
  wire control_s_axi_U_n_87;
  wire control_s_axi_U_n_89;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_92;
  wire control_s_axi_U_n_93;
  wire control_s_axi_U_n_94;
  wire control_s_axi_U_n_95;
  wire control_s_axi_U_n_96;
  wire control_s_axi_U_n_97;
  wire [7:0]ct_0_reg_440;
  wire [7:0]ct_10_reg_540;
  wire [7:0]ct_11_reg_550;
  wire [7:0]ct_12_reg_560;
  wire [7:0]ct_13_reg_570;
  wire [7:0]ct_14_reg_580;
  wire [7:0]ct_15_reg_590;
  wire [7:0]ct_1_reg_450;
  wire [7:0]ct_2_reg_460;
  wire [7:0]ct_3_reg_470;
  wire [7:0]ct_4_reg_480;
  wire [7:0]ct_5_reg_490;
  wire [7:0]ct_6_reg_500;
  wire [7:0]ct_7_reg_510;
  wire [7:0]ct_8_reg_520;
  wire [7:0]ct_9_reg_530;
  wire [3:2]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0;
  wire [7:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0;
  wire grp_ClefiaDecrypt_1_fu_370_ap_start_reg;
  wire grp_ClefiaDecrypt_1_fu_370_n_24;
  wire grp_ClefiaDecrypt_1_fu_370_n_29;
  wire grp_ClefiaDecrypt_1_fu_370_n_3;
  wire grp_ClefiaDecrypt_1_fu_370_n_30;
  wire grp_ClefiaDecrypt_1_fu_370_n_31;
  wire grp_ClefiaDecrypt_1_fu_370_n_32;
  wire grp_ClefiaDecrypt_1_fu_370_n_33;
  wire grp_ClefiaDecrypt_1_fu_370_n_34;
  wire grp_ClefiaDecrypt_1_fu_370_n_35;
  wire grp_ClefiaDecrypt_1_fu_370_n_36;
  wire grp_ClefiaDecrypt_1_fu_370_n_4;
  wire grp_ClefiaDecrypt_1_fu_370_n_5;
  wire grp_ClefiaDecrypt_1_fu_370_n_6;
  wire grp_ClefiaDecrypt_1_fu_370_n_7;
  wire grp_ClefiaDecrypt_1_fu_370_n_8;
  wire grp_ClefiaDecrypt_1_fu_370_n_9;
  wire grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  wire [7:0]grp_ClefiaEncrypt_1_fu_355_Clefia_enc_d0;
  wire grp_ClefiaEncrypt_1_fu_355_ap_start_reg;
  wire grp_ClefiaEncrypt_1_fu_355_n_0;
  wire grp_ClefiaEncrypt_1_fu_355_n_10;
  wire grp_ClefiaEncrypt_1_fu_355_n_11;
  wire grp_ClefiaEncrypt_1_fu_355_n_12;
  wire grp_ClefiaEncrypt_1_fu_355_n_13;
  wire grp_ClefiaEncrypt_1_fu_355_n_14;
  wire grp_ClefiaEncrypt_1_fu_355_n_15;
  wire grp_ClefiaEncrypt_1_fu_355_n_16;
  wire grp_ClefiaEncrypt_1_fu_355_n_17;
  wire grp_ClefiaEncrypt_1_fu_355_n_4;
  wire grp_ClefiaEncrypt_1_fu_355_n_43;
  wire grp_ClefiaEncrypt_1_fu_355_n_44;
  wire grp_ClefiaEncrypt_1_fu_355_n_45;
  wire grp_ClefiaEncrypt_1_fu_355_n_46;
  wire grp_ClefiaEncrypt_1_fu_355_n_47;
  wire grp_ClefiaEncrypt_1_fu_355_n_49;
  wire grp_ClefiaEncrypt_1_fu_355_n_5;
  wire grp_ClefiaEncrypt_1_fu_355_n_52;
  wire grp_ClefiaEncrypt_1_fu_355_n_53;
  wire grp_ClefiaEncrypt_1_fu_355_n_8;
  wire grp_ClefiaEncrypt_1_fu_355_n_9;
  wire [3:0]grp_ClefiaEncrypt_1_fu_355_pt_address0;
  wire grp_ClefiaEncrypt_1_fu_355_pt_ce0;
  wire [7:1]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  wire grp_ClefiaKeySet128_fu_343_ap_done;
  wire grp_ClefiaKeySet128_fu_343_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_343_ap_start_reg0;
  wire grp_ClefiaKeySet128_fu_343_n_1;
  wire grp_ClefiaKeySet128_fu_343_n_16;
  wire grp_ClefiaKeySet128_fu_343_n_17;
  wire grp_ClefiaKeySet128_fu_343_n_18;
  wire grp_ClefiaKeySet128_fu_343_n_19;
  wire grp_ClefiaKeySet128_fu_343_n_2;
  wire grp_ClefiaKeySet128_fu_343_n_20;
  wire grp_ClefiaKeySet128_fu_343_n_21;
  wire grp_ClefiaKeySet128_fu_343_n_22;
  wire grp_ClefiaKeySet128_fu_343_n_23;
  wire grp_ClefiaKeySet128_fu_343_n_3;
  wire grp_ClefiaKeySet128_fu_343_n_31;
  wire grp_ClefiaKeySet128_fu_343_n_32;
  wire grp_ClefiaKeySet128_fu_343_n_4;
  wire grp_ClefiaKeySet128_fu_343_n_5;
  wire grp_ClefiaKeySet128_fu_343_n_6;
  wire grp_ClefiaKeySet128_fu_343_n_7;
  wire [7:6]grp_ClefiaKeySet128_fu_343_rk_d0;
  wire [4:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  wire grp_ClefiaKeySet192_fu_331_ap_done;
  wire grp_ClefiaKeySet192_fu_331_ap_ready;
  wire grp_ClefiaKeySet192_fu_331_ap_start_reg;
  wire grp_ClefiaKeySet192_fu_331_n_0;
  wire grp_ClefiaKeySet192_fu_331_n_1;
  wire grp_ClefiaKeySet192_fu_331_n_2;
  wire grp_ClefiaKeySet192_fu_331_n_3;
  wire [7:1]grp_ClefiaKeySet192_fu_331_rk_address1;
  wire grp_ClefiaKeySet192_fu_331_rk_ce1;
  wire [7:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  wire [7:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  wire grp_ClefiaKeySet256_fu_319_ap_done;
  wire grp_ClefiaKeySet256_fu_319_ap_ready;
  wire grp_ClefiaKeySet256_fu_319_ap_start_reg;
  wire grp_ClefiaKeySet256_fu_319_n_10;
  wire grp_ClefiaKeySet256_fu_319_n_11;
  wire grp_ClefiaKeySet256_fu_319_n_12;
  wire grp_ClefiaKeySet256_fu_319_n_13;
  wire grp_ClefiaKeySet256_fu_319_n_14;
  wire grp_ClefiaKeySet256_fu_319_n_15;
  wire grp_ClefiaKeySet256_fu_319_n_18;
  wire grp_ClefiaKeySet256_fu_319_n_2;
  wire grp_ClefiaKeySet256_fu_319_n_20;
  wire grp_ClefiaKeySet256_fu_319_n_21;
  wire grp_ClefiaKeySet256_fu_319_n_4;
  wire grp_ClefiaKeySet256_fu_319_n_5;
  wire grp_ClefiaKeySet256_fu_319_n_6;
  wire grp_ClefiaKeySet256_fu_319_n_7;
  wire [5:4]grp_ClefiaKeySet256_fu_319_rk_address0;
  wire [0:0]grp_ClefiaKeySet256_fu_319_rk_address1;
  wire grp_ClefiaKeySet256_fu_319_rk_ce0;
  wire [4:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  wire [7:1]grp_ClefiaKeySet256_fu_319_rk_d1;
  wire [7:0]grp_fu_563_p2;
  wire icmp_ln395_fu_411_p2;
  wire icmp_ln395_reg_423;
  wire icmp_ln398_reg_427;
  wire icmp_ln401_reg_431;
  wire int_isr_reg0;
  wire int_isr_reg018_out;
  wire interrupt;
  wire [31:0]key_bitlen;
  wire [31:0]key_bitlen_read_reg_417;
  wire [24:0]p_0_in0_out;
  wire [7:0]p_1_in;
  wire [7:0]p_1_in_4;
  wire p_2_in;
  wire p_2_out;
  wire [7:0]pt_q0;
  wire [3:1]r_1_reg_297;
  wire \r_reg_275[3]_i_2_n_0 ;
  wire \r_reg_275[3]_i_3_n_0 ;
  wire \r_reg_275_reg_n_0_[1] ;
  wire \r_reg_275_reg_n_0_[2] ;
  wire \r_reg_275_reg_n_0_[3] ;
  wire [7:0]reg_578;
  wire [7:0]rin_13_fu_606_p2;
  wire [7:0]rin_15_fu_612_p2;
  wire rk_U_n_16;
  wire rk_U_n_17;
  wire rk_U_n_18;
  wire rk_U_n_19;
  wire rk_U_n_20;
  wire [7:0]rk_d0;
  wire [7:0]rk_d1;
  wire [7:0]rk_q0;
  wire [7:0]rk_q1;
  wire rk_we0;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]xor_ln124_587_fu_734_p2;
  wire [7:0]xor_ln124_589_fu_743_p2;
  wire [7:0]xor_ln124_590_fu_755_p2;
  wire [7:0]xor_ln124_591_fu_761_p2;
  wire [7:0]xor_ln124_592_fu_791_p2;
  wire [7:0]xor_ln124_593_fu_797_p2;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[22]_i_11 
       (.I0(\ap_CS_fsm[22]_i_15_n_0 ),
        .I1(\ap_CS_fsm[22]_i_16_n_0 ),
        .I2(key_bitlen_read_reg_417[16]),
        .I3(key_bitlen_read_reg_417[14]),
        .I4(key_bitlen_read_reg_417[13]),
        .O(\ap_CS_fsm[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[22]_i_14 
       (.I0(key_bitlen_read_reg_417[21]),
        .I1(ap_CS_fsm_state21),
        .I2(key_bitlen_read_reg_417[23]),
        .I3(\ap_CS_fsm[22]_i_17_n_0 ),
        .I4(\ap_CS_fsm[22]_i_18_n_0 ),
        .O(\ap_CS_fsm[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ap_CS_fsm[22]_i_15 
       (.I0(key_bitlen_read_reg_417[19]),
        .I1(key_bitlen_read_reg_417[4]),
        .I2(key_bitlen_read_reg_417[15]),
        .I3(ap_CS_fsm_state21),
        .I4(key_bitlen_read_reg_417[17]),
        .I5(key_bitlen_read_reg_417[27]),
        .O(\ap_CS_fsm[22]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[22]_i_16 
       (.I0(key_bitlen_read_reg_417[24]),
        .I1(key_bitlen_read_reg_417[20]),
        .I2(key_bitlen_read_reg_417[18]),
        .I3(key_bitlen_read_reg_417[5]),
        .O(\ap_CS_fsm[22]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[22]_i_17 
       (.I0(key_bitlen_read_reg_417[22]),
        .I1(key_bitlen_read_reg_417[9]),
        .I2(key_bitlen_read_reg_417[3]),
        .I3(key_bitlen_read_reg_417[2]),
        .O(\ap_CS_fsm[22]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[22]_i_18 
       (.I0(key_bitlen_read_reg_417[11]),
        .I1(key_bitlen_read_reg_417[0]),
        .I2(key_bitlen_read_reg_417[10]),
        .I3(key_bitlen_read_reg_417[1]),
        .O(\ap_CS_fsm[22]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[22]_i_7 
       (.I0(key_bitlen_read_reg_417[31]),
        .I1(key_bitlen_read_reg_417[25]),
        .I2(ap_CS_fsm_state21),
        .I3(key_bitlen_read_reg_417[29]),
        .O(\ap_CS_fsm[22]_i_7_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_5),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi control_s_axi_U
       (.ADDRBWRADDR({grp_ClefiaEncrypt_1_fu_355_n_45,grp_ClefiaEncrypt_1_fu_355_n_46}),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .D({control_s_axi_U_n_5,ap_NS_fsm[22:21]}),
        .DIBDI(grp_ClefiaEncrypt_1_fu_355_Clefia_enc_d0),
        .DOADO(rk_q1),
        .DOBDO(rk_q0),
        .E(grp_ClefiaEncrypt_1_fu_355_pt_ce0),
        .Q({ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state1}),
        .WEBWE({p_2_out,p_2_in,grp_ClefiaEncrypt_1_fu_355_n_52,grp_ClefiaEncrypt_1_fu_355_n_53}),
        .\ap_CS_fsm[22]_i_2_0 ({key_bitlen_read_reg_417[30],key_bitlen_read_reg_417[28],key_bitlen_read_reg_417[26],key_bitlen_read_reg_417[12],key_bitlen_read_reg_417[8:6]}),
        .\ap_CS_fsm[22]_i_2_1 (\ap_CS_fsm[22]_i_11_n_0 ),
        .\ap_CS_fsm[22]_i_2_2 (\ap_CS_fsm[22]_i_7_n_0 ),
        .\ap_CS_fsm[22]_i_3_0 (\ap_CS_fsm[22]_i_14_n_0 ),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_96),
        .\ap_CS_fsm_reg[0]_0 (control_s_axi_U_n_97),
        .\ap_CS_fsm_reg[13] (control_s_axi_U_n_45),
        .\ap_CS_fsm_reg[13]_0 (control_s_axi_U_n_46),
        .\ap_CS_fsm_reg[13]_1 (control_s_axi_U_n_48),
        .\ap_CS_fsm_reg[15] (control_s_axi_U_n_43),
        .\ap_CS_fsm_reg[16] (control_s_axi_U_n_49),
        .\ap_CS_fsm_reg[18] (control_s_axi_U_n_42),
        .\ap_CS_fsm_reg[22] (grp_ClefiaKeySet192_fu_331_ap_done),
        .\ap_CS_fsm_reg[23] (control_s_axi_U_n_89),
        .\ap_CS_fsm_reg[23]_0 (control_s_axi_U_n_90),
        .\ap_CS_fsm_reg[23]_1 (control_s_axi_U_n_91),
        .\ap_CS_fsm_reg[4] (control_s_axi_U_n_41),
        .\ap_CS_fsm_reg[6] (control_s_axi_U_n_47),
        .\ap_CS_fsm_reg[9] (control_s_axi_U_n_44),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0),
        .grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0),
        .grp_ClefiaEncrypt_1_fu_355_pt_address0({grp_ClefiaEncrypt_1_fu_355_pt_address0[3:2],grp_ClefiaEncrypt_1_fu_355_pt_address0[0]}),
        .grp_ClefiaKeySet128_fu_343_ap_done(grp_ClefiaKeySet128_fu_343_ap_done),
        .grp_ClefiaKeySet128_fu_343_ap_start_reg0(grp_ClefiaKeySet128_fu_343_ap_start_reg0),
        .grp_ClefiaKeySet192_fu_331_ap_start_reg(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .grp_ClefiaKeySet192_fu_331_ap_start_reg_reg(grp_ClefiaKeySet192_fu_331_ap_ready),
        .grp_ClefiaKeySet256_fu_319_ap_done(grp_ClefiaKeySet256_fu_319_ap_done),
        .grp_ClefiaKeySet256_fu_319_ap_start_reg(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .grp_ClefiaKeySet256_fu_319_ap_start_reg_reg(grp_ClefiaKeySet256_fu_319_ap_ready),
        .icmp_ln395_fu_411_p2(icmp_ln395_fu_411_p2),
        .icmp_ln395_reg_423(icmp_ln395_reg_423),
        .\icmp_ln395_reg_423_reg[0] (control_s_axi_U_n_94),
        .\icmp_ln395_reg_423_reg[0]_0 (control_s_axi_U_n_95),
        .icmp_ln398_reg_427(icmp_ln398_reg_427),
        .icmp_ln401_reg_431(icmp_ln401_reg_431),
        .\icmp_ln401_reg_431[0]_i_2_0 (control_s_axi_U_n_8),
        .\int_Clefia_enc_shift0_reg[0]_0 (grp_ClefiaEncrypt_1_fu_355_n_47),
        .\int_Clefia_enc_shift0_reg[1]_0 (grp_ClefiaEncrypt_1_fu_355_n_44),
        .int_ap_start_reg_0(control_s_axi_U_n_4),
        .\int_ier_reg[0]_0 (control_s_axi_U_n_86),
        .\int_ier_reg[1]_0 (control_s_axi_U_n_87),
        .int_isr_reg0(int_isr_reg0),
        .int_isr_reg018_out(int_isr_reg018_out),
        .\int_key_bitlen_reg[31]_0 (key_bitlen),
        .\int_pt_shift0_reg[1]_0 ({ap_CS_fsm_state16_2,ap_CS_fsm_state15_1}),
        .\int_pt_shift0_reg[1]_1 (grp_ClefiaEncrypt_1_fu_355_n_43),
        .interrupt(interrupt),
        .mem_reg(Clefia_enc_q0),
        .p_0_in0_out({p_0_in0_out[24],p_0_in0_out[16],p_0_in0_out[8],p_0_in0_out[0]}),
        .pt_q0(pt_q0),
        .\q1_reg[31] ({grp_ClefiaDecrypt_1_fu_370_n_29,grp_ClefiaDecrypt_1_fu_370_n_30,grp_ClefiaDecrypt_1_fu_370_n_31,grp_ClefiaDecrypt_1_fu_370_n_32,grp_ClefiaDecrypt_1_fu_370_n_33,grp_ClefiaDecrypt_1_fu_370_n_34,grp_ClefiaDecrypt_1_fu_370_n_35,grp_ClefiaDecrypt_1_fu_370_n_36}),
        .r_1_reg_297(r_1_reg_297),
        .\r_1_reg_297_reg[1] (grp_ClefiaKeySet192_fu_331_n_3),
        .\r_1_reg_297_reg[1]_0 (grp_ClefiaKeySet256_fu_319_n_18),
        .\r_reg_275_reg[1] (control_s_axi_U_n_92),
        .\r_reg_275_reg[1]_0 (\r_reg_275[3]_i_2_n_0 ),
        .\r_reg_275_reg[1]_1 (\r_reg_275[3]_i_3_n_0 ),
        .\r_reg_275_reg[1]_2 (grp_ClefiaKeySet256_fu_319_n_2),
        .\r_reg_275_reg[1]_3 (\r_reg_275_reg_n_0_[1] ),
        .\r_reg_275_reg[3] (control_s_axi_U_n_93),
        .\r_reg_275_reg[3]_0 (\r_reg_275_reg_n_0_[3] ),
        .ram_reg(grp_fu_563_p2),
        .ram_reg_0(rin_13_fu_606_p2),
        .\reg_578_reg[7] (rin_15_fu_612_p2),
        .\rin_15_reg_1013_reg[7] (reg_578),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \ct_0_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(Clefia_enc_q0[0]),
        .Q(ct_0_reg_440[0]),
        .R(1'b0));
  FDRE \ct_0_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(Clefia_enc_q0[1]),
        .Q(ct_0_reg_440[1]),
        .R(1'b0));
  FDRE \ct_0_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(Clefia_enc_q0[2]),
        .Q(ct_0_reg_440[2]),
        .R(1'b0));
  FDRE \ct_0_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(Clefia_enc_q0[3]),
        .Q(ct_0_reg_440[3]),
        .R(1'b0));
  FDRE \ct_0_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(Clefia_enc_q0[4]),
        .Q(ct_0_reg_440[4]),
        .R(1'b0));
  FDRE \ct_0_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(Clefia_enc_q0[5]),
        .Q(ct_0_reg_440[5]),
        .R(1'b0));
  FDRE \ct_0_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(Clefia_enc_q0[6]),
        .Q(ct_0_reg_440[6]),
        .R(1'b0));
  FDRE \ct_0_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(Clefia_enc_q0[7]),
        .Q(ct_0_reg_440[7]),
        .R(1'b0));
  FDRE \ct_10_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(Clefia_enc_q0[0]),
        .Q(ct_10_reg_540[0]),
        .R(1'b0));
  FDRE \ct_10_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(Clefia_enc_q0[1]),
        .Q(ct_10_reg_540[1]),
        .R(1'b0));
  FDRE \ct_10_reg_540_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(Clefia_enc_q0[2]),
        .Q(ct_10_reg_540[2]),
        .R(1'b0));
  FDRE \ct_10_reg_540_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(Clefia_enc_q0[3]),
        .Q(ct_10_reg_540[3]),
        .R(1'b0));
  FDRE \ct_10_reg_540_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(Clefia_enc_q0[4]),
        .Q(ct_10_reg_540[4]),
        .R(1'b0));
  FDRE \ct_10_reg_540_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(Clefia_enc_q0[5]),
        .Q(ct_10_reg_540[5]),
        .R(1'b0));
  FDRE \ct_10_reg_540_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(Clefia_enc_q0[6]),
        .Q(ct_10_reg_540[6]),
        .R(1'b0));
  FDRE \ct_10_reg_540_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(Clefia_enc_q0[7]),
        .Q(ct_10_reg_540[7]),
        .R(1'b0));
  FDRE \ct_11_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(Clefia_enc_q0[0]),
        .Q(ct_11_reg_550[0]),
        .R(1'b0));
  FDRE \ct_11_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(Clefia_enc_q0[1]),
        .Q(ct_11_reg_550[1]),
        .R(1'b0));
  FDRE \ct_11_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(Clefia_enc_q0[2]),
        .Q(ct_11_reg_550[2]),
        .R(1'b0));
  FDRE \ct_11_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(Clefia_enc_q0[3]),
        .Q(ct_11_reg_550[3]),
        .R(1'b0));
  FDRE \ct_11_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(Clefia_enc_q0[4]),
        .Q(ct_11_reg_550[4]),
        .R(1'b0));
  FDRE \ct_11_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(Clefia_enc_q0[5]),
        .Q(ct_11_reg_550[5]),
        .R(1'b0));
  FDRE \ct_11_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(Clefia_enc_q0[6]),
        .Q(ct_11_reg_550[6]),
        .R(1'b0));
  FDRE \ct_11_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(Clefia_enc_q0[7]),
        .Q(ct_11_reg_550[7]),
        .R(1'b0));
  FDRE \ct_12_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(Clefia_enc_q0[0]),
        .Q(ct_12_reg_560[0]),
        .R(1'b0));
  FDRE \ct_12_reg_560_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(Clefia_enc_q0[1]),
        .Q(ct_12_reg_560[1]),
        .R(1'b0));
  FDRE \ct_12_reg_560_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(Clefia_enc_q0[2]),
        .Q(ct_12_reg_560[2]),
        .R(1'b0));
  FDRE \ct_12_reg_560_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(Clefia_enc_q0[3]),
        .Q(ct_12_reg_560[3]),
        .R(1'b0));
  FDRE \ct_12_reg_560_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(Clefia_enc_q0[4]),
        .Q(ct_12_reg_560[4]),
        .R(1'b0));
  FDRE \ct_12_reg_560_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(Clefia_enc_q0[5]),
        .Q(ct_12_reg_560[5]),
        .R(1'b0));
  FDRE \ct_12_reg_560_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(Clefia_enc_q0[6]),
        .Q(ct_12_reg_560[6]),
        .R(1'b0));
  FDRE \ct_12_reg_560_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(Clefia_enc_q0[7]),
        .Q(ct_12_reg_560[7]),
        .R(1'b0));
  FDRE \ct_13_reg_570_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(Clefia_enc_q0[0]),
        .Q(ct_13_reg_570[0]),
        .R(1'b0));
  FDRE \ct_13_reg_570_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(Clefia_enc_q0[1]),
        .Q(ct_13_reg_570[1]),
        .R(1'b0));
  FDRE \ct_13_reg_570_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(Clefia_enc_q0[2]),
        .Q(ct_13_reg_570[2]),
        .R(1'b0));
  FDRE \ct_13_reg_570_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(Clefia_enc_q0[3]),
        .Q(ct_13_reg_570[3]),
        .R(1'b0));
  FDRE \ct_13_reg_570_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(Clefia_enc_q0[4]),
        .Q(ct_13_reg_570[4]),
        .R(1'b0));
  FDRE \ct_13_reg_570_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(Clefia_enc_q0[5]),
        .Q(ct_13_reg_570[5]),
        .R(1'b0));
  FDRE \ct_13_reg_570_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(Clefia_enc_q0[6]),
        .Q(ct_13_reg_570[6]),
        .R(1'b0));
  FDRE \ct_13_reg_570_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(Clefia_enc_q0[7]),
        .Q(ct_13_reg_570[7]),
        .R(1'b0));
  FDRE \ct_14_reg_580_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(Clefia_enc_q0[0]),
        .Q(ct_14_reg_580[0]),
        .R(1'b0));
  FDRE \ct_14_reg_580_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(Clefia_enc_q0[1]),
        .Q(ct_14_reg_580[1]),
        .R(1'b0));
  FDRE \ct_14_reg_580_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(Clefia_enc_q0[2]),
        .Q(ct_14_reg_580[2]),
        .R(1'b0));
  FDRE \ct_14_reg_580_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(Clefia_enc_q0[3]),
        .Q(ct_14_reg_580[3]),
        .R(1'b0));
  FDRE \ct_14_reg_580_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(Clefia_enc_q0[4]),
        .Q(ct_14_reg_580[4]),
        .R(1'b0));
  FDRE \ct_14_reg_580_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(Clefia_enc_q0[5]),
        .Q(ct_14_reg_580[5]),
        .R(1'b0));
  FDRE \ct_14_reg_580_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(Clefia_enc_q0[6]),
        .Q(ct_14_reg_580[6]),
        .R(1'b0));
  FDRE \ct_14_reg_580_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(Clefia_enc_q0[7]),
        .Q(ct_14_reg_580[7]),
        .R(1'b0));
  FDRE \ct_15_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Clefia_enc_q0[0]),
        .Q(ct_15_reg_590[0]),
        .R(1'b0));
  FDRE \ct_15_reg_590_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Clefia_enc_q0[1]),
        .Q(ct_15_reg_590[1]),
        .R(1'b0));
  FDRE \ct_15_reg_590_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Clefia_enc_q0[2]),
        .Q(ct_15_reg_590[2]),
        .R(1'b0));
  FDRE \ct_15_reg_590_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Clefia_enc_q0[3]),
        .Q(ct_15_reg_590[3]),
        .R(1'b0));
  FDRE \ct_15_reg_590_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Clefia_enc_q0[4]),
        .Q(ct_15_reg_590[4]),
        .R(1'b0));
  FDRE \ct_15_reg_590_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Clefia_enc_q0[5]),
        .Q(ct_15_reg_590[5]),
        .R(1'b0));
  FDRE \ct_15_reg_590_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Clefia_enc_q0[6]),
        .Q(ct_15_reg_590[6]),
        .R(1'b0));
  FDRE \ct_15_reg_590_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(Clefia_enc_q0[7]),
        .Q(ct_15_reg_590[7]),
        .R(1'b0));
  FDRE \ct_1_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Clefia_enc_q0[0]),
        .Q(ct_1_reg_450[0]),
        .R(1'b0));
  FDRE \ct_1_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Clefia_enc_q0[1]),
        .Q(ct_1_reg_450[1]),
        .R(1'b0));
  FDRE \ct_1_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Clefia_enc_q0[2]),
        .Q(ct_1_reg_450[2]),
        .R(1'b0));
  FDRE \ct_1_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Clefia_enc_q0[3]),
        .Q(ct_1_reg_450[3]),
        .R(1'b0));
  FDRE \ct_1_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Clefia_enc_q0[4]),
        .Q(ct_1_reg_450[4]),
        .R(1'b0));
  FDRE \ct_1_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Clefia_enc_q0[5]),
        .Q(ct_1_reg_450[5]),
        .R(1'b0));
  FDRE \ct_1_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Clefia_enc_q0[6]),
        .Q(ct_1_reg_450[6]),
        .R(1'b0));
  FDRE \ct_1_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Clefia_enc_q0[7]),
        .Q(ct_1_reg_450[7]),
        .R(1'b0));
  FDRE \ct_2_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(Clefia_enc_q0[0]),
        .Q(ct_2_reg_460[0]),
        .R(1'b0));
  FDRE \ct_2_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(Clefia_enc_q0[1]),
        .Q(ct_2_reg_460[1]),
        .R(1'b0));
  FDRE \ct_2_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(Clefia_enc_q0[2]),
        .Q(ct_2_reg_460[2]),
        .R(1'b0));
  FDRE \ct_2_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(Clefia_enc_q0[3]),
        .Q(ct_2_reg_460[3]),
        .R(1'b0));
  FDRE \ct_2_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(Clefia_enc_q0[4]),
        .Q(ct_2_reg_460[4]),
        .R(1'b0));
  FDRE \ct_2_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(Clefia_enc_q0[5]),
        .Q(ct_2_reg_460[5]),
        .R(1'b0));
  FDRE \ct_2_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(Clefia_enc_q0[6]),
        .Q(ct_2_reg_460[6]),
        .R(1'b0));
  FDRE \ct_2_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(Clefia_enc_q0[7]),
        .Q(ct_2_reg_460[7]),
        .R(1'b0));
  FDRE \ct_3_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(Clefia_enc_q0[0]),
        .Q(ct_3_reg_470[0]),
        .R(1'b0));
  FDRE \ct_3_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(Clefia_enc_q0[1]),
        .Q(ct_3_reg_470[1]),
        .R(1'b0));
  FDRE \ct_3_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(Clefia_enc_q0[2]),
        .Q(ct_3_reg_470[2]),
        .R(1'b0));
  FDRE \ct_3_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(Clefia_enc_q0[3]),
        .Q(ct_3_reg_470[3]),
        .R(1'b0));
  FDRE \ct_3_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(Clefia_enc_q0[4]),
        .Q(ct_3_reg_470[4]),
        .R(1'b0));
  FDRE \ct_3_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(Clefia_enc_q0[5]),
        .Q(ct_3_reg_470[5]),
        .R(1'b0));
  FDRE \ct_3_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(Clefia_enc_q0[6]),
        .Q(ct_3_reg_470[6]),
        .R(1'b0));
  FDRE \ct_3_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(Clefia_enc_q0[7]),
        .Q(ct_3_reg_470[7]),
        .R(1'b0));
  FDRE \ct_4_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(Clefia_enc_q0[0]),
        .Q(ct_4_reg_480[0]),
        .R(1'b0));
  FDRE \ct_4_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(Clefia_enc_q0[1]),
        .Q(ct_4_reg_480[1]),
        .R(1'b0));
  FDRE \ct_4_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(Clefia_enc_q0[2]),
        .Q(ct_4_reg_480[2]),
        .R(1'b0));
  FDRE \ct_4_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(Clefia_enc_q0[3]),
        .Q(ct_4_reg_480[3]),
        .R(1'b0));
  FDRE \ct_4_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(Clefia_enc_q0[4]),
        .Q(ct_4_reg_480[4]),
        .R(1'b0));
  FDRE \ct_4_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(Clefia_enc_q0[5]),
        .Q(ct_4_reg_480[5]),
        .R(1'b0));
  FDRE \ct_4_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(Clefia_enc_q0[6]),
        .Q(ct_4_reg_480[6]),
        .R(1'b0));
  FDRE \ct_4_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(Clefia_enc_q0[7]),
        .Q(ct_4_reg_480[7]),
        .R(1'b0));
  FDRE \ct_5_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(Clefia_enc_q0[0]),
        .Q(ct_5_reg_490[0]),
        .R(1'b0));
  FDRE \ct_5_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(Clefia_enc_q0[1]),
        .Q(ct_5_reg_490[1]),
        .R(1'b0));
  FDRE \ct_5_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(Clefia_enc_q0[2]),
        .Q(ct_5_reg_490[2]),
        .R(1'b0));
  FDRE \ct_5_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(Clefia_enc_q0[3]),
        .Q(ct_5_reg_490[3]),
        .R(1'b0));
  FDRE \ct_5_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(Clefia_enc_q0[4]),
        .Q(ct_5_reg_490[4]),
        .R(1'b0));
  FDRE \ct_5_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(Clefia_enc_q0[5]),
        .Q(ct_5_reg_490[5]),
        .R(1'b0));
  FDRE \ct_5_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(Clefia_enc_q0[6]),
        .Q(ct_5_reg_490[6]),
        .R(1'b0));
  FDRE \ct_5_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(Clefia_enc_q0[7]),
        .Q(ct_5_reg_490[7]),
        .R(1'b0));
  FDRE \ct_6_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(Clefia_enc_q0[0]),
        .Q(ct_6_reg_500[0]),
        .R(1'b0));
  FDRE \ct_6_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(Clefia_enc_q0[1]),
        .Q(ct_6_reg_500[1]),
        .R(1'b0));
  FDRE \ct_6_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(Clefia_enc_q0[2]),
        .Q(ct_6_reg_500[2]),
        .R(1'b0));
  FDRE \ct_6_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(Clefia_enc_q0[3]),
        .Q(ct_6_reg_500[3]),
        .R(1'b0));
  FDRE \ct_6_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(Clefia_enc_q0[4]),
        .Q(ct_6_reg_500[4]),
        .R(1'b0));
  FDRE \ct_6_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(Clefia_enc_q0[5]),
        .Q(ct_6_reg_500[5]),
        .R(1'b0));
  FDRE \ct_6_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(Clefia_enc_q0[6]),
        .Q(ct_6_reg_500[6]),
        .R(1'b0));
  FDRE \ct_6_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(Clefia_enc_q0[7]),
        .Q(ct_6_reg_500[7]),
        .R(1'b0));
  FDRE \ct_7_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(Clefia_enc_q0[0]),
        .Q(ct_7_reg_510[0]),
        .R(1'b0));
  FDRE \ct_7_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(Clefia_enc_q0[1]),
        .Q(ct_7_reg_510[1]),
        .R(1'b0));
  FDRE \ct_7_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(Clefia_enc_q0[2]),
        .Q(ct_7_reg_510[2]),
        .R(1'b0));
  FDRE \ct_7_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(Clefia_enc_q0[3]),
        .Q(ct_7_reg_510[3]),
        .R(1'b0));
  FDRE \ct_7_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(Clefia_enc_q0[4]),
        .Q(ct_7_reg_510[4]),
        .R(1'b0));
  FDRE \ct_7_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(Clefia_enc_q0[5]),
        .Q(ct_7_reg_510[5]),
        .R(1'b0));
  FDRE \ct_7_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(Clefia_enc_q0[6]),
        .Q(ct_7_reg_510[6]),
        .R(1'b0));
  FDRE \ct_7_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(Clefia_enc_q0[7]),
        .Q(ct_7_reg_510[7]),
        .R(1'b0));
  FDRE \ct_8_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(Clefia_enc_q0[0]),
        .Q(ct_8_reg_520[0]),
        .R(1'b0));
  FDRE \ct_8_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(Clefia_enc_q0[1]),
        .Q(ct_8_reg_520[1]),
        .R(1'b0));
  FDRE \ct_8_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(Clefia_enc_q0[2]),
        .Q(ct_8_reg_520[2]),
        .R(1'b0));
  FDRE \ct_8_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(Clefia_enc_q0[3]),
        .Q(ct_8_reg_520[3]),
        .R(1'b0));
  FDRE \ct_8_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(Clefia_enc_q0[4]),
        .Q(ct_8_reg_520[4]),
        .R(1'b0));
  FDRE \ct_8_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(Clefia_enc_q0[5]),
        .Q(ct_8_reg_520[5]),
        .R(1'b0));
  FDRE \ct_8_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(Clefia_enc_q0[6]),
        .Q(ct_8_reg_520[6]),
        .R(1'b0));
  FDRE \ct_8_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(Clefia_enc_q0[7]),
        .Q(ct_8_reg_520[7]),
        .R(1'b0));
  FDRE \ct_9_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(Clefia_enc_q0[0]),
        .Q(ct_9_reg_530[0]),
        .R(1'b0));
  FDRE \ct_9_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(Clefia_enc_q0[1]),
        .Q(ct_9_reg_530[1]),
        .R(1'b0));
  FDRE \ct_9_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(Clefia_enc_q0[2]),
        .Q(ct_9_reg_530[2]),
        .R(1'b0));
  FDRE \ct_9_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(Clefia_enc_q0[3]),
        .Q(ct_9_reg_530[3]),
        .R(1'b0));
  FDRE \ct_9_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(Clefia_enc_q0[4]),
        .Q(ct_9_reg_530[4]),
        .R(1'b0));
  FDRE \ct_9_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(Clefia_enc_q0[5]),
        .Q(ct_9_reg_530[5]),
        .R(1'b0));
  FDRE \ct_9_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(Clefia_enc_q0[6]),
        .Q(ct_9_reg_530[6]),
        .R(1'b0));
  FDRE \ct_9_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(Clefia_enc_q0[7]),
        .Q(ct_9_reg_530[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1 grp_ClefiaDecrypt_1_fu_370
       (.D({ap_NS_fsm[25],ap_NS_fsm[0]}),
        .DOADO(rk_q1),
        .DOBDO(rk_q0),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[12]_0 (grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0),
        .\ap_CS_fsm_reg[14]_0 ({grp_ClefiaDecrypt_1_fu_370_n_29,grp_ClefiaDecrypt_1_fu_370_n_30,grp_ClefiaDecrypt_1_fu_370_n_31,grp_ClefiaDecrypt_1_fu_370_n_32,grp_ClefiaDecrypt_1_fu_370_n_33,grp_ClefiaDecrypt_1_fu_370_n_34,grp_ClefiaDecrypt_1_fu_370_n_35,grp_ClefiaDecrypt_1_fu_370_n_36}),
        .\ap_CS_fsm_reg[21]_0 (grp_ClefiaDecrypt_1_fu_370_n_24),
        .\ap_CS_fsm_reg[25] (grp_ClefiaDecrypt_1_fu_370_n_3),
        .\ap_CS_fsm_reg[25]_0 (grp_ClefiaDecrypt_1_fu_370_n_4),
        .\ap_CS_fsm_reg[25]_1 (grp_ClefiaDecrypt_1_fu_370_n_5),
        .\ap_CS_fsm_reg[25]_2 (grp_ClefiaDecrypt_1_fu_370_n_6),
        .\ap_CS_fsm_reg[25]_3 (grp_ClefiaDecrypt_1_fu_370_n_7),
        .\ap_CS_fsm_reg[25]_4 (grp_ClefiaDecrypt_1_fu_370_n_8),
        .\ap_CS_fsm_reg[25]_5 (grp_ClefiaDecrypt_1_fu_370_n_9),
        .\ap_CS_fsm_reg[9]_0 (ap_CS_fsm_state10_0),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\call_ret_reg_968_12_reg[7]_0 (call_ret_reg_968_12),
        .\call_ret_reg_968_13_reg[7]_0 (call_ret_reg_968_13),
        .\call_ret_reg_968_14_reg[7]_0 (call_ret_reg_968_14),
        .\call_ret_reg_968_15_reg[7]_0 (call_ret_reg_968_15),
        .\call_ret_reg_968_5_reg[7]_0 (call_ret_reg_968_5),
        .\call_ret_reg_968_7_reg[7]_0 (call_ret_reg_968_7),
        .\fin_0_0_fu_92_reg[7] (ct_0_reg_440),
        .\fin_10_0_fu_132_reg[7] (ct_10_reg_540),
        .\fin_11_0_fu_136_reg[7] (ct_11_reg_550),
        .\fin_1_0_fu_96_reg[7] (ct_1_reg_450),
        .\fin_2_0_fu_100_reg[7] (ct_2_reg_460),
        .\fin_3_0_fu_104_reg[7] (ct_3_reg_470),
        .\fin_8_0_fu_124_reg[7] (ct_8_reg_520),
        .\fin_9_0_fu_128_reg[7] (ct_9_reg_530),
        .grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0),
        .grp_ClefiaDecrypt_1_fu_370_ap_start_reg(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .grp_ClefiaDecrypt_1_fu_370_rk_ce1(grp_ClefiaDecrypt_1_fu_370_rk_ce1),
        .int_isr_reg0(int_isr_reg0),
        .int_isr_reg018_out(int_isr_reg018_out),
        .\int_isr_reg[0] (control_s_axi_U_n_86),
        .\int_isr_reg[1] (control_s_axi_U_n_87),
        .p_0_in0_out({p_0_in0_out[24],p_0_in0_out[16],p_0_in0_out[8],p_0_in0_out[0]}),
        .r_1_reg_297(r_1_reg_297),
        .\reg_553_reg[7]_0 (p_1_in),
        .\rin_12_reg_948_reg[7]_0 (ct_12_reg_560),
        .\rin_13_reg_953_reg[7]_0 (ct_13_reg_570),
        .\rin_14_reg_958_reg[7]_0 (ct_14_reg_580),
        .\rin_15_reg_963_reg[7]_0 (ct_15_reg_590),
        .\rin_4_reg_928_reg[7]_0 (ct_4_reg_480),
        .\rin_5_reg_933_reg[7]_0 (ct_5_reg_490),
        .\rin_6_reg_938_reg[7]_0 (ct_6_reg_500),
        .\rin_7_reg_943_reg[7]_0 (ct_7_reg_510),
        .\xor_ln124_587_reg_1030_reg[7]_0 (xor_ln124_587_fu_734_p2),
        .\xor_ln124_589_reg_1040_reg[7]_0 (xor_ln124_589_fu_743_p2),
        .\xor_ln124_590_reg_1055_reg[7]_0 (xor_ln124_590_fu_755_p2),
        .\xor_ln124_591_reg_1065_reg[7]_0 (xor_ln124_591_fu_761_p2),
        .\xor_ln124_592_reg_1085_reg[7]_0 (xor_ln124_592_fu_791_p2),
        .\xor_ln124_593_reg_1090_reg[7]_0 (xor_ln124_593_fu_797_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_fu_370_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_fu_370_n_24),
        .Q(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1 grp_ClefiaEncrypt_1_fu_355
       (.ADDRARDADDR(grp_ClefiaEncrypt_1_fu_355_n_0),
        .ADDRBWRADDR({grp_ClefiaEncrypt_1_fu_355_n_45,grp_ClefiaEncrypt_1_fu_355_n_46}),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .D(ap_NS_fsm[4:3]),
        .DIBDI(grp_ClefiaEncrypt_1_fu_355_Clefia_enc_d0),
        .DOADO(rk_q1),
        .DOBDO(rk_q0),
        .E(grp_ClefiaEncrypt_1_fu_355_pt_ce0),
        .Q({ap_CS_fsm_state20_3,ap_CS_fsm_state16_2,ap_CS_fsm_state15_1}),
        .WEA(rk_we0),
        .WEBWE({p_2_out,p_2_in,grp_ClefiaEncrypt_1_fu_355_n_52,grp_ClefiaEncrypt_1_fu_355_n_53}),
        .\ap_CS_fsm_reg[11]_0 (grp_ClefiaEncrypt_1_fu_355_n_47),
        .\ap_CS_fsm_reg[13]_0 (grp_ClefiaEncrypt_1_fu_355_n_11),
        .\ap_CS_fsm_reg[13]_1 (grp_ClefiaEncrypt_1_fu_355_n_43),
        .\ap_CS_fsm_reg[19]_0 (grp_ClefiaEncrypt_1_fu_355_n_44),
        .\ap_CS_fsm_reg[25]_0 (grp_ClefiaEncrypt_1_fu_355_n_8),
        .\ap_CS_fsm_reg[25]_1 (grp_ClefiaEncrypt_1_fu_355_n_9),
        .\ap_CS_fsm_reg[25]_2 (grp_ClefiaEncrypt_1_fu_355_n_10),
        .\ap_CS_fsm_reg[25]_3 (grp_ClefiaEncrypt_1_fu_355_n_12),
        .\ap_CS_fsm_reg[25]_4 (grp_ClefiaEncrypt_1_fu_355_n_13),
        .\ap_CS_fsm_reg[25]_5 (grp_ClefiaEncrypt_1_fu_355_n_14),
        .\ap_CS_fsm_reg[25]_6 (grp_ClefiaEncrypt_1_fu_355_n_15),
        .\ap_CS_fsm_reg[25]_7 (grp_ClefiaEncrypt_1_fu_355_n_16),
        .\ap_CS_fsm_reg[25]_8 (grp_ClefiaEncrypt_1_fu_355_n_17),
        .\ap_CS_fsm_reg[32]_0 (grp_ClefiaEncrypt_1_fu_355_n_49),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaEncrypt_1_fu_355_n_4),
        .\ap_CS_fsm_reg[3]_1 (grp_ClefiaEncrypt_1_fu_355_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_fu_370_rk_ce1(grp_ClefiaDecrypt_1_fu_370_rk_ce1),
        .grp_ClefiaEncrypt_1_fu_355_ap_start_reg(grp_ClefiaEncrypt_1_fu_355_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_355_pt_address0({grp_ClefiaEncrypt_1_fu_355_pt_address0[3:2],grp_ClefiaEncrypt_1_fu_355_pt_address0[0]}),
        .grp_ClefiaEncrypt_1_fu_355_rk_address0({grp_ClefiaEncrypt_1_fu_355_rk_address0[7:6],grp_ClefiaEncrypt_1_fu_355_rk_address0[3:1]}),
        .\idx_fu_78_reg[3] (\r_reg_275_reg_n_0_[2] ),
        .\idx_fu_78_reg[3]_0 (\r_reg_275_reg_n_0_[1] ),
        .\idx_fu_78_reg[3]_1 (\r_reg_275_reg_n_0_[3] ),
        .mem_reg(control_s_axi_U_n_49),
        .mem_reg_0(control_s_axi_U_n_47),
        .mem_reg_1(control_s_axi_U_n_41),
        .mem_reg_2(control_s_axi_U_n_42),
        .mem_reg_3(control_s_axi_U_n_44),
        .mem_reg_4(control_s_axi_U_n_48),
        .mem_reg_5(control_s_axi_U_n_43),
        .mem_reg_6(control_s_axi_U_n_45),
        .mem_reg_i_89_0(control_s_axi_U_n_46),
        .ram_reg({ap_CS_fsm_state26,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ram_reg_0(grp_ClefiaKeySet128_fu_343_n_16),
        .ram_reg_1(grp_ClefiaDecrypt_1_fu_370_n_3),
        .ram_reg_2(grp_ClefiaDecrypt_1_fu_370_n_6),
        .ram_reg_3(grp_ClefiaDecrypt_1_fu_370_n_5),
        .ram_reg_4(rk_U_n_20),
        .ram_reg_5(grp_ClefiaDecrypt_1_fu_370_n_8),
        .ram_reg_6(grp_ClefiaDecrypt_1_fu_370_n_7),
        .ram_reg_7(grp_ClefiaDecrypt_1_fu_370_n_4),
        .\reg_578_reg[7]_0 (reg_578),
        .\reg_578_reg[7]_1 (p_1_in_4),
        .\rin_13_reg_987_reg[7]_0 (rin_13_fu_606_p2),
        .\rin_15_reg_1013_reg[7]_0 (rin_15_fu_612_p2),
        .\rin_4_reg_867_reg[7]_0 (grp_fu_563_p2),
        .\rin_9_reg_902_reg[7]_0 (pt_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_fu_355_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_fu_355_n_49),
        .Q(grp_ClefiaEncrypt_1_fu_355_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128 grp_ClefiaKeySet128_fu_343
       (.ADDRARDADDR({grp_ClefiaKeySet128_fu_343_n_17,grp_ClefiaKeySet128_fu_343_n_18,grp_ClefiaKeySet128_fu_343_n_19,grp_ClefiaKeySet128_fu_343_n_20,grp_ClefiaKeySet128_fu_343_n_21,grp_ClefiaKeySet128_fu_343_n_22,grp_ClefiaKeySet128_fu_343_n_23}),
        .ADDRBWRADDR({grp_ClefiaKeySet128_fu_343_n_1,grp_ClefiaKeySet128_fu_343_n_2,grp_ClefiaKeySet128_fu_343_n_3,grp_ClefiaKeySet128_fu_343_n_4,grp_ClefiaKeySet128_fu_343_n_5,grp_ClefiaKeySet128_fu_343_n_6,grp_ClefiaKeySet128_fu_343_n_7}),
        .D(ap_NS_fsm[23]),
        .DIADI({rk_d1[7:5],rk_d1[3:1]}),
        .DIBDI(rk_d0[5:0]),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state24,ap_CS_fsm_state21,ap_CS_fsm_state4}),
        .WEA(rk_we0),
        .\ap_CS_fsm_reg[285] (grp_ClefiaKeySet128_fu_343_n_16),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaKeySet128_fu_343_n_31),
        .\ap_CS_fsm_reg[55]_0 (grp_ClefiaKeySet128_fu_343_rk_d0),
        .\ap_CS_fsm_reg[79]_0 (grp_ClefiaKeySet128_fu_343_n_32),
        .\ap_CS_fsm_reg[79]_1 (grp_ClefiaKeySet128_fu_343_ap_done),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_fu_355_rk_address0({grp_ClefiaEncrypt_1_fu_355_rk_address0[7:6],grp_ClefiaEncrypt_1_fu_355_rk_address0[3:1]}),
        .grp_ClefiaKeySet128_fu_343_ap_start_reg(grp_ClefiaKeySet128_fu_343_ap_start_reg),
        .grp_ClefiaKeySet128_fu_343_ap_start_reg0(grp_ClefiaKeySet128_fu_343_ap_start_reg0),
        .grp_ClefiaKeySet128_fu_343_rk_d1({grp_ClefiaKeySet128_fu_343_rk_d1[4],grp_ClefiaKeySet128_fu_343_rk_d1[0]}),
        .grp_ClefiaKeySet192_fu_331_rk_address1(grp_ClefiaKeySet192_fu_331_rk_address1[6:4]),
        .grp_ClefiaKeySet192_fu_331_rk_ce1(grp_ClefiaKeySet192_fu_331_rk_ce1),
        .grp_ClefiaKeySet192_fu_331_rk_d0({grp_ClefiaKeySet192_fu_331_rk_d0[4:3],grp_ClefiaKeySet192_fu_331_rk_d0[0]}),
        .grp_ClefiaKeySet192_fu_331_rk_d1({grp_ClefiaKeySet192_fu_331_rk_d1[7:5],grp_ClefiaKeySet192_fu_331_rk_d1[3:1]}),
        .grp_ClefiaKeySet256_fu_319_rk_address0(grp_ClefiaKeySet256_fu_319_rk_address0),
        .grp_ClefiaKeySet256_fu_319_rk_address1(grp_ClefiaKeySet256_fu_319_rk_address1),
        .grp_ClefiaKeySet256_fu_319_rk_ce0(grp_ClefiaKeySet256_fu_319_rk_ce0),
        .grp_ClefiaKeySet256_fu_319_rk_d0({grp_ClefiaKeySet256_fu_319_rk_d0[4:3],grp_ClefiaKeySet256_fu_319_rk_d0[0]}),
        .grp_ClefiaKeySet256_fu_319_rk_d1({grp_ClefiaKeySet256_fu_319_rk_d1[7:5],grp_ClefiaKeySet256_fu_319_rk_d1[3:1]}),
        .icmp_ln395_reg_423(icmp_ln395_reg_423),
        .ram_reg(grp_ClefiaKeySet192_fu_331_n_0),
        .ram_reg_0(grp_ClefiaKeySet256_fu_319_n_21),
        .ram_reg_1(rk_U_n_20),
        .ram_reg_10(rk_U_n_19),
        .ram_reg_11(grp_ClefiaEncrypt_1_fu_355_n_11),
        .ram_reg_12(grp_ClefiaKeySet256_fu_319_n_11),
        .ram_reg_13(grp_ClefiaDecrypt_1_fu_370_n_8),
        .ram_reg_14(grp_ClefiaEncrypt_1_fu_355_n_12),
        .ram_reg_15(grp_ClefiaKeySet256_fu_319_n_12),
        .ram_reg_16(grp_ClefiaDecrypt_1_fu_370_n_7),
        .ram_reg_17(grp_ClefiaEncrypt_1_fu_355_n_13),
        .ram_reg_18(grp_ClefiaKeySet192_fu_331_n_1),
        .ram_reg_19(grp_ClefiaKeySet256_fu_319_n_13),
        .ram_reg_2(grp_ClefiaDecrypt_1_fu_370_n_4),
        .ram_reg_20(grp_ClefiaEncrypt_1_fu_355_n_9),
        .ram_reg_21(grp_ClefiaEncrypt_1_fu_355_n_14),
        .ram_reg_22(grp_ClefiaKeySet192_fu_331_n_2),
        .ram_reg_23(grp_ClefiaKeySet256_fu_319_n_14),
        .ram_reg_24(grp_ClefiaEncrypt_1_fu_355_n_10),
        .ram_reg_25(grp_ClefiaEncrypt_1_fu_355_n_15),
        .ram_reg_26(grp_ClefiaEncrypt_1_fu_355_n_16),
        .ram_reg_27(grp_ClefiaKeySet256_fu_319_n_15),
        .ram_reg_28(grp_ClefiaDecrypt_1_fu_370_n_3),
        .ram_reg_29(grp_ClefiaEncrypt_1_fu_355_n_8),
        .ram_reg_3(rk_U_n_16),
        .ram_reg_30(rk_U_n_18),
        .ram_reg_4(rk_U_n_17),
        .ram_reg_5(grp_ClefiaKeySet256_fu_319_n_5),
        .ram_reg_6(grp_ClefiaKeySet256_fu_319_n_6),
        .ram_reg_7(grp_ClefiaKeySet256_fu_319_n_7),
        .ram_reg_8(grp_ClefiaKeySet256_fu_319_n_10),
        .ram_reg_9(grp_ClefiaDecrypt_1_fu_370_n_9));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet128_fu_343_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_fu_343_n_32),
        .Q(grp_ClefiaKeySet128_fu_343_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192 grp_ClefiaKeySet192_fu_331
       (.D(grp_ClefiaKeySet192_fu_331_ap_done),
        .Q(ap_CS_fsm_state23),
        .\ap_CS_fsm_reg[0]_0 (grp_ClefiaKeySet192_fu_331_n_3),
        .\ap_CS_fsm_reg[107]_0 (grp_ClefiaKeySet192_fu_331_n_1),
        .\ap_CS_fsm_reg[160]_0 (grp_ClefiaKeySet192_fu_331_n_0),
        .\ap_CS_fsm_reg[232]_0 (grp_ClefiaKeySet192_fu_331_n_2),
        .ap_clk(ap_clk),
        .ap_ready(grp_ClefiaKeySet192_fu_331_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet192_fu_331_ap_start_reg(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .grp_ClefiaKeySet192_fu_331_rk_address1(grp_ClefiaKeySet192_fu_331_rk_address1),
        .grp_ClefiaKeySet192_fu_331_rk_ce1(grp_ClefiaKeySet192_fu_331_rk_ce1),
        .grp_ClefiaKeySet192_fu_331_rk_d0(grp_ClefiaKeySet192_fu_331_rk_d0),
        .grp_ClefiaKeySet192_fu_331_rk_d1(grp_ClefiaKeySet192_fu_331_rk_d1),
        .ram_reg(rk_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_fu_331_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_94),
        .Q(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256 grp_ClefiaKeySet256_fu_319
       (.ADDRBWRADDR(grp_ClefiaKeySet256_fu_319_n_4),
        .D(ap_NS_fsm[2:1]),
        .DIADI({rk_d1[4],rk_d1[0]}),
        .DIBDI(rk_d0[7:6]),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[0]_0 (grp_ClefiaKeySet256_fu_319_n_18),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaKeySet192_fu_331_ap_done),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaKeySet128_fu_343_ap_done),
        .\ap_CS_fsm_reg[22]_0 (grp_ClefiaKeySet256_fu_319_n_5),
        .\ap_CS_fsm_reg[22]_1 (grp_ClefiaKeySet256_fu_319_n_6),
        .\ap_CS_fsm_reg[22]_2 (grp_ClefiaKeySet256_fu_319_n_7),
        .\ap_CS_fsm_reg[22]_3 (grp_ClefiaKeySet256_fu_319_n_21),
        .\ap_CS_fsm_reg[23]_0 (grp_ClefiaKeySet256_fu_319_n_10),
        .\ap_CS_fsm_reg[23]_1 (grp_ClefiaKeySet256_fu_319_n_11),
        .\ap_CS_fsm_reg[23]_2 (grp_ClefiaKeySet256_fu_319_n_12),
        .\ap_CS_fsm_reg[23]_3 (grp_ClefiaKeySet256_fu_319_n_15),
        .\ap_CS_fsm_reg[256]_0 (grp_ClefiaKeySet256_fu_319_n_13),
        .\ap_CS_fsm_reg[310]_0 (grp_ClefiaKeySet256_fu_319_n_14),
        .\ap_CS_fsm_reg[326]_0 (grp_ClefiaKeySet256_fu_319_ap_done),
        .ap_clk(ap_clk),
        .ap_ready(grp_ClefiaKeySet256_fu_319_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_ClefiaKeySet128_fu_343_rk_d1({grp_ClefiaKeySet128_fu_343_rk_d1[4],grp_ClefiaKeySet128_fu_343_rk_d1[0]}),
        .grp_ClefiaKeySet192_fu_331_rk_address1({grp_ClefiaKeySet192_fu_331_rk_address1[7],grp_ClefiaKeySet192_fu_331_rk_address1[3:1]}),
        .grp_ClefiaKeySet192_fu_331_rk_d0({grp_ClefiaKeySet192_fu_331_rk_d0[7:5],grp_ClefiaKeySet192_fu_331_rk_d0[2:1]}),
        .grp_ClefiaKeySet192_fu_331_rk_d1({grp_ClefiaKeySet192_fu_331_rk_d1[4],grp_ClefiaKeySet192_fu_331_rk_d1[0]}),
        .grp_ClefiaKeySet256_fu_319_ap_start_reg(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .grp_ClefiaKeySet256_fu_319_rk_address0(grp_ClefiaKeySet256_fu_319_rk_address0),
        .grp_ClefiaKeySet256_fu_319_rk_address1(grp_ClefiaKeySet256_fu_319_rk_address1),
        .grp_ClefiaKeySet256_fu_319_rk_ce0(grp_ClefiaKeySet256_fu_319_rk_ce0),
        .grp_ClefiaKeySet256_fu_319_rk_d0({grp_ClefiaKeySet256_fu_319_rk_d0[4:3],grp_ClefiaKeySet256_fu_319_rk_d0[0]}),
        .grp_ClefiaKeySet256_fu_319_rk_d1({grp_ClefiaKeySet256_fu_319_rk_d1[7:5],grp_ClefiaKeySet256_fu_319_rk_d1[3:1]}),
        .icmp_ln395_reg_423(icmp_ln395_reg_423),
        .icmp_ln398_reg_427(icmp_ln398_reg_427),
        .icmp_ln401_reg_431(icmp_ln401_reg_431),
        .\icmp_ln401_reg_431_reg[0] (grp_ClefiaKeySet256_fu_319_n_2),
        .\r_reg_275_reg[2] (grp_ClefiaKeySet256_fu_319_n_20),
        .\r_reg_275_reg[2]_0 (control_s_axi_U_n_8),
        .\r_reg_275_reg[2]_1 (control_s_axi_U_n_4),
        .\r_reg_275_reg[2]_2 (\r_reg_275_reg_n_0_[2] ),
        .ram_reg(grp_ClefiaKeySet128_fu_343_n_31),
        .ram_reg_0(rk_U_n_17),
        .ram_reg_1(rk_U_n_16),
        .ram_reg_2(grp_ClefiaEncrypt_1_fu_355_n_17),
        .ram_reg_3(grp_ClefiaKeySet128_fu_343_rk_d0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_fu_319_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_95),
        .Q(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln395_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln395_fu_411_p2),
        .Q(icmp_ln395_reg_423),
        .R(1'b0));
  FDRE \icmp_ln398_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_96),
        .Q(icmp_ln398_reg_427),
        .R(1'b0));
  FDRE \icmp_ln401_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_97),
        .Q(icmp_ln401_reg_431),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[0]),
        .Q(key_bitlen_read_reg_417[0]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[10]),
        .Q(key_bitlen_read_reg_417[10]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[11]),
        .Q(key_bitlen_read_reg_417[11]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[12]),
        .Q(key_bitlen_read_reg_417[12]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[13]),
        .Q(key_bitlen_read_reg_417[13]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[14]),
        .Q(key_bitlen_read_reg_417[14]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[15]),
        .Q(key_bitlen_read_reg_417[15]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[16]),
        .Q(key_bitlen_read_reg_417[16]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[17]),
        .Q(key_bitlen_read_reg_417[17]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[18]),
        .Q(key_bitlen_read_reg_417[18]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[19]),
        .Q(key_bitlen_read_reg_417[19]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[1]),
        .Q(key_bitlen_read_reg_417[1]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[20]),
        .Q(key_bitlen_read_reg_417[20]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[21]),
        .Q(key_bitlen_read_reg_417[21]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[22]),
        .Q(key_bitlen_read_reg_417[22]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[23]),
        .Q(key_bitlen_read_reg_417[23]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[24]),
        .Q(key_bitlen_read_reg_417[24]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[25]),
        .Q(key_bitlen_read_reg_417[25]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[26]),
        .Q(key_bitlen_read_reg_417[26]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[27]),
        .Q(key_bitlen_read_reg_417[27]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[28]),
        .Q(key_bitlen_read_reg_417[28]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[29]),
        .Q(key_bitlen_read_reg_417[29]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[2]),
        .Q(key_bitlen_read_reg_417[2]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[30]),
        .Q(key_bitlen_read_reg_417[30]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[31]),
        .Q(key_bitlen_read_reg_417[31]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[3]),
        .Q(key_bitlen_read_reg_417[3]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[4]),
        .Q(key_bitlen_read_reg_417[4]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[5]),
        .Q(key_bitlen_read_reg_417[5]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[6]),
        .Q(key_bitlen_read_reg_417[6]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[7]),
        .Q(key_bitlen_read_reg_417[7]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[8]),
        .Q(key_bitlen_read_reg_417[8]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_417_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[9]),
        .Q(key_bitlen_read_reg_417[9]),
        .R(1'b0));
  FDRE \r_1_reg_297_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_89),
        .Q(r_1_reg_297[1]),
        .R(1'b0));
  FDRE \r_1_reg_297_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_91),
        .Q(r_1_reg_297[2]),
        .R(1'b0));
  FDRE \r_1_reg_297_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_90),
        .Q(r_1_reg_297[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1015" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \r_reg_275[3]_i_2 
       (.I0(icmp_ln395_reg_423),
        .I1(icmp_ln398_reg_427),
        .I2(ap_CS_fsm_state2),
        .O(\r_reg_275[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1015" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \r_reg_275[3]_i_3 
       (.I0(icmp_ln398_reg_427),
        .I1(icmp_ln401_reg_431),
        .I2(icmp_ln395_reg_423),
        .I3(ap_CS_fsm_state2),
        .O(\r_reg_275[3]_i_3_n_0 ));
  FDRE \r_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_92),
        .Q(\r_reg_275_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_fu_319_n_20),
        .Q(\r_reg_275_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_93),
        .Q(\r_reg_275_reg_n_0_[3] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_rk_RAM_AUTO_1R1W rk_U
       (.ADDRARDADDR({grp_ClefiaKeySet128_fu_343_n_17,grp_ClefiaKeySet128_fu_343_n_18,grp_ClefiaKeySet128_fu_343_n_19,grp_ClefiaKeySet128_fu_343_n_20,grp_ClefiaKeySet128_fu_343_n_21,grp_ClefiaKeySet128_fu_343_n_22,grp_ClefiaKeySet128_fu_343_n_23,grp_ClefiaEncrypt_1_fu_355_n_0}),
        .ADDRBWRADDR({grp_ClefiaKeySet128_fu_343_n_1,grp_ClefiaKeySet128_fu_343_n_2,grp_ClefiaKeySet128_fu_343_n_3,grp_ClefiaKeySet128_fu_343_n_4,grp_ClefiaKeySet128_fu_343_n_5,grp_ClefiaKeySet128_fu_343_n_6,grp_ClefiaKeySet128_fu_343_n_7,grp_ClefiaKeySet256_fu_319_n_4}),
        .DIADI(rk_d1),
        .DIBDI(rk_d0),
        .DOADO(rk_q1),
        .DOBDO(rk_q0),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .WEA(rk_we0),
        .\ap_CS_fsm_reg[1] (rk_U_n_18),
        .\ap_CS_fsm_reg[22] (rk_U_n_16),
        .\ap_CS_fsm_reg[23] (rk_U_n_17),
        .\ap_CS_fsm_reg[25] (rk_U_n_20),
        .\ap_CS_fsm_reg[3] (rk_U_n_19),
        .ap_clk(ap_clk),
        .icmp_ln395_reg_423(icmp_ln395_reg_423),
        .icmp_ln398_reg_427(icmp_ln398_reg_427),
        .icmp_ln401_reg_431(icmp_ln401_reg_431),
        .ram_reg_0(p_1_in_4),
        .ram_reg_1(xor_ln124_593_fu_797_p2),
        .ram_reg_2(xor_ln124_592_fu_791_p2),
        .ram_reg_3(xor_ln124_591_fu_761_p2),
        .ram_reg_4(xor_ln124_590_fu_755_p2),
        .ram_reg_5(xor_ln124_589_fu_743_p2),
        .ram_reg_6(xor_ln124_587_fu_734_p2),
        .ram_reg_7(p_1_in),
        .ram_reg_8(grp_ClefiaEncrypt_1_fu_355_n_5),
        .ram_reg_9(grp_ClefiaEncrypt_1_fu_355_n_4),
        .\reg_553_reg[7] (ap_CS_fsm_state10_0),
        .\reg_578_reg[7] (ap_CS_fsm_state20_3),
        .\xor_ln124_587_reg_1030_reg[7] (call_ret_reg_968_5),
        .\xor_ln124_589_reg_1040_reg[7] (call_ret_reg_968_7),
        .\xor_ln124_590_reg_1055_reg[7] (call_ret_reg_968_12),
        .\xor_ln124_591_reg_1065_reg[7] (call_ret_reg_968_13),
        .\xor_ln124_592_reg_1085_reg[7] (call_ret_reg_968_14),
        .\xor_ln124_593_reg_1090_reg[7] (call_ret_reg_968_15));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1
   (D,
    ap_done,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    \ap_CS_fsm_reg[25]_2 ,
    \ap_CS_fsm_reg[25]_3 ,
    \ap_CS_fsm_reg[25]_4 ,
    \ap_CS_fsm_reg[25]_5 ,
    \ap_CS_fsm_reg[9]_0 ,
    grp_ClefiaDecrypt_1_fu_370_rk_ce1,
    grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0,
    \ap_CS_fsm_reg[12]_0 ,
    int_isr_reg018_out,
    int_isr_reg0,
    \ap_CS_fsm_reg[21]_0 ,
    p_0_in0_out,
    \ap_CS_fsm_reg[14]_0 ,
    \call_ret_reg_968_15_reg[7]_0 ,
    \call_ret_reg_968_14_reg[7]_0 ,
    \call_ret_reg_968_13_reg[7]_0 ,
    \call_ret_reg_968_12_reg[7]_0 ,
    \call_ret_reg_968_7_reg[7]_0 ,
    \call_ret_reg_968_5_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_ClefiaDecrypt_1_fu_370_ap_start_reg,
    ap_start,
    ap_rst_n,
    r_1_reg_297,
    \fin_0_0_fu_92_reg[7] ,
    \fin_1_0_fu_96_reg[7] ,
    \fin_2_0_fu_100_reg[7] ,
    \fin_3_0_fu_104_reg[7] ,
    \fin_8_0_fu_124_reg[7] ,
    \fin_9_0_fu_128_reg[7] ,
    \fin_10_0_fu_132_reg[7] ,
    \fin_11_0_fu_136_reg[7] ,
    \int_isr_reg[0] ,
    \int_isr_reg[1] ,
    DOADO,
    DOBDO,
    \rin_6_reg_938_reg[7]_0 ,
    \rin_7_reg_943_reg[7]_0 ,
    \rin_12_reg_948_reg[7]_0 ,
    \rin_13_reg_953_reg[7]_0 ,
    \rin_14_reg_958_reg[7]_0 ,
    \rin_15_reg_963_reg[7]_0 ,
    \reg_553_reg[7]_0 ,
    \xor_ln124_593_reg_1090_reg[7]_0 ,
    \xor_ln124_592_reg_1085_reg[7]_0 ,
    \xor_ln124_591_reg_1065_reg[7]_0 ,
    \xor_ln124_590_reg_1055_reg[7]_0 ,
    \xor_ln124_589_reg_1040_reg[7]_0 ,
    \xor_ln124_587_reg_1030_reg[7]_0 ,
    \rin_5_reg_933_reg[7]_0 ,
    \rin_4_reg_928_reg[7]_0 );
  output [1:0]D;
  output ap_done;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[25]_1 ;
  output \ap_CS_fsm_reg[25]_2 ;
  output \ap_CS_fsm_reg[25]_3 ;
  output \ap_CS_fsm_reg[25]_4 ;
  output \ap_CS_fsm_reg[25]_5 ;
  output [0:0]\ap_CS_fsm_reg[9]_0 ;
  output grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  output [7:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0;
  output [1:0]\ap_CS_fsm_reg[12]_0 ;
  output int_isr_reg018_out;
  output int_isr_reg0;
  output \ap_CS_fsm_reg[21]_0 ;
  output [3:0]p_0_in0_out;
  output [7:0]\ap_CS_fsm_reg[14]_0 ;
  output [7:0]\call_ret_reg_968_15_reg[7]_0 ;
  output [7:0]\call_ret_reg_968_14_reg[7]_0 ;
  output [7:0]\call_ret_reg_968_13_reg[7]_0 ;
  output [7:0]\call_ret_reg_968_12_reg[7]_0 ;
  output [7:0]\call_ret_reg_968_7_reg[7]_0 ;
  output [7:0]\call_ret_reg_968_5_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [2:0]Q;
  input grp_ClefiaDecrypt_1_fu_370_ap_start_reg;
  input ap_start;
  input ap_rst_n;
  input [2:0]r_1_reg_297;
  input [7:0]\fin_0_0_fu_92_reg[7] ;
  input [7:0]\fin_1_0_fu_96_reg[7] ;
  input [7:0]\fin_2_0_fu_100_reg[7] ;
  input [7:0]\fin_3_0_fu_104_reg[7] ;
  input [7:0]\fin_8_0_fu_124_reg[7] ;
  input [7:0]\fin_9_0_fu_128_reg[7] ;
  input [7:0]\fin_10_0_fu_132_reg[7] ;
  input [7:0]\fin_11_0_fu_136_reg[7] ;
  input \int_isr_reg[0] ;
  input \int_isr_reg[1] ;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input [7:0]\rin_6_reg_938_reg[7]_0 ;
  input [7:0]\rin_7_reg_943_reg[7]_0 ;
  input [7:0]\rin_12_reg_948_reg[7]_0 ;
  input [7:0]\rin_13_reg_953_reg[7]_0 ;
  input [7:0]\rin_14_reg_958_reg[7]_0 ;
  input [7:0]\rin_15_reg_963_reg[7]_0 ;
  input [7:0]\reg_553_reg[7]_0 ;
  input [7:0]\xor_ln124_593_reg_1090_reg[7]_0 ;
  input [7:0]\xor_ln124_592_reg_1085_reg[7]_0 ;
  input [7:0]\xor_ln124_591_reg_1065_reg[7]_0 ;
  input [7:0]\xor_ln124_590_reg_1055_reg[7]_0 ;
  input [7:0]\xor_ln124_589_reg_1040_reg[7]_0 ;
  input [7:0]\xor_ln124_587_reg_1030_reg[7]_0 ;
  input [7:0]\rin_5_reg_933_reg[7]_0 ;
  input [7:0]\rin_4_reg_928_reg[7]_0 ;

  wire [1:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire [1:0]\ap_CS_fsm_reg[12]_0 ;
  wire [7:0]\ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire \ap_CS_fsm_reg[25]_2 ;
  wire \ap_CS_fsm_reg[25]_3 ;
  wire \ap_CS_fsm_reg[25]_4 ;
  wire \ap_CS_fsm_reg[25]_5 ;
  wire [0:0]\ap_CS_fsm_reg[9]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [7:0]\call_ret_reg_968_12_reg[7]_0 ;
  wire [7:0]\call_ret_reg_968_13_reg[7]_0 ;
  wire [7:0]\call_ret_reg_968_14_reg[7]_0 ;
  wire [7:0]\call_ret_reg_968_15_reg[7]_0 ;
  wire [7:0]call_ret_reg_968_4;
  wire [7:0]\call_ret_reg_968_5_reg[7]_0 ;
  wire [7:0]call_ret_reg_968_6;
  wire [7:0]\call_ret_reg_968_7_reg[7]_0 ;
  wire [7:0]\fin_0_0_fu_92_reg[7] ;
  wire [7:0]\fin_10_0_fu_132_reg[7] ;
  wire [7:0]\fin_11_0_fu_136_reg[7] ;
  wire [7:0]\fin_1_0_fu_96_reg[7] ;
  wire [7:0]\fin_2_0_fu_100_reg[7] ;
  wire [7:0]\fin_3_0_fu_104_reg[7] ;
  wire [7:0]\fin_8_0_fu_124_reg[7] ;
  wire [7:0]\fin_9_0_fu_128_reg[7] ;
  wire [1:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0;
  wire [7:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0;
  wire grp_ClefiaDecrypt_1_fu_370_ap_done;
  wire grp_ClefiaDecrypt_1_fu_370_ap_ready;
  wire grp_ClefiaDecrypt_1_fu_370_ap_start_reg;
  wire grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_1;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_10;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_11;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_12;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_13;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_14;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_15;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_2;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_3;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_4;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_5;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_6;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_7;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_8;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_9;
  wire grp_ClefiaGfn4Inv_fu_514_ap_start_reg;
  wire grp_ClefiaGfn4Inv_fu_514_n_106;
  wire int_isr_reg0;
  wire int_isr_reg018_out;
  wire \int_isr_reg[0] ;
  wire \int_isr_reg[1] ;
  wire mem_reg_0_3_0_0_i_10_n_0;
  wire mem_reg_0_3_0_0_i_14_n_0;
  wire mem_reg_0_3_0_0_i_15_n_0;
  wire mem_reg_0_3_0_0_i_16_n_0;
  wire mem_reg_0_3_0_0_i_17_n_0;
  wire mem_reg_0_3_0_0_i_19_n_0;
  wire mem_reg_0_3_0_0_i_20_n_0;
  wire mem_reg_0_3_0_0_i_21_n_0;
  wire mem_reg_0_3_0_0_i_22_n_0;
  wire mem_reg_0_3_0_0_i_23_n_0;
  wire mem_reg_0_3_0_0_i_24_n_0;
  wire mem_reg_0_3_0_0_i_25_n_0;
  wire mem_reg_0_3_0_0_i_26_n_0;
  wire mem_reg_0_3_0_0_i_27_n_0;
  wire mem_reg_0_3_0_0_i_5__0_n_0;
  wire mem_reg_0_3_0_0_i_6__0_n_0;
  wire mem_reg_0_3_0_0_i_7__0_n_0;
  wire mem_reg_0_3_0_0_i_9_n_0;
  wire mem_reg_0_3_1_1_i_2_n_0;
  wire mem_reg_0_3_1_1_i_3_n_0;
  wire mem_reg_0_3_1_1_i_5_n_0;
  wire mem_reg_0_3_1_1_i_7_n_0;
  wire mem_reg_0_3_1_1_i_8_n_0;
  wire mem_reg_0_3_2_2_i_2_n_0;
  wire mem_reg_0_3_2_2_i_3_n_0;
  wire mem_reg_0_3_2_2_i_5_n_0;
  wire mem_reg_0_3_2_2_i_7_n_0;
  wire mem_reg_0_3_2_2_i_8_n_0;
  wire mem_reg_0_3_3_3_i_2_n_0;
  wire mem_reg_0_3_3_3_i_3_n_0;
  wire mem_reg_0_3_3_3_i_5_n_0;
  wire mem_reg_0_3_3_3_i_7_n_0;
  wire mem_reg_0_3_3_3_i_8_n_0;
  wire mem_reg_0_3_4_4_i_2_n_0;
  wire mem_reg_0_3_4_4_i_3_n_0;
  wire mem_reg_0_3_4_4_i_5_n_0;
  wire mem_reg_0_3_4_4_i_7_n_0;
  wire mem_reg_0_3_4_4_i_8_n_0;
  wire mem_reg_0_3_5_5_i_2_n_0;
  wire mem_reg_0_3_5_5_i_3_n_0;
  wire mem_reg_0_3_5_5_i_5_n_0;
  wire mem_reg_0_3_5_5_i_7_n_0;
  wire mem_reg_0_3_5_5_i_8_n_0;
  wire mem_reg_0_3_6_6_i_2_n_0;
  wire mem_reg_0_3_6_6_i_3_n_0;
  wire mem_reg_0_3_6_6_i_5_n_0;
  wire mem_reg_0_3_6_6_i_7_n_0;
  wire mem_reg_0_3_6_6_i_8_n_0;
  wire mem_reg_0_3_7_7_i_2_n_0;
  wire mem_reg_0_3_7_7_i_3_n_0;
  wire mem_reg_0_3_7_7_i_4_n_0;
  wire mem_reg_0_3_7_7_i_6_n_0;
  wire mem_reg_0_3_7_7_i_7_n_0;
  wire mem_reg_0_3_7_7_i_9_n_0;
  wire [3:0]p_0_in0_out;
  wire [2:0]r_1_reg_297;
  wire ram_reg_i_169__5_n_0;
  wire ram_reg_i_278_n_0;
  wire ram_reg_i_297_n_0;
  wire ram_reg_i_302_n_0;
  wire ram_reg_i_303_n_0;
  wire ram_reg_i_304_n_0;
  wire ram_reg_i_675_n_0;
  wire [7:0]reg_549;
  wire reg_5490;
  wire [7:0]reg_553;
  wire \reg_553[7]_i_1_n_0 ;
  wire [7:0]\reg_553_reg[7]_0 ;
  wire [7:0]rin_12_fu_674_p2;
  wire [7:0]rin_12_reg_948;
  wire [7:0]\rin_12_reg_948_reg[7]_0 ;
  wire [7:0]rin_13_fu_680_p2;
  wire [7:0]rin_13_reg_953;
  wire [7:0]\rin_13_reg_953_reg[7]_0 ;
  wire [7:0]rin_14_fu_686_p2;
  wire [7:0]rin_14_reg_958;
  wire [7:0]\rin_14_reg_958_reg[7]_0 ;
  wire [7:0]rin_15_fu_692_p2;
  wire [7:0]rin_15_reg_963;
  wire [7:0]\rin_15_reg_963_reg[7]_0 ;
  wire [7:0]rin_4_fu_648_p2;
  wire [7:0]rin_4_reg_928;
  wire [7:0]\rin_4_reg_928_reg[7]_0 ;
  wire [7:0]rin_5_fu_655_p2;
  wire [7:0]rin_5_reg_933;
  wire [7:0]\rin_5_reg_933_reg[7]_0 ;
  wire [7:0]rin_6_fu_662_p2;
  wire [7:0]rin_6_reg_938;
  wire [7:0]\rin_6_reg_938_reg[7]_0 ;
  wire [7:0]rin_7_fu_668_p2;
  wire [7:0]rin_7_reg_943;
  wire [7:0]\rin_7_reg_943_reg[7]_0 ;
  wire [7:0]rk_load_23_reg_838;
  wire [7:0]rk_load_24_reg_843;
  wire [7:0]rk_load_25_reg_858;
  wire [7:0]rk_load_26_reg_868;
  wire [7:0]rk_load_27_reg_878;
  wire [7:0]rk_load_28_reg_883;
  wire [7:0]rout_10_reg_1005;
  wire [7:0]rout_11_reg_1010;
  wire [7:0]rout_1_reg_980;
  wire [7:0]rout_2_reg_985;
  wire [7:0]rout_3_reg_990;
  wire [7:0]rout_8_reg_995;
  wire [7:0]rout_9_reg_1000;
  wire [7:5]shl_ln_reg_808;
  wire \shl_ln_reg_808[5]_i_1_n_0 ;
  wire \shl_ln_reg_808[6]_i_1_n_0 ;
  wire \shl_ln_reg_808[7]_i_1_n_0 ;
  wire [7:0]xor_ln124_587_reg_1030;
  wire [7:0]\xor_ln124_587_reg_1030_reg[7]_0 ;
  wire [7:0]xor_ln124_588_fu_785_p2;
  wire [7:0]xor_ln124_588_reg_1080;
  wire [7:0]xor_ln124_589_reg_1040;
  wire [7:0]\xor_ln124_589_reg_1040_reg[7]_0 ;
  wire [7:0]xor_ln124_590_reg_1055;
  wire [7:0]\xor_ln124_590_reg_1055_reg[7]_0 ;
  wire [7:0]xor_ln124_591_reg_1065;
  wire [7:0]\xor_ln124_591_reg_1065_reg[7]_0 ;
  wire [7:0]xor_ln124_592_reg_1085;
  wire [7:0]\xor_ln124_592_reg_1085_reg[7]_0 ;
  wire [7:0]xor_ln124_593_reg_1090;
  wire [7:0]\xor_ln124_593_reg_1090_reg[7]_0 ;
  wire [7:0]xor_ln124_fu_779_p2;
  wire [7:0]xor_ln124_reg_1075;

  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[2]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__16 
       (.I0(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .O(grp_ClefiaDecrypt_1_fu_370_ap_done));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__16 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_fu_370_ap_done),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[9]_0 ),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(\ap_CS_fsm_reg[9]_0 ),
        .R(ap_rst_n_inv));
  FDRE \call_ret_reg_968_12_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_12[0]),
        .Q(\call_ret_reg_968_12_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \call_ret_reg_968_12_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_12[1]),
        .Q(\call_ret_reg_968_12_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \call_ret_reg_968_12_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_12[2]),
        .Q(\call_ret_reg_968_12_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \call_ret_reg_968_12_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_12[3]),
        .Q(\call_ret_reg_968_12_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \call_ret_reg_968_12_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_12[4]),
        .Q(\call_ret_reg_968_12_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \call_ret_reg_968_12_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_12[5]),
        .Q(\call_ret_reg_968_12_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \call_ret_reg_968_12_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_12[6]),
        .Q(\call_ret_reg_968_12_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \call_ret_reg_968_12_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_12[7]),
        .Q(\call_ret_reg_968_12_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \call_ret_reg_968_13_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_13[0]),
        .Q(\call_ret_reg_968_13_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \call_ret_reg_968_13_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_13[1]),
        .Q(\call_ret_reg_968_13_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \call_ret_reg_968_13_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_13[2]),
        .Q(\call_ret_reg_968_13_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \call_ret_reg_968_13_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_13[3]),
        .Q(\call_ret_reg_968_13_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \call_ret_reg_968_13_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_13[4]),
        .Q(\call_ret_reg_968_13_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \call_ret_reg_968_13_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_13[5]),
        .Q(\call_ret_reg_968_13_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \call_ret_reg_968_13_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_13[6]),
        .Q(\call_ret_reg_968_13_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \call_ret_reg_968_13_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_13[7]),
        .Q(\call_ret_reg_968_13_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \call_ret_reg_968_14_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_14[0]),
        .Q(\call_ret_reg_968_14_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \call_ret_reg_968_14_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_14[1]),
        .Q(\call_ret_reg_968_14_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \call_ret_reg_968_14_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_14[2]),
        .Q(\call_ret_reg_968_14_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \call_ret_reg_968_14_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_14[3]),
        .Q(\call_ret_reg_968_14_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \call_ret_reg_968_14_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_14[4]),
        .Q(\call_ret_reg_968_14_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \call_ret_reg_968_14_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_14[5]),
        .Q(\call_ret_reg_968_14_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \call_ret_reg_968_14_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_14[6]),
        .Q(\call_ret_reg_968_14_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \call_ret_reg_968_14_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_14[7]),
        .Q(\call_ret_reg_968_14_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \call_ret_reg_968_15_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_15[0]),
        .Q(\call_ret_reg_968_15_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \call_ret_reg_968_15_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_15[1]),
        .Q(\call_ret_reg_968_15_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \call_ret_reg_968_15_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_15[2]),
        .Q(\call_ret_reg_968_15_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \call_ret_reg_968_15_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_15[3]),
        .Q(\call_ret_reg_968_15_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \call_ret_reg_968_15_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_15[4]),
        .Q(\call_ret_reg_968_15_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \call_ret_reg_968_15_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_15[5]),
        .Q(\call_ret_reg_968_15_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \call_ret_reg_968_15_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_15[6]),
        .Q(\call_ret_reg_968_15_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \call_ret_reg_968_15_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_15[7]),
        .Q(\call_ret_reg_968_15_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \call_ret_reg_968_4_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_4[0]),
        .Q(call_ret_reg_968_4[0]),
        .R(1'b0));
  FDRE \call_ret_reg_968_4_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_4[1]),
        .Q(call_ret_reg_968_4[1]),
        .R(1'b0));
  FDRE \call_ret_reg_968_4_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_4[2]),
        .Q(call_ret_reg_968_4[2]),
        .R(1'b0));
  FDRE \call_ret_reg_968_4_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_4[3]),
        .Q(call_ret_reg_968_4[3]),
        .R(1'b0));
  FDRE \call_ret_reg_968_4_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_4[4]),
        .Q(call_ret_reg_968_4[4]),
        .R(1'b0));
  FDRE \call_ret_reg_968_4_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_4[5]),
        .Q(call_ret_reg_968_4[5]),
        .R(1'b0));
  FDRE \call_ret_reg_968_4_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_4[6]),
        .Q(call_ret_reg_968_4[6]),
        .R(1'b0));
  FDRE \call_ret_reg_968_4_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_4[7]),
        .Q(call_ret_reg_968_4[7]),
        .R(1'b0));
  FDRE \call_ret_reg_968_5_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_5[0]),
        .Q(\call_ret_reg_968_5_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \call_ret_reg_968_5_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_5[1]),
        .Q(\call_ret_reg_968_5_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \call_ret_reg_968_5_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_5[2]),
        .Q(\call_ret_reg_968_5_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \call_ret_reg_968_5_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_5[3]),
        .Q(\call_ret_reg_968_5_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \call_ret_reg_968_5_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_5[4]),
        .Q(\call_ret_reg_968_5_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \call_ret_reg_968_5_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_5[5]),
        .Q(\call_ret_reg_968_5_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \call_ret_reg_968_5_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_5[6]),
        .Q(\call_ret_reg_968_5_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \call_ret_reg_968_5_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_5[7]),
        .Q(\call_ret_reg_968_5_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \call_ret_reg_968_6_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_6[0]),
        .Q(call_ret_reg_968_6[0]),
        .R(1'b0));
  FDRE \call_ret_reg_968_6_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_6[1]),
        .Q(call_ret_reg_968_6[1]),
        .R(1'b0));
  FDRE \call_ret_reg_968_6_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_6[2]),
        .Q(call_ret_reg_968_6[2]),
        .R(1'b0));
  FDRE \call_ret_reg_968_6_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_6[3]),
        .Q(call_ret_reg_968_6[3]),
        .R(1'b0));
  FDRE \call_ret_reg_968_6_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_6[4]),
        .Q(call_ret_reg_968_6[4]),
        .R(1'b0));
  FDRE \call_ret_reg_968_6_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_6[5]),
        .Q(call_ret_reg_968_6[5]),
        .R(1'b0));
  FDRE \call_ret_reg_968_6_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_6[6]),
        .Q(call_ret_reg_968_6[6]),
        .R(1'b0));
  FDRE \call_ret_reg_968_6_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_6[7]),
        .Q(call_ret_reg_968_6[7]),
        .R(1'b0));
  FDRE \call_ret_reg_968_7_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_7[0]),
        .Q(\call_ret_reg_968_7_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \call_ret_reg_968_7_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_7[1]),
        .Q(\call_ret_reg_968_7_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \call_ret_reg_968_7_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_7[2]),
        .Q(\call_ret_reg_968_7_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \call_ret_reg_968_7_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_7[3]),
        .Q(\call_ret_reg_968_7_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \call_ret_reg_968_7_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_7[4]),
        .Q(\call_ret_reg_968_7_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \call_ret_reg_968_7_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_7[5]),
        .Q(\call_ret_reg_968_7_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \call_ret_reg_968_7_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_7[6]),
        .Q(\call_ret_reg_968_7_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \call_ret_reg_968_7_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_7[7]),
        .Q(\call_ret_reg_968_7_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaDecrypt_1_fu_370_ap_start_reg_i_1
       (.I0(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I1(Q[1]),
        .I2(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .O(\ap_CS_fsm_reg[21]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn4Inv grp_ClefiaGfn4Inv_fu_514
       (.D(grp_ClefiaGfn4Inv_fu_514_ap_return_11),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q[2]),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14]_0 ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[25]_1 (\ap_CS_fsm_reg[25]_1 ),
        .\ap_CS_fsm_reg[25]_2 (\ap_CS_fsm_reg[25]_2 ),
        .\ap_CS_fsm_reg[25]_3 (\ap_CS_fsm_reg[25]_3 ),
        .\ap_CS_fsm_reg[25]_4 (\ap_CS_fsm_reg[25]_4 ),
        .\ap_CS_fsm_reg[25]_5 (\ap_CS_fsm_reg[25]_5 ),
        .\ap_CS_fsm_reg[5]_0 (grp_ClefiaGfn4Inv_fu_514_n_106),
        .\ap_CS_fsm_reg[6]_0 (ap_NS_fsm[7:6]),
        .ap_clk(ap_clk),
        .\ap_return_10_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_10),
        .\ap_return_1_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_1),
        .\ap_return_2_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_2),
        .\ap_return_3_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_3),
        .\ap_return_4_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_4),
        .\ap_return_5_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_5),
        .\ap_return_6_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_6),
        .\ap_return_7_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_7),
        .\ap_return_8_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_8),
        .\ap_return_9_preg_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\fin_0_0_fu_92_reg[7]_0 (\fin_0_0_fu_92_reg[7] ),
        .\fin_10_0_fu_132_reg[7]_0 (\fin_10_0_fu_132_reg[7] ),
        .\fin_11_0_fu_136_reg[7]_0 (\fin_11_0_fu_136_reg[7] ),
        .\fin_12_0_fu_140_reg[7]_0 (rin_12_reg_948),
        .\fin_13_0_fu_144_reg[7]_0 (rin_13_reg_953),
        .\fin_14_0_fu_148_reg[7]_0 (rin_14_reg_958),
        .\fin_15_0_fu_152_reg[7]_0 (rin_15_reg_963),
        .\fin_1_0_fu_96_reg[7]_0 (\fin_1_0_fu_96_reg[7] ),
        .\fin_2_0_fu_100_reg[7]_0 (\fin_2_0_fu_100_reg[7] ),
        .\fin_3_0_fu_104_reg[7]_0 (\fin_3_0_fu_104_reg[7] ),
        .\fin_4_0_fu_108_reg[7]_0 (rin_4_reg_928),
        .\fin_5_0_fu_112_reg[7]_0 (rin_5_reg_933),
        .\fin_6_0_fu_116_reg[7]_0 (rin_6_reg_938),
        .\fin_7_0_fu_120_reg[7]_0 (rin_7_reg_943),
        .\fin_8_0_fu_124_reg[7]_0 (\fin_8_0_fu_124_reg[7] ),
        .\fin_9_0_fu_128_reg[7]_0 (\fin_9_0_fu_128_reg[7] ),
        .\fout_12_1_reg_291_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_12),
        .\fout_13_1_reg_280_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_13),
        .\fout_14_1_reg_269_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_14),
        .\fout_15_1_reg_258_reg[7]_0 (grp_ClefiaGfn4Inv_fu_514_ap_return_15),
        .grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0),
        .grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0),
        .grp_ClefiaDecrypt_1_fu_370_rk_ce1(grp_ClefiaDecrypt_1_fu_370_rk_ce1),
        .grp_ClefiaGfn4Inv_fu_514_ap_start_reg(grp_ClefiaGfn4Inv_fu_514_ap_start_reg),
        .mem_reg_0_3_24_24_i_2__0_0({grp_ClefiaDecrypt_1_fu_370_ap_ready,ap_CS_fsm_state21,ap_CS_fsm_state11,\ap_CS_fsm_reg[9]_0 ,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .mem_reg_0_3_24_24_i_2__0_1(mem_reg_0_3_0_0_i_15_n_0),
        .mem_reg_0_3_24_24_i_2__0_2(mem_reg_0_3_0_0_i_21_n_0),
        .mem_reg_0_3_7_7_i_1_0(rout_2_reg_985),
        .mem_reg_0_3_7_7_i_1_1(rout_1_reg_980),
        .mem_reg_0_3_7_7_i_1_2(mem_reg_0_3_0_0_i_19_n_0),
        .p_0_in0_out(p_0_in0_out),
        .\q1_reg[16] (mem_reg_0_3_0_0_i_5__0_n_0),
        .\q1_reg[16]_0 (mem_reg_0_3_0_0_i_6__0_n_0),
        .\q1_reg[16]_1 (mem_reg_0_3_0_0_i_7__0_n_0),
        .\q1_reg[16]_2 (mem_reg_0_3_0_0_i_9_n_0),
        .\q1_reg[16]_3 (mem_reg_0_3_0_0_i_10_n_0),
        .\q1_reg[17] (mem_reg_0_3_1_1_i_2_n_0),
        .\q1_reg[17]_0 (mem_reg_0_3_1_1_i_3_n_0),
        .\q1_reg[17]_1 (mem_reg_0_3_1_1_i_5_n_0),
        .\q1_reg[18] (mem_reg_0_3_2_2_i_2_n_0),
        .\q1_reg[18]_0 (mem_reg_0_3_2_2_i_3_n_0),
        .\q1_reg[18]_1 (mem_reg_0_3_2_2_i_5_n_0),
        .\q1_reg[19] (mem_reg_0_3_3_3_i_2_n_0),
        .\q1_reg[19]_0 (mem_reg_0_3_3_3_i_3_n_0),
        .\q1_reg[19]_1 (mem_reg_0_3_3_3_i_5_n_0),
        .\q1_reg[20] (mem_reg_0_3_4_4_i_2_n_0),
        .\q1_reg[20]_0 (mem_reg_0_3_4_4_i_3_n_0),
        .\q1_reg[20]_1 (mem_reg_0_3_4_4_i_5_n_0),
        .\q1_reg[21] (mem_reg_0_3_5_5_i_2_n_0),
        .\q1_reg[21]_0 (mem_reg_0_3_5_5_i_3_n_0),
        .\q1_reg[21]_1 (mem_reg_0_3_5_5_i_5_n_0),
        .\q1_reg[22] (mem_reg_0_3_6_6_i_2_n_0),
        .\q1_reg[22]_0 (mem_reg_0_3_6_6_i_3_n_0),
        .\q1_reg[22]_1 (mem_reg_0_3_6_6_i_5_n_0),
        .\q1_reg[23] (mem_reg_0_3_7_7_i_2_n_0),
        .\q1_reg[23]_0 (mem_reg_0_3_7_7_i_3_n_0),
        .\q1_reg[23]_1 (mem_reg_0_3_7_7_i_4_n_0),
        .r_1_reg_297(r_1_reg_297),
        .ram_reg(ram_reg_i_278_n_0),
        .ram_reg_0(ram_reg_i_304_n_0),
        .ram_reg_1(ram_reg_i_297_n_0),
        .ram_reg_2(ram_reg_i_302_n_0),
        .ram_reg_3(ram_reg_i_303_n_0),
        .ram_reg_4(ram_reg_i_169__5_n_0),
        .ram_reg_i_58(ram_reg_i_675_n_0),
        .shl_ln_reg_808(shl_ln_reg_808));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaGfn4Inv_fu_514_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_n_106),
        .Q(grp_ClefiaGfn4Inv_fu_514_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    int_ap_start_i_2
       (.I0(ap_CS_fsm_state1),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .I2(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I3(Q[2]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h8A880000)) 
    \int_isr[0]_i_2 
       (.I0(Q[2]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\int_isr_reg[0] ),
        .O(int_isr_reg018_out));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h8A880000)) 
    \int_isr[1]_i_2 
       (.I0(Q[2]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\int_isr_reg[1] ),
        .O(int_isr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    mem_reg_0_3_0_0_i_10
       (.I0(xor_ln124_593_reg_1090[0]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(xor_ln124_592_reg_1085[0]),
        .I3(ap_CS_fsm_state21),
        .I4(mem_reg_0_3_0_0_i_20_n_0),
        .O(mem_reg_0_3_0_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEEEEEE)) 
    mem_reg_0_3_0_0_i_12
       (.I0(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state19),
        .I3(mem_reg_0_3_0_0_i_22_n_0),
        .I4(mem_reg_0_3_0_0_i_23_n_0),
        .I5(ap_CS_fsm_state21),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550001)) 
    mem_reg_0_3_0_0_i_13
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(mem_reg_0_3_0_0_i_24_n_0),
        .I4(mem_reg_0_3_0_0_i_15_n_0),
        .I5(mem_reg_0_3_0_0_i_25_n_0),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_14
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .O(mem_reg_0_3_0_0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_15
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .O(mem_reg_0_3_0_0_i_15_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_3_0_0_i_16
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state21),
        .I3(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .O(mem_reg_0_3_0_0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_3_0_0_i_17
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .O(mem_reg_0_3_0_0_i_17_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_0_3_0_0_i_19
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(\ap_CS_fsm_reg[9]_0 ),
        .O(mem_reg_0_3_0_0_i_19_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFEECFFFCFEE)) 
    mem_reg_0_3_0_0_i_20
       (.I0(mem_reg_0_3_0_0_i_26_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(xor_ln124_591_reg_1065[0]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(xor_ln124_590_reg_1055[0]),
        .O(mem_reg_0_3_0_0_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_0_3_0_0_i_21
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state13),
        .I5(mem_reg_0_3_0_0_i_14_n_0),
        .O(mem_reg_0_3_0_0_i_21_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_3_0_0_i_22
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .O(mem_reg_0_3_0_0_i_22_n_0));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    mem_reg_0_3_0_0_i_23
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state14),
        .I4(mem_reg_0_3_0_0_i_27_n_0),
        .O(mem_reg_0_3_0_0_i_23_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    mem_reg_0_3_0_0_i_24
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm_reg[9]_0 ),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state14),
        .O(mem_reg_0_3_0_0_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_25
       (.I0(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I1(ap_CS_fsm_state21),
        .O(mem_reg_0_3_0_0_i_25_n_0));
  LUT6 #(
    .INIT(64'h3035303F3F353F3F)) 
    mem_reg_0_3_0_0_i_26
       (.I0(ap_CS_fsm_state16),
        .I1(xor_ln124_589_reg_1040[0]),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(xor_ln124_587_reg_1030[0]),
        .I5(xor_ln124_588_reg_1080[0]),
        .O(mem_reg_0_3_0_0_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000000FF55FF04)) 
    mem_reg_0_3_0_0_i_27
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state12),
        .I4(\ap_CS_fsm_reg[9]_0 ),
        .I5(ap_CS_fsm_state13),
        .O(mem_reg_0_3_0_0_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_0_3_0_0_i_3__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I1(ap_CS_fsm_state21),
        .I2(mem_reg_0_3_0_0_i_14_n_0),
        .I3(mem_reg_0_3_0_0_i_15_n_0),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state15),
        .O(\ap_CS_fsm_reg[12]_0 [0]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDD5)) 
    mem_reg_0_3_0_0_i_4__0
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(mem_reg_0_3_0_0_i_17_n_0),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm_reg[12]_0 [1]));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    mem_reg_0_3_0_0_i_5__0
       (.I0(rout_11_reg_1010[0]),
        .I1(ap_CS_fsm_state14),
        .I2(rout_10_reg_1005[0]),
        .I3(ap_CS_fsm_state13),
        .I4(xor_ln124_reg_1075[0]),
        .I5(ap_CS_fsm_state15),
        .O(mem_reg_0_3_0_0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_0_3_0_0_i_6__0
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state14),
        .O(mem_reg_0_3_0_0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    mem_reg_0_3_0_0_i_7__0
       (.I0(rout_8_reg_995[0]),
        .I1(rout_3_reg_990[0]),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(ap_CS_fsm_state12),
        .I5(rout_9_reg_1000[0]),
        .O(mem_reg_0_3_0_0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mem_reg_0_3_0_0_i_9
       (.I0(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I1(ap_CS_fsm_state21),
        .I2(mem_reg_0_3_0_0_i_14_n_0),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state16),
        .O(mem_reg_0_3_0_0_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    mem_reg_0_3_1_1_i_2
       (.I0(rout_11_reg_1010[1]),
        .I1(ap_CS_fsm_state14),
        .I2(rout_10_reg_1005[1]),
        .I3(ap_CS_fsm_state13),
        .I4(xor_ln124_reg_1075[1]),
        .I5(ap_CS_fsm_state15),
        .O(mem_reg_0_3_1_1_i_2_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    mem_reg_0_3_1_1_i_3
       (.I0(rout_8_reg_995[1]),
        .I1(rout_3_reg_990[1]),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(ap_CS_fsm_state12),
        .I5(rout_9_reg_1000[1]),
        .O(mem_reg_0_3_1_1_i_3_n_0));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    mem_reg_0_3_1_1_i_5
       (.I0(xor_ln124_593_reg_1090[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(xor_ln124_592_reg_1085[1]),
        .I3(ap_CS_fsm_state21),
        .I4(mem_reg_0_3_1_1_i_7_n_0),
        .O(mem_reg_0_3_1_1_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFEECFFFCFEE)) 
    mem_reg_0_3_1_1_i_7
       (.I0(mem_reg_0_3_1_1_i_8_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(xor_ln124_591_reg_1065[1]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(xor_ln124_590_reg_1055[1]),
        .O(mem_reg_0_3_1_1_i_7_n_0));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    mem_reg_0_3_1_1_i_8
       (.I0(ap_CS_fsm_state16),
        .I1(xor_ln124_589_reg_1040[1]),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(xor_ln124_588_reg_1080[1]),
        .I5(xor_ln124_587_reg_1030[1]),
        .O(mem_reg_0_3_1_1_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    mem_reg_0_3_2_2_i_2
       (.I0(rout_11_reg_1010[2]),
        .I1(ap_CS_fsm_state14),
        .I2(rout_10_reg_1005[2]),
        .I3(ap_CS_fsm_state13),
        .I4(xor_ln124_reg_1075[2]),
        .I5(ap_CS_fsm_state15),
        .O(mem_reg_0_3_2_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    mem_reg_0_3_2_2_i_3
       (.I0(rout_8_reg_995[2]),
        .I1(rout_3_reg_990[2]),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(ap_CS_fsm_state12),
        .I5(rout_9_reg_1000[2]),
        .O(mem_reg_0_3_2_2_i_3_n_0));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    mem_reg_0_3_2_2_i_5
       (.I0(xor_ln124_593_reg_1090[2]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(xor_ln124_592_reg_1085[2]),
        .I3(ap_CS_fsm_state21),
        .I4(mem_reg_0_3_2_2_i_7_n_0),
        .O(mem_reg_0_3_2_2_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFEECFFFCFEE)) 
    mem_reg_0_3_2_2_i_7
       (.I0(mem_reg_0_3_2_2_i_8_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(xor_ln124_591_reg_1065[2]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(xor_ln124_590_reg_1055[2]),
        .O(mem_reg_0_3_2_2_i_7_n_0));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    mem_reg_0_3_2_2_i_8
       (.I0(ap_CS_fsm_state16),
        .I1(xor_ln124_589_reg_1040[2]),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(xor_ln124_588_reg_1080[2]),
        .I5(xor_ln124_587_reg_1030[2]),
        .O(mem_reg_0_3_2_2_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    mem_reg_0_3_3_3_i_2
       (.I0(rout_11_reg_1010[3]),
        .I1(ap_CS_fsm_state14),
        .I2(rout_10_reg_1005[3]),
        .I3(ap_CS_fsm_state13),
        .I4(xor_ln124_reg_1075[3]),
        .I5(ap_CS_fsm_state15),
        .O(mem_reg_0_3_3_3_i_2_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    mem_reg_0_3_3_3_i_3
       (.I0(rout_8_reg_995[3]),
        .I1(rout_3_reg_990[3]),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(ap_CS_fsm_state12),
        .I5(rout_9_reg_1000[3]),
        .O(mem_reg_0_3_3_3_i_3_n_0));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    mem_reg_0_3_3_3_i_5
       (.I0(xor_ln124_593_reg_1090[3]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(xor_ln124_592_reg_1085[3]),
        .I3(ap_CS_fsm_state21),
        .I4(mem_reg_0_3_3_3_i_7_n_0),
        .O(mem_reg_0_3_3_3_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFEECFFFCFEE)) 
    mem_reg_0_3_3_3_i_7
       (.I0(mem_reg_0_3_3_3_i_8_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(xor_ln124_591_reg_1065[3]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(xor_ln124_590_reg_1055[3]),
        .O(mem_reg_0_3_3_3_i_7_n_0));
  LUT6 #(
    .INIT(64'h3035303F3F353F3F)) 
    mem_reg_0_3_3_3_i_8
       (.I0(ap_CS_fsm_state16),
        .I1(xor_ln124_589_reg_1040[3]),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(xor_ln124_587_reg_1030[3]),
        .I5(xor_ln124_588_reg_1080[3]),
        .O(mem_reg_0_3_3_3_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    mem_reg_0_3_4_4_i_2
       (.I0(rout_11_reg_1010[4]),
        .I1(ap_CS_fsm_state14),
        .I2(rout_10_reg_1005[4]),
        .I3(ap_CS_fsm_state13),
        .I4(xor_ln124_reg_1075[4]),
        .I5(ap_CS_fsm_state15),
        .O(mem_reg_0_3_4_4_i_2_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    mem_reg_0_3_4_4_i_3
       (.I0(rout_8_reg_995[4]),
        .I1(rout_3_reg_990[4]),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(ap_CS_fsm_state12),
        .I5(rout_9_reg_1000[4]),
        .O(mem_reg_0_3_4_4_i_3_n_0));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    mem_reg_0_3_4_4_i_5
       (.I0(xor_ln124_593_reg_1090[4]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(xor_ln124_592_reg_1085[4]),
        .I3(ap_CS_fsm_state21),
        .I4(mem_reg_0_3_4_4_i_7_n_0),
        .O(mem_reg_0_3_4_4_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFEECFFFCFEE)) 
    mem_reg_0_3_4_4_i_7
       (.I0(mem_reg_0_3_4_4_i_8_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(xor_ln124_591_reg_1065[4]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(xor_ln124_590_reg_1055[4]),
        .O(mem_reg_0_3_4_4_i_7_n_0));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    mem_reg_0_3_4_4_i_8
       (.I0(ap_CS_fsm_state16),
        .I1(xor_ln124_589_reg_1040[4]),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(xor_ln124_588_reg_1080[4]),
        .I5(xor_ln124_587_reg_1030[4]),
        .O(mem_reg_0_3_4_4_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    mem_reg_0_3_5_5_i_2
       (.I0(rout_11_reg_1010[5]),
        .I1(ap_CS_fsm_state14),
        .I2(rout_10_reg_1005[5]),
        .I3(ap_CS_fsm_state13),
        .I4(xor_ln124_reg_1075[5]),
        .I5(ap_CS_fsm_state15),
        .O(mem_reg_0_3_5_5_i_2_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    mem_reg_0_3_5_5_i_3
       (.I0(rout_8_reg_995[5]),
        .I1(rout_3_reg_990[5]),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(ap_CS_fsm_state12),
        .I5(rout_9_reg_1000[5]),
        .O(mem_reg_0_3_5_5_i_3_n_0));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    mem_reg_0_3_5_5_i_5
       (.I0(xor_ln124_593_reg_1090[5]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(xor_ln124_592_reg_1085[5]),
        .I3(ap_CS_fsm_state21),
        .I4(mem_reg_0_3_5_5_i_7_n_0),
        .O(mem_reg_0_3_5_5_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFEECFFFCFEE)) 
    mem_reg_0_3_5_5_i_7
       (.I0(mem_reg_0_3_5_5_i_8_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(xor_ln124_591_reg_1065[5]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(xor_ln124_590_reg_1055[5]),
        .O(mem_reg_0_3_5_5_i_7_n_0));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    mem_reg_0_3_5_5_i_8
       (.I0(ap_CS_fsm_state16),
        .I1(xor_ln124_589_reg_1040[5]),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(xor_ln124_588_reg_1080[5]),
        .I5(xor_ln124_587_reg_1030[5]),
        .O(mem_reg_0_3_5_5_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    mem_reg_0_3_6_6_i_2
       (.I0(rout_11_reg_1010[6]),
        .I1(ap_CS_fsm_state14),
        .I2(rout_10_reg_1005[6]),
        .I3(ap_CS_fsm_state13),
        .I4(xor_ln124_reg_1075[6]),
        .I5(ap_CS_fsm_state15),
        .O(mem_reg_0_3_6_6_i_2_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    mem_reg_0_3_6_6_i_3
       (.I0(rout_8_reg_995[6]),
        .I1(rout_3_reg_990[6]),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(ap_CS_fsm_state12),
        .I5(rout_9_reg_1000[6]),
        .O(mem_reg_0_3_6_6_i_3_n_0));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    mem_reg_0_3_6_6_i_5
       (.I0(xor_ln124_593_reg_1090[6]),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(xor_ln124_592_reg_1085[6]),
        .I3(ap_CS_fsm_state21),
        .I4(mem_reg_0_3_6_6_i_7_n_0),
        .O(mem_reg_0_3_6_6_i_5_n_0));
  LUT6 #(
    .INIT(64'h3033302230003022)) 
    mem_reg_0_3_6_6_i_7
       (.I0(mem_reg_0_3_6_6_i_8_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(xor_ln124_591_reg_1065[6]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(xor_ln124_590_reg_1055[6]),
        .O(mem_reg_0_3_6_6_i_7_n_0));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    mem_reg_0_3_6_6_i_8
       (.I0(xor_ln124_588_reg_1080[6]),
        .I1(xor_ln124_589_reg_1040[6]),
        .I2(xor_ln124_587_reg_1030[6]),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state16),
        .O(mem_reg_0_3_6_6_i_8_n_0));
  LUT6 #(
    .INIT(64'hFD0DFD0DFD0D0000)) 
    mem_reg_0_3_7_7_i_2
       (.I0(ap_CS_fsm_state21),
        .I1(xor_ln124_592_reg_1085[7]),
        .I2(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I3(xor_ln124_593_reg_1090[7]),
        .I4(mem_reg_0_3_7_7_i_6_n_0),
        .I5(mem_reg_0_3_7_7_i_7_n_0),
        .O(mem_reg_0_3_7_7_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    mem_reg_0_3_7_7_i_3
       (.I0(rout_11_reg_1010[7]),
        .I1(ap_CS_fsm_state14),
        .I2(rout_10_reg_1005[7]),
        .I3(ap_CS_fsm_state13),
        .I4(xor_ln124_reg_1075[7]),
        .I5(ap_CS_fsm_state15),
        .O(mem_reg_0_3_7_7_i_3_n_0));
  LUT6 #(
    .INIT(64'h00005350FFFF5350)) 
    mem_reg_0_3_7_7_i_4
       (.I0(rout_8_reg_995[7]),
        .I1(rout_3_reg_990[7]),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(ap_CS_fsm_state12),
        .I5(rout_9_reg_1000[7]),
        .O(mem_reg_0_3_7_7_i_4_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEEEFEEEFEEE)) 
    mem_reg_0_3_7_7_i_6
       (.I0(ap_CS_fsm_state21),
        .I1(grp_ClefiaDecrypt_1_fu_370_ap_ready),
        .I2(xor_ln124_591_reg_1065[7]),
        .I3(ap_CS_fsm_state20),
        .I4(xor_ln124_590_reg_1055[7]),
        .I5(ap_CS_fsm_state19),
        .O(mem_reg_0_3_7_7_i_6_n_0));
  LUT6 #(
    .INIT(64'h00000000BB8BB888)) 
    mem_reg_0_3_7_7_i_7
       (.I0(xor_ln124_589_reg_1040[7]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state17),
        .I3(xor_ln124_588_reg_1080[7]),
        .I4(xor_ln124_587_reg_1030[7]),
        .I5(mem_reg_0_3_7_7_i_9_n_0),
        .O(mem_reg_0_3_7_7_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    mem_reg_0_3_7_7_i_9
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state16),
        .O(mem_reg_0_3_7_7_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    ram_reg_i_169__5
       (.I0(grp_ClefiaDecrypt_1_fu_370_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state9),
        .I5(\ap_CS_fsm_reg[9]_0 ),
        .O(ram_reg_i_169__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_278
       (.I0(ap_CS_fsm_state11),
        .I1(\ap_CS_fsm_reg[9]_0 ),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .O(ram_reg_i_278_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_297
       (.I0(ap_CS_fsm_state1),
        .I1(ap_CS_fsm_state2),
        .O(ram_reg_i_297_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_302
       (.I0(\ap_CS_fsm_reg[9]_0 ),
        .I1(ap_CS_fsm_state11),
        .O(ram_reg_i_302_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_303
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_i_303_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_304
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .O(ram_reg_i_304_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h553F)) 
    ram_reg_i_675
       (.I0(shl_ln_reg_808[7]),
        .I1(r_1_reg_297[0]),
        .I2(ap_CS_fsm_state1),
        .I3(ap_CS_fsm_state2),
        .O(ram_reg_i_675_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_549[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state2),
        .O(reg_5490));
  FDRE \reg_549_reg[0] 
       (.C(ap_clk),
        .CE(reg_5490),
        .D(DOADO[0]),
        .Q(reg_549[0]),
        .R(1'b0));
  FDRE \reg_549_reg[1] 
       (.C(ap_clk),
        .CE(reg_5490),
        .D(DOADO[1]),
        .Q(reg_549[1]),
        .R(1'b0));
  FDRE \reg_549_reg[2] 
       (.C(ap_clk),
        .CE(reg_5490),
        .D(DOADO[2]),
        .Q(reg_549[2]),
        .R(1'b0));
  FDRE \reg_549_reg[3] 
       (.C(ap_clk),
        .CE(reg_5490),
        .D(DOADO[3]),
        .Q(reg_549[3]),
        .R(1'b0));
  FDRE \reg_549_reg[4] 
       (.C(ap_clk),
        .CE(reg_5490),
        .D(DOADO[4]),
        .Q(reg_549[4]),
        .R(1'b0));
  FDRE \reg_549_reg[5] 
       (.C(ap_clk),
        .CE(reg_5490),
        .D(DOADO[5]),
        .Q(reg_549[5]),
        .R(1'b0));
  FDRE \reg_549_reg[6] 
       (.C(ap_clk),
        .CE(reg_5490),
        .D(DOADO[6]),
        .Q(reg_549[6]),
        .R(1'b0));
  FDRE \reg_549_reg[7] 
       (.C(ap_clk),
        .CE(reg_5490),
        .D(DOADO[7]),
        .Q(reg_549[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_553[7]_i_1 
       (.I0(\ap_CS_fsm_reg[9]_0 ),
        .I1(ap_CS_fsm_state2),
        .O(\reg_553[7]_i_1_n_0 ));
  FDRE \reg_553_reg[0] 
       (.C(ap_clk),
        .CE(\reg_553[7]_i_1_n_0 ),
        .D(\reg_553_reg[7]_0 [0]),
        .Q(reg_553[0]),
        .R(1'b0));
  FDRE \reg_553_reg[1] 
       (.C(ap_clk),
        .CE(\reg_553[7]_i_1_n_0 ),
        .D(\reg_553_reg[7]_0 [1]),
        .Q(reg_553[1]),
        .R(1'b0));
  FDRE \reg_553_reg[2] 
       (.C(ap_clk),
        .CE(\reg_553[7]_i_1_n_0 ),
        .D(\reg_553_reg[7]_0 [2]),
        .Q(reg_553[2]),
        .R(1'b0));
  FDRE \reg_553_reg[3] 
       (.C(ap_clk),
        .CE(\reg_553[7]_i_1_n_0 ),
        .D(\reg_553_reg[7]_0 [3]),
        .Q(reg_553[3]),
        .R(1'b0));
  FDRE \reg_553_reg[4] 
       (.C(ap_clk),
        .CE(\reg_553[7]_i_1_n_0 ),
        .D(\reg_553_reg[7]_0 [4]),
        .Q(reg_553[4]),
        .R(1'b0));
  FDRE \reg_553_reg[5] 
       (.C(ap_clk),
        .CE(\reg_553[7]_i_1_n_0 ),
        .D(\reg_553_reg[7]_0 [5]),
        .Q(reg_553[5]),
        .R(1'b0));
  FDRE \reg_553_reg[6] 
       (.C(ap_clk),
        .CE(\reg_553[7]_i_1_n_0 ),
        .D(\reg_553_reg[7]_0 [6]),
        .Q(reg_553[6]),
        .R(1'b0));
  FDRE \reg_553_reg[7] 
       (.C(ap_clk),
        .CE(\reg_553[7]_i_1_n_0 ),
        .D(\reg_553_reg[7]_0 [7]),
        .Q(reg_553[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_948[0]_i_1 
       (.I0(\rin_12_reg_948_reg[7]_0 [0]),
        .I1(rk_load_25_reg_858[0]),
        .O(rin_12_fu_674_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_948[1]_i_1 
       (.I0(\rin_12_reg_948_reg[7]_0 [1]),
        .I1(rk_load_25_reg_858[1]),
        .O(rin_12_fu_674_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_948[2]_i_1 
       (.I0(\rin_12_reg_948_reg[7]_0 [2]),
        .I1(rk_load_25_reg_858[2]),
        .O(rin_12_fu_674_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_948[3]_i_1 
       (.I0(\rin_12_reg_948_reg[7]_0 [3]),
        .I1(rk_load_25_reg_858[3]),
        .O(rin_12_fu_674_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_948[4]_i_1 
       (.I0(\rin_12_reg_948_reg[7]_0 [4]),
        .I1(rk_load_25_reg_858[4]),
        .O(rin_12_fu_674_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_948[5]_i_1 
       (.I0(\rin_12_reg_948_reg[7]_0 [5]),
        .I1(rk_load_25_reg_858[5]),
        .O(rin_12_fu_674_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_948[6]_i_1 
       (.I0(\rin_12_reg_948_reg[7]_0 [6]),
        .I1(rk_load_25_reg_858[6]),
        .O(rin_12_fu_674_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_948[7]_i_1 
       (.I0(\rin_12_reg_948_reg[7]_0 [7]),
        .I1(rk_load_25_reg_858[7]),
        .O(rin_12_fu_674_p2[7]));
  FDRE \rin_12_reg_948_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_12_fu_674_p2[0]),
        .Q(rin_12_reg_948[0]),
        .R(1'b0));
  FDRE \rin_12_reg_948_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_12_fu_674_p2[1]),
        .Q(rin_12_reg_948[1]),
        .R(1'b0));
  FDRE \rin_12_reg_948_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_12_fu_674_p2[2]),
        .Q(rin_12_reg_948[2]),
        .R(1'b0));
  FDRE \rin_12_reg_948_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_12_fu_674_p2[3]),
        .Q(rin_12_reg_948[3]),
        .R(1'b0));
  FDRE \rin_12_reg_948_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_12_fu_674_p2[4]),
        .Q(rin_12_reg_948[4]),
        .R(1'b0));
  FDRE \rin_12_reg_948_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_12_fu_674_p2[5]),
        .Q(rin_12_reg_948[5]),
        .R(1'b0));
  FDRE \rin_12_reg_948_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_12_fu_674_p2[6]),
        .Q(rin_12_reg_948[6]),
        .R(1'b0));
  FDRE \rin_12_reg_948_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_12_fu_674_p2[7]),
        .Q(rin_12_reg_948[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_953[0]_i_1 
       (.I0(\rin_13_reg_953_reg[7]_0 [0]),
        .I1(rk_load_26_reg_868[0]),
        .O(rin_13_fu_680_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_953[1]_i_1 
       (.I0(\rin_13_reg_953_reg[7]_0 [1]),
        .I1(rk_load_26_reg_868[1]),
        .O(rin_13_fu_680_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_953[2]_i_1 
       (.I0(\rin_13_reg_953_reg[7]_0 [2]),
        .I1(rk_load_26_reg_868[2]),
        .O(rin_13_fu_680_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_953[3]_i_1 
       (.I0(\rin_13_reg_953_reg[7]_0 [3]),
        .I1(rk_load_26_reg_868[3]),
        .O(rin_13_fu_680_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_953[4]_i_1 
       (.I0(\rin_13_reg_953_reg[7]_0 [4]),
        .I1(rk_load_26_reg_868[4]),
        .O(rin_13_fu_680_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_953[5]_i_1 
       (.I0(\rin_13_reg_953_reg[7]_0 [5]),
        .I1(rk_load_26_reg_868[5]),
        .O(rin_13_fu_680_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_953[6]_i_1 
       (.I0(\rin_13_reg_953_reg[7]_0 [6]),
        .I1(rk_load_26_reg_868[6]),
        .O(rin_13_fu_680_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_953[7]_i_1 
       (.I0(\rin_13_reg_953_reg[7]_0 [7]),
        .I1(rk_load_26_reg_868[7]),
        .O(rin_13_fu_680_p2[7]));
  FDRE \rin_13_reg_953_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_13_fu_680_p2[0]),
        .Q(rin_13_reg_953[0]),
        .R(1'b0));
  FDRE \rin_13_reg_953_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_13_fu_680_p2[1]),
        .Q(rin_13_reg_953[1]),
        .R(1'b0));
  FDRE \rin_13_reg_953_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_13_fu_680_p2[2]),
        .Q(rin_13_reg_953[2]),
        .R(1'b0));
  FDRE \rin_13_reg_953_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_13_fu_680_p2[3]),
        .Q(rin_13_reg_953[3]),
        .R(1'b0));
  FDRE \rin_13_reg_953_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_13_fu_680_p2[4]),
        .Q(rin_13_reg_953[4]),
        .R(1'b0));
  FDRE \rin_13_reg_953_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_13_fu_680_p2[5]),
        .Q(rin_13_reg_953[5]),
        .R(1'b0));
  FDRE \rin_13_reg_953_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_13_fu_680_p2[6]),
        .Q(rin_13_reg_953[6]),
        .R(1'b0));
  FDRE \rin_13_reg_953_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_13_fu_680_p2[7]),
        .Q(rin_13_reg_953[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_14_reg_958[0]_i_1 
       (.I0(\rin_14_reg_958_reg[7]_0 [0]),
        .I1(rk_load_27_reg_878[0]),
        .O(rin_14_fu_686_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_14_reg_958[1]_i_1 
       (.I0(\rin_14_reg_958_reg[7]_0 [1]),
        .I1(rk_load_27_reg_878[1]),
        .O(rin_14_fu_686_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_14_reg_958[2]_i_1 
       (.I0(\rin_14_reg_958_reg[7]_0 [2]),
        .I1(rk_load_27_reg_878[2]),
        .O(rin_14_fu_686_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_14_reg_958[3]_i_1 
       (.I0(\rin_14_reg_958_reg[7]_0 [3]),
        .I1(rk_load_27_reg_878[3]),
        .O(rin_14_fu_686_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_14_reg_958[4]_i_1 
       (.I0(\rin_14_reg_958_reg[7]_0 [4]),
        .I1(rk_load_27_reg_878[4]),
        .O(rin_14_fu_686_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_14_reg_958[5]_i_1 
       (.I0(\rin_14_reg_958_reg[7]_0 [5]),
        .I1(rk_load_27_reg_878[5]),
        .O(rin_14_fu_686_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_14_reg_958[6]_i_1 
       (.I0(\rin_14_reg_958_reg[7]_0 [6]),
        .I1(rk_load_27_reg_878[6]),
        .O(rin_14_fu_686_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_14_reg_958[7]_i_1 
       (.I0(\rin_14_reg_958_reg[7]_0 [7]),
        .I1(rk_load_27_reg_878[7]),
        .O(rin_14_fu_686_p2[7]));
  FDRE \rin_14_reg_958_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_14_fu_686_p2[0]),
        .Q(rin_14_reg_958[0]),
        .R(1'b0));
  FDRE \rin_14_reg_958_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_14_fu_686_p2[1]),
        .Q(rin_14_reg_958[1]),
        .R(1'b0));
  FDRE \rin_14_reg_958_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_14_fu_686_p2[2]),
        .Q(rin_14_reg_958[2]),
        .R(1'b0));
  FDRE \rin_14_reg_958_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_14_fu_686_p2[3]),
        .Q(rin_14_reg_958[3]),
        .R(1'b0));
  FDRE \rin_14_reg_958_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_14_fu_686_p2[4]),
        .Q(rin_14_reg_958[4]),
        .R(1'b0));
  FDRE \rin_14_reg_958_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_14_fu_686_p2[5]),
        .Q(rin_14_reg_958[5]),
        .R(1'b0));
  FDRE \rin_14_reg_958_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_14_fu_686_p2[6]),
        .Q(rin_14_reg_958[6]),
        .R(1'b0));
  FDRE \rin_14_reg_958_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_14_fu_686_p2[7]),
        .Q(rin_14_reg_958[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_963[0]_i_1 
       (.I0(\rin_15_reg_963_reg[7]_0 [0]),
        .I1(rk_load_28_reg_883[0]),
        .O(rin_15_fu_692_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_963[1]_i_1 
       (.I0(\rin_15_reg_963_reg[7]_0 [1]),
        .I1(rk_load_28_reg_883[1]),
        .O(rin_15_fu_692_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_963[2]_i_1 
       (.I0(\rin_15_reg_963_reg[7]_0 [2]),
        .I1(rk_load_28_reg_883[2]),
        .O(rin_15_fu_692_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_963[3]_i_1 
       (.I0(\rin_15_reg_963_reg[7]_0 [3]),
        .I1(rk_load_28_reg_883[3]),
        .O(rin_15_fu_692_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_963[4]_i_1 
       (.I0(\rin_15_reg_963_reg[7]_0 [4]),
        .I1(rk_load_28_reg_883[4]),
        .O(rin_15_fu_692_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_963[5]_i_1 
       (.I0(\rin_15_reg_963_reg[7]_0 [5]),
        .I1(rk_load_28_reg_883[5]),
        .O(rin_15_fu_692_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_963[6]_i_1 
       (.I0(\rin_15_reg_963_reg[7]_0 [6]),
        .I1(rk_load_28_reg_883[6]),
        .O(rin_15_fu_692_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_963[7]_i_1 
       (.I0(\rin_15_reg_963_reg[7]_0 [7]),
        .I1(rk_load_28_reg_883[7]),
        .O(rin_15_fu_692_p2[7]));
  FDRE \rin_15_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_15_fu_692_p2[0]),
        .Q(rin_15_reg_963[0]),
        .R(1'b0));
  FDRE \rin_15_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_15_fu_692_p2[1]),
        .Q(rin_15_reg_963[1]),
        .R(1'b0));
  FDRE \rin_15_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_15_fu_692_p2[2]),
        .Q(rin_15_reg_963[2]),
        .R(1'b0));
  FDRE \rin_15_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_15_fu_692_p2[3]),
        .Q(rin_15_reg_963[3]),
        .R(1'b0));
  FDRE \rin_15_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_15_fu_692_p2[4]),
        .Q(rin_15_reg_963[4]),
        .R(1'b0));
  FDRE \rin_15_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_15_fu_692_p2[5]),
        .Q(rin_15_reg_963[5]),
        .R(1'b0));
  FDRE \rin_15_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_15_fu_692_p2[6]),
        .Q(rin_15_reg_963[6]),
        .R(1'b0));
  FDRE \rin_15_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_15_fu_692_p2[7]),
        .Q(rin_15_reg_963[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_928[0]_i_1 
       (.I0(\rin_4_reg_928_reg[7]_0 [0]),
        .I1(reg_549[0]),
        .O(rin_4_fu_648_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_928[1]_i_1 
       (.I0(\rin_4_reg_928_reg[7]_0 [1]),
        .I1(reg_549[1]),
        .O(rin_4_fu_648_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_928[2]_i_1 
       (.I0(\rin_4_reg_928_reg[7]_0 [2]),
        .I1(reg_549[2]),
        .O(rin_4_fu_648_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_928[3]_i_1 
       (.I0(\rin_4_reg_928_reg[7]_0 [3]),
        .I1(reg_549[3]),
        .O(rin_4_fu_648_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_928[4]_i_1 
       (.I0(\rin_4_reg_928_reg[7]_0 [4]),
        .I1(reg_549[4]),
        .O(rin_4_fu_648_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_928[5]_i_1 
       (.I0(\rin_4_reg_928_reg[7]_0 [5]),
        .I1(reg_549[5]),
        .O(rin_4_fu_648_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_928[6]_i_1 
       (.I0(\rin_4_reg_928_reg[7]_0 [6]),
        .I1(reg_549[6]),
        .O(rin_4_fu_648_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_928[7]_i_1 
       (.I0(\rin_4_reg_928_reg[7]_0 [7]),
        .I1(reg_549[7]),
        .O(rin_4_fu_648_p2[7]));
  FDRE \rin_4_reg_928_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_4_fu_648_p2[0]),
        .Q(rin_4_reg_928[0]),
        .R(1'b0));
  FDRE \rin_4_reg_928_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_4_fu_648_p2[1]),
        .Q(rin_4_reg_928[1]),
        .R(1'b0));
  FDRE \rin_4_reg_928_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_4_fu_648_p2[2]),
        .Q(rin_4_reg_928[2]),
        .R(1'b0));
  FDRE \rin_4_reg_928_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_4_fu_648_p2[3]),
        .Q(rin_4_reg_928[3]),
        .R(1'b0));
  FDRE \rin_4_reg_928_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_4_fu_648_p2[4]),
        .Q(rin_4_reg_928[4]),
        .R(1'b0));
  FDRE \rin_4_reg_928_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_4_fu_648_p2[5]),
        .Q(rin_4_reg_928[5]),
        .R(1'b0));
  FDRE \rin_4_reg_928_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_4_fu_648_p2[6]),
        .Q(rin_4_reg_928[6]),
        .R(1'b0));
  FDRE \rin_4_reg_928_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_4_fu_648_p2[7]),
        .Q(rin_4_reg_928[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_933[0]_i_1 
       (.I0(\rin_5_reg_933_reg[7]_0 [0]),
        .I1(reg_553[0]),
        .O(rin_5_fu_655_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_933[1]_i_1 
       (.I0(\rin_5_reg_933_reg[7]_0 [1]),
        .I1(reg_553[1]),
        .O(rin_5_fu_655_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_933[2]_i_1 
       (.I0(\rin_5_reg_933_reg[7]_0 [2]),
        .I1(reg_553[2]),
        .O(rin_5_fu_655_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_933[3]_i_1 
       (.I0(\rin_5_reg_933_reg[7]_0 [3]),
        .I1(reg_553[3]),
        .O(rin_5_fu_655_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_933[4]_i_1 
       (.I0(\rin_5_reg_933_reg[7]_0 [4]),
        .I1(reg_553[4]),
        .O(rin_5_fu_655_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_933[5]_i_1 
       (.I0(\rin_5_reg_933_reg[7]_0 [5]),
        .I1(reg_553[5]),
        .O(rin_5_fu_655_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_933[6]_i_1 
       (.I0(\rin_5_reg_933_reg[7]_0 [6]),
        .I1(reg_553[6]),
        .O(rin_5_fu_655_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_933[7]_i_1 
       (.I0(\rin_5_reg_933_reg[7]_0 [7]),
        .I1(reg_553[7]),
        .O(rin_5_fu_655_p2[7]));
  FDRE \rin_5_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_5_fu_655_p2[0]),
        .Q(rin_5_reg_933[0]),
        .R(1'b0));
  FDRE \rin_5_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_5_fu_655_p2[1]),
        .Q(rin_5_reg_933[1]),
        .R(1'b0));
  FDRE \rin_5_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_5_fu_655_p2[2]),
        .Q(rin_5_reg_933[2]),
        .R(1'b0));
  FDRE \rin_5_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_5_fu_655_p2[3]),
        .Q(rin_5_reg_933[3]),
        .R(1'b0));
  FDRE \rin_5_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_5_fu_655_p2[4]),
        .Q(rin_5_reg_933[4]),
        .R(1'b0));
  FDRE \rin_5_reg_933_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_5_fu_655_p2[5]),
        .Q(rin_5_reg_933[5]),
        .R(1'b0));
  FDRE \rin_5_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_5_fu_655_p2[6]),
        .Q(rin_5_reg_933[6]),
        .R(1'b0));
  FDRE \rin_5_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_5_fu_655_p2[7]),
        .Q(rin_5_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_938[0]_i_1 
       (.I0(\rin_6_reg_938_reg[7]_0 [0]),
        .I1(rk_load_23_reg_838[0]),
        .O(rin_6_fu_662_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_938[1]_i_1 
       (.I0(\rin_6_reg_938_reg[7]_0 [1]),
        .I1(rk_load_23_reg_838[1]),
        .O(rin_6_fu_662_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_938[2]_i_1 
       (.I0(\rin_6_reg_938_reg[7]_0 [2]),
        .I1(rk_load_23_reg_838[2]),
        .O(rin_6_fu_662_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_938[3]_i_1 
       (.I0(\rin_6_reg_938_reg[7]_0 [3]),
        .I1(rk_load_23_reg_838[3]),
        .O(rin_6_fu_662_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_938[4]_i_1 
       (.I0(\rin_6_reg_938_reg[7]_0 [4]),
        .I1(rk_load_23_reg_838[4]),
        .O(rin_6_fu_662_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_938[5]_i_1 
       (.I0(\rin_6_reg_938_reg[7]_0 [5]),
        .I1(rk_load_23_reg_838[5]),
        .O(rin_6_fu_662_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_938[6]_i_1 
       (.I0(\rin_6_reg_938_reg[7]_0 [6]),
        .I1(rk_load_23_reg_838[6]),
        .O(rin_6_fu_662_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_938[7]_i_1 
       (.I0(\rin_6_reg_938_reg[7]_0 [7]),
        .I1(rk_load_23_reg_838[7]),
        .O(rin_6_fu_662_p2[7]));
  FDRE \rin_6_reg_938_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_6_fu_662_p2[0]),
        .Q(rin_6_reg_938[0]),
        .R(1'b0));
  FDRE \rin_6_reg_938_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_6_fu_662_p2[1]),
        .Q(rin_6_reg_938[1]),
        .R(1'b0));
  FDRE \rin_6_reg_938_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_6_fu_662_p2[2]),
        .Q(rin_6_reg_938[2]),
        .R(1'b0));
  FDRE \rin_6_reg_938_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_6_fu_662_p2[3]),
        .Q(rin_6_reg_938[3]),
        .R(1'b0));
  FDRE \rin_6_reg_938_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_6_fu_662_p2[4]),
        .Q(rin_6_reg_938[4]),
        .R(1'b0));
  FDRE \rin_6_reg_938_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_6_fu_662_p2[5]),
        .Q(rin_6_reg_938[5]),
        .R(1'b0));
  FDRE \rin_6_reg_938_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_6_fu_662_p2[6]),
        .Q(rin_6_reg_938[6]),
        .R(1'b0));
  FDRE \rin_6_reg_938_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_6_fu_662_p2[7]),
        .Q(rin_6_reg_938[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_943[0]_i_1 
       (.I0(\rin_7_reg_943_reg[7]_0 [0]),
        .I1(rk_load_24_reg_843[0]),
        .O(rin_7_fu_668_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_943[1]_i_1 
       (.I0(\rin_7_reg_943_reg[7]_0 [1]),
        .I1(rk_load_24_reg_843[1]),
        .O(rin_7_fu_668_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_943[2]_i_1 
       (.I0(\rin_7_reg_943_reg[7]_0 [2]),
        .I1(rk_load_24_reg_843[2]),
        .O(rin_7_fu_668_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_943[3]_i_1 
       (.I0(\rin_7_reg_943_reg[7]_0 [3]),
        .I1(rk_load_24_reg_843[3]),
        .O(rin_7_fu_668_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_943[4]_i_1 
       (.I0(\rin_7_reg_943_reg[7]_0 [4]),
        .I1(rk_load_24_reg_843[4]),
        .O(rin_7_fu_668_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_943[5]_i_1 
       (.I0(\rin_7_reg_943_reg[7]_0 [5]),
        .I1(rk_load_24_reg_843[5]),
        .O(rin_7_fu_668_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_943[6]_i_1 
       (.I0(\rin_7_reg_943_reg[7]_0 [6]),
        .I1(rk_load_24_reg_843[6]),
        .O(rin_7_fu_668_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_943[7]_i_1 
       (.I0(\rin_7_reg_943_reg[7]_0 [7]),
        .I1(rk_load_24_reg_843[7]),
        .O(rin_7_fu_668_p2[7]));
  FDRE \rin_7_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_7_fu_668_p2[0]),
        .Q(rin_7_reg_943[0]),
        .R(1'b0));
  FDRE \rin_7_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_7_fu_668_p2[1]),
        .Q(rin_7_reg_943[1]),
        .R(1'b0));
  FDRE \rin_7_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_7_fu_668_p2[2]),
        .Q(rin_7_reg_943[2]),
        .R(1'b0));
  FDRE \rin_7_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_7_fu_668_p2[3]),
        .Q(rin_7_reg_943[3]),
        .R(1'b0));
  FDRE \rin_7_reg_943_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_7_fu_668_p2[4]),
        .Q(rin_7_reg_943[4]),
        .R(1'b0));
  FDRE \rin_7_reg_943_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_7_fu_668_p2[5]),
        .Q(rin_7_reg_943[5]),
        .R(1'b0));
  FDRE \rin_7_reg_943_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_7_fu_668_p2[6]),
        .Q(rin_7_reg_943[6]),
        .R(1'b0));
  FDRE \rin_7_reg_943_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(rin_7_fu_668_p2[7]),
        .Q(rin_7_reg_943[7]),
        .R(1'b0));
  FDRE \rk_load_23_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[0]),
        .Q(rk_load_23_reg_838[0]),
        .R(1'b0));
  FDRE \rk_load_23_reg_838_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[1]),
        .Q(rk_load_23_reg_838[1]),
        .R(1'b0));
  FDRE \rk_load_23_reg_838_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[2]),
        .Q(rk_load_23_reg_838[2]),
        .R(1'b0));
  FDRE \rk_load_23_reg_838_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[3]),
        .Q(rk_load_23_reg_838[3]),
        .R(1'b0));
  FDRE \rk_load_23_reg_838_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[4]),
        .Q(rk_load_23_reg_838[4]),
        .R(1'b0));
  FDRE \rk_load_23_reg_838_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[5]),
        .Q(rk_load_23_reg_838[5]),
        .R(1'b0));
  FDRE \rk_load_23_reg_838_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[6]),
        .Q(rk_load_23_reg_838[6]),
        .R(1'b0));
  FDRE \rk_load_23_reg_838_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[7]),
        .Q(rk_load_23_reg_838[7]),
        .R(1'b0));
  FDRE \rk_load_24_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[0]),
        .Q(rk_load_24_reg_843[0]),
        .R(1'b0));
  FDRE \rk_load_24_reg_843_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[1]),
        .Q(rk_load_24_reg_843[1]),
        .R(1'b0));
  FDRE \rk_load_24_reg_843_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[2]),
        .Q(rk_load_24_reg_843[2]),
        .R(1'b0));
  FDRE \rk_load_24_reg_843_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[3]),
        .Q(rk_load_24_reg_843[3]),
        .R(1'b0));
  FDRE \rk_load_24_reg_843_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[4]),
        .Q(rk_load_24_reg_843[4]),
        .R(1'b0));
  FDRE \rk_load_24_reg_843_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[5]),
        .Q(rk_load_24_reg_843[5]),
        .R(1'b0));
  FDRE \rk_load_24_reg_843_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[6]),
        .Q(rk_load_24_reg_843[6]),
        .R(1'b0));
  FDRE \rk_load_24_reg_843_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[7]),
        .Q(rk_load_24_reg_843[7]),
        .R(1'b0));
  FDRE \rk_load_25_reg_858_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[0]),
        .Q(rk_load_25_reg_858[0]),
        .R(1'b0));
  FDRE \rk_load_25_reg_858_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[1]),
        .Q(rk_load_25_reg_858[1]),
        .R(1'b0));
  FDRE \rk_load_25_reg_858_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[2]),
        .Q(rk_load_25_reg_858[2]),
        .R(1'b0));
  FDRE \rk_load_25_reg_858_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[3]),
        .Q(rk_load_25_reg_858[3]),
        .R(1'b0));
  FDRE \rk_load_25_reg_858_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[4]),
        .Q(rk_load_25_reg_858[4]),
        .R(1'b0));
  FDRE \rk_load_25_reg_858_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[5]),
        .Q(rk_load_25_reg_858[5]),
        .R(1'b0));
  FDRE \rk_load_25_reg_858_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[6]),
        .Q(rk_load_25_reg_858[6]),
        .R(1'b0));
  FDRE \rk_load_25_reg_858_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[7]),
        .Q(rk_load_25_reg_858[7]),
        .R(1'b0));
  FDRE \rk_load_26_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[0]),
        .Q(rk_load_26_reg_868[0]),
        .R(1'b0));
  FDRE \rk_load_26_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[1]),
        .Q(rk_load_26_reg_868[1]),
        .R(1'b0));
  FDRE \rk_load_26_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[2]),
        .Q(rk_load_26_reg_868[2]),
        .R(1'b0));
  FDRE \rk_load_26_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[3]),
        .Q(rk_load_26_reg_868[3]),
        .R(1'b0));
  FDRE \rk_load_26_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[4]),
        .Q(rk_load_26_reg_868[4]),
        .R(1'b0));
  FDRE \rk_load_26_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[5]),
        .Q(rk_load_26_reg_868[5]),
        .R(1'b0));
  FDRE \rk_load_26_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[6]),
        .Q(rk_load_26_reg_868[6]),
        .R(1'b0));
  FDRE \rk_load_26_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[7]),
        .Q(rk_load_26_reg_868[7]),
        .R(1'b0));
  FDRE \rk_load_27_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[0]),
        .Q(rk_load_27_reg_878[0]),
        .R(1'b0));
  FDRE \rk_load_27_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[1]),
        .Q(rk_load_27_reg_878[1]),
        .R(1'b0));
  FDRE \rk_load_27_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[2]),
        .Q(rk_load_27_reg_878[2]),
        .R(1'b0));
  FDRE \rk_load_27_reg_878_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[3]),
        .Q(rk_load_27_reg_878[3]),
        .R(1'b0));
  FDRE \rk_load_27_reg_878_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[4]),
        .Q(rk_load_27_reg_878[4]),
        .R(1'b0));
  FDRE \rk_load_27_reg_878_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[5]),
        .Q(rk_load_27_reg_878[5]),
        .R(1'b0));
  FDRE \rk_load_27_reg_878_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[6]),
        .Q(rk_load_27_reg_878[6]),
        .R(1'b0));
  FDRE \rk_load_27_reg_878_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[7]),
        .Q(rk_load_27_reg_878[7]),
        .R(1'b0));
  FDRE \rk_load_28_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[0]),
        .Q(rk_load_28_reg_883[0]),
        .R(1'b0));
  FDRE \rk_load_28_reg_883_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[1]),
        .Q(rk_load_28_reg_883[1]),
        .R(1'b0));
  FDRE \rk_load_28_reg_883_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[2]),
        .Q(rk_load_28_reg_883[2]),
        .R(1'b0));
  FDRE \rk_load_28_reg_883_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[3]),
        .Q(rk_load_28_reg_883[3]),
        .R(1'b0));
  FDRE \rk_load_28_reg_883_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[4]),
        .Q(rk_load_28_reg_883[4]),
        .R(1'b0));
  FDRE \rk_load_28_reg_883_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[5]),
        .Q(rk_load_28_reg_883[5]),
        .R(1'b0));
  FDRE \rk_load_28_reg_883_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[6]),
        .Q(rk_load_28_reg_883[6]),
        .R(1'b0));
  FDRE \rk_load_28_reg_883_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[7]),
        .Q(rk_load_28_reg_883[7]),
        .R(1'b0));
  FDRE \rout_10_reg_1005_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_10[0]),
        .Q(rout_10_reg_1005[0]),
        .R(1'b0));
  FDRE \rout_10_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_10[1]),
        .Q(rout_10_reg_1005[1]),
        .R(1'b0));
  FDRE \rout_10_reg_1005_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_10[2]),
        .Q(rout_10_reg_1005[2]),
        .R(1'b0));
  FDRE \rout_10_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_10[3]),
        .Q(rout_10_reg_1005[3]),
        .R(1'b0));
  FDRE \rout_10_reg_1005_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_10[4]),
        .Q(rout_10_reg_1005[4]),
        .R(1'b0));
  FDRE \rout_10_reg_1005_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_10[5]),
        .Q(rout_10_reg_1005[5]),
        .R(1'b0));
  FDRE \rout_10_reg_1005_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_10[6]),
        .Q(rout_10_reg_1005[6]),
        .R(1'b0));
  FDRE \rout_10_reg_1005_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_10[7]),
        .Q(rout_10_reg_1005[7]),
        .R(1'b0));
  FDRE \rout_11_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_11[0]),
        .Q(rout_11_reg_1010[0]),
        .R(1'b0));
  FDRE \rout_11_reg_1010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_11[1]),
        .Q(rout_11_reg_1010[1]),
        .R(1'b0));
  FDRE \rout_11_reg_1010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_11[2]),
        .Q(rout_11_reg_1010[2]),
        .R(1'b0));
  FDRE \rout_11_reg_1010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_11[3]),
        .Q(rout_11_reg_1010[3]),
        .R(1'b0));
  FDRE \rout_11_reg_1010_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_11[4]),
        .Q(rout_11_reg_1010[4]),
        .R(1'b0));
  FDRE \rout_11_reg_1010_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_11[5]),
        .Q(rout_11_reg_1010[5]),
        .R(1'b0));
  FDRE \rout_11_reg_1010_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_11[6]),
        .Q(rout_11_reg_1010[6]),
        .R(1'b0));
  FDRE \rout_11_reg_1010_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_11[7]),
        .Q(rout_11_reg_1010[7]),
        .R(1'b0));
  FDRE \rout_1_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_1[0]),
        .Q(rout_1_reg_980[0]),
        .R(1'b0));
  FDRE \rout_1_reg_980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_1[1]),
        .Q(rout_1_reg_980[1]),
        .R(1'b0));
  FDRE \rout_1_reg_980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_1[2]),
        .Q(rout_1_reg_980[2]),
        .R(1'b0));
  FDRE \rout_1_reg_980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_1[3]),
        .Q(rout_1_reg_980[3]),
        .R(1'b0));
  FDRE \rout_1_reg_980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_1[4]),
        .Q(rout_1_reg_980[4]),
        .R(1'b0));
  FDRE \rout_1_reg_980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_1[5]),
        .Q(rout_1_reg_980[5]),
        .R(1'b0));
  FDRE \rout_1_reg_980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_1[6]),
        .Q(rout_1_reg_980[6]),
        .R(1'b0));
  FDRE \rout_1_reg_980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_1[7]),
        .Q(rout_1_reg_980[7]),
        .R(1'b0));
  FDRE \rout_2_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_2[0]),
        .Q(rout_2_reg_985[0]),
        .R(1'b0));
  FDRE \rout_2_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_2[1]),
        .Q(rout_2_reg_985[1]),
        .R(1'b0));
  FDRE \rout_2_reg_985_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_2[2]),
        .Q(rout_2_reg_985[2]),
        .R(1'b0));
  FDRE \rout_2_reg_985_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_2[3]),
        .Q(rout_2_reg_985[3]),
        .R(1'b0));
  FDRE \rout_2_reg_985_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_2[4]),
        .Q(rout_2_reg_985[4]),
        .R(1'b0));
  FDRE \rout_2_reg_985_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_2[5]),
        .Q(rout_2_reg_985[5]),
        .R(1'b0));
  FDRE \rout_2_reg_985_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_2[6]),
        .Q(rout_2_reg_985[6]),
        .R(1'b0));
  FDRE \rout_2_reg_985_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_2[7]),
        .Q(rout_2_reg_985[7]),
        .R(1'b0));
  FDRE \rout_3_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_3[0]),
        .Q(rout_3_reg_990[0]),
        .R(1'b0));
  FDRE \rout_3_reg_990_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_3[1]),
        .Q(rout_3_reg_990[1]),
        .R(1'b0));
  FDRE \rout_3_reg_990_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_3[2]),
        .Q(rout_3_reg_990[2]),
        .R(1'b0));
  FDRE \rout_3_reg_990_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_3[3]),
        .Q(rout_3_reg_990[3]),
        .R(1'b0));
  FDRE \rout_3_reg_990_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_3[4]),
        .Q(rout_3_reg_990[4]),
        .R(1'b0));
  FDRE \rout_3_reg_990_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_3[5]),
        .Q(rout_3_reg_990[5]),
        .R(1'b0));
  FDRE \rout_3_reg_990_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_3[6]),
        .Q(rout_3_reg_990[6]),
        .R(1'b0));
  FDRE \rout_3_reg_990_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_3[7]),
        .Q(rout_3_reg_990[7]),
        .R(1'b0));
  FDRE \rout_8_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_8[0]),
        .Q(rout_8_reg_995[0]),
        .R(1'b0));
  FDRE \rout_8_reg_995_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_8[1]),
        .Q(rout_8_reg_995[1]),
        .R(1'b0));
  FDRE \rout_8_reg_995_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_8[2]),
        .Q(rout_8_reg_995[2]),
        .R(1'b0));
  FDRE \rout_8_reg_995_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_8[3]),
        .Q(rout_8_reg_995[3]),
        .R(1'b0));
  FDRE \rout_8_reg_995_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_8[4]),
        .Q(rout_8_reg_995[4]),
        .R(1'b0));
  FDRE \rout_8_reg_995_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_8[5]),
        .Q(rout_8_reg_995[5]),
        .R(1'b0));
  FDRE \rout_8_reg_995_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_8[6]),
        .Q(rout_8_reg_995[6]),
        .R(1'b0));
  FDRE \rout_8_reg_995_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_8[7]),
        .Q(rout_8_reg_995[7]),
        .R(1'b0));
  FDRE \rout_9_reg_1000_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_9[0]),
        .Q(rout_9_reg_1000[0]),
        .R(1'b0));
  FDRE \rout_9_reg_1000_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_9[1]),
        .Q(rout_9_reg_1000[1]),
        .R(1'b0));
  FDRE \rout_9_reg_1000_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_9[2]),
        .Q(rout_9_reg_1000[2]),
        .R(1'b0));
  FDRE \rout_9_reg_1000_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_9[3]),
        .Q(rout_9_reg_1000[3]),
        .R(1'b0));
  FDRE \rout_9_reg_1000_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_9[4]),
        .Q(rout_9_reg_1000[4]),
        .R(1'b0));
  FDRE \rout_9_reg_1000_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_9[5]),
        .Q(rout_9_reg_1000[5]),
        .R(1'b0));
  FDRE \rout_9_reg_1000_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_9[6]),
        .Q(rout_9_reg_1000[6]),
        .R(1'b0));
  FDRE \rout_9_reg_1000_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_9[7]),
        .Q(rout_9_reg_1000[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_808[5]_i_1 
       (.I0(r_1_reg_297[1]),
        .I1(ap_CS_fsm_state1),
        .I2(shl_ln_reg_808[5]),
        .O(\shl_ln_reg_808[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_808[6]_i_1 
       (.I0(r_1_reg_297[2]),
        .I1(ap_CS_fsm_state1),
        .I2(shl_ln_reg_808[6]),
        .O(\shl_ln_reg_808[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_808[7]_i_1 
       (.I0(r_1_reg_297[0]),
        .I1(ap_CS_fsm_state1),
        .I2(shl_ln_reg_808[7]),
        .O(\shl_ln_reg_808[7]_i_1_n_0 ));
  FDRE \shl_ln_reg_808_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_808[5]_i_1_n_0 ),
        .Q(shl_ln_reg_808[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_808_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_808[6]_i_1_n_0 ),
        .Q(shl_ln_reg_808[6]),
        .R(1'b0));
  FDRE \shl_ln_reg_808_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_808[7]_i_1_n_0 ),
        .Q(shl_ln_reg_808[7]),
        .R(1'b0));
  FDRE \xor_ln124_587_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\xor_ln124_587_reg_1030_reg[7]_0 [0]),
        .Q(xor_ln124_587_reg_1030[0]),
        .R(1'b0));
  FDRE \xor_ln124_587_reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\xor_ln124_587_reg_1030_reg[7]_0 [1]),
        .Q(xor_ln124_587_reg_1030[1]),
        .R(1'b0));
  FDRE \xor_ln124_587_reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\xor_ln124_587_reg_1030_reg[7]_0 [2]),
        .Q(xor_ln124_587_reg_1030[2]),
        .R(1'b0));
  FDRE \xor_ln124_587_reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\xor_ln124_587_reg_1030_reg[7]_0 [3]),
        .Q(xor_ln124_587_reg_1030[3]),
        .R(1'b0));
  FDRE \xor_ln124_587_reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\xor_ln124_587_reg_1030_reg[7]_0 [4]),
        .Q(xor_ln124_587_reg_1030[4]),
        .R(1'b0));
  FDRE \xor_ln124_587_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\xor_ln124_587_reg_1030_reg[7]_0 [5]),
        .Q(xor_ln124_587_reg_1030[5]),
        .R(1'b0));
  FDRE \xor_ln124_587_reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\xor_ln124_587_reg_1030_reg[7]_0 [6]),
        .Q(xor_ln124_587_reg_1030[6]),
        .R(1'b0));
  FDRE \xor_ln124_587_reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\xor_ln124_587_reg_1030_reg[7]_0 [7]),
        .Q(xor_ln124_587_reg_1030[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_588_reg_1080[0]_i_1 
       (.I0(call_ret_reg_968_6[0]),
        .I1(reg_553[0]),
        .O(xor_ln124_588_fu_785_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_588_reg_1080[1]_i_1 
       (.I0(call_ret_reg_968_6[1]),
        .I1(reg_553[1]),
        .O(xor_ln124_588_fu_785_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_588_reg_1080[2]_i_1 
       (.I0(call_ret_reg_968_6[2]),
        .I1(reg_553[2]),
        .O(xor_ln124_588_fu_785_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_588_reg_1080[3]_i_1 
       (.I0(call_ret_reg_968_6[3]),
        .I1(reg_553[3]),
        .O(xor_ln124_588_fu_785_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_588_reg_1080[4]_i_1 
       (.I0(call_ret_reg_968_6[4]),
        .I1(reg_553[4]),
        .O(xor_ln124_588_fu_785_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_588_reg_1080[5]_i_1 
       (.I0(call_ret_reg_968_6[5]),
        .I1(reg_553[5]),
        .O(xor_ln124_588_fu_785_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_588_reg_1080[6]_i_1 
       (.I0(call_ret_reg_968_6[6]),
        .I1(reg_553[6]),
        .O(xor_ln124_588_fu_785_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_588_reg_1080[7]_i_1 
       (.I0(call_ret_reg_968_6[7]),
        .I1(reg_553[7]),
        .O(xor_ln124_588_fu_785_p2[7]));
  FDRE \xor_ln124_588_reg_1080_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_588_fu_785_p2[0]),
        .Q(xor_ln124_588_reg_1080[0]),
        .R(1'b0));
  FDRE \xor_ln124_588_reg_1080_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_588_fu_785_p2[1]),
        .Q(xor_ln124_588_reg_1080[1]),
        .R(1'b0));
  FDRE \xor_ln124_588_reg_1080_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_588_fu_785_p2[2]),
        .Q(xor_ln124_588_reg_1080[2]),
        .R(1'b0));
  FDRE \xor_ln124_588_reg_1080_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_588_fu_785_p2[3]),
        .Q(xor_ln124_588_reg_1080[3]),
        .R(1'b0));
  FDRE \xor_ln124_588_reg_1080_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_588_fu_785_p2[4]),
        .Q(xor_ln124_588_reg_1080[4]),
        .R(1'b0));
  FDRE \xor_ln124_588_reg_1080_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_588_fu_785_p2[5]),
        .Q(xor_ln124_588_reg_1080[5]),
        .R(1'b0));
  FDRE \xor_ln124_588_reg_1080_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_588_fu_785_p2[6]),
        .Q(xor_ln124_588_reg_1080[6]),
        .R(1'b0));
  FDRE \xor_ln124_588_reg_1080_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_588_fu_785_p2[7]),
        .Q(xor_ln124_588_reg_1080[7]),
        .R(1'b0));
  FDRE \xor_ln124_589_reg_1040_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[9]_0 ),
        .D(\xor_ln124_589_reg_1040_reg[7]_0 [0]),
        .Q(xor_ln124_589_reg_1040[0]),
        .R(1'b0));
  FDRE \xor_ln124_589_reg_1040_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[9]_0 ),
        .D(\xor_ln124_589_reg_1040_reg[7]_0 [1]),
        .Q(xor_ln124_589_reg_1040[1]),
        .R(1'b0));
  FDRE \xor_ln124_589_reg_1040_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[9]_0 ),
        .D(\xor_ln124_589_reg_1040_reg[7]_0 [2]),
        .Q(xor_ln124_589_reg_1040[2]),
        .R(1'b0));
  FDRE \xor_ln124_589_reg_1040_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[9]_0 ),
        .D(\xor_ln124_589_reg_1040_reg[7]_0 [3]),
        .Q(xor_ln124_589_reg_1040[3]),
        .R(1'b0));
  FDRE \xor_ln124_589_reg_1040_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[9]_0 ),
        .D(\xor_ln124_589_reg_1040_reg[7]_0 [4]),
        .Q(xor_ln124_589_reg_1040[4]),
        .R(1'b0));
  FDRE \xor_ln124_589_reg_1040_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[9]_0 ),
        .D(\xor_ln124_589_reg_1040_reg[7]_0 [5]),
        .Q(xor_ln124_589_reg_1040[5]),
        .R(1'b0));
  FDRE \xor_ln124_589_reg_1040_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[9]_0 ),
        .D(\xor_ln124_589_reg_1040_reg[7]_0 [6]),
        .Q(xor_ln124_589_reg_1040[6]),
        .R(1'b0));
  FDRE \xor_ln124_589_reg_1040_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[9]_0 ),
        .D(\xor_ln124_589_reg_1040_reg[7]_0 [7]),
        .Q(xor_ln124_589_reg_1040[7]),
        .R(1'b0));
  FDRE \xor_ln124_590_reg_1055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_590_reg_1055_reg[7]_0 [0]),
        .Q(xor_ln124_590_reg_1055[0]),
        .R(1'b0));
  FDRE \xor_ln124_590_reg_1055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_590_reg_1055_reg[7]_0 [1]),
        .Q(xor_ln124_590_reg_1055[1]),
        .R(1'b0));
  FDRE \xor_ln124_590_reg_1055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_590_reg_1055_reg[7]_0 [2]),
        .Q(xor_ln124_590_reg_1055[2]),
        .R(1'b0));
  FDRE \xor_ln124_590_reg_1055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_590_reg_1055_reg[7]_0 [3]),
        .Q(xor_ln124_590_reg_1055[3]),
        .R(1'b0));
  FDRE \xor_ln124_590_reg_1055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_590_reg_1055_reg[7]_0 [4]),
        .Q(xor_ln124_590_reg_1055[4]),
        .R(1'b0));
  FDRE \xor_ln124_590_reg_1055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_590_reg_1055_reg[7]_0 [5]),
        .Q(xor_ln124_590_reg_1055[5]),
        .R(1'b0));
  FDRE \xor_ln124_590_reg_1055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_590_reg_1055_reg[7]_0 [6]),
        .Q(xor_ln124_590_reg_1055[6]),
        .R(1'b0));
  FDRE \xor_ln124_590_reg_1055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_590_reg_1055_reg[7]_0 [7]),
        .Q(xor_ln124_590_reg_1055[7]),
        .R(1'b0));
  FDRE \xor_ln124_591_reg_1065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_591_reg_1065_reg[7]_0 [0]),
        .Q(xor_ln124_591_reg_1065[0]),
        .R(1'b0));
  FDRE \xor_ln124_591_reg_1065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_591_reg_1065_reg[7]_0 [1]),
        .Q(xor_ln124_591_reg_1065[1]),
        .R(1'b0));
  FDRE \xor_ln124_591_reg_1065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_591_reg_1065_reg[7]_0 [2]),
        .Q(xor_ln124_591_reg_1065[2]),
        .R(1'b0));
  FDRE \xor_ln124_591_reg_1065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_591_reg_1065_reg[7]_0 [3]),
        .Q(xor_ln124_591_reg_1065[3]),
        .R(1'b0));
  FDRE \xor_ln124_591_reg_1065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_591_reg_1065_reg[7]_0 [4]),
        .Q(xor_ln124_591_reg_1065[4]),
        .R(1'b0));
  FDRE \xor_ln124_591_reg_1065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_591_reg_1065_reg[7]_0 [5]),
        .Q(xor_ln124_591_reg_1065[5]),
        .R(1'b0));
  FDRE \xor_ln124_591_reg_1065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_591_reg_1065_reg[7]_0 [6]),
        .Q(xor_ln124_591_reg_1065[6]),
        .R(1'b0));
  FDRE \xor_ln124_591_reg_1065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\xor_ln124_591_reg_1065_reg[7]_0 [7]),
        .Q(xor_ln124_591_reg_1065[7]),
        .R(1'b0));
  FDRE \xor_ln124_592_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_592_reg_1085_reg[7]_0 [0]),
        .Q(xor_ln124_592_reg_1085[0]),
        .R(1'b0));
  FDRE \xor_ln124_592_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_592_reg_1085_reg[7]_0 [1]),
        .Q(xor_ln124_592_reg_1085[1]),
        .R(1'b0));
  FDRE \xor_ln124_592_reg_1085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_592_reg_1085_reg[7]_0 [2]),
        .Q(xor_ln124_592_reg_1085[2]),
        .R(1'b0));
  FDRE \xor_ln124_592_reg_1085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_592_reg_1085_reg[7]_0 [3]),
        .Q(xor_ln124_592_reg_1085[3]),
        .R(1'b0));
  FDRE \xor_ln124_592_reg_1085_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_592_reg_1085_reg[7]_0 [4]),
        .Q(xor_ln124_592_reg_1085[4]),
        .R(1'b0));
  FDRE \xor_ln124_592_reg_1085_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_592_reg_1085_reg[7]_0 [5]),
        .Q(xor_ln124_592_reg_1085[5]),
        .R(1'b0));
  FDRE \xor_ln124_592_reg_1085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_592_reg_1085_reg[7]_0 [6]),
        .Q(xor_ln124_592_reg_1085[6]),
        .R(1'b0));
  FDRE \xor_ln124_592_reg_1085_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_592_reg_1085_reg[7]_0 [7]),
        .Q(xor_ln124_592_reg_1085[7]),
        .R(1'b0));
  FDRE \xor_ln124_593_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_593_reg_1090_reg[7]_0 [0]),
        .Q(xor_ln124_593_reg_1090[0]),
        .R(1'b0));
  FDRE \xor_ln124_593_reg_1090_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_593_reg_1090_reg[7]_0 [1]),
        .Q(xor_ln124_593_reg_1090[1]),
        .R(1'b0));
  FDRE \xor_ln124_593_reg_1090_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_593_reg_1090_reg[7]_0 [2]),
        .Q(xor_ln124_593_reg_1090[2]),
        .R(1'b0));
  FDRE \xor_ln124_593_reg_1090_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_593_reg_1090_reg[7]_0 [3]),
        .Q(xor_ln124_593_reg_1090[3]),
        .R(1'b0));
  FDRE \xor_ln124_593_reg_1090_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_593_reg_1090_reg[7]_0 [4]),
        .Q(xor_ln124_593_reg_1090[4]),
        .R(1'b0));
  FDRE \xor_ln124_593_reg_1090_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_593_reg_1090_reg[7]_0 [5]),
        .Q(xor_ln124_593_reg_1090[5]),
        .R(1'b0));
  FDRE \xor_ln124_593_reg_1090_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_593_reg_1090_reg[7]_0 [6]),
        .Q(xor_ln124_593_reg_1090[6]),
        .R(1'b0));
  FDRE \xor_ln124_593_reg_1090_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\xor_ln124_593_reg_1090_reg[7]_0 [7]),
        .Q(xor_ln124_593_reg_1090[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1075[0]_i_1 
       (.I0(call_ret_reg_968_4[0]),
        .I1(reg_549[0]),
        .O(xor_ln124_fu_779_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1075[1]_i_1 
       (.I0(call_ret_reg_968_4[1]),
        .I1(reg_549[1]),
        .O(xor_ln124_fu_779_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1075[2]_i_1 
       (.I0(call_ret_reg_968_4[2]),
        .I1(reg_549[2]),
        .O(xor_ln124_fu_779_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1075[3]_i_1 
       (.I0(call_ret_reg_968_4[3]),
        .I1(reg_549[3]),
        .O(xor_ln124_fu_779_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1075[4]_i_1 
       (.I0(call_ret_reg_968_4[4]),
        .I1(reg_549[4]),
        .O(xor_ln124_fu_779_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1075[5]_i_1 
       (.I0(call_ret_reg_968_4[5]),
        .I1(reg_549[5]),
        .O(xor_ln124_fu_779_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1075[6]_i_1 
       (.I0(call_ret_reg_968_4[6]),
        .I1(reg_549[6]),
        .O(xor_ln124_fu_779_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1075[7]_i_1 
       (.I0(call_ret_reg_968_4[7]),
        .I1(reg_549[7]),
        .O(xor_ln124_fu_779_p2[7]));
  FDRE \xor_ln124_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_fu_779_p2[0]),
        .Q(xor_ln124_reg_1075[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1075_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_fu_779_p2[1]),
        .Q(xor_ln124_reg_1075[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1075_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_fu_779_p2[2]),
        .Q(xor_ln124_reg_1075[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1075_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_fu_779_p2[3]),
        .Q(xor_ln124_reg_1075[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1075_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_fu_779_p2[4]),
        .Q(xor_ln124_reg_1075[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1075_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_fu_779_p2[5]),
        .Q(xor_ln124_reg_1075[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1075_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_fu_779_p2[6]),
        .Q(xor_ln124_reg_1075[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1075_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(xor_ln124_fu_779_p2[7]),
        .Q(xor_ln124_reg_1075[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1
   (lk_ce1,
    WEA,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[15]_1 ,
    grp_ClefiaDoubleSwap_1_fu_3083_lk_d1,
    grp_ClefiaDoubleSwap_1_fu_3083_lk_d0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    grp_ClefiaGfn8_1_fu_3071_y_address1,
    Q,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0,
    grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg,
    SR,
    ap_clk,
    DOADO,
    DOBDO,
    grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1);
  output lk_ce1;
  output [0:0]WEA;
  output [2:0]ADDRBWRADDR;
  output [2:0]\ap_CS_fsm_reg[15]_0 ;
  output [1:0]\ap_CS_fsm_reg[7]_0 ;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[15]_1 ;
  output [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d1;
  output [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d0;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [1:0]grp_ClefiaGfn8_1_fu_3071_y_address1;
  input [1:0]Q;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0;
  input grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg;
  input [0:0]SR;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1;

  wire [0:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [2:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire [1:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire [7:0]data0;
  wire [7:0]data1;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [7:0]data4;
  wire [7:0]data5;
  wire grp_ClefiaDoubleSwap_1_fu_3083_ap_ready;
  wire grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0;
  wire [4:4]grp_ClefiaDoubleSwap_1_fu_3083_lk_address0;
  wire [3:3]grp_ClefiaDoubleSwap_1_fu_3083_lk_address1;
  wire grp_ClefiaDoubleSwap_1_fu_3083_lk_ce1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d1;
  wire grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1;
  wire [1:0]grp_ClefiaGfn8_1_fu_3071_y_address1;
  wire [4:4]lk_addr_64_reg_604;
  wire [4:4]lk_addr_66_reg_639;
  wire [4:4]lk_addr_68_reg_669;
  wire [4:4]lk_addr_71_reg_705;
  wire [4:4]lk_addr_73_reg_732;
  wire [4:4]lk_addr_75_reg_769;
  wire [4:4]lk_addr_77_reg_801;
  wire \lk_addr_reg_579[4]_i_1_n_0 ;
  wire lk_ce1;
  wire [4:4]lk_offset_read_reg_561;
  wire [6:0]lshr_ln1_reg_619;
  wire [6:0]lshr_ln2_reg_629;
  wire [6:0]lshr_ln3_reg_649;
  wire [6:0]lshr_ln4_reg_659;
  wire [6:0]lshr_ln6_reg_689;
  wire [6:0]lshr_ln_reg_594;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_115__1_n_0;
  wire ram_reg_i_116__1_n_0;
  wire ram_reg_i_117__0_n_0;
  wire ram_reg_i_120__5_n_0;
  wire ram_reg_i_121__0_n_0;
  wire ram_reg_i_122__1_n_0;
  wire ram_reg_i_123__5_n_0;
  wire ram_reg_i_124__1_n_0;
  wire ram_reg_i_125__5_n_0;
  wire ram_reg_i_126__1_n_0;
  wire ram_reg_i_127__5_n_0;
  wire ram_reg_i_128__1_n_0;
  wire ram_reg_i_129__5_n_0;
  wire ram_reg_i_130__1_n_0;
  wire ram_reg_i_131__5_n_0;
  wire ram_reg_i_132__0_n_0;
  wire ram_reg_i_133__5_n_0;
  wire ram_reg_i_134__1_n_0;
  wire ram_reg_i_135__5_n_0;
  wire ram_reg_i_136__1_n_0;
  wire ram_reg_i_137__5_n_0;
  wire ram_reg_i_138__1_n_0;
  wire ram_reg_i_139__5_n_0;
  wire ram_reg_i_140__1_n_0;
  wire ram_reg_i_141__5_n_0;
  wire ram_reg_i_142__2_n_0;
  wire ram_reg_i_143__5_n_0;
  wire ram_reg_i_144__1_n_0;
  wire ram_reg_i_145__5_n_0;
  wire ram_reg_i_146__1_n_0;
  wire ram_reg_i_147__5_n_0;
  wire ram_reg_i_148__1_n_0;
  wire ram_reg_i_149__5_n_0;
  wire ram_reg_i_150__1_n_0;
  wire ram_reg_i_151__5_n_0;
  wire ram_reg_i_152__2_n_0;
  wire ram_reg_i_153__5_n_0;
  wire ram_reg_i_157__1_n_0;
  wire ram_reg_i_158__1_n_0;
  wire ram_reg_i_174__0_n_0;
  wire ram_reg_i_175__0_n_0;
  wire ram_reg_i_185__0_n_0;
  wire ram_reg_i_186__0_n_0;
  wire ram_reg_i_192__0_n_0;
  wire ram_reg_i_193__0_n_0;
  wire ram_reg_i_194__0_n_0;
  wire ram_reg_i_195__0_n_0;
  wire ram_reg_i_196__0_n_0;
  wire ram_reg_i_219__0_n_0;
  wire ram_reg_i_227__1_n_0;
  wire ram_reg_i_39__1_n_0;
  wire ram_reg_i_51__5_n_0;
  wire ram_reg_i_56__1_n_0;
  wire ram_reg_i_57__5_n_0;
  wire ram_reg_i_58__2_n_0;
  wire ram_reg_i_75__2_n_0;
  wire ram_reg_i_76__2_n_0;
  wire ram_reg_i_78__1_n_0;
  wire ram_reg_i_79__2_n_0;
  wire ram_reg_i_90__4_n_0;
  wire ram_reg_i_91__2_n_0;
  wire ram_reg_i_92__3_n_0;
  wire tmp_154_reg_748;
  wire tmp_156_reg_780;
  wire tmp_158_reg_812;
  wire tmp_reg_716;
  wire [6:0]tmp_s_reg_614;
  wire trunc_ln246_reg_589;
  wire trunc_ln247_reg_599;
  wire trunc_ln248_reg_624;
  wire trunc_ln249_reg_634;
  wire trunc_ln250_reg_654;
  wire trunc_ln252_reg_684;
  wire [6:0]trunc_ln257_reg_753;
  wire [6:0]trunc_ln259_reg_785;
  wire [6:0]trunc_ln261_reg_817;

  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg),
        .O(\ap_CS_fsm_reg[15]_1 ));
  FDRE \lk_addr_64_reg_604_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_64_reg_604),
        .R(1'b0));
  FDRE \lk_addr_66_reg_639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_66_reg_639),
        .R(1'b0));
  FDRE \lk_addr_68_reg_669_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_68_reg_669),
        .R(1'b0));
  FDRE \lk_addr_71_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_71_reg_705),
        .R(1'b0));
  FDRE \lk_addr_73_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_73_reg_732),
        .R(1'b0));
  FDRE \lk_addr_75_reg_769_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_75_reg_769),
        .R(1'b0));
  FDRE \lk_addr_77_reg_801_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_77_reg_801),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \lk_addr_reg_579[4]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1),
        .I1(ap_CS_fsm_state1),
        .I2(lk_offset_read_reg_561),
        .O(\lk_addr_reg_579[4]_i_1_n_0 ));
  FDRE \lk_addr_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lk_addr_reg_579[4]_i_1_n_0 ),
        .Q(lk_offset_read_reg_561),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[1]),
        .Q(lshr_ln1_reg_619[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[2]),
        .Q(lshr_ln1_reg_619[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[3]),
        .Q(lshr_ln1_reg_619[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[4]),
        .Q(lshr_ln1_reg_619[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[5]),
        .Q(lshr_ln1_reg_619[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[6]),
        .Q(lshr_ln1_reg_619[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[7]),
        .Q(lshr_ln1_reg_619[6]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[1]),
        .Q(lshr_ln2_reg_629[0]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[2]),
        .Q(lshr_ln2_reg_629[1]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[3]),
        .Q(lshr_ln2_reg_629[2]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[4]),
        .Q(lshr_ln2_reg_629[3]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[5]),
        .Q(lshr_ln2_reg_629[4]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[6]),
        .Q(lshr_ln2_reg_629[5]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[7]),
        .Q(lshr_ln2_reg_629[6]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[1]),
        .Q(lshr_ln3_reg_649[0]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[2]),
        .Q(lshr_ln3_reg_649[1]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[3]),
        .Q(lshr_ln3_reg_649[2]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[4]),
        .Q(lshr_ln3_reg_649[3]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[5]),
        .Q(lshr_ln3_reg_649[4]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[6]),
        .Q(lshr_ln3_reg_649[5]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[7]),
        .Q(lshr_ln3_reg_649[6]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[1]),
        .Q(lshr_ln4_reg_659[0]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[2]),
        .Q(lshr_ln4_reg_659[1]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[3]),
        .Q(lshr_ln4_reg_659[2]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[4]),
        .Q(lshr_ln4_reg_659[3]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[5]),
        .Q(lshr_ln4_reg_659[4]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[6]),
        .Q(lshr_ln4_reg_659[5]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[7]),
        .Q(lshr_ln4_reg_659[6]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[1]),
        .Q(data5[0]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[2]),
        .Q(data5[1]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[3]),
        .Q(data5[2]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[4]),
        .Q(data5[3]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[5]),
        .Q(data5[4]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[6]),
        .Q(data5[5]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[7]),
        .Q(data5[6]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[1]),
        .Q(lshr_ln6_reg_689[0]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[2]),
        .Q(lshr_ln6_reg_689[1]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[3]),
        .Q(lshr_ln6_reg_689[2]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[4]),
        .Q(lshr_ln6_reg_689[3]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[5]),
        .Q(lshr_ln6_reg_689[4]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[6]),
        .Q(lshr_ln6_reg_689[5]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[7]),
        .Q(lshr_ln6_reg_689[6]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[1]),
        .Q(lshr_ln_reg_594[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[2]),
        .Q(lshr_ln_reg_594[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[3]),
        .Q(lshr_ln_reg_594[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[4]),
        .Q(lshr_ln_reg_594[3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[5]),
        .Q(lshr_ln_reg_594[4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[6]),
        .Q(lshr_ln_reg_594[5]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[7]),
        .Q(lshr_ln_reg_594[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF4454)) 
    ram_reg_i_106__1
       (.I0(ram_reg_i_58__2_n_0),
        .I1(ram_reg_i_185__0_n_0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_186__0_n_0),
        .O(\ap_CS_fsm_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    ram_reg_i_10__2
       (.I0(ram_reg_i_56__1_n_0),
        .I1(ram_reg_i_57__5_n_0),
        .I2(ram_reg_i_58__2_n_0),
        .I3(ram_reg),
        .I4(ram_reg_0),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444544)) 
    ram_reg_i_114__1
       (.I0(ram_reg_i_58__2_n_0),
        .I1(ram_reg_i_192__0_n_0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_193__0_n_0),
        .O(\ap_CS_fsm_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_115__1
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state8),
        .O(ram_reg_i_115__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_116__1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state9),
        .O(ram_reg_i_116__1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_117__0
       (.I0(lk_addr_77_reg_801),
        .I1(lk_addr_73_reg_732),
        .I2(lk_addr_75_reg_769),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_117__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44445554)) 
    ram_reg_i_118__1
       (.I0(ram_reg_i_58__2_n_0),
        .I1(ram_reg_i_194__0_n_0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_186__0_n_0),
        .O(\ap_CS_fsm_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFF4454)) 
    ram_reg_i_119__0
       (.I0(ram_reg_i_58__2_n_0),
        .I1(ram_reg_i_195__0_n_0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_193__0_n_0),
        .O(\ap_CS_fsm_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    ram_reg_i_120__5
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .O(ram_reg_i_120__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_121__0
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_121__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_122__1
       (.I0(trunc_ln257_reg_753[6]),
        .I1(trunc_ln252_reg_684),
        .I2(tmp_s_reg_614[6]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_122__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_123__5
       (.I0(trunc_ln250_reg_654),
        .I1(ap_CS_fsm_state11),
        .I2(trunc_ln246_reg_589),
        .I3(trunc_ln248_reg_624),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_123__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_124__1
       (.I0(trunc_ln257_reg_753[5]),
        .I1(lshr_ln6_reg_689[6]),
        .I2(tmp_s_reg_614[5]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_124__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_125__5
       (.I0(lshr_ln4_reg_659[6]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[6]),
        .I3(lshr_ln2_reg_629[6]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_125__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_126__1
       (.I0(trunc_ln257_reg_753[4]),
        .I1(lshr_ln6_reg_689[5]),
        .I2(tmp_s_reg_614[4]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_126__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_127__5
       (.I0(lshr_ln4_reg_659[5]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[5]),
        .I3(lshr_ln2_reg_629[5]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_127__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_128__1
       (.I0(trunc_ln257_reg_753[3]),
        .I1(lshr_ln6_reg_689[4]),
        .I2(tmp_s_reg_614[3]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_128__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_129__5
       (.I0(lshr_ln4_reg_659[4]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[4]),
        .I3(lshr_ln2_reg_629[4]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_129__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_130__1
       (.I0(trunc_ln257_reg_753[2]),
        .I1(lshr_ln6_reg_689[3]),
        .I2(tmp_s_reg_614[2]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_130__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_131__5
       (.I0(lshr_ln4_reg_659[3]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[3]),
        .I3(lshr_ln2_reg_629[3]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_131__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_132__0
       (.I0(trunc_ln257_reg_753[1]),
        .I1(lshr_ln6_reg_689[2]),
        .I2(tmp_s_reg_614[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_132__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_133__5
       (.I0(lshr_ln4_reg_659[2]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[2]),
        .I3(lshr_ln2_reg_629[2]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_133__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_134__1
       (.I0(trunc_ln257_reg_753[0]),
        .I1(lshr_ln6_reg_689[1]),
        .I2(tmp_s_reg_614[0]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_134__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_135__5
       (.I0(lshr_ln4_reg_659[1]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[1]),
        .I3(lshr_ln2_reg_629[1]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_135__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_136__1
       (.I0(tmp_154_reg_748),
        .I1(lshr_ln6_reg_689[0]),
        .I2(tmp_reg_716),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_136__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_137__5
       (.I0(lshr_ln4_reg_659[0]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[0]),
        .I3(lshr_ln2_reg_629[0]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_137__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_138__1
       (.I0(data2[7]),
        .I1(data4[7]),
        .I2(data3[7]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_138__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_139__5
       (.I0(data5[7]),
        .I1(ap_CS_fsm_state11),
        .I2(trunc_ln247_reg_599),
        .I3(trunc_ln249_reg_634),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_139__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_140__1
       (.I0(data2[6]),
        .I1(data4[6]),
        .I2(data3[6]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_140__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_141__5
       (.I0(data5[6]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[6]),
        .I3(lshr_ln3_reg_649[6]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_141__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_142__2
       (.I0(data2[5]),
        .I1(data4[5]),
        .I2(data3[5]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_142__2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_143__5
       (.I0(data5[5]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[5]),
        .I3(lshr_ln3_reg_649[5]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_143__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_144__1
       (.I0(data2[4]),
        .I1(data4[4]),
        .I2(data3[4]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_144__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_145__5
       (.I0(data5[4]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[4]),
        .I3(lshr_ln3_reg_649[4]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_145__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_146__1
       (.I0(data2[3]),
        .I1(data4[3]),
        .I2(data3[3]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_146__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_147__5
       (.I0(data5[3]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[3]),
        .I3(lshr_ln3_reg_649[3]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_147__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_148__1
       (.I0(data2[2]),
        .I1(data4[2]),
        .I2(data3[2]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_148__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_149__5
       (.I0(data5[2]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[2]),
        .I3(lshr_ln3_reg_649[2]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_149__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_150__1
       (.I0(data2[1]),
        .I1(data4[1]),
        .I2(data3[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_150__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_151__5
       (.I0(data5[1]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[1]),
        .I3(lshr_ln3_reg_649[1]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_151__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_152__2
       (.I0(data2[0]),
        .I1(data4[0]),
        .I2(data3[0]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_152__2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_153__5
       (.I0(data5[0]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[0]),
        .I3(lshr_ln3_reg_649[0]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_196__0_n_0),
        .O(ram_reg_i_153__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_157__1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .O(ram_reg_i_157__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_158__1
       (.I0(ap_CS_fsm_state15),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .O(ram_reg_i_158__1_n_0));
  LUT6 #(
    .INIT(64'h3030303030303022)) 
    ram_reg_i_174__0
       (.I0(ram_reg_i_219__0_n_0),
        .I1(ram_reg_i_116__1_n_0),
        .I2(lk_offset_read_reg_561),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_174__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_175__0
       (.I0(lk_addr_68_reg_669),
        .I1(lk_addr_64_reg_604),
        .I2(lk_addr_66_reg_639),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_175__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT5 #(
    .INIT(32'h03030302)) 
    ram_reg_i_185__0
       (.I0(ap_CS_fsm_state3),
        .I1(ram_reg_i_116__1_n_0),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_185__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFC)) 
    ram_reg_i_186__0
       (.I0(ap_CS_fsm_state15),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ram_reg_i_121__0_n_0),
        .O(ram_reg_i_186__0_n_0));
  LUT6 #(
    .INIT(64'h000F000F000F0004)) 
    ram_reg_i_192__0
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ram_reg_i_116__1_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_192__0_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFCFCFFFC)) 
    ram_reg_i_193__0
       (.I0(ram_reg_i_227__1_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_121__0_n_0),
        .O(ram_reg_i_193__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT5 #(
    .INIT(32'h00000302)) 
    ram_reg_i_194__0
       (.I0(ap_CS_fsm_state3),
        .I1(ram_reg_i_116__1_n_0),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_194__0_n_0));
  LUT6 #(
    .INIT(64'h0F000F000F0F0F04)) 
    ram_reg_i_195__0
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ram_reg_i_116__1_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_195__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_196__0
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state14),
        .O(ram_reg_i_196__0_n_0));
  LUT4 #(
    .INIT(16'hFEAE)) 
    ram_reg_i_1__2
       (.I0(ram_reg),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_lk_ce1),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .O(lk_ce1));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT4 #(
    .INIT(16'hFE04)) 
    ram_reg_i_219__0
       (.I0(ap_CS_fsm_state2),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1),
        .I2(ap_CS_fsm_state3),
        .I3(lk_offset_read_reg_561),
        .O(ram_reg_i_219__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_227__1
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state15),
        .O(ram_reg_i_227__1_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_i_27__2
       (.I0(ram_reg_1),
        .I1(ram_reg_0),
        .I2(ram_reg_i_75__2_n_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_76__2_n_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_29__1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_78__1_n_0),
        .I5(ram_reg_i_79__2_n_0),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_ce1));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEAAEEEA)) 
    ram_reg_i_36__1
       (.I0(ram_reg_i_90__4_n_0),
        .I1(ram_reg_i_58__2_n_0),
        .I2(ram_reg_i_91__2_n_0),
        .I3(ram_reg_i_92__3_n_0),
        .I4(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I5(lk_addr_77_reg_801),
        .O(\ap_CS_fsm_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    ram_reg_i_39__1
       (.I0(grp_ClefiaDoubleSwap_1_fu_3083_lk_address1),
        .I1(ram_reg_0),
        .I2(grp_ClefiaGfn8_1_fu_3071_y_address1[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_7),
        .O(ram_reg_i_39__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAFBAAAAAAAA)) 
    ram_reg_i_3__2
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(ram_reg_i_39__1_n_0),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'h0000AAFE)) 
    ram_reg_i_51__5
       (.I0(ram_reg_i_115__1_n_0),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_116__1_n_0),
        .I4(ram_reg_i_58__2_n_0),
        .O(ram_reg_i_51__5_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEAAEEEA)) 
    ram_reg_i_53__0
       (.I0(ram_reg_i_90__4_n_0),
        .I1(ram_reg_i_58__2_n_0),
        .I2(ram_reg_i_117__0_n_0),
        .I3(ram_reg_i_92__3_n_0),
        .I4(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I5(lk_addr_71_reg_705),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_address0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFC)) 
    ram_reg_i_56__1
       (.I0(ram_reg_i_120__5_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_121__0_n_0),
        .O(ram_reg_i_56__1_n_0));
  LUT4 #(
    .INIT(16'hF101)) 
    ram_reg_i_57__5
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_i_116__1_n_0),
        .I3(ap_CS_fsm_state9),
        .O(ram_reg_i_57__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_58__2
       (.I0(ram_reg_i_121__0_n_0),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state12),
        .I4(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .O(ram_reg_i_58__2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_59__1
       (.I0(ram_reg_i_122__1_n_0),
        .I1(ram_reg_i_123__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(trunc_ln259_reg_785[6]),
        .I5(trunc_ln261_reg_817[6]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[7]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_60__1
       (.I0(ram_reg_i_124__1_n_0),
        .I1(ram_reg_i_125__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(trunc_ln259_reg_785[5]),
        .I5(trunc_ln261_reg_817[5]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[6]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_61__2
       (.I0(ram_reg_i_126__1_n_0),
        .I1(ram_reg_i_127__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(trunc_ln259_reg_785[4]),
        .I5(trunc_ln261_reg_817[4]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[5]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_62__2
       (.I0(ram_reg_i_128__1_n_0),
        .I1(ram_reg_i_129__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(trunc_ln259_reg_785[3]),
        .I5(trunc_ln261_reg_817[3]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[4]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_63__0
       (.I0(ram_reg_i_130__1_n_0),
        .I1(ram_reg_i_131__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(trunc_ln259_reg_785[2]),
        .I5(trunc_ln261_reg_817[2]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[3]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_64__1
       (.I0(ram_reg_i_132__0_n_0),
        .I1(ram_reg_i_133__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(trunc_ln259_reg_785[1]),
        .I5(trunc_ln261_reg_817[1]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[2]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_65__2
       (.I0(ram_reg_i_134__1_n_0),
        .I1(ram_reg_i_135__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(trunc_ln259_reg_785[0]),
        .I5(trunc_ln261_reg_817[0]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[1]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_66__2
       (.I0(ram_reg_i_136__1_n_0),
        .I1(ram_reg_i_137__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(tmp_156_reg_780),
        .I5(tmp_158_reg_812),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[0]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_67__1
       (.I0(ram_reg_i_138__1_n_0),
        .I1(ram_reg_i_139__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(data1[7]),
        .I5(data0[7]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[7]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_68__2
       (.I0(ram_reg_i_140__1_n_0),
        .I1(ram_reg_i_141__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(data1[6]),
        .I5(data0[6]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[6]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_69__2
       (.I0(ram_reg_i_142__2_n_0),
        .I1(ram_reg_i_143__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(data1[5]),
        .I5(data0[5]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[5]));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_6__2
       (.I0(ram_reg_i_51__5_n_0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_70__2
       (.I0(ram_reg_i_144__1_n_0),
        .I1(ram_reg_i_145__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(data1[4]),
        .I5(data0[4]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[4]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_71__1
       (.I0(ram_reg_i_146__1_n_0),
        .I1(ram_reg_i_147__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(data1[3]),
        .I5(data0[3]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[3]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_72__2
       (.I0(ram_reg_i_148__1_n_0),
        .I1(ram_reg_i_149__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(data1[2]),
        .I5(data0[2]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[2]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_73__2
       (.I0(ram_reg_i_150__1_n_0),
        .I1(ram_reg_i_151__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(data1[1]),
        .I5(data0[1]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[1]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_74__1
       (.I0(ram_reg_i_152__2_n_0),
        .I1(ram_reg_i_153__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .I4(data1[0]),
        .I5(data0[0]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_75__2
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state11),
        .O(ram_reg_i_75__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_76__2
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state14),
        .O(ram_reg_i_76__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    ram_reg_i_78__1
       (.I0(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_78__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_79__2
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ram_reg_i_157__1_n_0),
        .I5(ram_reg_i_158__1_n_0),
        .O(ram_reg_i_79__2_n_0));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    ram_reg_i_7__2
       (.I0(ram_reg_8),
        .I1(ram_reg_9),
        .I2(ram_reg_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_3083_lk_address0),
        .I4(grp_ClefiaGfn8_1_fu_3071_y_address1[1]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'h00000000FFFFAAA8)) 
    ram_reg_i_90__4
       (.I0(lk_offset_read_reg_561),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .I4(ram_reg_i_174__0_n_0),
        .I5(ram_reg_i_58__2_n_0),
        .O(ram_reg_i_90__4_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_91__2
       (.I0(lk_addr_75_reg_769),
        .I1(lk_addr_71_reg_705),
        .I2(lk_addr_73_reg_732),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_91__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    ram_reg_i_92__3
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ram_reg_i_175__0_n_0),
        .I4(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .O(ram_reg_i_92__3_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    ram_reg_i_95__2
       (.I0(ram_reg_i_51__5_n_0),
        .I1(ram_reg_i_58__2_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state14),
        .I5(grp_ClefiaDoubleSwap_1_fu_3083_ap_ready),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_address1));
  FDRE \tmp_153_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[7]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE \tmp_154_reg_748_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[7]),
        .Q(tmp_154_reg_748),
        .R(1'b0));
  FDRE \tmp_155_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[7]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE \tmp_156_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[7]),
        .Q(tmp_156_reg_780),
        .R(1'b0));
  FDRE \tmp_157_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[7]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE \tmp_158_reg_812_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[7]),
        .Q(tmp_158_reg_812),
        .R(1'b0));
  FDRE \tmp_159_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[7]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \tmp_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[7]),
        .Q(tmp_reg_716),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[1]),
        .Q(tmp_s_reg_614[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[2]),
        .Q(tmp_s_reg_614[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[3]),
        .Q(tmp_s_reg_614[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[4]),
        .Q(tmp_s_reg_614[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[5]),
        .Q(tmp_s_reg_614[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[6]),
        .Q(tmp_s_reg_614[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[7]),
        .Q(tmp_s_reg_614[6]),
        .R(1'b0));
  FDRE \trunc_ln246_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[0]),
        .Q(trunc_ln246_reg_589),
        .R(1'b0));
  FDRE \trunc_ln247_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[0]),
        .Q(trunc_ln247_reg_599),
        .R(1'b0));
  FDRE \trunc_ln248_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[0]),
        .Q(trunc_ln248_reg_624),
        .R(1'b0));
  FDRE \trunc_ln249_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[0]),
        .Q(trunc_ln249_reg_634),
        .R(1'b0));
  FDRE \trunc_ln250_reg_654_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[0]),
        .Q(trunc_ln250_reg_654),
        .R(1'b0));
  FDRE \trunc_ln251_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[0]),
        .Q(data5[7]),
        .R(1'b0));
  FDRE \trunc_ln252_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[0]),
        .Q(trunc_ln252_reg_684),
        .R(1'b0));
  FDRE \trunc_ln253_1_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[0]),
        .Q(data4[7]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[0]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[1]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[2]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[3]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[4]),
        .Q(data4[4]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[5]),
        .Q(data4[5]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[6]),
        .Q(data4[6]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[0]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[1]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[2]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[3]),
        .Q(data3[4]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[4]),
        .Q(data3[5]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[5]),
        .Q(data3[6]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[6]),
        .Q(data3[7]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[0]),
        .Q(trunc_ln257_reg_753[0]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[1]),
        .Q(trunc_ln257_reg_753[1]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[2]),
        .Q(trunc_ln257_reg_753[2]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[3]),
        .Q(trunc_ln257_reg_753[3]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[4]),
        .Q(trunc_ln257_reg_753[4]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[5]),
        .Q(trunc_ln257_reg_753[5]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[6]),
        .Q(trunc_ln257_reg_753[6]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[0]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[1]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[2]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[3]),
        .Q(data2[4]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[4]),
        .Q(data2[5]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[5]),
        .Q(data2[6]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[6]),
        .Q(data2[7]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[0]),
        .Q(trunc_ln259_reg_785[0]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[1]),
        .Q(trunc_ln259_reg_785[1]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[2]),
        .Q(trunc_ln259_reg_785[2]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[3]),
        .Q(trunc_ln259_reg_785[3]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[4]),
        .Q(trunc_ln259_reg_785[4]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[5]),
        .Q(trunc_ln259_reg_785[5]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[6]),
        .Q(trunc_ln259_reg_785[6]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[0]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[1]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[2]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[3]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[4]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[5]),
        .Q(data1[6]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[6]),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[0]),
        .Q(trunc_ln261_reg_817[0]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[1]),
        .Q(trunc_ln261_reg_817[1]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[2]),
        .Q(trunc_ln261_reg_817[2]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[3]),
        .Q(trunc_ln261_reg_817[3]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[4]),
        .Q(trunc_ln261_reg_817[4]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[5]),
        .Q(trunc_ln261_reg_817[5]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[6]),
        .Q(trunc_ln261_reg_817[6]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[0]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[1]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[2]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[3]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[4]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[5]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[6]),
        .Q(data0[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaDoubleSwap_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_2
   (ADDRARDADDR,
    \ap_CS_fsm_reg[14]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[7]_0 ,
    lk_ce1,
    WEA,
    \ap_CS_fsm_reg[15]_0 ,
    grp_ClefiaDoubleSwap_1_fu_2693_lk_d1,
    grp_ClefiaDoubleSwap_1_fu_2693_lk_d0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_ClefiaGfn8_fu_2681_y_address1,
    ram_reg_3,
    ram_reg_4,
    grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg0,
    grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg,
    ap_rst_n_inv,
    ap_clk,
    DOADO,
    DOBDO,
    grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1);
  output [1:0]ADDRARDADDR;
  output [2:0]\ap_CS_fsm_reg[14]_0 ;
  output [1:0]ADDRBWRADDR;
  output [1:0]\ap_CS_fsm_reg[7]_0 ;
  output lk_ce1;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[15]_0 ;
  output [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d1;
  output [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d0;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input [0:0]grp_ClefiaGfn8_fu_2681_y_address1;
  input ram_reg_3;
  input ram_reg_4;
  input grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg0;
  input grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1;

  wire [1:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire [2:0]\ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire [1:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [7:0]data0;
  wire [7:0]data1;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [7:0]data4;
  wire [7:0]data5;
  wire grp_ClefiaDoubleSwap_1_fu_2693_ap_ready;
  wire grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg0;
  wire [4:4]grp_ClefiaDoubleSwap_1_fu_2693_lk_address0;
  wire [4:4]grp_ClefiaDoubleSwap_1_fu_2693_lk_address1;
  wire grp_ClefiaDoubleSwap_1_fu_2693_lk_ce1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d1;
  wire grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1;
  wire [0:0]grp_ClefiaGfn8_fu_2681_y_address1;
  wire [4:4]lk_addr_64_reg_604;
  wire [4:4]lk_addr_66_reg_639;
  wire [4:4]lk_addr_68_reg_669;
  wire [4:4]lk_addr_71_reg_705;
  wire [4:4]lk_addr_73_reg_732;
  wire [4:4]lk_addr_75_reg_769;
  wire [4:4]lk_addr_77_reg_801;
  wire \lk_addr_reg_579[4]_i_1__0_n_0 ;
  wire lk_ce1;
  wire [4:4]lk_offset_read_reg_561;
  wire [6:0]lshr_ln1_reg_619;
  wire [6:0]lshr_ln2_reg_629;
  wire [6:0]lshr_ln3_reg_649;
  wire [6:0]lshr_ln4_reg_659;
  wire [6:0]lshr_ln6_reg_689;
  wire [6:0]lshr_ln_reg_594;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_116__4_n_0;
  wire ram_reg_i_117__3_n_0;
  wire ram_reg_i_118__5_n_0;
  wire ram_reg_i_121__5_n_0;
  wire ram_reg_i_122__5_n_0;
  wire ram_reg_i_123__3_n_0;
  wire ram_reg_i_124__5_n_0;
  wire ram_reg_i_125__3_n_0;
  wire ram_reg_i_126__5_n_0;
  wire ram_reg_i_127__3_n_0;
  wire ram_reg_i_128__5_n_0;
  wire ram_reg_i_129__3_n_0;
  wire ram_reg_i_130__5_n_0;
  wire ram_reg_i_131__4_n_0;
  wire ram_reg_i_132__5_n_0;
  wire ram_reg_i_133__3_n_0;
  wire ram_reg_i_134__5_n_0;
  wire ram_reg_i_135__4_n_0;
  wire ram_reg_i_136__5_n_0;
  wire ram_reg_i_137__3_n_0;
  wire ram_reg_i_138__5_n_0;
  wire ram_reg_i_139__4_n_0;
  wire ram_reg_i_140__5_n_0;
  wire ram_reg_i_141__3_n_0;
  wire ram_reg_i_142__5_n_0;
  wire ram_reg_i_143__3_n_0;
  wire ram_reg_i_144__5_n_0;
  wire ram_reg_i_145__3_n_0;
  wire ram_reg_i_146__5_n_0;
  wire ram_reg_i_147__3_n_0;
  wire ram_reg_i_148__5_n_0;
  wire ram_reg_i_149__3_n_0;
  wire ram_reg_i_150__5_n_0;
  wire ram_reg_i_151__3_n_0;
  wire ram_reg_i_152__5_n_0;
  wire ram_reg_i_153__4_n_0;
  wire ram_reg_i_154__5_n_0;
  wire ram_reg_i_155__4_n_0;
  wire ram_reg_i_156__4_n_0;
  wire ram_reg_i_175__3_n_0;
  wire ram_reg_i_176__3_n_0;
  wire ram_reg_i_181__3_n_0;
  wire ram_reg_i_182__3_n_0;
  wire ram_reg_i_187__2_n_0;
  wire ram_reg_i_188__2_n_0;
  wire ram_reg_i_190__2_n_0;
  wire ram_reg_i_191__2_n_0;
  wire ram_reg_i_192__2_n_0;
  wire ram_reg_i_212__2_n_0;
  wire ram_reg_i_217__3_n_0;
  wire ram_reg_i_51__4_n_0;
  wire ram_reg_i_55__5_n_0;
  wire ram_reg_i_56__5_n_0;
  wire ram_reg_i_57__4_n_0;
  wire ram_reg_i_74__4_n_0;
  wire ram_reg_i_75__5_n_0;
  wire ram_reg_i_76__5_n_0;
  wire ram_reg_i_77__5_n_0;
  wire ram_reg_i_90__5_n_0;
  wire ram_reg_i_91__5_n_0;
  wire ram_reg_i_92__4_n_0;
  wire tmp_154_reg_748;
  wire tmp_156_reg_780;
  wire tmp_158_reg_812;
  wire tmp_reg_716;
  wire [6:0]tmp_s_reg_614;
  wire trunc_ln246_reg_589;
  wire trunc_ln247_reg_599;
  wire trunc_ln248_reg_624;
  wire trunc_ln249_reg_634;
  wire trunc_ln250_reg_654;
  wire trunc_ln252_reg_684;
  wire [6:0]trunc_ln257_reg_753;
  wire [6:0]trunc_ln259_reg_785;
  wire [6:0]trunc_ln261_reg_817;

  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I1(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg0),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg),
        .O(\ap_CS_fsm_reg[15]_0 ));
  FDRE \lk_addr_64_reg_604_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_64_reg_604),
        .R(1'b0));
  FDRE \lk_addr_66_reg_639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_66_reg_639),
        .R(1'b0));
  FDRE \lk_addr_68_reg_669_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_68_reg_669),
        .R(1'b0));
  FDRE \lk_addr_71_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_71_reg_705),
        .R(1'b0));
  FDRE \lk_addr_73_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_73_reg_732),
        .R(1'b0));
  FDRE \lk_addr_75_reg_769_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_75_reg_769),
        .R(1'b0));
  FDRE \lk_addr_77_reg_801_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_offset_read_reg_561),
        .Q(lk_addr_77_reg_801),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \lk_addr_reg_579[4]_i_1__0 
       (.I0(grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1),
        .I1(ap_CS_fsm_state1),
        .I2(lk_offset_read_reg_561),
        .O(\lk_addr_reg_579[4]_i_1__0_n_0 ));
  FDRE \lk_addr_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\lk_addr_reg_579[4]_i_1__0_n_0 ),
        .Q(lk_offset_read_reg_561),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[1]),
        .Q(lshr_ln1_reg_619[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[2]),
        .Q(lshr_ln1_reg_619[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[3]),
        .Q(lshr_ln1_reg_619[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[4]),
        .Q(lshr_ln1_reg_619[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[5]),
        .Q(lshr_ln1_reg_619[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[6]),
        .Q(lshr_ln1_reg_619[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_619_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[7]),
        .Q(lshr_ln1_reg_619[6]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[1]),
        .Q(lshr_ln2_reg_629[0]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[2]),
        .Q(lshr_ln2_reg_629[1]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[3]),
        .Q(lshr_ln2_reg_629[2]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[4]),
        .Q(lshr_ln2_reg_629[3]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[5]),
        .Q(lshr_ln2_reg_629[4]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[6]),
        .Q(lshr_ln2_reg_629[5]),
        .R(1'b0));
  FDRE \lshr_ln2_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[7]),
        .Q(lshr_ln2_reg_629[6]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[1]),
        .Q(lshr_ln3_reg_649[0]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[2]),
        .Q(lshr_ln3_reg_649[1]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[3]),
        .Q(lshr_ln3_reg_649[2]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[4]),
        .Q(lshr_ln3_reg_649[3]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[5]),
        .Q(lshr_ln3_reg_649[4]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[6]),
        .Q(lshr_ln3_reg_649[5]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[7]),
        .Q(lshr_ln3_reg_649[6]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[1]),
        .Q(lshr_ln4_reg_659[0]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[2]),
        .Q(lshr_ln4_reg_659[1]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[3]),
        .Q(lshr_ln4_reg_659[2]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[4]),
        .Q(lshr_ln4_reg_659[3]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[5]),
        .Q(lshr_ln4_reg_659[4]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[6]),
        .Q(lshr_ln4_reg_659[5]),
        .R(1'b0));
  FDRE \lshr_ln4_reg_659_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[7]),
        .Q(lshr_ln4_reg_659[6]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[1]),
        .Q(data5[0]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[2]),
        .Q(data5[1]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[3]),
        .Q(data5[2]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[4]),
        .Q(data5[3]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[5]),
        .Q(data5[4]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[6]),
        .Q(data5[5]),
        .R(1'b0));
  FDRE \lshr_ln5_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[7]),
        .Q(data5[6]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[1]),
        .Q(lshr_ln6_reg_689[0]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[2]),
        .Q(lshr_ln6_reg_689[1]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[3]),
        .Q(lshr_ln6_reg_689[2]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[4]),
        .Q(lshr_ln6_reg_689[3]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[5]),
        .Q(lshr_ln6_reg_689[4]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[6]),
        .Q(lshr_ln6_reg_689[5]),
        .R(1'b0));
  FDRE \lshr_ln6_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[7]),
        .Q(lshr_ln6_reg_689[6]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[1]),
        .Q(lshr_ln_reg_594[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[2]),
        .Q(lshr_ln_reg_594[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[3]),
        .Q(lshr_ln_reg_594[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[4]),
        .Q(lshr_ln_reg_594[3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[5]),
        .Q(lshr_ln_reg_594[4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[6]),
        .Q(lshr_ln_reg_594[5]),
        .R(1'b0));
  FDRE \lshr_ln_reg_594_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[7]),
        .Q(lshr_ln_reg_594[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF4454)) 
    ram_reg_i_105__4
       (.I0(ram_reg_i_57__4_n_0),
        .I1(ram_reg_i_181__3_n_0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_182__3_n_0),
        .O(\ap_CS_fsm_reg[14]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    ram_reg_i_10__5
       (.I0(ram_reg_i_55__5_n_0),
        .I1(ram_reg_i_56__5_n_0),
        .I2(ram_reg_i_57__4_n_0),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444544)) 
    ram_reg_i_112__2
       (.I0(ram_reg_i_57__4_n_0),
        .I1(ram_reg_i_187__2_n_0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_188__2_n_0),
        .O(\ap_CS_fsm_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_116__4
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state8),
        .O(ram_reg_i_116__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_117__3
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state9),
        .O(ram_reg_i_117__3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_118__5
       (.I0(lk_addr_77_reg_801),
        .I1(lk_addr_73_reg_732),
        .I2(lk_addr_75_reg_769),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_118__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44445554)) 
    ram_reg_i_119__3
       (.I0(ram_reg_i_57__4_n_0),
        .I1(ram_reg_i_190__2_n_0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_182__3_n_0),
        .O(\ap_CS_fsm_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFF4454)) 
    ram_reg_i_120__2
       (.I0(ram_reg_i_57__4_n_0),
        .I1(ram_reg_i_191__2_n_0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_188__2_n_0),
        .O(\ap_CS_fsm_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    ram_reg_i_121__5
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .O(ram_reg_i_121__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_122__5
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_122__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_123__3
       (.I0(trunc_ln257_reg_753[6]),
        .I1(trunc_ln252_reg_684),
        .I2(tmp_s_reg_614[6]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_123__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_124__5
       (.I0(trunc_ln250_reg_654),
        .I1(ap_CS_fsm_state11),
        .I2(trunc_ln246_reg_589),
        .I3(trunc_ln248_reg_624),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_124__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_125__3
       (.I0(trunc_ln257_reg_753[5]),
        .I1(lshr_ln6_reg_689[6]),
        .I2(tmp_s_reg_614[5]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_125__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_126__5
       (.I0(lshr_ln4_reg_659[6]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[6]),
        .I3(lshr_ln2_reg_629[6]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_126__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_127__3
       (.I0(trunc_ln257_reg_753[4]),
        .I1(lshr_ln6_reg_689[5]),
        .I2(tmp_s_reg_614[4]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_127__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_128__5
       (.I0(lshr_ln4_reg_659[5]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[5]),
        .I3(lshr_ln2_reg_629[5]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_128__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_129__3
       (.I0(trunc_ln257_reg_753[3]),
        .I1(lshr_ln6_reg_689[4]),
        .I2(tmp_s_reg_614[3]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_129__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_130__5
       (.I0(lshr_ln4_reg_659[4]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[4]),
        .I3(lshr_ln2_reg_629[4]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_130__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_131__4
       (.I0(trunc_ln257_reg_753[2]),
        .I1(lshr_ln6_reg_689[3]),
        .I2(tmp_s_reg_614[2]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_131__4_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_132__5
       (.I0(lshr_ln4_reg_659[3]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[3]),
        .I3(lshr_ln2_reg_629[3]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_132__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_133__3
       (.I0(trunc_ln257_reg_753[1]),
        .I1(lshr_ln6_reg_689[2]),
        .I2(tmp_s_reg_614[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_133__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_134__5
       (.I0(lshr_ln4_reg_659[2]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[2]),
        .I3(lshr_ln2_reg_629[2]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_134__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_135__4
       (.I0(trunc_ln257_reg_753[0]),
        .I1(lshr_ln6_reg_689[1]),
        .I2(tmp_s_reg_614[0]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_135__4_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_136__5
       (.I0(lshr_ln4_reg_659[1]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[1]),
        .I3(lshr_ln2_reg_629[1]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_136__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_137__3
       (.I0(tmp_154_reg_748),
        .I1(lshr_ln6_reg_689[0]),
        .I2(tmp_reg_716),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_137__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_138__5
       (.I0(lshr_ln4_reg_659[0]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln_reg_594[0]),
        .I3(lshr_ln2_reg_629[0]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_138__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_139__4
       (.I0(data2[7]),
        .I1(data4[7]),
        .I2(data3[7]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_139__4_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_140__5
       (.I0(data5[7]),
        .I1(ap_CS_fsm_state11),
        .I2(trunc_ln247_reg_599),
        .I3(trunc_ln249_reg_634),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_140__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_141__3
       (.I0(data2[6]),
        .I1(data4[6]),
        .I2(data3[6]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_141__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_142__5
       (.I0(data5[6]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[6]),
        .I3(lshr_ln3_reg_649[6]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_142__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_143__3
       (.I0(data2[5]),
        .I1(data4[5]),
        .I2(data3[5]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_143__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_144__5
       (.I0(data5[5]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[5]),
        .I3(lshr_ln3_reg_649[5]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_144__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_145__3
       (.I0(data2[4]),
        .I1(data4[4]),
        .I2(data3[4]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_145__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_146__5
       (.I0(data5[4]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[4]),
        .I3(lshr_ln3_reg_649[4]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_146__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_147__3
       (.I0(data2[3]),
        .I1(data4[3]),
        .I2(data3[3]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_147__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_148__5
       (.I0(data5[3]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[3]),
        .I3(lshr_ln3_reg_649[3]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_148__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_149__3
       (.I0(data2[2]),
        .I1(data4[2]),
        .I2(data3[2]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_149__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_150__5
       (.I0(data5[2]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[2]),
        .I3(lshr_ln3_reg_649[2]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_150__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_151__3
       (.I0(data2[1]),
        .I1(data4[1]),
        .I2(data3[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_151__3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_152__5
       (.I0(data5[1]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[1]),
        .I3(lshr_ln3_reg_649[1]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_152__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_153__4
       (.I0(data2[0]),
        .I1(data4[0]),
        .I2(data3[0]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_153__4_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_154__5
       (.I0(data5[0]),
        .I1(ap_CS_fsm_state11),
        .I2(lshr_ln1_reg_619[0]),
        .I3(lshr_ln3_reg_649[0]),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_192__2_n_0),
        .O(ram_reg_i_154__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_155__4
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .O(ram_reg_i_155__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_156__4
       (.I0(ap_CS_fsm_state15),
        .I1(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .O(ram_reg_i_156__4_n_0));
  LUT6 #(
    .INIT(64'h3030303030303022)) 
    ram_reg_i_175__3
       (.I0(ram_reg_i_212__2_n_0),
        .I1(ram_reg_i_117__3_n_0),
        .I2(lk_offset_read_reg_561),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_175__3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_176__3
       (.I0(lk_addr_68_reg_669),
        .I1(lk_addr_64_reg_604),
        .I2(lk_addr_66_reg_639),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_176__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h03030302)) 
    ram_reg_i_181__3
       (.I0(ap_CS_fsm_state3),
        .I1(ram_reg_i_117__3_n_0),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_181__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'hEEEEFFFC)) 
    ram_reg_i_182__3
       (.I0(ap_CS_fsm_state15),
        .I1(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ram_reg_i_122__5_n_0),
        .O(ram_reg_i_182__3_n_0));
  LUT6 #(
    .INIT(64'h000F000F000F0004)) 
    ram_reg_i_187__2
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ram_reg_i_117__3_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_187__2_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFCFCFFFC)) 
    ram_reg_i_188__2
       (.I0(ram_reg_i_217__3_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_122__5_n_0),
        .O(ram_reg_i_188__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h00000302)) 
    ram_reg_i_190__2
       (.I0(ap_CS_fsm_state3),
        .I1(ram_reg_i_117__3_n_0),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_190__2_n_0));
  LUT6 #(
    .INIT(64'h0F000F000F0F0F04)) 
    ram_reg_i_191__2
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ram_reg_i_117__3_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_191__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_192__2
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state14),
        .O(ram_reg_i_192__2_n_0));
  LUT4 #(
    .INIT(16'hFEAE)) 
    ram_reg_i_1__5
       (.I0(ram_reg_3),
        .I1(grp_ClefiaDoubleSwap_1_fu_2693_lk_ce1),
        .I2(ram_reg_2),
        .I3(ram_reg_4),
        .O(lk_ce1));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'hFE04)) 
    ram_reg_i_212__2
       (.I0(ap_CS_fsm_state2),
        .I1(grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1),
        .I2(ap_CS_fsm_state3),
        .I3(lk_offset_read_reg_561),
        .O(ram_reg_i_212__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_217__3
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state15),
        .O(ram_reg_i_217__3_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_i_27__4
       (.I0(ram_reg_4),
        .I1(ram_reg_2),
        .I2(ram_reg_i_74__4_n_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_75__5_n_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_29__2
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_76__5_n_0),
        .I5(ram_reg_i_77__5_n_0),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_ce1));
  LUT6 #(
    .INIT(64'hF4F4F4F0F0F4F0F0)) 
    ram_reg_i_2__5
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(grp_ClefiaDoubleSwap_1_fu_2693_lk_address1),
        .I5(grp_ClefiaGfn8_fu_2681_y_address1),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEAAEEEA)) 
    ram_reg_i_35__5
       (.I0(ram_reg_i_90__5_n_0),
        .I1(ram_reg_i_57__4_n_0),
        .I2(ram_reg_i_91__5_n_0),
        .I3(ram_reg_i_92__4_n_0),
        .I4(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I5(lk_addr_77_reg_801),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_address1));
  LUT5 #(
    .INIT(32'h0000AAFE)) 
    ram_reg_i_51__4
       (.I0(ram_reg_i_116__4_n_0),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_117__3_n_0),
        .I4(ram_reg_i_57__4_n_0),
        .O(ram_reg_i_51__4_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEAAEEEA)) 
    ram_reg_i_52__4
       (.I0(ram_reg_i_90__5_n_0),
        .I1(ram_reg_i_57__4_n_0),
        .I2(ram_reg_i_118__5_n_0),
        .I3(ram_reg_i_92__4_n_0),
        .I4(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I5(lk_addr_71_reg_705),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_address0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFC)) 
    ram_reg_i_55__5
       (.I0(ram_reg_i_121__5_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_122__5_n_0),
        .O(ram_reg_i_55__5_n_0));
  LUT4 #(
    .INIT(16'hF101)) 
    ram_reg_i_56__5
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_i_117__3_n_0),
        .I3(ap_CS_fsm_state9),
        .O(ram_reg_i_56__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_57__4
       (.I0(ram_reg_i_122__5_n_0),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state12),
        .I4(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .O(ram_reg_i_57__4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_58__5
       (.I0(ram_reg_i_123__3_n_0),
        .I1(ram_reg_i_124__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(trunc_ln259_reg_785[6]),
        .I5(trunc_ln261_reg_817[6]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[7]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_59__3
       (.I0(ram_reg_i_125__3_n_0),
        .I1(ram_reg_i_126__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(trunc_ln259_reg_785[5]),
        .I5(trunc_ln261_reg_817[5]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[6]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_60__4
       (.I0(ram_reg_i_127__3_n_0),
        .I1(ram_reg_i_128__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(trunc_ln259_reg_785[4]),
        .I5(trunc_ln261_reg_817[4]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[5]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_61__5
       (.I0(ram_reg_i_129__3_n_0),
        .I1(ram_reg_i_130__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(trunc_ln259_reg_785[3]),
        .I5(trunc_ln261_reg_817[3]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[4]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_62__5
       (.I0(ram_reg_i_131__4_n_0),
        .I1(ram_reg_i_132__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(trunc_ln259_reg_785[2]),
        .I5(trunc_ln261_reg_817[2]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[3]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_63__3
       (.I0(ram_reg_i_133__3_n_0),
        .I1(ram_reg_i_134__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(trunc_ln259_reg_785[1]),
        .I5(trunc_ln261_reg_817[1]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[2]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_64__4
       (.I0(ram_reg_i_135__4_n_0),
        .I1(ram_reg_i_136__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(trunc_ln259_reg_785[0]),
        .I5(trunc_ln261_reg_817[0]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[1]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_65__5
       (.I0(ram_reg_i_137__3_n_0),
        .I1(ram_reg_i_138__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(tmp_156_reg_780),
        .I5(tmp_158_reg_812),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[0]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_66__4
       (.I0(ram_reg_i_139__4_n_0),
        .I1(ram_reg_i_140__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(data1[7]),
        .I5(data0[7]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[7]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_67__4
       (.I0(ram_reg_i_141__3_n_0),
        .I1(ram_reg_i_142__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(data1[6]),
        .I5(data0[6]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[6]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_68__5
       (.I0(ram_reg_i_143__3_n_0),
        .I1(ram_reg_i_144__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(data1[5]),
        .I5(data0[5]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[5]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_69__5
       (.I0(ram_reg_i_145__3_n_0),
        .I1(ram_reg_i_146__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(data1[4]),
        .I5(data0[4]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[4]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_6__5
       (.I0(ram_reg_3),
        .I1(ram_reg_i_51__4_n_0),
        .I2(ram_reg_2),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_70__5
       (.I0(ram_reg_i_147__3_n_0),
        .I1(ram_reg_i_148__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(data1[3]),
        .I5(data0[3]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[3]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_71__4
       (.I0(ram_reg_i_149__3_n_0),
        .I1(ram_reg_i_150__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(data1[2]),
        .I5(data0[2]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[2]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_72__5
       (.I0(ram_reg_i_151__3_n_0),
        .I1(ram_reg_i_152__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(data1[1]),
        .I5(data0[1]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[1]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_73__5
       (.I0(ram_reg_i_153__4_n_0),
        .I1(ram_reg_i_154__5_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .I4(data1[0]),
        .I5(data0[0]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_74__4
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state11),
        .O(ram_reg_i_74__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_75__5
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state14),
        .O(ram_reg_i_75__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    ram_reg_i_76__5
       (.I0(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_76__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_77__5
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ram_reg_i_155__4_n_0),
        .I5(ram_reg_i_156__4_n_0),
        .O(ram_reg_i_77__5_n_0));
  LUT6 #(
    .INIT(64'hF4F4F4F0F0F4F0F0)) 
    ram_reg_i_7__5
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(grp_ClefiaDoubleSwap_1_fu_2693_lk_address0),
        .I5(grp_ClefiaGfn8_fu_2681_y_address1),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFAAA8)) 
    ram_reg_i_90__5
       (.I0(lk_offset_read_reg_561),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .I4(ram_reg_i_175__3_n_0),
        .I5(ram_reg_i_57__4_n_0),
        .O(ram_reg_i_90__5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_91__5
       (.I0(lk_addr_75_reg_769),
        .I1(lk_addr_71_reg_705),
        .I2(lk_addr_73_reg_732),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_91__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    ram_reg_i_92__4
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ram_reg_i_176__3_n_0),
        .I4(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .O(ram_reg_i_92__4_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    ram_reg_i_98__5
       (.I0(ram_reg_i_51__4_n_0),
        .I1(ram_reg_i_57__4_n_0),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state14),
        .I5(grp_ClefiaDoubleSwap_1_fu_2693_ap_ready),
        .O(\ap_CS_fsm_reg[14]_0 [2]));
  FDRE \tmp_153_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[7]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE \tmp_154_reg_748_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[7]),
        .Q(tmp_154_reg_748),
        .R(1'b0));
  FDRE \tmp_155_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[7]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE \tmp_156_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[7]),
        .Q(tmp_156_reg_780),
        .R(1'b0));
  FDRE \tmp_157_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[7]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE \tmp_158_reg_812_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[7]),
        .Q(tmp_158_reg_812),
        .R(1'b0));
  FDRE \tmp_159_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[7]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \tmp_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[7]),
        .Q(tmp_reg_716),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[1]),
        .Q(tmp_s_reg_614[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[2]),
        .Q(tmp_s_reg_614[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[3]),
        .Q(tmp_s_reg_614[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[4]),
        .Q(tmp_s_reg_614[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[5]),
        .Q(tmp_s_reg_614[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[6]),
        .Q(tmp_s_reg_614[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[7]),
        .Q(tmp_s_reg_614[6]),
        .R(1'b0));
  FDRE \trunc_ln246_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOADO[0]),
        .Q(trunc_ln246_reg_589),
        .R(1'b0));
  FDRE \trunc_ln247_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(DOBDO[0]),
        .Q(trunc_ln247_reg_599),
        .R(1'b0));
  FDRE \trunc_ln248_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[0]),
        .Q(trunc_ln248_reg_624),
        .R(1'b0));
  FDRE \trunc_ln249_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[0]),
        .Q(trunc_ln249_reg_634),
        .R(1'b0));
  FDRE \trunc_ln250_reg_654_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOADO[0]),
        .Q(trunc_ln250_reg_654),
        .R(1'b0));
  FDRE \trunc_ln251_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(DOBDO[0]),
        .Q(data5[7]),
        .R(1'b0));
  FDRE \trunc_ln252_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOADO[0]),
        .Q(trunc_ln252_reg_684),
        .R(1'b0));
  FDRE \trunc_ln253_1_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOBDO[0]),
        .Q(data4[7]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[0]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[1]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[2]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[3]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[4]),
        .Q(data4[4]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[5]),
        .Q(data4[5]),
        .R(1'b0));
  FDRE \trunc_ln253_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOADO[6]),
        .Q(data4[6]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[0]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[1]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[2]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[3]),
        .Q(data3[4]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[4]),
        .Q(data3[5]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[5]),
        .Q(data3[6]),
        .R(1'b0));
  FDRE \trunc_ln256_reg_727_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(DOBDO[6]),
        .Q(data3[7]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[0]),
        .Q(trunc_ln257_reg_753[0]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[1]),
        .Q(trunc_ln257_reg_753[1]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[2]),
        .Q(trunc_ln257_reg_753[2]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[3]),
        .Q(trunc_ln257_reg_753[3]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[4]),
        .Q(trunc_ln257_reg_753[4]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[5]),
        .Q(trunc_ln257_reg_753[5]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_753_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOADO[6]),
        .Q(trunc_ln257_reg_753[6]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[0]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[1]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[2]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[3]),
        .Q(data2[4]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[4]),
        .Q(data2[5]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[5]),
        .Q(data2[6]),
        .R(1'b0));
  FDRE \trunc_ln258_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(DOBDO[6]),
        .Q(data2[7]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[0]),
        .Q(trunc_ln259_reg_785[0]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[1]),
        .Q(trunc_ln259_reg_785[1]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[2]),
        .Q(trunc_ln259_reg_785[2]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[3]),
        .Q(trunc_ln259_reg_785[3]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[4]),
        .Q(trunc_ln259_reg_785[4]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[5]),
        .Q(trunc_ln259_reg_785[5]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_785_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOADO[6]),
        .Q(trunc_ln259_reg_785[6]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[0]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[1]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[2]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[3]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[4]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[5]),
        .Q(data1[6]),
        .R(1'b0));
  FDRE \trunc_ln260_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(DOBDO[6]),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[0]),
        .Q(trunc_ln261_reg_817[0]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[1]),
        .Q(trunc_ln261_reg_817[1]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[2]),
        .Q(trunc_ln261_reg_817[2]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[3]),
        .Q(trunc_ln261_reg_817[3]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[4]),
        .Q(trunc_ln261_reg_817[4]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[5]),
        .Q(trunc_ln261_reg_817[5]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOADO[6]),
        .Q(trunc_ln261_reg_817[6]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[0]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[1]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[2]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[3]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[4]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[5]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \trunc_ln262_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(DOBDO[6]),
        .Q(data0[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1
   (ADDRARDADDR,
    Q,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    D,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    \ap_CS_fsm_reg[25]_2 ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[25]_3 ,
    \ap_CS_fsm_reg[25]_4 ,
    \ap_CS_fsm_reg[25]_5 ,
    \ap_CS_fsm_reg[25]_6 ,
    \ap_CS_fsm_reg[25]_7 ,
    \ap_CS_fsm_reg[25]_8 ,
    DIBDI,
    grp_ClefiaEncrypt_1_fu_355_rk_address0,
    grp_ClefiaEncrypt_1_fu_355_pt_address0,
    E,
    \reg_578_reg[7]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[19]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[11]_0 ,
    Clefia_enc_ce0,
    \ap_CS_fsm_reg[32]_0 ,
    WEBWE,
    ap_clk,
    ap_rst_n_inv,
    ram_reg,
    ram_reg_0,
    WEA,
    grp_ClefiaDecrypt_1_fu_370_rk_ce1,
    grp_ClefiaEncrypt_1_fu_355_ap_start_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_rst_n,
    \idx_fu_78_reg[3] ,
    \idx_fu_78_reg[3]_0 ,
    \idx_fu_78_reg[3]_1 ,
    DOADO,
    DOBDO,
    mem_reg,
    mem_reg_i_89_0,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    \reg_578_reg[7]_1 ,
    \rin_9_reg_902_reg[7]_0 ,
    \rin_4_reg_867_reg[7]_0 ,
    \rin_13_reg_987_reg[7]_0 ,
    \rin_15_reg_1013_reg[7]_0 );
  output [0:0]ADDRARDADDR;
  output [2:0]Q;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[25]_1 ;
  output \ap_CS_fsm_reg[25]_2 ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[25]_3 ;
  output \ap_CS_fsm_reg[25]_4 ;
  output \ap_CS_fsm_reg[25]_5 ;
  output \ap_CS_fsm_reg[25]_6 ;
  output \ap_CS_fsm_reg[25]_7 ;
  output \ap_CS_fsm_reg[25]_8 ;
  output [7:0]DIBDI;
  output [4:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  output [2:0]grp_ClefiaEncrypt_1_fu_355_pt_address0;
  output [0:0]E;
  output [7:0]\reg_578_reg[7]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[19]_0 ;
  output [1:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[11]_0 ;
  output Clefia_enc_ce0;
  output \ap_CS_fsm_reg[32]_0 ;
  output [3:0]WEBWE;
  input ap_clk;
  input ap_rst_n_inv;
  input [18:0]ram_reg;
  input ram_reg_0;
  input [0:0]WEA;
  input grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  input grp_ClefiaEncrypt_1_fu_355_ap_start_reg;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ap_rst_n;
  input \idx_fu_78_reg[3] ;
  input \idx_fu_78_reg[3]_0 ;
  input \idx_fu_78_reg[3]_1 ;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input mem_reg;
  input mem_reg_i_89_0;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input [7:0]\reg_578_reg[7]_1 ;
  input [7:0]\rin_9_reg_902_reg[7]_0 ;
  input [7:0]\rin_4_reg_867_reg[7]_0 ;
  input [7:0]\rin_13_reg_987_reg[7]_0 ;
  input [7:0]\rin_15_reg_1013_reg[7]_0 ;

  wire [0:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire Clefia_enc_ce0;
  wire [1:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire [3:0]WEBWE;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire \ap_CS_fsm_reg[25]_2 ;
  wire \ap_CS_fsm_reg[25]_3 ;
  wire \ap_CS_fsm_reg[25]_4 ;
  wire \ap_CS_fsm_reg[25]_5 ;
  wire \ap_CS_fsm_reg[25]_6 ;
  wire \ap_CS_fsm_reg[25]_7 ;
  wire \ap_CS_fsm_reg[25]_8 ;
  wire \ap_CS_fsm_reg[32]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [18:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]call_ret_reg_1018_12;
  wire [7:0]call_ret_reg_1018_13;
  wire [7:0]call_ret_reg_1018_14;
  wire [7:0]call_ret_reg_1018_15;
  wire [7:0]call_ret_reg_1018_4;
  wire [7:0]call_ret_reg_1018_5;
  wire [7:0]call_ret_reg_1018_6;
  wire [7:0]call_ret_reg_1018_7;
  wire grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  wire [2:2]grp_ClefiaEncrypt_1_fu_355_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_fu_355_ap_done;
  wire grp_ClefiaEncrypt_1_fu_355_ap_ready;
  wire grp_ClefiaEncrypt_1_fu_355_ap_start_reg;
  wire [2:0]grp_ClefiaEncrypt_1_fu_355_pt_address0;
  wire [4:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  wire [0:0]grp_ClefiaEncrypt_1_fu_355_rk_address1;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_1;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_10;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_11;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_12;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_13;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_14;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_15;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_2;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_3;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_4;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_5;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_6;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_7;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_8;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_9;
  wire grp_ClefiaGfn4_1_fu_535_ap_start_reg;
  wire grp_ClefiaGfn4_1_fu_535_n_146;
  wire \idx_fu_78_reg[3] ;
  wire \idx_fu_78_reg[3]_0 ;
  wire \idx_fu_78_reg[3]_1 ;
  wire \int_pt_shift0[0]_i_3_n_0 ;
  wire \int_pt_shift0[0]_i_4_n_0 ;
  wire \int_pt_shift0[1]_i_3_n_0 ;
  wire \int_pt_shift0[1]_i_4_n_0 ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_0_3_0_0_i_4_n_0;
  wire mem_reg_0_3_0_0_i_5_n_0;
  wire mem_reg_0_3_0_0_i_6_n_0;
  wire mem_reg_0_3_0_0_i_7_n_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_i_101_n_0;
  wire mem_reg_i_102_n_0;
  wire mem_reg_i_103_n_0;
  wire mem_reg_i_104_n_0;
  wire mem_reg_i_105_n_0;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_107_n_0;
  wire mem_reg_i_108_n_0;
  wire mem_reg_i_109_n_0;
  wire mem_reg_i_111_n_0;
  wire mem_reg_i_113_n_0;
  wire mem_reg_i_114_n_0;
  wire mem_reg_i_115_n_0;
  wire mem_reg_i_116_n_0;
  wire mem_reg_i_117_n_0;
  wire mem_reg_i_119_n_0;
  wire mem_reg_i_120_n_0;
  wire mem_reg_i_121_n_0;
  wire mem_reg_i_122_n_0;
  wire mem_reg_i_123_n_0;
  wire mem_reg_i_124_n_0;
  wire mem_reg_i_36_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_68_n_0;
  wire mem_reg_i_69_n_0;
  wire mem_reg_i_71_n_0;
  wire mem_reg_i_72_n_0;
  wire mem_reg_i_73_n_0;
  wire mem_reg_i_74_n_0;
  wire mem_reg_i_75_n_0;
  wire mem_reg_i_77_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_79_n_0;
  wire mem_reg_i_80_n_0;
  wire mem_reg_i_81_n_0;
  wire mem_reg_i_83_n_0;
  wire mem_reg_i_84_n_0;
  wire mem_reg_i_85_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_88_n_0;
  wire mem_reg_i_89_0;
  wire mem_reg_i_90_n_0;
  wire mem_reg_i_92_n_0;
  wire mem_reg_i_93_n_0;
  wire mem_reg_i_95_n_0;
  wire mem_reg_i_96_n_0;
  wire mem_reg_i_97_n_0;
  wire p_2_in;
  wire [7:0]pt_load_3_reg_882;
  wire \q0[31]_i_2_n_0 ;
  wire [18:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_182__4_n_0;
  wire ram_reg_i_197__3_n_0;
  wire ram_reg_i_213__3_n_0;
  wire ram_reg_i_257_n_0;
  wire ram_reg_i_258_n_0;
  wire ram_reg_i_267_n_0;
  wire ram_reg_i_277_n_0;
  wire ram_reg_i_296_n_0;
  wire ram_reg_i_37__4_n_0;
  wire ram_reg_i_39__5_n_0;
  wire ram_reg_i_71__5_n_0;
  wire ram_reg_i_738_n_0;
  wire [7:0]reg_569;
  wire reg_5690;
  wire [7:0]reg_574;
  wire \reg_578[7]_i_1_n_0 ;
  wire [7:0]\reg_578_reg[7]_0 ;
  wire [7:0]\reg_578_reg[7]_1 ;
  wire [7:0]rin_0_reg_817;
  wire [7:0]rin_10_reg_912;
  wire [7:0]rin_12_fu_600_p2;
  wire [7:0]rin_12_reg_977;
  wire [7:0]rin_13_reg_987;
  wire [7:0]\rin_13_reg_987_reg[7]_0 ;
  wire [7:0]rin_14_reg_1002;
  wire [7:0]rin_15_reg_1013;
  wire [7:0]\rin_15_reg_1013_reg[7]_0 ;
  wire [7:0]rin_1_reg_827;
  wire [7:0]rin_2_reg_837;
  wire [7:0]rin_3_reg_852;
  wire [7:0]rin_4_reg_867;
  wire [7:0]\rin_4_reg_867_reg[7]_0 ;
  wire [7:0]rin_5_fu_583_p2;
  wire [7:0]rin_5_reg_937;
  wire [7:0]rin_6_fu_589_p2;
  wire [7:0]rin_6_reg_952;
  wire [7:0]rin_7_fu_595_p2;
  wire [7:0]rin_7_reg_957;
  wire [7:0]rin_8_reg_892;
  wire [7:0]rin_9_reg_902;
  wire [7:0]\rin_9_reg_902_reg[7]_0 ;
  wire [7:0]rk_load_16_reg_1100;
  wire [7:0]rout_10_reg_1060;
  wire [7:0]rout_1_reg_1030;
  wire [7:0]rout_2_reg_1035;
  wire [7:0]rout_3_reg_1040;
  wire [7:0]rout_8_reg_1045;
  wire [7:0]rout_9_reg_1050;
  wire [7:0]rout_s_reg_1055;
  wire [7:5]shl_ln_reg_1065;
  wire \shl_ln_reg_1065[5]_i_1_n_0 ;
  wire \shl_ln_reg_1065[6]_i_1_n_0 ;
  wire \shl_ln_reg_1065[7]_i_1_n_0 ;
  wire [7:0]xor_ln124_580_fu_694_p2;
  wire [7:0]xor_ln124_580_reg_1090;
  wire [7:0]xor_ln124_581_fu_795_p2;
  wire [7:0]xor_ln124_581_reg_1145;
  wire [7:0]xor_ln124_582_fu_713_p2;
  wire [7:0]xor_ln124_582_reg_1105;
  wire [7:0]xor_ln124_583_fu_745_p2;
  wire [7:0]xor_ln124_583_reg_1120;
  wire [7:0]xor_ln124_584_fu_761_p2;
  wire [7:0]xor_ln124_584_reg_1130;
  wire [7:0]xor_ln124_585_fu_800_p2;
  wire [7:0]xor_ln124_585_reg_1150;
  wire [7:0]xor_ln124_586_fu_806_p2;
  wire [7:0]xor_ln124_586_reg_1155;
  wire [7:0]xor_ln124_fu_789_p2;
  wire [7:0]xor_ln124_reg_1140;

  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(grp_ClefiaEncrypt_1_fu_355_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .O(grp_ClefiaEncrypt_1_fu_355_ap_done));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(grp_ClefiaEncrypt_1_fu_355_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ram_reg[0]),
        .I1(grp_ClefiaEncrypt_1_fu_355_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I4(ram_reg[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ram_reg[1]),
        .I1(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaEncrypt_1_fu_355_ap_start_reg),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_fu_355_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE \call_ret_reg_1018_12_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_12[0]),
        .Q(call_ret_reg_1018_12[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_12_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_12[1]),
        .Q(call_ret_reg_1018_12[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_12_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_12[2]),
        .Q(call_ret_reg_1018_12[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_12_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_12[3]),
        .Q(call_ret_reg_1018_12[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_12_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_12[4]),
        .Q(call_ret_reg_1018_12[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_12_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_12[5]),
        .Q(call_ret_reg_1018_12[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_12_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_12[6]),
        .Q(call_ret_reg_1018_12[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_12_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_12[7]),
        .Q(call_ret_reg_1018_12[7]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_13_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_13[0]),
        .Q(call_ret_reg_1018_13[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_13_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_13[1]),
        .Q(call_ret_reg_1018_13[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_13_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_13[2]),
        .Q(call_ret_reg_1018_13[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_13_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_13[3]),
        .Q(call_ret_reg_1018_13[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_13_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_13[4]),
        .Q(call_ret_reg_1018_13[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_13_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_13[5]),
        .Q(call_ret_reg_1018_13[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_13_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_13[6]),
        .Q(call_ret_reg_1018_13[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_13_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_13[7]),
        .Q(call_ret_reg_1018_13[7]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_14_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_14[0]),
        .Q(call_ret_reg_1018_14[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_14_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_14[1]),
        .Q(call_ret_reg_1018_14[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_14_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_14[2]),
        .Q(call_ret_reg_1018_14[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_14_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_14[3]),
        .Q(call_ret_reg_1018_14[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_14_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_14[4]),
        .Q(call_ret_reg_1018_14[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_14_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_14[5]),
        .Q(call_ret_reg_1018_14[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_14_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_14[6]),
        .Q(call_ret_reg_1018_14[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_14_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_14[7]),
        .Q(call_ret_reg_1018_14[7]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_15_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15[0]),
        .Q(call_ret_reg_1018_15[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_15_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15[1]),
        .Q(call_ret_reg_1018_15[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_15_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15[2]),
        .Q(call_ret_reg_1018_15[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_15_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15[3]),
        .Q(call_ret_reg_1018_15[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_15_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15[4]),
        .Q(call_ret_reg_1018_15[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_15_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15[5]),
        .Q(call_ret_reg_1018_15[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_15_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15[6]),
        .Q(call_ret_reg_1018_15[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_15_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15[7]),
        .Q(call_ret_reg_1018_15[7]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_4_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_4[0]),
        .Q(call_ret_reg_1018_4[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_4_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_4[1]),
        .Q(call_ret_reg_1018_4[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_4_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_4[2]),
        .Q(call_ret_reg_1018_4[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_4_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_4[3]),
        .Q(call_ret_reg_1018_4[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_4_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_4[4]),
        .Q(call_ret_reg_1018_4[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_4_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_4[5]),
        .Q(call_ret_reg_1018_4[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_4_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_4[6]),
        .Q(call_ret_reg_1018_4[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_4_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_4[7]),
        .Q(call_ret_reg_1018_4[7]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_5_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_5[0]),
        .Q(call_ret_reg_1018_5[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_5_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_5[1]),
        .Q(call_ret_reg_1018_5[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_5_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_5[2]),
        .Q(call_ret_reg_1018_5[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_5_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_5[3]),
        .Q(call_ret_reg_1018_5[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_5_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_5[4]),
        .Q(call_ret_reg_1018_5[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_5_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_5[5]),
        .Q(call_ret_reg_1018_5[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_5_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_5[6]),
        .Q(call_ret_reg_1018_5[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_5_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_5[7]),
        .Q(call_ret_reg_1018_5[7]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_6_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_6[0]),
        .Q(call_ret_reg_1018_6[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_6_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_6[1]),
        .Q(call_ret_reg_1018_6[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_6_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_6[2]),
        .Q(call_ret_reg_1018_6[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_6_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_6[3]),
        .Q(call_ret_reg_1018_6[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_6_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_6[4]),
        .Q(call_ret_reg_1018_6[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_6_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_6[5]),
        .Q(call_ret_reg_1018_6[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_6_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_6[6]),
        .Q(call_ret_reg_1018_6[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_6_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_6[7]),
        .Q(call_ret_reg_1018_6[7]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_7_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_7[0]),
        .Q(call_ret_reg_1018_7[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_7_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_7[1]),
        .Q(call_ret_reg_1018_7[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_7_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_7[2]),
        .Q(call_ret_reg_1018_7[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_7_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_7[3]),
        .Q(call_ret_reg_1018_7[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_7_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_7[4]),
        .Q(call_ret_reg_1018_7[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_7_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_7[5]),
        .Q(call_ret_reg_1018_7[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_7_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_7[6]),
        .Q(call_ret_reg_1018_7[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1018_7_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_7[7]),
        .Q(call_ret_reg_1018_7[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaEncrypt_1_fu_355_ap_start_reg_i_1
       (.I0(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I1(ram_reg[0]),
        .I2(grp_ClefiaEncrypt_1_fu_355_ap_start_reg),
        .O(\ap_CS_fsm_reg[32]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn4_1 grp_ClefiaGfn4_1_fu_535
       (.Clefia_enc_ce0(Clefia_enc_ce0),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_15),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,Q[2],ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,Q[0],ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[16] (grp_ClefiaGfn4_1_fu_535_n_146),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_1 ),
        .\ap_CS_fsm_reg[25]_1 (\ap_CS_fsm_reg[25]_2 ),
        .\ap_CS_fsm_reg[25]_2 (\ap_CS_fsm_reg[25]_3 ),
        .\ap_CS_fsm_reg[25]_3 (\ap_CS_fsm_reg[25]_4 ),
        .\ap_CS_fsm_reg[25]_4 (\ap_CS_fsm_reg[25]_5 ),
        .\ap_CS_fsm_reg[25]_5 (\ap_CS_fsm_reg[25]_6 ),
        .\ap_CS_fsm_reg[25]_6 (\ap_CS_fsm_reg[25]_7 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_1 ),
        .ap_NS_fsm(ap_NS_fsm[18:17]),
        .ap_clk(ap_clk),
        .\ap_return_12_preg_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_12),
        .\ap_return_13_preg_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_13),
        .\ap_return_14_preg_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_14),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\fin_0_0_fu_86_reg[7]_0 (rin_0_reg_817),
        .\fin_0_reg_1227_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_4),
        .\fin_10_0_fu_126_reg[7]_0 (rin_10_reg_912),
        .\fin_11_0_fu_130_reg[7]_0 (reg_569),
        .\fin_12_0_fu_134_reg[7]_0 (rin_12_reg_977),
        .\fin_13_0_fu_138_reg[7]_0 (rin_13_reg_987),
        .\fin_13_reg_1209_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_1),
        .\fin_14_0_fu_142_reg[7]_0 (rin_14_reg_1002),
        .\fin_14_reg_1215_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_2),
        .\fin_15_0_fu_146_reg[7]_0 (rin_15_reg_1013),
        .\fin_15_reg_1221_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_3),
        .\fin_1_0_fu_90_reg[7]_0 (rin_1_reg_827),
        .\fin_1_reg_1233_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_5),
        .\fin_2_0_fu_94_reg[7]_0 (rin_2_reg_837),
        .\fin_2_reg_1239_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_6),
        .\fin_3_0_fu_98_reg[7]_0 (rin_3_reg_852),
        .\fin_3_reg_1245_reg[7]_0 (grp_ClefiaGfn4_1_fu_535_ap_return_7),
        .\fin_4_0_fu_102_reg[7]_0 (rin_4_reg_867),
        .\fin_5_0_fu_106_reg[7]_0 (rin_5_reg_937),
        .\fin_6_0_fu_110_reg[7]_0 (rin_6_reg_952),
        .\fin_7_0_fu_114_reg[7]_0 (rin_7_reg_957),
        .\fin_8_0_fu_118_reg[7]_0 (rin_8_reg_892),
        .\fin_9_0_fu_122_reg[7]_0 (rin_9_reg_902),
        .grp_ClefiaDecrypt_1_fu_370_rk_ce1(grp_ClefiaDecrypt_1_fu_370_rk_ce1),
        .grp_ClefiaEncrypt_1_fu_355_rk_address0(grp_ClefiaEncrypt_1_fu_355_rk_address0),
        .grp_ClefiaGfn4_1_fu_535_ap_start_reg(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .\idx_fu_78_reg[3]_0 (\idx_fu_78_reg[3] ),
        .\idx_fu_78_reg[3]_1 (\idx_fu_78_reg[3]_0 ),
        .\idx_fu_78_reg[3]_2 (\idx_fu_78_reg[3]_1 ),
        .mem_reg(mem_reg_i_81_n_0),
        .mem_reg_0(mem_reg_i_83_n_0),
        .mem_reg_1(mem_reg_i_84_n_0),
        .mem_reg_10(mem_reg_i_71_n_0),
        .mem_reg_11(mem_reg_i_72_n_0),
        .mem_reg_12(mem_reg_i_73_n_0),
        .mem_reg_13(mem_reg_i_74_n_0),
        .mem_reg_14(mem_reg_i_63_n_0),
        .mem_reg_15(mem_reg_i_65_n_0),
        .mem_reg_16(mem_reg_i_66_n_0),
        .mem_reg_17(mem_reg_i_67_n_0),
        .mem_reg_18(mem_reg_i_68_n_0),
        .mem_reg_19(mem_reg_i_57_n_0),
        .mem_reg_2(mem_reg_i_85_n_0),
        .mem_reg_20(mem_reg_i_59_n_0),
        .mem_reg_21(mem_reg_i_60_n_0),
        .mem_reg_22(mem_reg_i_61_n_0),
        .mem_reg_23(mem_reg_i_62_n_0),
        .mem_reg_24(mem_reg_i_51_n_0),
        .mem_reg_25(mem_reg_i_53_n_0),
        .mem_reg_26(mem_reg_i_54_n_0),
        .mem_reg_27(mem_reg_i_55_n_0),
        .mem_reg_28(mem_reg_i_56_n_0),
        .mem_reg_29(mem_reg_i_45_n_0),
        .mem_reg_3(mem_reg_i_86_n_0),
        .mem_reg_30(mem_reg_i_47_n_0),
        .mem_reg_31(mem_reg_i_48_n_0),
        .mem_reg_32(mem_reg_i_49_n_0),
        .mem_reg_33(mem_reg_i_50_n_0),
        .mem_reg_34(mem_reg_i_39_n_0),
        .mem_reg_35(mem_reg_i_41_n_0),
        .mem_reg_36(mem_reg_i_42_n_0),
        .mem_reg_37(mem_reg_i_43_n_0),
        .mem_reg_38(mem_reg_i_44_n_0),
        .mem_reg_39(mem_reg_i_90_n_0),
        .mem_reg_4(mem_reg_i_75_n_0),
        .mem_reg_40(mem_reg_1),
        .mem_reg_41(mem_reg_6),
        .mem_reg_42(mem_reg_2),
        .mem_reg_43(mem_reg_3),
        .mem_reg_44(\ap_CS_fsm_reg[11]_0 ),
        .mem_reg_45(mem_reg_i_88_n_0),
        .mem_reg_46(\ap_CS_fsm_reg[19]_0 ),
        .mem_reg_5(mem_reg_i_77_n_0),
        .mem_reg_6(mem_reg_i_78_n_0),
        .mem_reg_7(mem_reg_i_79_n_0),
        .mem_reg_8(mem_reg_i_80_n_0),
        .mem_reg_9(mem_reg_i_69_n_0),
        .ram_reg(ram_reg_i_39__5_n_0),
        .ram_reg_0({ram_reg[18],ram_reg[1]}),
        .ram_reg_1(ram_reg_i_37__4_n_0),
        .ram_reg_10(ram_reg_i_258_n_0),
        .ram_reg_11(ram_reg_5),
        .ram_reg_12(mem_reg_0_3_0_0_i_7_n_0),
        .ram_reg_13(ram_reg_i_71__5_n_0),
        .ram_reg_14(ram_reg_6),
        .ram_reg_15(ram_reg_i_197__3_n_0),
        .ram_reg_16(ram_reg_7),
        .ram_reg_17(ram_reg_i_296_n_0),
        .ram_reg_18(ram_reg_i_277_n_0),
        .ram_reg_2(ram_reg_i_182__4_n_0),
        .ram_reg_3(ram_reg_1),
        .ram_reg_4(ram_reg_2),
        .ram_reg_5(ram_reg_3),
        .ram_reg_6(ram_reg_i_213__3_n_0),
        .ram_reg_7(ram_reg_i_267_n_0),
        .ram_reg_8(ram_reg_4),
        .ram_reg_9(ram_reg_i_257_n_0),
        .shl_ln_reg_1065(shl_ln_reg_1065[7:6]),
        .\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] (grp_ClefiaGfn4_1_fu_535_ap_return_10),
        .\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] (grp_ClefiaGfn4_1_fu_535_ap_return_11),
        .\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] (grp_ClefiaGfn4_1_fu_535_ap_return_8),
        .\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] (grp_ClefiaGfn4_1_fu_535_ap_return_9));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaGfn4_1_fu_535_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_n_146),
        .Q(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hAAEEAAFE)) 
    \int_pt_shift0[0]_i_2 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state14),
        .I2(\int_pt_shift0[0]_i_3_n_0 ),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state13),
        .O(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF54)) 
    \int_pt_shift0[0]_i_3 
       (.I0(ap_CS_fsm_state9),
        .I1(\int_pt_shift0[0]_i_4_n_0 ),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state11),
        .O(\int_pt_shift0[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \int_pt_shift0[0]_i_4 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state7),
        .O(\int_pt_shift0[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h11111110)) 
    \int_pt_shift0[1]_i_2 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(\int_pt_shift0[1]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h1010101011111110)) 
    \int_pt_shift0[1]_i_3 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(mem_reg_0_3_0_0_i_4_n_0),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state3),
        .I5(\int_pt_shift0[1]_i_4_n_0 ),
        .O(\int_pt_shift0[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_pt_shift0[1]_i_4 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .O(\int_pt_shift0[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000FE)) 
    mem_reg_0_3_0_0_i_2
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(mem_reg_0_3_0_0_i_4_n_0),
        .I3(mem_reg_0_3_0_0_i_5_n_0),
        .I4(ap_CS_fsm_state12),
        .I5(mem_reg_0_3_0_0_i_6_n_0),
        .O(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_0_3_0_0_i_3
       (.I0(mem_reg_0_3_0_0_i_7_n_0),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state11),
        .O(grp_ClefiaEncrypt_1_fu_355_pt_address0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_4
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(mem_reg_0_3_0_0_i_4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_0_3_0_0_i_5
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .O(mem_reg_0_3_0_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_3_0_0_i_6
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(mem_reg_0_3_0_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_0_3_0_0_i_7
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .O(mem_reg_0_3_0_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    mem_reg_i_101
       (.I0(ap_CS_fsm_state25),
        .I1(mem_reg_i_114_n_0),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state27),
        .O(mem_reg_i_101_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_102
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state26),
        .I2(mem_reg_i_114_n_0),
        .O(mem_reg_i_102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_103
       (.I0(ap_CS_fsm_state27),
        .I1(mem_reg_i_114_n_0),
        .O(mem_reg_i_103_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_104
       (.I0(ap_CS_fsm_state22),
        .I1(mem_reg_i_90_n_0),
        .O(mem_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    mem_reg_i_105
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state26),
        .I3(mem_reg_i_114_n_0),
        .I4(ap_CS_fsm_state24),
        .I5(ap_CS_fsm_state25),
        .O(mem_reg_i_105_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    mem_reg_i_106
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state24),
        .I2(mem_reg_i_114_n_0),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state27),
        .O(mem_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    mem_reg_i_107
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(ap_CS_fsm_state30),
        .O(mem_reg_i_107_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    mem_reg_i_108
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state31),
        .O(mem_reg_i_108_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    mem_reg_i_109
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state32),
        .I3(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .O(mem_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    mem_reg_i_111
       (.I0(ram_reg[6]),
        .I1(ram_reg[4]),
        .I2(mem_reg_i_117_n_0),
        .I3(ram_reg[3]),
        .I4(ram_reg[5]),
        .I5(ram_reg[7]),
        .O(mem_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    mem_reg_i_113
       (.I0(mem_reg_i_89_0),
        .I1(ram_reg[10]),
        .I2(ram_reg[14]),
        .I3(ram_reg[8]),
        .I4(ram_reg[9]),
        .I5(mem_reg_i_119_n_0),
        .O(mem_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_114
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state32),
        .I3(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state28),
        .O(mem_reg_i_114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_115
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state27),
        .O(mem_reg_i_115_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_116
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state25),
        .O(mem_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF3310)) 
    mem_reg_i_117
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state32),
        .I2(mem_reg_i_120_n_0),
        .I3(ap_CS_fsm_state31),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(ram_reg[2]),
        .O(mem_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h000000000000AAFE)) 
    mem_reg_i_119
       (.I0(mem_reg_0),
        .I1(mem_reg_i_121_n_0),
        .I2(mem_reg_i_122_n_0),
        .I3(mem_reg_1),
        .I4(ram_reg[7]),
        .I5(ram_reg[6]),
        .O(mem_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    mem_reg_i_120
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state26),
        .I2(mem_reg_i_123_n_0),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state27),
        .I5(ap_CS_fsm_state29),
        .O(mem_reg_i_120_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_121
       (.I0(ap_CS_fsm_state32),
        .I1(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .O(mem_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h1110111011111110)) 
    mem_reg_i_122
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state29),
        .I4(mem_reg_i_124_n_0),
        .I5(mem_reg_i_115_n_0),
        .O(mem_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF2232)) 
    mem_reg_i_123
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state19),
        .I3(Q[2]),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state24),
        .O(mem_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0504)) 
    mem_reg_i_124
       (.I0(ap_CS_fsm_state23),
        .I1(Q[2]),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state24),
        .O(mem_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    mem_reg_i_36
       (.I0(mem_reg_0),
        .I1(mem_reg_i_92_n_0),
        .I2(mem_reg_i_93_n_0),
        .I3(ram_reg[3]),
        .I4(ram_reg[2]),
        .I5(mem_reg_3),
        .O(mem_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    mem_reg_i_38
       (.I0(ram_reg[4]),
        .I1(ram_reg[5]),
        .I2(grp_ClefiaEncrypt_1_fu_355_Clefia_enc_address0),
        .I3(ram_reg[3]),
        .I4(ram_reg[2]),
        .I5(mem_reg_3),
        .O(mem_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_39
       (.I0(mem_reg_i_95_n_0),
        .I1(rout_1_reg_1030[7]),
        .I2(mem_reg_i_96_n_0),
        .I3(rout_2_reg_1035[7]),
        .I4(rout_3_reg_1040[7]),
        .I5(mem_reg_i_97_n_0),
        .O(mem_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_41
       (.I0(mem_reg_i_101_n_0),
        .I1(rout_10_reg_1060[7]),
        .I2(mem_reg_i_102_n_0),
        .I3(xor_ln124_reg_1140[7]),
        .I4(xor_ln124_580_reg_1090[7]),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_42
       (.I0(mem_reg_i_104_n_0),
        .I1(rout_8_reg_1045[7]),
        .I2(mem_reg_i_105_n_0),
        .I3(rout_9_reg_1050[7]),
        .I4(rout_s_reg_1055[7]),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_43
       (.I0(mem_reg_i_107_n_0),
        .I1(xor_ln124_581_reg_1145[7]),
        .I2(mem_reg_i_108_n_0),
        .I3(xor_ln124_582_reg_1105[7]),
        .I4(xor_ln124_583_reg_1120[7]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_44
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(xor_ln124_584_reg_1130[7]),
        .I3(xor_ln124_585_reg_1150[7]),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(xor_ln124_586_reg_1155[7]),
        .O(mem_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_45
       (.I0(mem_reg_i_95_n_0),
        .I1(rout_1_reg_1030[6]),
        .I2(mem_reg_i_96_n_0),
        .I3(rout_2_reg_1035[6]),
        .I4(rout_3_reg_1040[6]),
        .I5(mem_reg_i_97_n_0),
        .O(mem_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_47
       (.I0(mem_reg_i_101_n_0),
        .I1(rout_10_reg_1060[6]),
        .I2(mem_reg_i_102_n_0),
        .I3(xor_ln124_reg_1140[6]),
        .I4(xor_ln124_580_reg_1090[6]),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_48
       (.I0(mem_reg_i_104_n_0),
        .I1(rout_8_reg_1045[6]),
        .I2(mem_reg_i_105_n_0),
        .I3(rout_9_reg_1050[6]),
        .I4(rout_s_reg_1055[6]),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_49
       (.I0(mem_reg_i_107_n_0),
        .I1(xor_ln124_581_reg_1145[6]),
        .I2(mem_reg_i_108_n_0),
        .I3(xor_ln124_582_reg_1105[6]),
        .I4(xor_ln124_583_reg_1120[6]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_5
       (.I0(mem_reg_2),
        .I1(ram_reg[13]),
        .I2(mem_reg_i_36_n_0),
        .I3(ram_reg[15]),
        .I4(ram_reg[11]),
        .I5(ram_reg[17]),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_50
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(xor_ln124_584_reg_1130[6]),
        .I3(xor_ln124_585_reg_1150[6]),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(xor_ln124_586_reg_1155[6]),
        .O(mem_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_51
       (.I0(mem_reg_i_95_n_0),
        .I1(rout_1_reg_1030[5]),
        .I2(mem_reg_i_96_n_0),
        .I3(rout_2_reg_1035[5]),
        .I4(rout_3_reg_1040[5]),
        .I5(mem_reg_i_97_n_0),
        .O(mem_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_53
       (.I0(mem_reg_i_101_n_0),
        .I1(rout_10_reg_1060[5]),
        .I2(mem_reg_i_102_n_0),
        .I3(xor_ln124_reg_1140[5]),
        .I4(xor_ln124_580_reg_1090[5]),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_54
       (.I0(mem_reg_i_104_n_0),
        .I1(rout_8_reg_1045[5]),
        .I2(mem_reg_i_105_n_0),
        .I3(rout_9_reg_1050[5]),
        .I4(rout_s_reg_1055[5]),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_55
       (.I0(mem_reg_i_107_n_0),
        .I1(xor_ln124_581_reg_1145[5]),
        .I2(mem_reg_i_108_n_0),
        .I3(xor_ln124_582_reg_1105[5]),
        .I4(xor_ln124_583_reg_1120[5]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_56
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(xor_ln124_584_reg_1130[5]),
        .I3(xor_ln124_585_reg_1150[5]),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(xor_ln124_586_reg_1155[5]),
        .O(mem_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_57
       (.I0(mem_reg_i_95_n_0),
        .I1(rout_1_reg_1030[4]),
        .I2(mem_reg_i_96_n_0),
        .I3(rout_2_reg_1035[4]),
        .I4(rout_3_reg_1040[4]),
        .I5(mem_reg_i_97_n_0),
        .O(mem_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_59
       (.I0(mem_reg_i_101_n_0),
        .I1(rout_10_reg_1060[4]),
        .I2(mem_reg_i_102_n_0),
        .I3(xor_ln124_reg_1140[4]),
        .I4(xor_ln124_580_reg_1090[4]),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    mem_reg_i_6
       (.I0(ram_reg[15]),
        .I1(ram_reg[14]),
        .I2(mem_reg_4),
        .I3(mem_reg_i_38_n_0),
        .I4(ram_reg[16]),
        .I5(ram_reg[17]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_60
       (.I0(mem_reg_i_104_n_0),
        .I1(rout_8_reg_1045[4]),
        .I2(mem_reg_i_105_n_0),
        .I3(rout_9_reg_1050[4]),
        .I4(rout_s_reg_1055[4]),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_61
       (.I0(mem_reg_i_107_n_0),
        .I1(xor_ln124_581_reg_1145[4]),
        .I2(mem_reg_i_108_n_0),
        .I3(xor_ln124_582_reg_1105[4]),
        .I4(xor_ln124_583_reg_1120[4]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_62
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(xor_ln124_584_reg_1130[4]),
        .I3(xor_ln124_585_reg_1150[4]),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(xor_ln124_586_reg_1155[4]),
        .O(mem_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_63
       (.I0(mem_reg_i_95_n_0),
        .I1(rout_1_reg_1030[3]),
        .I2(mem_reg_i_96_n_0),
        .I3(rout_2_reg_1035[3]),
        .I4(rout_3_reg_1040[3]),
        .I5(mem_reg_i_97_n_0),
        .O(mem_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_65
       (.I0(mem_reg_i_101_n_0),
        .I1(rout_10_reg_1060[3]),
        .I2(mem_reg_i_102_n_0),
        .I3(xor_ln124_reg_1140[3]),
        .I4(xor_ln124_580_reg_1090[3]),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_66
       (.I0(mem_reg_i_104_n_0),
        .I1(rout_8_reg_1045[3]),
        .I2(mem_reg_i_105_n_0),
        .I3(rout_9_reg_1050[3]),
        .I4(rout_s_reg_1055[3]),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_67
       (.I0(mem_reg_i_107_n_0),
        .I1(xor_ln124_581_reg_1145[3]),
        .I2(mem_reg_i_108_n_0),
        .I3(xor_ln124_582_reg_1105[3]),
        .I4(xor_ln124_583_reg_1120[3]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_68
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(xor_ln124_584_reg_1130[3]),
        .I3(xor_ln124_585_reg_1150[3]),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(xor_ln124_586_reg_1155[3]),
        .O(mem_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_69
       (.I0(mem_reg_i_95_n_0),
        .I1(rout_1_reg_1030[2]),
        .I2(mem_reg_i_96_n_0),
        .I3(rout_2_reg_1035[2]),
        .I4(rout_3_reg_1040[2]),
        .I5(mem_reg_i_97_n_0),
        .O(mem_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_71
       (.I0(mem_reg_i_101_n_0),
        .I1(rout_10_reg_1060[2]),
        .I2(mem_reg_i_102_n_0),
        .I3(xor_ln124_reg_1140[2]),
        .I4(xor_ln124_580_reg_1090[2]),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_72
       (.I0(mem_reg_i_104_n_0),
        .I1(rout_8_reg_1045[2]),
        .I2(mem_reg_i_105_n_0),
        .I3(rout_9_reg_1050[2]),
        .I4(rout_s_reg_1055[2]),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_73
       (.I0(mem_reg_i_107_n_0),
        .I1(xor_ln124_581_reg_1145[2]),
        .I2(mem_reg_i_108_n_0),
        .I3(xor_ln124_582_reg_1105[2]),
        .I4(xor_ln124_583_reg_1120[2]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_74
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(xor_ln124_584_reg_1130[2]),
        .I3(xor_ln124_585_reg_1150[2]),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(xor_ln124_586_reg_1155[2]),
        .O(mem_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_75
       (.I0(mem_reg_i_95_n_0),
        .I1(rout_1_reg_1030[1]),
        .I2(mem_reg_i_96_n_0),
        .I3(rout_2_reg_1035[1]),
        .I4(rout_3_reg_1040[1]),
        .I5(mem_reg_i_97_n_0),
        .O(mem_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_77
       (.I0(mem_reg_i_101_n_0),
        .I1(rout_10_reg_1060[1]),
        .I2(mem_reg_i_102_n_0),
        .I3(xor_ln124_reg_1140[1]),
        .I4(xor_ln124_580_reg_1090[1]),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_78
       (.I0(mem_reg_i_104_n_0),
        .I1(rout_8_reg_1045[1]),
        .I2(mem_reg_i_105_n_0),
        .I3(rout_9_reg_1050[1]),
        .I4(rout_s_reg_1055[1]),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_79
       (.I0(mem_reg_i_107_n_0),
        .I1(xor_ln124_581_reg_1145[1]),
        .I2(mem_reg_i_108_n_0),
        .I3(xor_ln124_582_reg_1105[1]),
        .I4(xor_ln124_583_reg_1120[1]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_80
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(xor_ln124_584_reg_1130[1]),
        .I3(xor_ln124_585_reg_1150[1]),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(xor_ln124_586_reg_1155[1]),
        .O(mem_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_81
       (.I0(mem_reg_i_95_n_0),
        .I1(rout_1_reg_1030[0]),
        .I2(mem_reg_i_96_n_0),
        .I3(rout_2_reg_1035[0]),
        .I4(rout_3_reg_1040[0]),
        .I5(mem_reg_i_97_n_0),
        .O(mem_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_83
       (.I0(mem_reg_i_101_n_0),
        .I1(rout_10_reg_1060[0]),
        .I2(mem_reg_i_102_n_0),
        .I3(xor_ln124_reg_1140[0]),
        .I4(xor_ln124_580_reg_1090[0]),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_84
       (.I0(mem_reg_i_104_n_0),
        .I1(rout_8_reg_1045[0]),
        .I2(mem_reg_i_105_n_0),
        .I3(rout_9_reg_1050[0]),
        .I4(rout_s_reg_1055[0]),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_85
       (.I0(mem_reg_i_107_n_0),
        .I1(xor_ln124_581_reg_1145[0]),
        .I2(mem_reg_i_108_n_0),
        .I3(xor_ln124_582_reg_1105[0]),
        .I4(xor_ln124_583_reg_1120[0]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_86
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(xor_ln124_584_reg_1130[0]),
        .I3(xor_ln124_585_reg_1150[0]),
        .I4(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I5(xor_ln124_586_reg_1155[0]),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hFAFAFEFEFAFAFFFE)) 
    mem_reg_i_87
       (.I0(mem_reg_5),
        .I1(ram_reg[9]),
        .I2(ram_reg[17]),
        .I3(mem_reg_i_111_n_0),
        .I4(mem_reg_2),
        .I5(ram_reg[8]),
        .O(\ap_CS_fsm_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_88
       (.I0(mem_reg_i_90_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state21),
        .I4(Q[2]),
        .O(mem_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFFFE)) 
    mem_reg_i_89
       (.I0(ram_reg[17]),
        .I1(ram_reg[16]),
        .I2(ram_reg[13]),
        .I3(ram_reg[12]),
        .I4(mem_reg),
        .I5(mem_reg_i_113_n_0),
        .O(\ap_CS_fsm_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_90
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state26),
        .I2(mem_reg_i_114_n_0),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state23),
        .O(mem_reg_i_90_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_92
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(grp_ClefiaEncrypt_1_fu_355_ap_ready),
        .I3(ap_CS_fsm_state30),
        .O(mem_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    mem_reg_i_93
       (.I0(mem_reg_i_115_n_0),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state29),
        .I3(mem_reg_i_116_n_0),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state23),
        .O(mem_reg_i_93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_94
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state26),
        .I2(mem_reg_i_114_n_0),
        .O(grp_ClefiaEncrypt_1_fu_355_Clefia_enc_address0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    mem_reg_i_95
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(Q[2]),
        .I3(ap_CS_fsm_state19),
        .I4(mem_reg_i_90_n_0),
        .O(mem_reg_i_95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    mem_reg_i_96
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .I2(Q[2]),
        .I3(mem_reg_i_90_n_0),
        .O(mem_reg_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_97
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(mem_reg_i_90_n_0),
        .O(mem_reg_i_97_n_0));
  FDRE \pt_load_3_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(pt_load_3_reg_882[0]),
        .R(1'b0));
  FDRE \pt_load_3_reg_882_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(pt_load_3_reg_882[1]),
        .R(1'b0));
  FDRE \pt_load_3_reg_882_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(pt_load_3_reg_882[2]),
        .R(1'b0));
  FDRE \pt_load_3_reg_882_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(pt_load_3_reg_882[3]),
        .R(1'b0));
  FDRE \pt_load_3_reg_882_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(pt_load_3_reg_882[4]),
        .R(1'b0));
  FDRE \pt_load_3_reg_882_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(pt_load_3_reg_882[5]),
        .R(1'b0));
  FDRE \pt_load_3_reg_882_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(pt_load_3_reg_882[6]),
        .R(1'b0));
  FDRE \pt_load_3_reg_882_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(pt_load_3_reg_882[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \q0[31]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state6),
        .I4(\q0[31]_i_2_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \q0[31]_i_2 
       (.I0(grp_ClefiaEncrypt_1_fu_355_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(mem_reg_0_3_0_0_i_4_n_0),
        .I3(mem_reg_0_3_0_0_i_5_n_0),
        .I4(mem_reg_0_3_0_0_i_6_n_0),
        .I5(ram_reg_i_296_n_0),
        .O(\q0[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFF0000FE00)) 
    ram_reg_i_10
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state14),
        .I2(ram_reg_i_71__5_n_0),
        .I3(ram_reg[1]),
        .I4(ram_reg[18]),
        .I5(ram_reg_0),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'hAAAAFEFFAAAAAAAA)) 
    ram_reg_i_100
       (.I0(ram_reg[18]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state5),
        .I4(grp_ClefiaEncrypt_1_fu_355_rk_address1),
        .I5(ram_reg[1]),
        .O(\ap_CS_fsm_reg[25]_8 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F088)) 
    ram_reg_i_182__4
       (.I0(\idx_fu_78_reg[3]_0 ),
        .I1(ap_CS_fsm_state19),
        .I2(shl_ln_reg_1065[7]),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state21),
        .I5(Q[2]),
        .O(ram_reg_i_182__4_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F088)) 
    ram_reg_i_197__3
       (.I0(\idx_fu_78_reg[3]_1 ),
        .I1(ap_CS_fsm_state19),
        .I2(shl_ln_reg_1065[6]),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state21),
        .I5(Q[2]),
        .O(ram_reg_i_197__3_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F088)) 
    ram_reg_i_213__3
       (.I0(\idx_fu_78_reg[3] ),
        .I1(ap_CS_fsm_state19),
        .I2(shl_ln_reg_1065[5]),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state21),
        .I5(Q[2]),
        .O(ram_reg_i_213__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_257
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state13),
        .O(ram_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_258
       (.I0(ap_CS_fsm_state14),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state19),
        .I3(Q[2]),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_i_258_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_267
       (.I0(ram_reg_i_738_n_0),
        .I1(ap_CS_fsm_state22),
        .O(ram_reg_i_267_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_277
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(Q[2]),
        .O(ram_reg_i_277_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_296
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_296_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_322
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state21),
        .I5(Q[2]),
        .O(grp_ClefiaEncrypt_1_fu_355_rk_address1));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_37__4
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(Q[0]),
        .I3(ram_reg_i_71__5_n_0),
        .O(ram_reg_i_37__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_39__5
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state5),
        .I2(ram_reg_i_71__5_n_0),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_39__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_71__5
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_i_71__5_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_738
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_i_738_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_569[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state13),
        .O(reg_5690));
  FDRE \reg_569_reg[0] 
       (.C(ap_clk),
        .CE(reg_5690),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(reg_569[0]),
        .R(1'b0));
  FDRE \reg_569_reg[1] 
       (.C(ap_clk),
        .CE(reg_5690),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(reg_569[1]),
        .R(1'b0));
  FDRE \reg_569_reg[2] 
       (.C(ap_clk),
        .CE(reg_5690),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(reg_569[2]),
        .R(1'b0));
  FDRE \reg_569_reg[3] 
       (.C(ap_clk),
        .CE(reg_5690),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(reg_569[3]),
        .R(1'b0));
  FDRE \reg_569_reg[4] 
       (.C(ap_clk),
        .CE(reg_5690),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(reg_569[4]),
        .R(1'b0));
  FDRE \reg_569_reg[5] 
       (.C(ap_clk),
        .CE(reg_5690),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(reg_569[5]),
        .R(1'b0));
  FDRE \reg_569_reg[6] 
       (.C(ap_clk),
        .CE(reg_5690),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(reg_569[6]),
        .R(1'b0));
  FDRE \reg_569_reg[7] 
       (.C(ap_clk),
        .CE(reg_5690),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(reg_569[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_574[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state14),
        .O(p_2_in));
  FDRE \reg_574_reg[0] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(reg_574[0]),
        .R(1'b0));
  FDRE \reg_574_reg[1] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(reg_574[1]),
        .R(1'b0));
  FDRE \reg_574_reg[2] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(reg_574[2]),
        .R(1'b0));
  FDRE \reg_574_reg[3] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(reg_574[3]),
        .R(1'b0));
  FDRE \reg_574_reg[4] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(reg_574[4]),
        .R(1'b0));
  FDRE \reg_574_reg[5] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(reg_574[5]),
        .R(1'b0));
  FDRE \reg_574_reg[6] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(reg_574[6]),
        .R(1'b0));
  FDRE \reg_574_reg[7] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(reg_574[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_578[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\reg_578[7]_i_1_n_0 ));
  FDRE \reg_578_reg[0] 
       (.C(ap_clk),
        .CE(\reg_578[7]_i_1_n_0 ),
        .D(\reg_578_reg[7]_1 [0]),
        .Q(\reg_578_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_578_reg[1] 
       (.C(ap_clk),
        .CE(\reg_578[7]_i_1_n_0 ),
        .D(\reg_578_reg[7]_1 [1]),
        .Q(\reg_578_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_578_reg[2] 
       (.C(ap_clk),
        .CE(\reg_578[7]_i_1_n_0 ),
        .D(\reg_578_reg[7]_1 [2]),
        .Q(\reg_578_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_578_reg[3] 
       (.C(ap_clk),
        .CE(\reg_578[7]_i_1_n_0 ),
        .D(\reg_578_reg[7]_1 [3]),
        .Q(\reg_578_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_578_reg[4] 
       (.C(ap_clk),
        .CE(\reg_578[7]_i_1_n_0 ),
        .D(\reg_578_reg[7]_1 [4]),
        .Q(\reg_578_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_578_reg[5] 
       (.C(ap_clk),
        .CE(\reg_578[7]_i_1_n_0 ),
        .D(\reg_578_reg[7]_1 [5]),
        .Q(\reg_578_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_578_reg[6] 
       (.C(ap_clk),
        .CE(\reg_578[7]_i_1_n_0 ),
        .D(\reg_578_reg[7]_1 [6]),
        .Q(\reg_578_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_578_reg[7] 
       (.C(ap_clk),
        .CE(\reg_578[7]_i_1_n_0 ),
        .D(\reg_578_reg[7]_1 [7]),
        .Q(\reg_578_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \rin_0_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(rin_0_reg_817[0]),
        .R(1'b0));
  FDRE \rin_0_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(rin_0_reg_817[1]),
        .R(1'b0));
  FDRE \rin_0_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(rin_0_reg_817[2]),
        .R(1'b0));
  FDRE \rin_0_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(rin_0_reg_817[3]),
        .R(1'b0));
  FDRE \rin_0_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(rin_0_reg_817[4]),
        .R(1'b0));
  FDRE \rin_0_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(rin_0_reg_817[5]),
        .R(1'b0));
  FDRE \rin_0_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(rin_0_reg_817[6]),
        .R(1'b0));
  FDRE \rin_0_reg_817_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(rin_0_reg_817[7]),
        .R(1'b0));
  FDRE \rin_10_reg_912_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(rin_10_reg_912[0]),
        .R(1'b0));
  FDRE \rin_10_reg_912_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(rin_10_reg_912[1]),
        .R(1'b0));
  FDRE \rin_10_reg_912_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(rin_10_reg_912[2]),
        .R(1'b0));
  FDRE \rin_10_reg_912_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(rin_10_reg_912[3]),
        .R(1'b0));
  FDRE \rin_10_reg_912_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(rin_10_reg_912[4]),
        .R(1'b0));
  FDRE \rin_10_reg_912_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(rin_10_reg_912[5]),
        .R(1'b0));
  FDRE \rin_10_reg_912_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(rin_10_reg_912[6]),
        .R(1'b0));
  FDRE \rin_10_reg_912_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(rin_10_reg_912[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_977[0]_i_1 
       (.I0(reg_574[0]),
        .I1(DOBDO[0]),
        .O(rin_12_fu_600_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_977[1]_i_1 
       (.I0(reg_574[1]),
        .I1(DOBDO[1]),
        .O(rin_12_fu_600_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_977[2]_i_1 
       (.I0(reg_574[2]),
        .I1(DOBDO[2]),
        .O(rin_12_fu_600_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_977[3]_i_1 
       (.I0(reg_574[3]),
        .I1(DOBDO[3]),
        .O(rin_12_fu_600_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_977[4]_i_1 
       (.I0(reg_574[4]),
        .I1(DOBDO[4]),
        .O(rin_12_fu_600_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_977[5]_i_1 
       (.I0(reg_574[5]),
        .I1(DOBDO[5]),
        .O(rin_12_fu_600_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_977[6]_i_1 
       (.I0(reg_574[6]),
        .I1(DOBDO[6]),
        .O(rin_12_fu_600_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_12_reg_977[7]_i_1 
       (.I0(reg_574[7]),
        .I1(DOBDO[7]),
        .O(rin_12_fu_600_p2[7]));
  FDRE \rin_12_reg_977_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rin_12_fu_600_p2[0]),
        .Q(rin_12_reg_977[0]),
        .R(1'b0));
  FDRE \rin_12_reg_977_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rin_12_fu_600_p2[1]),
        .Q(rin_12_reg_977[1]),
        .R(1'b0));
  FDRE \rin_12_reg_977_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rin_12_fu_600_p2[2]),
        .Q(rin_12_reg_977[2]),
        .R(1'b0));
  FDRE \rin_12_reg_977_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rin_12_fu_600_p2[3]),
        .Q(rin_12_reg_977[3]),
        .R(1'b0));
  FDRE \rin_12_reg_977_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rin_12_fu_600_p2[4]),
        .Q(rin_12_reg_977[4]),
        .R(1'b0));
  FDRE \rin_12_reg_977_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rin_12_fu_600_p2[5]),
        .Q(rin_12_reg_977[5]),
        .R(1'b0));
  FDRE \rin_12_reg_977_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rin_12_fu_600_p2[6]),
        .Q(rin_12_reg_977[6]),
        .R(1'b0));
  FDRE \rin_12_reg_977_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(rin_12_fu_600_p2[7]),
        .Q(rin_12_reg_977[7]),
        .R(1'b0));
  FDRE \rin_13_reg_987_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rin_13_reg_987_reg[7]_0 [0]),
        .Q(rin_13_reg_987[0]),
        .R(1'b0));
  FDRE \rin_13_reg_987_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rin_13_reg_987_reg[7]_0 [1]),
        .Q(rin_13_reg_987[1]),
        .R(1'b0));
  FDRE \rin_13_reg_987_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rin_13_reg_987_reg[7]_0 [2]),
        .Q(rin_13_reg_987[2]),
        .R(1'b0));
  FDRE \rin_13_reg_987_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rin_13_reg_987_reg[7]_0 [3]),
        .Q(rin_13_reg_987[3]),
        .R(1'b0));
  FDRE \rin_13_reg_987_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rin_13_reg_987_reg[7]_0 [4]),
        .Q(rin_13_reg_987[4]),
        .R(1'b0));
  FDRE \rin_13_reg_987_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rin_13_reg_987_reg[7]_0 [5]),
        .Q(rin_13_reg_987[5]),
        .R(1'b0));
  FDRE \rin_13_reg_987_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rin_13_reg_987_reg[7]_0 [6]),
        .Q(rin_13_reg_987[6]),
        .R(1'b0));
  FDRE \rin_13_reg_987_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rin_13_reg_987_reg[7]_0 [7]),
        .Q(rin_13_reg_987[7]),
        .R(1'b0));
  FDRE \rin_14_reg_1002_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\rin_4_reg_867_reg[7]_0 [0]),
        .Q(rin_14_reg_1002[0]),
        .R(1'b0));
  FDRE \rin_14_reg_1002_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\rin_4_reg_867_reg[7]_0 [1]),
        .Q(rin_14_reg_1002[1]),
        .R(1'b0));
  FDRE \rin_14_reg_1002_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\rin_4_reg_867_reg[7]_0 [2]),
        .Q(rin_14_reg_1002[2]),
        .R(1'b0));
  FDRE \rin_14_reg_1002_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\rin_4_reg_867_reg[7]_0 [3]),
        .Q(rin_14_reg_1002[3]),
        .R(1'b0));
  FDRE \rin_14_reg_1002_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\rin_4_reg_867_reg[7]_0 [4]),
        .Q(rin_14_reg_1002[4]),
        .R(1'b0));
  FDRE \rin_14_reg_1002_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\rin_4_reg_867_reg[7]_0 [5]),
        .Q(rin_14_reg_1002[5]),
        .R(1'b0));
  FDRE \rin_14_reg_1002_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\rin_4_reg_867_reg[7]_0 [6]),
        .Q(rin_14_reg_1002[6]),
        .R(1'b0));
  FDRE \rin_14_reg_1002_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\rin_4_reg_867_reg[7]_0 [7]),
        .Q(rin_14_reg_1002[7]),
        .R(1'b0));
  FDRE \rin_15_reg_1013_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\rin_15_reg_1013_reg[7]_0 [0]),
        .Q(rin_15_reg_1013[0]),
        .R(1'b0));
  FDRE \rin_15_reg_1013_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\rin_15_reg_1013_reg[7]_0 [1]),
        .Q(rin_15_reg_1013[1]),
        .R(1'b0));
  FDRE \rin_15_reg_1013_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\rin_15_reg_1013_reg[7]_0 [2]),
        .Q(rin_15_reg_1013[2]),
        .R(1'b0));
  FDRE \rin_15_reg_1013_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\rin_15_reg_1013_reg[7]_0 [3]),
        .Q(rin_15_reg_1013[3]),
        .R(1'b0));
  FDRE \rin_15_reg_1013_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\rin_15_reg_1013_reg[7]_0 [4]),
        .Q(rin_15_reg_1013[4]),
        .R(1'b0));
  FDRE \rin_15_reg_1013_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\rin_15_reg_1013_reg[7]_0 [5]),
        .Q(rin_15_reg_1013[5]),
        .R(1'b0));
  FDRE \rin_15_reg_1013_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\rin_15_reg_1013_reg[7]_0 [6]),
        .Q(rin_15_reg_1013[6]),
        .R(1'b0));
  FDRE \rin_15_reg_1013_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\rin_15_reg_1013_reg[7]_0 [7]),
        .Q(rin_15_reg_1013[7]),
        .R(1'b0));
  FDRE \rin_1_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(rin_1_reg_827[0]),
        .R(1'b0));
  FDRE \rin_1_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(rin_1_reg_827[1]),
        .R(1'b0));
  FDRE \rin_1_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(rin_1_reg_827[2]),
        .R(1'b0));
  FDRE \rin_1_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(rin_1_reg_827[3]),
        .R(1'b0));
  FDRE \rin_1_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(rin_1_reg_827[4]),
        .R(1'b0));
  FDRE \rin_1_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(rin_1_reg_827[5]),
        .R(1'b0));
  FDRE \rin_1_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(rin_1_reg_827[6]),
        .R(1'b0));
  FDRE \rin_1_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(rin_1_reg_827[7]),
        .R(1'b0));
  FDRE \rin_2_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(rin_2_reg_837[0]),
        .R(1'b0));
  FDRE \rin_2_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(rin_2_reg_837[1]),
        .R(1'b0));
  FDRE \rin_2_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(rin_2_reg_837[2]),
        .R(1'b0));
  FDRE \rin_2_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(rin_2_reg_837[3]),
        .R(1'b0));
  FDRE \rin_2_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(rin_2_reg_837[4]),
        .R(1'b0));
  FDRE \rin_2_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(rin_2_reg_837[5]),
        .R(1'b0));
  FDRE \rin_2_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(rin_2_reg_837[6]),
        .R(1'b0));
  FDRE \rin_2_reg_837_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(rin_2_reg_837[7]),
        .R(1'b0));
  FDRE \rin_3_reg_852_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(rin_3_reg_852[0]),
        .R(1'b0));
  FDRE \rin_3_reg_852_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(rin_3_reg_852[1]),
        .R(1'b0));
  FDRE \rin_3_reg_852_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(rin_3_reg_852[2]),
        .R(1'b0));
  FDRE \rin_3_reg_852_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(rin_3_reg_852[3]),
        .R(1'b0));
  FDRE \rin_3_reg_852_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(rin_3_reg_852[4]),
        .R(1'b0));
  FDRE \rin_3_reg_852_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(rin_3_reg_852[5]),
        .R(1'b0));
  FDRE \rin_3_reg_852_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(rin_3_reg_852[6]),
        .R(1'b0));
  FDRE \rin_3_reg_852_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(rin_3_reg_852[7]),
        .R(1'b0));
  FDRE \rin_4_reg_867_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\rin_4_reg_867_reg[7]_0 [0]),
        .Q(rin_4_reg_867[0]),
        .R(1'b0));
  FDRE \rin_4_reg_867_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\rin_4_reg_867_reg[7]_0 [1]),
        .Q(rin_4_reg_867[1]),
        .R(1'b0));
  FDRE \rin_4_reg_867_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\rin_4_reg_867_reg[7]_0 [2]),
        .Q(rin_4_reg_867[2]),
        .R(1'b0));
  FDRE \rin_4_reg_867_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\rin_4_reg_867_reg[7]_0 [3]),
        .Q(rin_4_reg_867[3]),
        .R(1'b0));
  FDRE \rin_4_reg_867_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\rin_4_reg_867_reg[7]_0 [4]),
        .Q(rin_4_reg_867[4]),
        .R(1'b0));
  FDRE \rin_4_reg_867_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\rin_4_reg_867_reg[7]_0 [5]),
        .Q(rin_4_reg_867[5]),
        .R(1'b0));
  FDRE \rin_4_reg_867_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\rin_4_reg_867_reg[7]_0 [6]),
        .Q(rin_4_reg_867[6]),
        .R(1'b0));
  FDRE \rin_4_reg_867_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\rin_4_reg_867_reg[7]_0 [7]),
        .Q(rin_4_reg_867[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_937[0]_i_1 
       (.I0(reg_569[0]),
        .I1(DOBDO[0]),
        .O(rin_5_fu_583_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_937[1]_i_1 
       (.I0(reg_569[1]),
        .I1(DOBDO[1]),
        .O(rin_5_fu_583_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_937[2]_i_1 
       (.I0(reg_569[2]),
        .I1(DOBDO[2]),
        .O(rin_5_fu_583_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_937[3]_i_1 
       (.I0(reg_569[3]),
        .I1(DOBDO[3]),
        .O(rin_5_fu_583_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_937[4]_i_1 
       (.I0(reg_569[4]),
        .I1(DOBDO[4]),
        .O(rin_5_fu_583_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_937[5]_i_1 
       (.I0(reg_569[5]),
        .I1(DOBDO[5]),
        .O(rin_5_fu_583_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_937[6]_i_1 
       (.I0(reg_569[6]),
        .I1(DOBDO[6]),
        .O(rin_5_fu_583_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_5_reg_937[7]_i_1 
       (.I0(reg_569[7]),
        .I1(DOBDO[7]),
        .O(rin_5_fu_583_p2[7]));
  FDRE \rin_5_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(rin_5_fu_583_p2[0]),
        .Q(rin_5_reg_937[0]),
        .R(1'b0));
  FDRE \rin_5_reg_937_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(rin_5_fu_583_p2[1]),
        .Q(rin_5_reg_937[1]),
        .R(1'b0));
  FDRE \rin_5_reg_937_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(rin_5_fu_583_p2[2]),
        .Q(rin_5_reg_937[2]),
        .R(1'b0));
  FDRE \rin_5_reg_937_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(rin_5_fu_583_p2[3]),
        .Q(rin_5_reg_937[3]),
        .R(1'b0));
  FDRE \rin_5_reg_937_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(rin_5_fu_583_p2[4]),
        .Q(rin_5_reg_937[4]),
        .R(1'b0));
  FDRE \rin_5_reg_937_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(rin_5_fu_583_p2[5]),
        .Q(rin_5_reg_937[5]),
        .R(1'b0));
  FDRE \rin_5_reg_937_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(rin_5_fu_583_p2[6]),
        .Q(rin_5_reg_937[6]),
        .R(1'b0));
  FDRE \rin_5_reg_937_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(rin_5_fu_583_p2[7]),
        .Q(rin_5_reg_937[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_952[0]_i_1 
       (.I0(reg_574[0]),
        .I1(DOADO[0]),
        .O(rin_6_fu_589_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_952[1]_i_1 
       (.I0(reg_574[1]),
        .I1(DOADO[1]),
        .O(rin_6_fu_589_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_952[2]_i_1 
       (.I0(reg_574[2]),
        .I1(DOADO[2]),
        .O(rin_6_fu_589_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_952[3]_i_1 
       (.I0(reg_574[3]),
        .I1(DOADO[3]),
        .O(rin_6_fu_589_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_952[4]_i_1 
       (.I0(reg_574[4]),
        .I1(DOADO[4]),
        .O(rin_6_fu_589_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_952[5]_i_1 
       (.I0(reg_574[5]),
        .I1(DOADO[5]),
        .O(rin_6_fu_589_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_952[6]_i_1 
       (.I0(reg_574[6]),
        .I1(DOADO[6]),
        .O(rin_6_fu_589_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_6_reg_952[7]_i_1 
       (.I0(reg_574[7]),
        .I1(DOADO[7]),
        .O(rin_6_fu_589_p2[7]));
  FDRE \rin_6_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_6_fu_589_p2[0]),
        .Q(rin_6_reg_952[0]),
        .R(1'b0));
  FDRE \rin_6_reg_952_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_6_fu_589_p2[1]),
        .Q(rin_6_reg_952[1]),
        .R(1'b0));
  FDRE \rin_6_reg_952_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_6_fu_589_p2[2]),
        .Q(rin_6_reg_952[2]),
        .R(1'b0));
  FDRE \rin_6_reg_952_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_6_fu_589_p2[3]),
        .Q(rin_6_reg_952[3]),
        .R(1'b0));
  FDRE \rin_6_reg_952_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_6_fu_589_p2[4]),
        .Q(rin_6_reg_952[4]),
        .R(1'b0));
  FDRE \rin_6_reg_952_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_6_fu_589_p2[5]),
        .Q(rin_6_reg_952[5]),
        .R(1'b0));
  FDRE \rin_6_reg_952_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_6_fu_589_p2[6]),
        .Q(rin_6_reg_952[6]),
        .R(1'b0));
  FDRE \rin_6_reg_952_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_6_fu_589_p2[7]),
        .Q(rin_6_reg_952[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_957[0]_i_1 
       (.I0(pt_load_3_reg_882[0]),
        .I1(DOBDO[0]),
        .O(rin_7_fu_595_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_957[1]_i_1 
       (.I0(pt_load_3_reg_882[1]),
        .I1(DOBDO[1]),
        .O(rin_7_fu_595_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_957[2]_i_1 
       (.I0(pt_load_3_reg_882[2]),
        .I1(DOBDO[2]),
        .O(rin_7_fu_595_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_957[3]_i_1 
       (.I0(pt_load_3_reg_882[3]),
        .I1(DOBDO[3]),
        .O(rin_7_fu_595_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_957[4]_i_1 
       (.I0(pt_load_3_reg_882[4]),
        .I1(DOBDO[4]),
        .O(rin_7_fu_595_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_957[5]_i_1 
       (.I0(pt_load_3_reg_882[5]),
        .I1(DOBDO[5]),
        .O(rin_7_fu_595_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_957[6]_i_1 
       (.I0(pt_load_3_reg_882[6]),
        .I1(DOBDO[6]),
        .O(rin_7_fu_595_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_7_reg_957[7]_i_1 
       (.I0(pt_load_3_reg_882[7]),
        .I1(DOBDO[7]),
        .O(rin_7_fu_595_p2[7]));
  FDRE \rin_7_reg_957_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_7_fu_595_p2[0]),
        .Q(rin_7_reg_957[0]),
        .R(1'b0));
  FDRE \rin_7_reg_957_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_7_fu_595_p2[1]),
        .Q(rin_7_reg_957[1]),
        .R(1'b0));
  FDRE \rin_7_reg_957_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_7_fu_595_p2[2]),
        .Q(rin_7_reg_957[2]),
        .R(1'b0));
  FDRE \rin_7_reg_957_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_7_fu_595_p2[3]),
        .Q(rin_7_reg_957[3]),
        .R(1'b0));
  FDRE \rin_7_reg_957_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_7_fu_595_p2[4]),
        .Q(rin_7_reg_957[4]),
        .R(1'b0));
  FDRE \rin_7_reg_957_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_7_fu_595_p2[5]),
        .Q(rin_7_reg_957[5]),
        .R(1'b0));
  FDRE \rin_7_reg_957_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_7_fu_595_p2[6]),
        .Q(rin_7_reg_957[6]),
        .R(1'b0));
  FDRE \rin_7_reg_957_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(rin_7_fu_595_p2[7]),
        .Q(rin_7_reg_957[7]),
        .R(1'b0));
  FDRE \rin_8_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(rin_8_reg_892[0]),
        .R(1'b0));
  FDRE \rin_8_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(rin_8_reg_892[1]),
        .R(1'b0));
  FDRE \rin_8_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(rin_8_reg_892[2]),
        .R(1'b0));
  FDRE \rin_8_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(rin_8_reg_892[3]),
        .R(1'b0));
  FDRE \rin_8_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(rin_8_reg_892[4]),
        .R(1'b0));
  FDRE \rin_8_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(rin_8_reg_892[5]),
        .R(1'b0));
  FDRE \rin_8_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(rin_8_reg_892[6]),
        .R(1'b0));
  FDRE \rin_8_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(rin_8_reg_892[7]),
        .R(1'b0));
  FDRE \rin_9_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\rin_9_reg_902_reg[7]_0 [0]),
        .Q(rin_9_reg_902[0]),
        .R(1'b0));
  FDRE \rin_9_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\rin_9_reg_902_reg[7]_0 [1]),
        .Q(rin_9_reg_902[1]),
        .R(1'b0));
  FDRE \rin_9_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\rin_9_reg_902_reg[7]_0 [2]),
        .Q(rin_9_reg_902[2]),
        .R(1'b0));
  FDRE \rin_9_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\rin_9_reg_902_reg[7]_0 [3]),
        .Q(rin_9_reg_902[3]),
        .R(1'b0));
  FDRE \rin_9_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\rin_9_reg_902_reg[7]_0 [4]),
        .Q(rin_9_reg_902[4]),
        .R(1'b0));
  FDRE \rin_9_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\rin_9_reg_902_reg[7]_0 [5]),
        .Q(rin_9_reg_902[5]),
        .R(1'b0));
  FDRE \rin_9_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\rin_9_reg_902_reg[7]_0 [6]),
        .Q(rin_9_reg_902[6]),
        .R(1'b0));
  FDRE \rin_9_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\rin_9_reg_902_reg[7]_0 [7]),
        .Q(rin_9_reg_902[7]),
        .R(1'b0));
  FDRE \rk_load_16_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(DOBDO[0]),
        .Q(rk_load_16_reg_1100[0]),
        .R(1'b0));
  FDRE \rk_load_16_reg_1100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(DOBDO[1]),
        .Q(rk_load_16_reg_1100[1]),
        .R(1'b0));
  FDRE \rk_load_16_reg_1100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(DOBDO[2]),
        .Q(rk_load_16_reg_1100[2]),
        .R(1'b0));
  FDRE \rk_load_16_reg_1100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(DOBDO[3]),
        .Q(rk_load_16_reg_1100[3]),
        .R(1'b0));
  FDRE \rk_load_16_reg_1100_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(DOBDO[4]),
        .Q(rk_load_16_reg_1100[4]),
        .R(1'b0));
  FDRE \rk_load_16_reg_1100_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(DOBDO[5]),
        .Q(rk_load_16_reg_1100[5]),
        .R(1'b0));
  FDRE \rk_load_16_reg_1100_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(DOBDO[6]),
        .Q(rk_load_16_reg_1100[6]),
        .R(1'b0));
  FDRE \rk_load_16_reg_1100_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(DOBDO[7]),
        .Q(rk_load_16_reg_1100[7]),
        .R(1'b0));
  FDRE \rout_10_reg_1060_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_11[0]),
        .Q(rout_10_reg_1060[0]),
        .R(1'b0));
  FDRE \rout_10_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_11[1]),
        .Q(rout_10_reg_1060[1]),
        .R(1'b0));
  FDRE \rout_10_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_11[2]),
        .Q(rout_10_reg_1060[2]),
        .R(1'b0));
  FDRE \rout_10_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_11[3]),
        .Q(rout_10_reg_1060[3]),
        .R(1'b0));
  FDRE \rout_10_reg_1060_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_11[4]),
        .Q(rout_10_reg_1060[4]),
        .R(1'b0));
  FDRE \rout_10_reg_1060_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_11[5]),
        .Q(rout_10_reg_1060[5]),
        .R(1'b0));
  FDRE \rout_10_reg_1060_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_11[6]),
        .Q(rout_10_reg_1060[6]),
        .R(1'b0));
  FDRE \rout_10_reg_1060_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_11[7]),
        .Q(rout_10_reg_1060[7]),
        .R(1'b0));
  FDRE \rout_1_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_1[0]),
        .Q(rout_1_reg_1030[0]),
        .R(1'b0));
  FDRE \rout_1_reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_1[1]),
        .Q(rout_1_reg_1030[1]),
        .R(1'b0));
  FDRE \rout_1_reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_1[2]),
        .Q(rout_1_reg_1030[2]),
        .R(1'b0));
  FDRE \rout_1_reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_1[3]),
        .Q(rout_1_reg_1030[3]),
        .R(1'b0));
  FDRE \rout_1_reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_1[4]),
        .Q(rout_1_reg_1030[4]),
        .R(1'b0));
  FDRE \rout_1_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_1[5]),
        .Q(rout_1_reg_1030[5]),
        .R(1'b0));
  FDRE \rout_1_reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_1[6]),
        .Q(rout_1_reg_1030[6]),
        .R(1'b0));
  FDRE \rout_1_reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_1[7]),
        .Q(rout_1_reg_1030[7]),
        .R(1'b0));
  FDRE \rout_2_reg_1035_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_2[0]),
        .Q(rout_2_reg_1035[0]),
        .R(1'b0));
  FDRE \rout_2_reg_1035_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_2[1]),
        .Q(rout_2_reg_1035[1]),
        .R(1'b0));
  FDRE \rout_2_reg_1035_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_2[2]),
        .Q(rout_2_reg_1035[2]),
        .R(1'b0));
  FDRE \rout_2_reg_1035_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_2[3]),
        .Q(rout_2_reg_1035[3]),
        .R(1'b0));
  FDRE \rout_2_reg_1035_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_2[4]),
        .Q(rout_2_reg_1035[4]),
        .R(1'b0));
  FDRE \rout_2_reg_1035_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_2[5]),
        .Q(rout_2_reg_1035[5]),
        .R(1'b0));
  FDRE \rout_2_reg_1035_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_2[6]),
        .Q(rout_2_reg_1035[6]),
        .R(1'b0));
  FDRE \rout_2_reg_1035_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_2[7]),
        .Q(rout_2_reg_1035[7]),
        .R(1'b0));
  FDRE \rout_3_reg_1040_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_3[0]),
        .Q(rout_3_reg_1040[0]),
        .R(1'b0));
  FDRE \rout_3_reg_1040_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_3[1]),
        .Q(rout_3_reg_1040[1]),
        .R(1'b0));
  FDRE \rout_3_reg_1040_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_3[2]),
        .Q(rout_3_reg_1040[2]),
        .R(1'b0));
  FDRE \rout_3_reg_1040_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_3[3]),
        .Q(rout_3_reg_1040[3]),
        .R(1'b0));
  FDRE \rout_3_reg_1040_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_3[4]),
        .Q(rout_3_reg_1040[4]),
        .R(1'b0));
  FDRE \rout_3_reg_1040_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_3[5]),
        .Q(rout_3_reg_1040[5]),
        .R(1'b0));
  FDRE \rout_3_reg_1040_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_3[6]),
        .Q(rout_3_reg_1040[6]),
        .R(1'b0));
  FDRE \rout_3_reg_1040_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_3[7]),
        .Q(rout_3_reg_1040[7]),
        .R(1'b0));
  FDRE \rout_8_reg_1045_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_8[0]),
        .Q(rout_8_reg_1045[0]),
        .R(1'b0));
  FDRE \rout_8_reg_1045_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_8[1]),
        .Q(rout_8_reg_1045[1]),
        .R(1'b0));
  FDRE \rout_8_reg_1045_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_8[2]),
        .Q(rout_8_reg_1045[2]),
        .R(1'b0));
  FDRE \rout_8_reg_1045_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_8[3]),
        .Q(rout_8_reg_1045[3]),
        .R(1'b0));
  FDRE \rout_8_reg_1045_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_8[4]),
        .Q(rout_8_reg_1045[4]),
        .R(1'b0));
  FDRE \rout_8_reg_1045_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_8[5]),
        .Q(rout_8_reg_1045[5]),
        .R(1'b0));
  FDRE \rout_8_reg_1045_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_8[6]),
        .Q(rout_8_reg_1045[6]),
        .R(1'b0));
  FDRE \rout_8_reg_1045_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_8[7]),
        .Q(rout_8_reg_1045[7]),
        .R(1'b0));
  FDRE \rout_9_reg_1050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_9[0]),
        .Q(rout_9_reg_1050[0]),
        .R(1'b0));
  FDRE \rout_9_reg_1050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_9[1]),
        .Q(rout_9_reg_1050[1]),
        .R(1'b0));
  FDRE \rout_9_reg_1050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_9[2]),
        .Q(rout_9_reg_1050[2]),
        .R(1'b0));
  FDRE \rout_9_reg_1050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_9[3]),
        .Q(rout_9_reg_1050[3]),
        .R(1'b0));
  FDRE \rout_9_reg_1050_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_9[4]),
        .Q(rout_9_reg_1050[4]),
        .R(1'b0));
  FDRE \rout_9_reg_1050_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_9[5]),
        .Q(rout_9_reg_1050[5]),
        .R(1'b0));
  FDRE \rout_9_reg_1050_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_9[6]),
        .Q(rout_9_reg_1050[6]),
        .R(1'b0));
  FDRE \rout_9_reg_1050_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_9[7]),
        .Q(rout_9_reg_1050[7]),
        .R(1'b0));
  FDRE \rout_s_reg_1055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_10[0]),
        .Q(rout_s_reg_1055[0]),
        .R(1'b0));
  FDRE \rout_s_reg_1055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_10[1]),
        .Q(rout_s_reg_1055[1]),
        .R(1'b0));
  FDRE \rout_s_reg_1055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_10[2]),
        .Q(rout_s_reg_1055[2]),
        .R(1'b0));
  FDRE \rout_s_reg_1055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_10[3]),
        .Q(rout_s_reg_1055[3]),
        .R(1'b0));
  FDRE \rout_s_reg_1055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_10[4]),
        .Q(rout_s_reg_1055[4]),
        .R(1'b0));
  FDRE \rout_s_reg_1055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_10[5]),
        .Q(rout_s_reg_1055[5]),
        .R(1'b0));
  FDRE \rout_s_reg_1055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_10[6]),
        .Q(rout_s_reg_1055[6]),
        .R(1'b0));
  FDRE \rout_s_reg_1055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_10[7]),
        .Q(rout_s_reg_1055[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_1065[5]_i_1 
       (.I0(\idx_fu_78_reg[3] ),
        .I1(ap_CS_fsm_state19),
        .I2(shl_ln_reg_1065[5]),
        .O(\shl_ln_reg_1065[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_1065[6]_i_1 
       (.I0(\idx_fu_78_reg[3]_1 ),
        .I1(ap_CS_fsm_state19),
        .I2(shl_ln_reg_1065[6]),
        .O(\shl_ln_reg_1065[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_1065[7]_i_1 
       (.I0(\idx_fu_78_reg[3]_0 ),
        .I1(ap_CS_fsm_state19),
        .I2(shl_ln_reg_1065[7]),
        .O(\shl_ln_reg_1065[7]_i_1_n_0 ));
  FDRE \shl_ln_reg_1065_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_1065[5]_i_1_n_0 ),
        .Q(shl_ln_reg_1065[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1065_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_1065[6]_i_1_n_0 ),
        .Q(shl_ln_reg_1065[6]),
        .R(1'b0));
  FDRE \shl_ln_reg_1065_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_1065[7]_i_1_n_0 ),
        .Q(shl_ln_reg_1065[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_580_reg_1090[0]_i_1 
       (.I0(call_ret_reg_1018_5[0]),
        .I1(DOADO[0]),
        .O(xor_ln124_580_fu_694_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_580_reg_1090[1]_i_1 
       (.I0(call_ret_reg_1018_5[1]),
        .I1(DOADO[1]),
        .O(xor_ln124_580_fu_694_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_580_reg_1090[2]_i_1 
       (.I0(call_ret_reg_1018_5[2]),
        .I1(DOADO[2]),
        .O(xor_ln124_580_fu_694_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_580_reg_1090[3]_i_1 
       (.I0(call_ret_reg_1018_5[3]),
        .I1(DOADO[3]),
        .O(xor_ln124_580_fu_694_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_580_reg_1090[4]_i_1 
       (.I0(call_ret_reg_1018_5[4]),
        .I1(DOADO[4]),
        .O(xor_ln124_580_fu_694_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_580_reg_1090[5]_i_1 
       (.I0(call_ret_reg_1018_5[5]),
        .I1(DOADO[5]),
        .O(xor_ln124_580_fu_694_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_580_reg_1090[6]_i_1 
       (.I0(call_ret_reg_1018_5[6]),
        .I1(DOADO[6]),
        .O(xor_ln124_580_fu_694_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_580_reg_1090[7]_i_1 
       (.I0(call_ret_reg_1018_5[7]),
        .I1(DOADO[7]),
        .O(xor_ln124_580_fu_694_p2[7]));
  FDRE \xor_ln124_580_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(xor_ln124_580_fu_694_p2[0]),
        .Q(xor_ln124_580_reg_1090[0]),
        .R(1'b0));
  FDRE \xor_ln124_580_reg_1090_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(xor_ln124_580_fu_694_p2[1]),
        .Q(xor_ln124_580_reg_1090[1]),
        .R(1'b0));
  FDRE \xor_ln124_580_reg_1090_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(xor_ln124_580_fu_694_p2[2]),
        .Q(xor_ln124_580_reg_1090[2]),
        .R(1'b0));
  FDRE \xor_ln124_580_reg_1090_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(xor_ln124_580_fu_694_p2[3]),
        .Q(xor_ln124_580_reg_1090[3]),
        .R(1'b0));
  FDRE \xor_ln124_580_reg_1090_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(xor_ln124_580_fu_694_p2[4]),
        .Q(xor_ln124_580_reg_1090[4]),
        .R(1'b0));
  FDRE \xor_ln124_580_reg_1090_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(xor_ln124_580_fu_694_p2[5]),
        .Q(xor_ln124_580_reg_1090[5]),
        .R(1'b0));
  FDRE \xor_ln124_580_reg_1090_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(xor_ln124_580_fu_694_p2[6]),
        .Q(xor_ln124_580_reg_1090[6]),
        .R(1'b0));
  FDRE \xor_ln124_580_reg_1090_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(xor_ln124_580_fu_694_p2[7]),
        .Q(xor_ln124_580_reg_1090[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_581_reg_1145[0]_i_1 
       (.I0(call_ret_reg_1018_6[0]),
        .I1(rk_load_16_reg_1100[0]),
        .O(xor_ln124_581_fu_795_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_581_reg_1145[1]_i_1 
       (.I0(call_ret_reg_1018_6[1]),
        .I1(rk_load_16_reg_1100[1]),
        .O(xor_ln124_581_fu_795_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_581_reg_1145[2]_i_1 
       (.I0(call_ret_reg_1018_6[2]),
        .I1(rk_load_16_reg_1100[2]),
        .O(xor_ln124_581_fu_795_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_581_reg_1145[3]_i_1 
       (.I0(call_ret_reg_1018_6[3]),
        .I1(rk_load_16_reg_1100[3]),
        .O(xor_ln124_581_fu_795_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_581_reg_1145[4]_i_1 
       (.I0(call_ret_reg_1018_6[4]),
        .I1(rk_load_16_reg_1100[4]),
        .O(xor_ln124_581_fu_795_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_581_reg_1145[5]_i_1 
       (.I0(call_ret_reg_1018_6[5]),
        .I1(rk_load_16_reg_1100[5]),
        .O(xor_ln124_581_fu_795_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_581_reg_1145[6]_i_1 
       (.I0(call_ret_reg_1018_6[6]),
        .I1(rk_load_16_reg_1100[6]),
        .O(xor_ln124_581_fu_795_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_581_reg_1145[7]_i_1 
       (.I0(call_ret_reg_1018_6[7]),
        .I1(rk_load_16_reg_1100[7]),
        .O(xor_ln124_581_fu_795_p2[7]));
  FDRE \xor_ln124_581_reg_1145_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_581_fu_795_p2[0]),
        .Q(xor_ln124_581_reg_1145[0]),
        .R(1'b0));
  FDRE \xor_ln124_581_reg_1145_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_581_fu_795_p2[1]),
        .Q(xor_ln124_581_reg_1145[1]),
        .R(1'b0));
  FDRE \xor_ln124_581_reg_1145_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_581_fu_795_p2[2]),
        .Q(xor_ln124_581_reg_1145[2]),
        .R(1'b0));
  FDRE \xor_ln124_581_reg_1145_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_581_fu_795_p2[3]),
        .Q(xor_ln124_581_reg_1145[3]),
        .R(1'b0));
  FDRE \xor_ln124_581_reg_1145_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_581_fu_795_p2[4]),
        .Q(xor_ln124_581_reg_1145[4]),
        .R(1'b0));
  FDRE \xor_ln124_581_reg_1145_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_581_fu_795_p2[5]),
        .Q(xor_ln124_581_reg_1145[5]),
        .R(1'b0));
  FDRE \xor_ln124_581_reg_1145_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_581_fu_795_p2[6]),
        .Q(xor_ln124_581_reg_1145[6]),
        .R(1'b0));
  FDRE \xor_ln124_581_reg_1145_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_581_fu_795_p2[7]),
        .Q(xor_ln124_581_reg_1145[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_582_reg_1105[0]_i_1 
       (.I0(call_ret_reg_1018_7[0]),
        .I1(DOADO[0]),
        .O(xor_ln124_582_fu_713_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_582_reg_1105[1]_i_1 
       (.I0(call_ret_reg_1018_7[1]),
        .I1(DOADO[1]),
        .O(xor_ln124_582_fu_713_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_582_reg_1105[2]_i_1 
       (.I0(call_ret_reg_1018_7[2]),
        .I1(DOADO[2]),
        .O(xor_ln124_582_fu_713_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_582_reg_1105[3]_i_1 
       (.I0(call_ret_reg_1018_7[3]),
        .I1(DOADO[3]),
        .O(xor_ln124_582_fu_713_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_582_reg_1105[4]_i_1 
       (.I0(call_ret_reg_1018_7[4]),
        .I1(DOADO[4]),
        .O(xor_ln124_582_fu_713_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_582_reg_1105[5]_i_1 
       (.I0(call_ret_reg_1018_7[5]),
        .I1(DOADO[5]),
        .O(xor_ln124_582_fu_713_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_582_reg_1105[6]_i_1 
       (.I0(call_ret_reg_1018_7[6]),
        .I1(DOADO[6]),
        .O(xor_ln124_582_fu_713_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_582_reg_1105[7]_i_1 
       (.I0(call_ret_reg_1018_7[7]),
        .I1(DOADO[7]),
        .O(xor_ln124_582_fu_713_p2[7]));
  FDRE \xor_ln124_582_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(xor_ln124_582_fu_713_p2[0]),
        .Q(xor_ln124_582_reg_1105[0]),
        .R(1'b0));
  FDRE \xor_ln124_582_reg_1105_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(xor_ln124_582_fu_713_p2[1]),
        .Q(xor_ln124_582_reg_1105[1]),
        .R(1'b0));
  FDRE \xor_ln124_582_reg_1105_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(xor_ln124_582_fu_713_p2[2]),
        .Q(xor_ln124_582_reg_1105[2]),
        .R(1'b0));
  FDRE \xor_ln124_582_reg_1105_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(xor_ln124_582_fu_713_p2[3]),
        .Q(xor_ln124_582_reg_1105[3]),
        .R(1'b0));
  FDRE \xor_ln124_582_reg_1105_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(xor_ln124_582_fu_713_p2[4]),
        .Q(xor_ln124_582_reg_1105[4]),
        .R(1'b0));
  FDRE \xor_ln124_582_reg_1105_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(xor_ln124_582_fu_713_p2[5]),
        .Q(xor_ln124_582_reg_1105[5]),
        .R(1'b0));
  FDRE \xor_ln124_582_reg_1105_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(xor_ln124_582_fu_713_p2[6]),
        .Q(xor_ln124_582_reg_1105[6]),
        .R(1'b0));
  FDRE \xor_ln124_582_reg_1105_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(xor_ln124_582_fu_713_p2[7]),
        .Q(xor_ln124_582_reg_1105[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_583_reg_1120[0]_i_1 
       (.I0(call_ret_reg_1018_12[0]),
        .I1(DOBDO[0]),
        .O(xor_ln124_583_fu_745_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_583_reg_1120[1]_i_1 
       (.I0(call_ret_reg_1018_12[1]),
        .I1(DOBDO[1]),
        .O(xor_ln124_583_fu_745_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_583_reg_1120[2]_i_1 
       (.I0(call_ret_reg_1018_12[2]),
        .I1(DOBDO[2]),
        .O(xor_ln124_583_fu_745_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_583_reg_1120[3]_i_1 
       (.I0(call_ret_reg_1018_12[3]),
        .I1(DOBDO[3]),
        .O(xor_ln124_583_fu_745_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_583_reg_1120[4]_i_1 
       (.I0(call_ret_reg_1018_12[4]),
        .I1(DOBDO[4]),
        .O(xor_ln124_583_fu_745_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_583_reg_1120[5]_i_1 
       (.I0(call_ret_reg_1018_12[5]),
        .I1(DOBDO[5]),
        .O(xor_ln124_583_fu_745_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_583_reg_1120[6]_i_1 
       (.I0(call_ret_reg_1018_12[6]),
        .I1(DOBDO[6]),
        .O(xor_ln124_583_fu_745_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_583_reg_1120[7]_i_1 
       (.I0(call_ret_reg_1018_12[7]),
        .I1(DOBDO[7]),
        .O(xor_ln124_583_fu_745_p2[7]));
  FDRE \xor_ln124_583_reg_1120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_583_fu_745_p2[0]),
        .Q(xor_ln124_583_reg_1120[0]),
        .R(1'b0));
  FDRE \xor_ln124_583_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_583_fu_745_p2[1]),
        .Q(xor_ln124_583_reg_1120[1]),
        .R(1'b0));
  FDRE \xor_ln124_583_reg_1120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_583_fu_745_p2[2]),
        .Q(xor_ln124_583_reg_1120[2]),
        .R(1'b0));
  FDRE \xor_ln124_583_reg_1120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_583_fu_745_p2[3]),
        .Q(xor_ln124_583_reg_1120[3]),
        .R(1'b0));
  FDRE \xor_ln124_583_reg_1120_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_583_fu_745_p2[4]),
        .Q(xor_ln124_583_reg_1120[4]),
        .R(1'b0));
  FDRE \xor_ln124_583_reg_1120_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_583_fu_745_p2[5]),
        .Q(xor_ln124_583_reg_1120[5]),
        .R(1'b0));
  FDRE \xor_ln124_583_reg_1120_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_583_fu_745_p2[6]),
        .Q(xor_ln124_583_reg_1120[6]),
        .R(1'b0));
  FDRE \xor_ln124_583_reg_1120_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_583_fu_745_p2[7]),
        .Q(xor_ln124_583_reg_1120[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_584_reg_1130[0]_i_1 
       (.I0(call_ret_reg_1018_13[0]),
        .I1(DOADO[0]),
        .O(xor_ln124_584_fu_761_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_584_reg_1130[1]_i_1 
       (.I0(call_ret_reg_1018_13[1]),
        .I1(DOADO[1]),
        .O(xor_ln124_584_fu_761_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_584_reg_1130[2]_i_1 
       (.I0(call_ret_reg_1018_13[2]),
        .I1(DOADO[2]),
        .O(xor_ln124_584_fu_761_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_584_reg_1130[3]_i_1 
       (.I0(call_ret_reg_1018_13[3]),
        .I1(DOADO[3]),
        .O(xor_ln124_584_fu_761_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_584_reg_1130[4]_i_1 
       (.I0(call_ret_reg_1018_13[4]),
        .I1(DOADO[4]),
        .O(xor_ln124_584_fu_761_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_584_reg_1130[5]_i_1 
       (.I0(call_ret_reg_1018_13[5]),
        .I1(DOADO[5]),
        .O(xor_ln124_584_fu_761_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_584_reg_1130[6]_i_1 
       (.I0(call_ret_reg_1018_13[6]),
        .I1(DOADO[6]),
        .O(xor_ln124_584_fu_761_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_584_reg_1130[7]_i_1 
       (.I0(call_ret_reg_1018_13[7]),
        .I1(DOADO[7]),
        .O(xor_ln124_584_fu_761_p2[7]));
  FDRE \xor_ln124_584_reg_1130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_584_fu_761_p2[0]),
        .Q(xor_ln124_584_reg_1130[0]),
        .R(1'b0));
  FDRE \xor_ln124_584_reg_1130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_584_fu_761_p2[1]),
        .Q(xor_ln124_584_reg_1130[1]),
        .R(1'b0));
  FDRE \xor_ln124_584_reg_1130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_584_fu_761_p2[2]),
        .Q(xor_ln124_584_reg_1130[2]),
        .R(1'b0));
  FDRE \xor_ln124_584_reg_1130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_584_fu_761_p2[3]),
        .Q(xor_ln124_584_reg_1130[3]),
        .R(1'b0));
  FDRE \xor_ln124_584_reg_1130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_584_fu_761_p2[4]),
        .Q(xor_ln124_584_reg_1130[4]),
        .R(1'b0));
  FDRE \xor_ln124_584_reg_1130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_584_fu_761_p2[5]),
        .Q(xor_ln124_584_reg_1130[5]),
        .R(1'b0));
  FDRE \xor_ln124_584_reg_1130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_584_fu_761_p2[6]),
        .Q(xor_ln124_584_reg_1130[6]),
        .R(1'b0));
  FDRE \xor_ln124_584_reg_1130_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(xor_ln124_584_fu_761_p2[7]),
        .Q(xor_ln124_584_reg_1130[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_585_reg_1150[0]_i_1 
       (.I0(call_ret_reg_1018_14[0]),
        .I1(DOBDO[0]),
        .O(xor_ln124_585_fu_800_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_585_reg_1150[1]_i_1 
       (.I0(call_ret_reg_1018_14[1]),
        .I1(DOBDO[1]),
        .O(xor_ln124_585_fu_800_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_585_reg_1150[2]_i_1 
       (.I0(call_ret_reg_1018_14[2]),
        .I1(DOBDO[2]),
        .O(xor_ln124_585_fu_800_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_585_reg_1150[3]_i_1 
       (.I0(call_ret_reg_1018_14[3]),
        .I1(DOBDO[3]),
        .O(xor_ln124_585_fu_800_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_585_reg_1150[4]_i_1 
       (.I0(call_ret_reg_1018_14[4]),
        .I1(DOBDO[4]),
        .O(xor_ln124_585_fu_800_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_585_reg_1150[5]_i_1 
       (.I0(call_ret_reg_1018_14[5]),
        .I1(DOBDO[5]),
        .O(xor_ln124_585_fu_800_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_585_reg_1150[6]_i_1 
       (.I0(call_ret_reg_1018_14[6]),
        .I1(DOBDO[6]),
        .O(xor_ln124_585_fu_800_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_585_reg_1150[7]_i_1 
       (.I0(call_ret_reg_1018_14[7]),
        .I1(DOBDO[7]),
        .O(xor_ln124_585_fu_800_p2[7]));
  FDRE \xor_ln124_585_reg_1150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_585_fu_800_p2[0]),
        .Q(xor_ln124_585_reg_1150[0]),
        .R(1'b0));
  FDRE \xor_ln124_585_reg_1150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_585_fu_800_p2[1]),
        .Q(xor_ln124_585_reg_1150[1]),
        .R(1'b0));
  FDRE \xor_ln124_585_reg_1150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_585_fu_800_p2[2]),
        .Q(xor_ln124_585_reg_1150[2]),
        .R(1'b0));
  FDRE \xor_ln124_585_reg_1150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_585_fu_800_p2[3]),
        .Q(xor_ln124_585_reg_1150[3]),
        .R(1'b0));
  FDRE \xor_ln124_585_reg_1150_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_585_fu_800_p2[4]),
        .Q(xor_ln124_585_reg_1150[4]),
        .R(1'b0));
  FDRE \xor_ln124_585_reg_1150_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_585_fu_800_p2[5]),
        .Q(xor_ln124_585_reg_1150[5]),
        .R(1'b0));
  FDRE \xor_ln124_585_reg_1150_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_585_fu_800_p2[6]),
        .Q(xor_ln124_585_reg_1150[6]),
        .R(1'b0));
  FDRE \xor_ln124_585_reg_1150_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_585_fu_800_p2[7]),
        .Q(xor_ln124_585_reg_1150[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_586_reg_1155[0]_i_1 
       (.I0(call_ret_reg_1018_15[0]),
        .I1(DOADO[0]),
        .O(xor_ln124_586_fu_806_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_586_reg_1155[1]_i_1 
       (.I0(call_ret_reg_1018_15[1]),
        .I1(DOADO[1]),
        .O(xor_ln124_586_fu_806_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_586_reg_1155[2]_i_1 
       (.I0(call_ret_reg_1018_15[2]),
        .I1(DOADO[2]),
        .O(xor_ln124_586_fu_806_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_586_reg_1155[3]_i_1 
       (.I0(call_ret_reg_1018_15[3]),
        .I1(DOADO[3]),
        .O(xor_ln124_586_fu_806_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_586_reg_1155[4]_i_1 
       (.I0(call_ret_reg_1018_15[4]),
        .I1(DOADO[4]),
        .O(xor_ln124_586_fu_806_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_586_reg_1155[5]_i_1 
       (.I0(call_ret_reg_1018_15[5]),
        .I1(DOADO[5]),
        .O(xor_ln124_586_fu_806_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_586_reg_1155[6]_i_1 
       (.I0(call_ret_reg_1018_15[6]),
        .I1(DOADO[6]),
        .O(xor_ln124_586_fu_806_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_586_reg_1155[7]_i_1 
       (.I0(call_ret_reg_1018_15[7]),
        .I1(DOADO[7]),
        .O(xor_ln124_586_fu_806_p2[7]));
  FDRE \xor_ln124_586_reg_1155_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_586_fu_806_p2[0]),
        .Q(xor_ln124_586_reg_1155[0]),
        .R(1'b0));
  FDRE \xor_ln124_586_reg_1155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_586_fu_806_p2[1]),
        .Q(xor_ln124_586_reg_1155[1]),
        .R(1'b0));
  FDRE \xor_ln124_586_reg_1155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_586_fu_806_p2[2]),
        .Q(xor_ln124_586_reg_1155[2]),
        .R(1'b0));
  FDRE \xor_ln124_586_reg_1155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_586_fu_806_p2[3]),
        .Q(xor_ln124_586_reg_1155[3]),
        .R(1'b0));
  FDRE \xor_ln124_586_reg_1155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_586_fu_806_p2[4]),
        .Q(xor_ln124_586_reg_1155[4]),
        .R(1'b0));
  FDRE \xor_ln124_586_reg_1155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_586_fu_806_p2[5]),
        .Q(xor_ln124_586_reg_1155[5]),
        .R(1'b0));
  FDRE \xor_ln124_586_reg_1155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_586_fu_806_p2[6]),
        .Q(xor_ln124_586_reg_1155[6]),
        .R(1'b0));
  FDRE \xor_ln124_586_reg_1155_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_586_fu_806_p2[7]),
        .Q(xor_ln124_586_reg_1155[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1140[0]_i_1 
       (.I0(call_ret_reg_1018_4[0]),
        .I1(\reg_578_reg[7]_0 [0]),
        .O(xor_ln124_fu_789_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1140[1]_i_1 
       (.I0(call_ret_reg_1018_4[1]),
        .I1(\reg_578_reg[7]_0 [1]),
        .O(xor_ln124_fu_789_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1140[2]_i_1 
       (.I0(call_ret_reg_1018_4[2]),
        .I1(\reg_578_reg[7]_0 [2]),
        .O(xor_ln124_fu_789_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1140[3]_i_1 
       (.I0(call_ret_reg_1018_4[3]),
        .I1(\reg_578_reg[7]_0 [3]),
        .O(xor_ln124_fu_789_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1140[4]_i_1 
       (.I0(call_ret_reg_1018_4[4]),
        .I1(\reg_578_reg[7]_0 [4]),
        .O(xor_ln124_fu_789_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1140[5]_i_1 
       (.I0(call_ret_reg_1018_4[5]),
        .I1(\reg_578_reg[7]_0 [5]),
        .O(xor_ln124_fu_789_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1140[6]_i_1 
       (.I0(call_ret_reg_1018_4[6]),
        .I1(\reg_578_reg[7]_0 [6]),
        .O(xor_ln124_fu_789_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1140[7]_i_1 
       (.I0(call_ret_reg_1018_4[7]),
        .I1(\reg_578_reg[7]_0 [7]),
        .O(xor_ln124_fu_789_p2[7]));
  FDRE \xor_ln124_reg_1140_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_fu_789_p2[0]),
        .Q(xor_ln124_reg_1140[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1140_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_fu_789_p2[1]),
        .Q(xor_ln124_reg_1140[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1140_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_fu_789_p2[2]),
        .Q(xor_ln124_reg_1140[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1140_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_fu_789_p2[3]),
        .Q(xor_ln124_reg_1140[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1140_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_fu_789_p2[4]),
        .Q(xor_ln124_reg_1140[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1140_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_fu_789_p2[5]),
        .Q(xor_ln124_reg_1140[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1140_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_fu_789_p2[6]),
        .Q(xor_ln124_reg_1140[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1140_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(xor_ln124_fu_789_p2[7]),
        .Q(xor_ln124_reg_1140[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor
   (DOBDO,
    q0_reg,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_ClefiaEncrypt_1_fu_355_rk_address0,
    \rk_offset_read_reg_749_reg[4]_0 ,
    \rk_offset_read_reg_749_reg[3]_0 ,
    \rk_offset_read_reg_749_reg[5]_0 ,
    \rk_offset_read_reg_749_reg[6]_0 ,
    \rk_offset_read_reg_749_reg[7]_0 ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \ap_CS_fsm_reg[1]_1 ,
    \src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 ,
    \src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 ,
    \src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 ,
    \src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 ,
    \src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 ,
    \src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 ,
    q0_reg_0,
    \src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 ,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    q0_reg_1,
    ap_rst_n_inv,
    ram_reg,
    Q,
    ram_reg_0,
    ap_rst_n,
    grp_ClefiaF0Xor_fu_428_ap_start_reg,
    ram_reg_1,
    out,
    ram_reg_i_212__3,
    D,
    ram_reg_i_70_0,
    ram_reg_i_70_1,
    ram_reg_i_36__5,
    ram_reg_i_36__5_0,
    \ap_port_reg_src_0_read_reg[7]_0 ,
    \ap_port_reg_src_1_read_reg[7]_0 ,
    \ap_port_reg_src_2_read_reg[7]_0 ,
    \ap_port_reg_src_3_read_reg[7]_0 ,
    \ap_port_reg_src_4_read_reg[7]_0 ,
    \ap_port_reg_src_5_read_reg[7]_0 ,
    \ap_port_reg_src_6_read_reg[7]_0 ,
    \ap_port_reg_src_7_read_reg[7]_0 ,
    DOADO,
    \reg_187_reg[7]_0 );
  output [7:0]DOBDO;
  output [7:0]q0_reg;
  output \ap_CS_fsm_reg[13] ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  output \rk_offset_read_reg_749_reg[4]_0 ;
  output [0:0]\rk_offset_read_reg_749_reg[3]_0 ;
  output \rk_offset_read_reg_749_reg[5]_0 ;
  output \rk_offset_read_reg_749_reg[6]_0 ;
  output \rk_offset_read_reg_749_reg[7]_0 ;
  output ap_enable_reg_pp0_iter0_reg_reg_0;
  output \ap_CS_fsm_reg[1]_1 ;
  output [7:0]\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]q0_reg_0;
  output [7:0]\src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 ;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input [7:0]q0_reg_1;
  input ap_rst_n_inv;
  input ram_reg;
  input [2:0]Q;
  input ram_reg_0;
  input ap_rst_n;
  input grp_ClefiaF0Xor_fu_428_ap_start_reg;
  input ram_reg_1;
  input [2:0]out;
  input ram_reg_i_212__3;
  input [1:0]D;
  input [3:0]ram_reg_i_70_0;
  input [0:0]ram_reg_i_70_1;
  input ram_reg_i_36__5;
  input ram_reg_i_36__5_0;
  input [7:0]\ap_port_reg_src_0_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_1_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_2_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_3_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_4_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_5_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_6_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_7_read_reg[7]_0 ;
  input [7:0]DOADO;
  input [7:0]\reg_187_reg[7]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[13] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire [7:0]ap_port_reg_src_0_read;
  wire ap_port_reg_src_0_read0;
  wire [7:0]\ap_port_reg_src_0_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_1_read;
  wire [7:0]\ap_port_reg_src_1_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_2_read;
  wire [7:0]\ap_port_reg_src_2_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_3_read;
  wire [7:0]\ap_port_reg_src_3_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_4_read;
  wire [7:0]\ap_port_reg_src_4_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_5_read;
  wire [7:0]\ap_port_reg_src_5_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_6_read;
  wire [7:0]\ap_port_reg_src_6_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_7_read;
  wire [7:0]\ap_port_reg_src_7_read_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce01;
  wire clefia_s0_U_n_46;
  wire clefia_s0_U_n_47;
  wire clefia_s0_U_n_48;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [7:0]clefia_s0_q0;
  wire clefia_s1_U_n_27;
  wire clefia_s1_U_n_28;
  wire clefia_s1_U_n_29;
  wire [7:0]clefia_s1_q0;
  wire [0:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  wire grp_ClefiaF0Xor_fu_428_ap_start_reg;
  wire [5:3]grp_ClefiaF0Xor_fu_428_rk_offset;
  wire [2:0]out;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_212__3;
  wire ram_reg_i_268_n_0;
  wire ram_reg_i_36__5;
  wire ram_reg_i_36__5_0;
  wire [3:0]ram_reg_i_70_0;
  wire [0:0]ram_reg_i_70_1;
  wire [7:0]reg_183;
  wire reg_1830;
  wire [7:0]reg_187;
  wire [7:0]\reg_187_reg[7]_0 ;
  wire [7:4]rk_offset_read_reg_749;
  wire [0:0]\rk_offset_read_reg_749_reg[3]_0 ;
  wire \rk_offset_read_reg_749_reg[4]_0 ;
  wire \rk_offset_read_reg_749_reg[5]_0 ;
  wire \rk_offset_read_reg_749_reg[6]_0 ;
  wire \rk_offset_read_reg_749_reg[7]_0 ;
  wire [7:0]src_0_read_2_reg_803;
  wire [7:0]\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_1_read_2_reg_797;
  wire [7:0]\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_2_read_2_reg_791;
  wire [7:0]\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_3_read_2_reg_785;
  wire [7:0]\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_4_read_2_reg_780;
  wire [7:0]src_4_read_2_reg_780_pp0_iter1_reg;
  wire [7:0]src_5_read_2_reg_775;
  wire [7:0]src_5_read_2_reg_775_pp0_iter1_reg;
  wire [7:0]\src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_6_read_2_reg_770;
  wire [7:0]src_6_read_2_reg_770_pp0_iter1_reg;
  wire [7:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_7_read_2_reg_765;
  wire [7:0]src_7_read_2_reg_765_pp0_iter1_reg;
  wire [7:0]\src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]x_assign_29_reg_849;
  wire [7:0]x_assign_30_reg_855;
  wire [7:0]xor_ln124_665_fu_435_p2;
  wire [7:0]xor_ln124_665_reg_861;
  wire [7:0]z_23_reg_839;
  wire [7:0]z_24_reg_844;

  LUT3 #(
    .INIT(8'h1F)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h00EF00EE00EE00EE)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__3
       (.I0(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h008A8080)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_port_reg_src_0_read[7]_i_1 
       (.I0(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_port_reg_src_0_read0));
  FDRE \ap_port_reg_src_0_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_0_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_0_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_0_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_0_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_0_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_0_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_0_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_0_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_1_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_1_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_1_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_1_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_1_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_1_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_1_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_1_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_2_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_2_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_2_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_2_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_2_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_2_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_2_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_2_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_3_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_3_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_3_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_3_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_3_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_3_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_3_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_3_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_4_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_4_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_4_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_4_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_4_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_4_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_4_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_4_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_5_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_5_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_5_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_5_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_5_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_5_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_5_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_5_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_6_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_6_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_6_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_6_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_6_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_6_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_6_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_6_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_7_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_7_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_7_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_7_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_7_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_7_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_7_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_7_read[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R_11 clefia_s0_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(xor_ln124_665_fu_435_p2),
        .DOADO(clefia_s0_q0),
        .DOBDO(DOBDO),
        .Q(src_0_read_2_reg_803),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .\fin_0_reg_1227_reg[7] ({x_assign_30_reg_855[7:5],x_assign_30_reg_855[1:0]}),
        .\fin_0_reg_1227_reg[7]_0 (xor_ln124_665_reg_861),
        .\fin_0_reg_1227_reg[7]_1 ({src_4_read_2_reg_780_pp0_iter1_reg[7:5],src_4_read_2_reg_780_pp0_iter1_reg[1:0]}),
        .\fin_1_reg_1233_reg[7] (src_5_read_2_reg_775_pp0_iter1_reg),
        .\fin_2_reg_1239_reg[5] (src_6_read_2_reg_770_pp0_iter1_reg[5]),
        .\fin_2_reg_1239_reg[5]_0 (z_23_reg_839[5]),
        .\fin_3_reg_1245_reg[1] (clefia_s1_q0),
        .\fin_3_reg_1245_reg[7] (src_7_read_2_reg_765_pp0_iter1_reg),
        .\fin_3_reg_1245_reg[7]_0 (z_24_reg_844),
        .\fin_3_reg_1245_reg[7]_1 (x_assign_29_reg_849),
        .q0_reg_0({q0_reg_0[7:5],q0_reg_0[1:0]}),
        .q0_reg_1({clefia_s0_U_n_46,clefia_s0_U_n_47,clefia_s0_U_n_48}),
        .q0_reg_2(\ap_CS_fsm_reg[1]_0 ),
        .q0_reg_3(reg_183),
        .q0_reg_4(src_2_read_2_reg_791),
        .\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] (\src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 ),
        .\src_6_read_2_reg_770_pp0_iter1_reg_reg[5] (\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 [5]),
        .\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] (\src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R_12 clefia_s1_U
       (.D(clefia_s0_q0[7:2]),
        .Q({\ap_CS_fsm_reg[1]_0 ,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .\fin_0_reg_1227_reg[4] (xor_ln124_665_reg_861[4:2]),
        .\fin_0_reg_1227_reg[4]_0 (src_4_read_2_reg_780_pp0_iter1_reg[4:2]),
        .\fin_2_reg_1239_reg[4] (xor_ln124_665_fu_435_p2[4:2]),
        .\fin_2_reg_1239_reg[7] ({src_6_read_2_reg_770_pp0_iter1_reg[7:6],src_6_read_2_reg_770_pp0_iter1_reg[4:0]}),
        .\fin_2_reg_1239_reg[7]_0 ({z_23_reg_839[7:6],z_23_reg_839[4:0]}),
        .\fin_2_reg_1239_reg[7]_1 ({x_assign_30_reg_855[7:6],x_assign_30_reg_855[4:0]}),
        .q0_reg_0(clefia_s1_q0),
        .q0_reg_1(q0_reg),
        .q0_reg_2(q0_reg_0[4:2]),
        .q0_reg_3({clefia_s1_U_n_27,clefia_s1_U_n_28,clefia_s1_U_n_29}),
        .q0_reg_4(q0_reg_1),
        .q0_reg_5(src_1_read_2_reg_797),
        .q0_reg_6(src_3_read_2_reg_785),
        .q0_reg_7(reg_187),
        .\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] ({\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 [7:6],\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 [4:0]}));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFFF444C)) 
    grp_ClefiaF0Xor_fu_428_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ram_reg_i_70_0[0]),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8080000)) 
    ram_reg_i_166__5
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .I4(ram_reg_i_36__5),
        .I5(ram_reg_i_36__5_0),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  LUT5 #(
    .INIT(32'hCCCCCCC5)) 
    ram_reg_i_268
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_i_70_1),
        .I2(ram_reg_i_70_0[3]),
        .I3(ram_reg_i_70_0[2]),
        .I4(ram_reg_i_70_0[1]),
        .O(ram_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    ram_reg_i_620
       (.I0(rk_offset_read_reg_749[7]),
        .I1(D[1]),
        .I2(ram_reg_i_70_0[1]),
        .I3(ram_reg_i_70_0[2]),
        .I4(ram_reg_i_70_0[3]),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\rk_offset_read_reg_749_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    ram_reg_i_628
       (.I0(rk_offset_read_reg_749[6]),
        .I1(D[0]),
        .I2(ram_reg_i_70_0[1]),
        .I3(ram_reg_i_70_0[2]),
        .I4(ram_reg_i_70_0[3]),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\rk_offset_read_reg_749_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA00003FC0)) 
    ram_reg_i_647
       (.I0(rk_offset_read_reg_749[5]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(ram_reg_i_212__3),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\rk_offset_read_reg_749_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00AA003C)) 
    ram_reg_i_673
       (.I0(rk_offset_read_reg_749[4]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_reg_i_212__3),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\rk_offset_read_reg_749_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAABAAAA)) 
    ram_reg_i_70
       (.I0(ram_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ram_reg_i_268_n_0),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    ram_reg_i_96__5
       (.I0(ram_reg_i_268_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ram_reg_1),
        .I5(ram_reg),
        .O(grp_ClefiaEncrypt_1_fu_355_rk_address0));
  LUT5 #(
    .INIT(32'hEACCEA00)) 
    \reg_183[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_1830));
  FDRE \reg_183_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[0]),
        .Q(reg_183[0]),
        .R(1'b0));
  FDRE \reg_183_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[1]),
        .Q(reg_183[1]),
        .R(1'b0));
  FDRE \reg_183_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[2]),
        .Q(reg_183[2]),
        .R(1'b0));
  FDRE \reg_183_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[3]),
        .Q(reg_183[3]),
        .R(1'b0));
  FDRE \reg_183_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[4]),
        .Q(reg_183[4]),
        .R(1'b0));
  FDRE \reg_183_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[5]),
        .Q(reg_183[5]),
        .R(1'b0));
  FDRE \reg_183_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[6]),
        .Q(reg_183[6]),
        .R(1'b0));
  FDRE \reg_183_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[7]),
        .Q(reg_183[7]),
        .R(1'b0));
  FDRE \reg_187_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [0]),
        .Q(reg_187[0]),
        .R(1'b0));
  FDRE \reg_187_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [1]),
        .Q(reg_187[1]),
        .R(1'b0));
  FDRE \reg_187_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [2]),
        .Q(reg_187[2]),
        .R(1'b0));
  FDRE \reg_187_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [3]),
        .Q(reg_187[3]),
        .R(1'b0));
  FDRE \reg_187_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [4]),
        .Q(reg_187[4]),
        .R(1'b0));
  FDRE \reg_187_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [5]),
        .Q(reg_187[5]),
        .R(1'b0));
  FDRE \reg_187_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [6]),
        .Q(reg_187[6]),
        .R(1'b0));
  FDRE \reg_187_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [7]),
        .Q(reg_187[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rk_offset_read_reg_749[3]_i_1 
       (.I0(out[0]),
        .O(grp_ClefiaF0Xor_fu_428_rk_offset[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rk_offset_read_reg_749[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(grp_ClefiaF0Xor_fu_428_rk_offset[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rk_offset_read_reg_749[5]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(grp_ClefiaF0Xor_fu_428_rk_offset[5]));
  FDRE \rk_offset_read_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF0Xor_fu_428_rk_offset[3]),
        .Q(\rk_offset_read_reg_749_reg[3]_0 ),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF0Xor_fu_428_rk_offset[4]),
        .Q(rk_offset_read_reg_749[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF0Xor_fu_428_rk_offset[5]),
        .Q(rk_offset_read_reg_749[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[0]),
        .Q(rk_offset_read_reg_749[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[1]),
        .Q(rk_offset_read_reg_749[7]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[0]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[1]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[2]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[3]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[4]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[5]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[6]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[7]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[0]),
        .Q(src_0_read_2_reg_803[0]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[1]),
        .Q(src_0_read_2_reg_803[1]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[2]),
        .Q(src_0_read_2_reg_803[2]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[3]),
        .Q(src_0_read_2_reg_803[3]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[4]),
        .Q(src_0_read_2_reg_803[4]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[5]),
        .Q(src_0_read_2_reg_803[5]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[6]),
        .Q(src_0_read_2_reg_803[6]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[7]),
        .Q(src_0_read_2_reg_803[7]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[0]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[1]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[2]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[3]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[4]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[5]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[6]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[7]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[0]),
        .Q(src_1_read_2_reg_797[0]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[1]),
        .Q(src_1_read_2_reg_797[1]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[2]),
        .Q(src_1_read_2_reg_797[2]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[3]),
        .Q(src_1_read_2_reg_797[3]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[4]),
        .Q(src_1_read_2_reg_797[4]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[5]),
        .Q(src_1_read_2_reg_797[5]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[6]),
        .Q(src_1_read_2_reg_797[6]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[7]),
        .Q(src_1_read_2_reg_797[7]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[0]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[1]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[2]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[3]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[4]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[5]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[6]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[7]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[0]),
        .Q(src_2_read_2_reg_791[0]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[1]),
        .Q(src_2_read_2_reg_791[1]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[2]),
        .Q(src_2_read_2_reg_791[2]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[3]),
        .Q(src_2_read_2_reg_791[3]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[4]),
        .Q(src_2_read_2_reg_791[4]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[5]),
        .Q(src_2_read_2_reg_791[5]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[6]),
        .Q(src_2_read_2_reg_791[6]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[7]),
        .Q(src_2_read_2_reg_791[7]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[0]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[1]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[2]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[3]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[4]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[5]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[6]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[7]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[0]),
        .Q(src_3_read_2_reg_785[0]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[1]),
        .Q(src_3_read_2_reg_785[1]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[2]),
        .Q(src_3_read_2_reg_785[2]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[3]),
        .Q(src_3_read_2_reg_785[3]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[4]),
        .Q(src_3_read_2_reg_785[4]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[5]),
        .Q(src_3_read_2_reg_785[5]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[6]),
        .Q(src_3_read_2_reg_785[6]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[7]),
        .Q(src_3_read_2_reg_785[7]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[0]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[1]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[2]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[3]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[4]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[5]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[6]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[7]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[0]),
        .Q(src_4_read_2_reg_780[0]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[1]),
        .Q(src_4_read_2_reg_780[1]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[2]),
        .Q(src_4_read_2_reg_780[2]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[3]),
        .Q(src_4_read_2_reg_780[3]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[4]),
        .Q(src_4_read_2_reg_780[4]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[5]),
        .Q(src_4_read_2_reg_780[5]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[6]),
        .Q(src_4_read_2_reg_780[6]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[7]),
        .Q(src_4_read_2_reg_780[7]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[0]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[1]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[2]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[3]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[4]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[5]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[6]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[7]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[0]),
        .Q(src_5_read_2_reg_775[0]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[1]),
        .Q(src_5_read_2_reg_775[1]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[2]),
        .Q(src_5_read_2_reg_775[2]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[3]),
        .Q(src_5_read_2_reg_775[3]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[4]),
        .Q(src_5_read_2_reg_775[4]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[5]),
        .Q(src_5_read_2_reg_775[5]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[6]),
        .Q(src_5_read_2_reg_775[6]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[7]),
        .Q(src_5_read_2_reg_775[7]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[0]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[1]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[2]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[3]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[4]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[5]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[6]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[7]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[0]),
        .Q(src_6_read_2_reg_770[0]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[1]),
        .Q(src_6_read_2_reg_770[1]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[2]),
        .Q(src_6_read_2_reg_770[2]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[3]),
        .Q(src_6_read_2_reg_770[3]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[4]),
        .Q(src_6_read_2_reg_770[4]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[5]),
        .Q(src_6_read_2_reg_770[5]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[6]),
        .Q(src_6_read_2_reg_770[6]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[7]),
        .Q(src_6_read_2_reg_770[7]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[0]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[1]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[2]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[3]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[4]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[5]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[6]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[7]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[0]),
        .Q(src_7_read_2_reg_765[0]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[1]),
        .Q(src_7_read_2_reg_765[1]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[2]),
        .Q(src_7_read_2_reg_765[2]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[3]),
        .Q(src_7_read_2_reg_765[3]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[4]),
        .Q(src_7_read_2_reg_765[4]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[5]),
        .Q(src_7_read_2_reg_765[5]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[6]),
        .Q(src_7_read_2_reg_765[6]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[7]),
        .Q(src_7_read_2_reg_765[7]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_29_reg_849[0]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_29_reg_849[1]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_29_reg_849[2]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_29_reg_849[3]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_U_n_46),
        .Q(x_assign_29_reg_849[4]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[4]),
        .Q(x_assign_29_reg_849[5]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_29_reg_849[6]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_29_reg_849[7]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_30_reg_855[0]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_30_reg_855[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_U_n_29),
        .Q(x_assign_30_reg_855[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_U_n_28),
        .Q(x_assign_30_reg_855[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_U_n_27),
        .Q(x_assign_30_reg_855[4]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_30_reg_855[5]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_30_reg_855[6]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_30_reg_855[7]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[0]),
        .Q(xor_ln124_665_reg_861[0]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[1]),
        .Q(xor_ln124_665_reg_861[1]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[2]),
        .Q(xor_ln124_665_reg_861[2]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[3]),
        .Q(xor_ln124_665_reg_861[3]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[4]),
        .Q(xor_ln124_665_reg_861[4]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[5]),
        .Q(xor_ln124_665_reg_861[5]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[6]),
        .Q(xor_ln124_665_reg_861[6]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[7]),
        .Q(xor_ln124_665_reg_861[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_23_reg_839[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(ce01));
  FDRE \z_23_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[0]),
        .Q(z_23_reg_839[0]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[1]),
        .Q(z_23_reg_839[1]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[2]),
        .Q(z_23_reg_839[2]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[3]),
        .Q(z_23_reg_839[3]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[4]),
        .Q(z_23_reg_839[4]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[5]),
        .Q(z_23_reg_839[5]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[6]),
        .Q(z_23_reg_839[6]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[7]),
        .Q(z_23_reg_839[7]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[0]),
        .Q(z_24_reg_844[0]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[1]),
        .Q(z_24_reg_844[1]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[2]),
        .Q(z_24_reg_844[2]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[3]),
        .Q(z_24_reg_844[3]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[4]),
        .Q(z_24_reg_844[4]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[5]),
        .Q(z_24_reg_844[5]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[6]),
        .Q(z_24_reg_844[6]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[7]),
        .Q(z_24_reg_844[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1
   (SR,
    DOBDO,
    q0_reg,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    grp_ClefiaF0Xor_1_fu_1074_dst_address1,
    grp_ClefiaF0Xor_1_fu_1074_con256_address0,
    ap_enable_reg_pp0_iter2_reg_0,
    ADDRARDADDR,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    DIADI,
    DIBDI,
    \ap_CS_fsm_reg[3]_0 ,
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_reg,
    \reg_297_reg[7]_0 ,
    \src_load_10_reg_1029_reg[7]_0 ,
    x_assign_9_fu_718_p3,
    q0_reg_0,
    x_assign_1_fu_836_p3,
    q0_reg_1,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    clefia_s1_ce0,
    q0_reg_2,
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg,
    ap_rst_n,
    \src_load_10_reg_1029_reg[7]_1 ,
    DOADO,
    \rk_offset_read_reg_962_reg[7]_0 ,
    D,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    grp_ClefiaF1Xor_3_fu_1113_src_address1,
    ram_reg_7,
    ram_reg_8,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    ram_reg_9,
    ram_reg_10,
    grp_ClefiaF1Xor_3_fu_1113_dst_d1,
    grp_ClefiaF1Xor_3_fu_1113_dst_d0,
    q0_reg_7,
    q0_reg_8,
    grp_ClefiaF1Xor_3_fu_1113_rk_address0,
    \src_offset_read_reg_969_reg[4]_0 ,
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg0,
    \x_reg_1009_reg[7]_0 ,
    \reg_308_reg[7]_0 ,
    \x_21_reg_1070_reg[7]_0 ,
    \reg_297_reg[7]_1 );
  output [0:0]SR;
  output [7:0]DOBDO;
  output [7:0]q0_reg;
  output [0:0]Q;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [2:0]grp_ClefiaF0Xor_1_fu_1074_dst_address1;
  output [4:0]grp_ClefiaF0Xor_1_fu_1074_con256_address0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_reg;
  output [7:0]\reg_297_reg[7]_0 ;
  output [7:0]\src_load_10_reg_1029_reg[7]_0 ;
  output [2:0]x_assign_9_fu_718_p3;
  output [3:0]q0_reg_0;
  output [2:0]x_assign_1_fu_836_p3;
  output [3:0]q0_reg_1;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce0;
  input [7:0]q0_reg_2;
  input grp_ClefiaF0Xor_1_fu_1074_ap_start_reg;
  input ap_rst_n;
  input [7:0]\src_load_10_reg_1029_reg[7]_1 ;
  input [7:0]DOADO;
  input [7:0]\rk_offset_read_reg_962_reg[7]_0 ;
  input [3:0]D;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]grp_ClefiaF1Xor_3_fu_1113_src_address1;
  input ram_reg_7;
  input ram_reg_8;
  input q0_reg_3;
  input q0_reg_4;
  input q0_reg_5;
  input q0_reg_6;
  input ram_reg_9;
  input ram_reg_10;
  input [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d1;
  input [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d0;
  input q0_reg_7;
  input [1:0]q0_reg_8;
  input [0:0]grp_ClefiaF1Xor_3_fu_1113_rk_address0;
  input \src_offset_read_reg_969_reg[4]_0 ;
  input grp_ClefiaF0Xor_1_fu_1074_ap_start_reg0;
  input [7:0]\x_reg_1009_reg[7]_0 ;
  input [7:0]\reg_308_reg[7]_0 ;
  input [7:0]\x_21_reg_1070_reg[7]_0 ;
  input [7:0]\reg_297_reg[7]_1 ;

  wire [0:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire [4:4]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[4]_i_1_n_0 ;
  wire ap_rst_n;
  wire ce0111_out;
  wire ce012_out;
  wire clefia_s0_U_n_19;
  wire clefia_s0_U_n_20;
  wire clefia_s0_U_n_21;
  wire clefia_s0_ce0;
  wire clefia_s1_U_n_27;
  wire clefia_s1_U_n_28;
  wire clefia_s1_U_n_29;
  wire clefia_s1_address01;
  wire clefia_s1_ce0;
  wire [4:4]dst_offset_read_reg_994;
  wire [4:4]dst_offset_read_reg_994_pp0_iter1_reg;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_ready;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg0;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_reg;
  wire [4:0]grp_ClefiaF0Xor_1_fu_1074_con256_address0;
  wire [2:0]grp_ClefiaF0Xor_1_fu_1074_dst_address1;
  wire [7:0]grp_ClefiaF0Xor_1_fu_1074_dst_d0;
  wire [7:0]grp_ClefiaF0Xor_1_fu_1074_dst_d1;
  wire grp_ClefiaF0Xor_1_fu_1074_dst_offset1;
  wire [4:4]grp_ClefiaF0Xor_1_fu_1074_src_address1;
  wire [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d1;
  wire [0:0]grp_ClefiaF1Xor_3_fu_1113_rk_address0;
  wire [0:0]grp_ClefiaF1Xor_3_fu_1113_src_address1;
  wire [7:0]or_ln134_6_fu_874_p3;
  wire [4:2]or_ln134_s_fu_676_p3;
  wire [7:1]or_ln_fu_880_p3;
  wire [7:0]q0_reg;
  wire [3:0]q0_reg_0;
  wire [3:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire [1:0]q0_reg_8;
  wire [7:0]q0_reg__0;
  wire [7:0]q0_reg__0_0;
  wire q0_reg_i_26_n_0;
  wire q0_reg_i_32__0_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_129_n_0;
  wire ram_reg_i_130_n_0;
  wire ram_reg_i_131_n_0;
  wire ram_reg_i_132__4_n_0;
  wire ram_reg_i_133_n_0;
  wire ram_reg_i_135_n_0;
  wire ram_reg_i_136_n_0;
  wire ram_reg_i_139_n_0;
  wire ram_reg_i_140_n_0;
  wire ram_reg_i_143_n_0;
  wire ram_reg_i_144_n_0;
  wire ram_reg_i_147_n_0;
  wire ram_reg_i_148_n_0;
  wire ram_reg_i_151_n_0;
  wire ram_reg_i_152__0_n_0;
  wire ram_reg_i_155_n_0;
  wire ram_reg_i_156_n_0;
  wire ram_reg_i_159_n_0;
  wire ram_reg_i_160_n_0;
  wire ram_reg_i_163_n_0;
  wire ram_reg_i_164__0_n_0;
  wire ram_reg_i_167_n_0;
  wire ram_reg_i_168_n_0;
  wire ram_reg_i_171_n_0;
  wire ram_reg_i_172_n_0;
  wire ram_reg_i_175_n_0;
  wire ram_reg_i_176_n_0;
  wire ram_reg_i_179_n_0;
  wire ram_reg_i_180_n_0;
  wire ram_reg_i_183_n_0;
  wire ram_reg_i_184_n_0;
  wire ram_reg_i_187_n_0;
  wire ram_reg_i_188_n_0;
  wire ram_reg_i_191_n_0;
  wire ram_reg_i_192_n_0;
  wire ram_reg_i_29__0_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]\reg_297_reg[7]_1 ;
  wire [7:0]reg_308;
  wire reg_3080;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [7:3]rk_offset_read_reg_962;
  wire \rk_offset_read_reg_962[7]_i_1_n_0 ;
  wire [7:0]\rk_offset_read_reg_962_reg[7]_0 ;
  wire [7:0]\src_load_10_reg_1029_reg[7]_0 ;
  wire [7:0]\src_load_10_reg_1029_reg[7]_1 ;
  wire [4:4]src_offset_read_reg_969;
  wire [4:4]src_offset_read_reg_969_pp0_iter1_reg;
  wire \src_offset_read_reg_969_reg[4]_0 ;
  wire [3:1]trunc_ln134_64_reg_1060;
  wire [7:0]x_21_reg_1070;
  wire [7:0]\x_21_reg_1070_reg[7]_0 ;
  wire [2:0]x_assign_1_fu_836_p3;
  wire [4:2]x_assign_26_fu_634_p3;
  wire [7:0]x_assign_26_reg_1111;
  wire [4:2]x_assign_27_fu_716_p3;
  wire [7:0]x_assign_27_reg_1132;
  wire [7:0]x_assign_28_reg_1054;
  wire [3:1]x_assign_28_reg_1054_pp0_iter1_reg;
  wire [2:0]x_assign_9_fu_718_p3;
  wire [7:1]x_assign_s_reg_1085;
  wire [7:0]x_reg_1009;
  wire [7:0]\x_reg_1009_reg[7]_0 ;
  wire [7:0]xor_ln124_650_fu_786_p2;
  wire [7:0]xor_ln124_650_reg_1148;
  wire [7:0]z_19_reg_1075;
  wire [7:0]z_20_reg_1101;
  wire [7:0]z_21_reg_1127;
  wire z_21_reg_11270;
  wire [7:0]z_reg_1044;

  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_port_reg_dst_offset[4]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_offset1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I3(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[4]_i_1_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[4]_i_1_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D({clefia_s0_U_n_19,clefia_s0_U_n_20,clefia_s0_U_n_21}),
        .DOADO(q0_reg__0),
        .DOBDO(DOBDO),
        .Q({Q,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ClefiaF0Xor_1_fu_1074_ap_start_reg(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .q0_reg_0(q0_reg_1),
        .q0_reg_1(x_reg_1009),
        .q0_reg_2(reg_308),
        .x_assign_1_fu_836_p3(x_assign_1_fu_836_p3),
        .x_assign_26_fu_634_p3(x_assign_26_fu_634_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.D(xor_ln124_650_fu_786_p2),
        .DOADO(q0_reg__0_0),
        .DOBDO(q0_reg),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s1_ce0(clefia_s1_ce0),
        .grp_ClefiaF0Xor_1_fu_1074_ap_start_reg(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .q0_reg_0(x_assign_27_fu_716_p3),
        .q0_reg_1({clefia_s1_U_n_27,clefia_s1_U_n_28,clefia_s1_U_n_29}),
        .q0_reg_2(q0_reg_0),
        .q0_reg_3(q0_reg_2),
        .q0_reg_4(reg_308),
        .q0_reg_5(x_21_reg_1070),
        .x_assign_26_reg_1111({x_assign_26_reg_1111[7:4],x_assign_26_reg_1111[0]}),
        .x_assign_9_fu_718_p3(x_assign_9_fu_718_p3),
        .\xor_ln124_650_reg_1148_reg[4] (or_ln134_s_fu_676_p3));
  FDRE \dst_offset_read_reg_994_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dst_offset_read_reg_994),
        .Q(dst_offset_read_reg_994_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_offset_read_reg_994_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_994),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_1
       (.I0(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg0),
        .O(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE0)) 
    q0_reg_i_12__1
       (.I0(q0_reg_i_26_n_0),
        .I1(reg_3080),
        .I2(q0_reg_3),
        .I3(q0_reg_4),
        .I4(q0_reg_5),
        .I5(q0_reg_6),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    q0_reg_i_14
       (.I0(\rk_offset_read_reg_962_reg[7]_0 [7]),
        .I1(\rk_offset_read_reg_962_reg[7]_0 [6]),
        .I2(\rk_offset_read_reg_962_reg[7]_0 [5]),
        .I3(\rk_offset_read_reg_962_reg[7]_0 [4]),
        .I4(q0_reg_i_32__0_n_0),
        .I5(rk_offset_read_reg_962[7]),
        .O(grp_ClefiaF0Xor_1_fu_1074_con256_address0[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_16
       (.I0(D[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(rk_offset_read_reg_962[6]),
        .O(grp_ClefiaF0Xor_1_fu_1074_con256_address0[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_18
       (.I0(D[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(rk_offset_read_reg_962[5]),
        .O(grp_ClefiaF0Xor_1_fu_1074_con256_address0[2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_20
       (.I0(D[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(rk_offset_read_reg_962[4]),
        .O(grp_ClefiaF0Xor_1_fu_1074_con256_address0[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_22
       (.I0(D[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(rk_offset_read_reg_962[3]),
        .O(grp_ClefiaF0Xor_1_fu_1074_con256_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT4 #(
    .INIT(16'hCAC0)) 
    q0_reg_i_26
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(q0_reg_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_32__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(Q),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(q0_reg_i_32__0_n_0));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    q0_reg_i_8__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(q0_reg_7),
        .I3(q0_reg_8[1]),
        .I4(q0_reg_8[0]),
        .O(\ap_CS_fsm_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    q0_reg_i_9__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(q0_reg_7),
        .I4(grp_ClefiaF1Xor_3_fu_1113_rk_address0),
        .O(\ap_CS_fsm_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    ram_reg_i_105
       (.I0(ram_reg_i_133_n_0),
        .I1(z_21_reg_11270),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[2]_0 [0]));
  MUXF8 ram_reg_i_10__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d1[3]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d1[3]),
        .O(DIADI[3]),
        .S(ram_reg_10));
  MUXF8 ram_reg_i_11__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d1[2]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d1[2]),
        .O(DIADI[2]),
        .S(ram_reg_10));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_129
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_129_n_0));
  MUXF8 ram_reg_i_12__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d1[1]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d1[1]),
        .O(DIADI[1]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_130
       (.I0(x_assign_s_reg_1085[7]),
        .I1(xor_ln124_650_reg_1148[7]),
        .I2(z_reg_1044[7]),
        .I3(x_assign_27_reg_1132[7]),
        .I4(ram_reg_i_133_n_0),
        .I5(DOADO[7]),
        .O(ram_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_131
       (.I0(DOADO[7]),
        .I1(x_assign_s_reg_1085[7]),
        .I2(x_assign_27_reg_1132[7]),
        .I3(z_20_reg_1101[7]),
        .I4(or_ln134_6_fu_874_p3[7]),
        .I5(or_ln_fu_880_p3[7]),
        .O(ram_reg_i_131_n_0));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_i_132__4
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_i_132__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_133
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_135
       (.I0(or_ln_fu_880_p3[7]),
        .I1(xor_ln124_650_reg_1148[6]),
        .I2(z_reg_1044[6]),
        .I3(x_assign_27_reg_1132[6]),
        .I4(ram_reg_i_133_n_0),
        .I5(DOADO[6]),
        .O(ram_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_136
       (.I0(DOADO[6]),
        .I1(or_ln_fu_880_p3[7]),
        .I2(x_assign_27_reg_1132[6]),
        .I3(z_20_reg_1101[6]),
        .I4(or_ln134_6_fu_874_p3[6]),
        .I5(or_ln_fu_880_p3[6]),
        .O(ram_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_139
       (.I0(or_ln_fu_880_p3[6]),
        .I1(xor_ln124_650_reg_1148[5]),
        .I2(z_reg_1044[5]),
        .I3(x_assign_27_reg_1132[5]),
        .I4(ram_reg_i_133_n_0),
        .I5(DOADO[5]),
        .O(ram_reg_i_139_n_0));
  MUXF8 ram_reg_i_13__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d1[0]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d1[0]),
        .O(DIADI[0]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_140
       (.I0(DOADO[5]),
        .I1(or_ln_fu_880_p3[6]),
        .I2(x_assign_27_reg_1132[5]),
        .I3(z_20_reg_1101[5]),
        .I4(or_ln134_6_fu_874_p3[5]),
        .I5(or_ln_fu_880_p3[5]),
        .O(ram_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_143
       (.I0(or_ln_fu_880_p3[5]),
        .I1(xor_ln124_650_reg_1148[4]),
        .I2(z_reg_1044[4]),
        .I3(x_assign_27_reg_1132[4]),
        .I4(ram_reg_i_133_n_0),
        .I5(DOADO[4]),
        .O(ram_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_144
       (.I0(DOADO[4]),
        .I1(or_ln_fu_880_p3[5]),
        .I2(x_assign_27_reg_1132[4]),
        .I3(z_20_reg_1101[4]),
        .I4(or_ln134_6_fu_874_p3[4]),
        .I5(or_ln_fu_880_p3[4]),
        .O(ram_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_147
       (.I0(x_assign_s_reg_1085[3]),
        .I1(xor_ln124_650_reg_1148[3]),
        .I2(z_reg_1044[3]),
        .I3(x_assign_27_reg_1132[3]),
        .I4(ram_reg_i_133_n_0),
        .I5(DOADO[3]),
        .O(ram_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_148
       (.I0(DOADO[3]),
        .I1(x_assign_s_reg_1085[3]),
        .I2(x_assign_27_reg_1132[3]),
        .I3(z_20_reg_1101[3]),
        .I4(or_ln134_6_fu_874_p3[3]),
        .I5(or_ln_fu_880_p3[3]),
        .O(ram_reg_i_148_n_0));
  MUXF8 ram_reg_i_14__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d0[7]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d0[7]),
        .O(DIBDI[7]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_151
       (.I0(x_assign_s_reg_1085[2]),
        .I1(xor_ln124_650_reg_1148[2]),
        .I2(z_reg_1044[2]),
        .I3(x_assign_27_reg_1132[2]),
        .I4(ram_reg_i_133_n_0),
        .I5(DOADO[2]),
        .O(ram_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_152__0
       (.I0(DOADO[2]),
        .I1(x_assign_s_reg_1085[2]),
        .I2(x_assign_27_reg_1132[2]),
        .I3(z_20_reg_1101[2]),
        .I4(or_ln134_6_fu_874_p3[2]),
        .I5(or_ln_fu_880_p3[2]),
        .O(ram_reg_i_152__0_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_155
       (.I0(x_assign_s_reg_1085[1]),
        .I1(xor_ln124_650_reg_1148[1]),
        .I2(z_reg_1044[1]),
        .I3(x_assign_27_reg_1132[1]),
        .I4(ram_reg_i_133_n_0),
        .I5(DOADO[1]),
        .O(ram_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_156
       (.I0(DOADO[1]),
        .I1(x_assign_s_reg_1085[1]),
        .I2(x_assign_27_reg_1132[1]),
        .I3(z_20_reg_1101[1]),
        .I4(or_ln134_6_fu_874_p3[1]),
        .I5(or_ln_fu_880_p3[1]),
        .O(ram_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_159
       (.I0(or_ln_fu_880_p3[1]),
        .I1(xor_ln124_650_reg_1148[0]),
        .I2(z_reg_1044[0]),
        .I3(x_assign_27_reg_1132[0]),
        .I4(ram_reg_i_133_n_0),
        .I5(DOADO[0]),
        .O(ram_reg_i_159_n_0));
  MUXF8 ram_reg_i_15__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d0[6]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d0[6]),
        .O(DIBDI[6]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_160
       (.I0(DOADO[0]),
        .I1(or_ln_fu_880_p3[1]),
        .I2(x_assign_27_reg_1132[0]),
        .I3(z_20_reg_1101[0]),
        .I4(or_ln134_6_fu_874_p3[0]),
        .I5(x_assign_s_reg_1085[7]),
        .O(ram_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_163
       (.I0(x_assign_26_reg_1111[7]),
        .I1(x_assign_28_reg_1054[7]),
        .I2(xor_ln124_650_reg_1148[7]),
        .I3(z_19_reg_1075[7]),
        .I4(ram_reg_i_133_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [7]),
        .O(ram_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_164__0
       (.I0(x_assign_26_reg_1111[7]),
        .I1(z_21_reg_1127[7]),
        .I2(or_ln134_6_fu_874_p3[7]),
        .I3(or_ln_fu_880_p3[7]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [7]),
        .I5(or_ln134_6_fu_874_p3[0]),
        .O(ram_reg_i_164__0_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_167
       (.I0(x_assign_26_reg_1111[6]),
        .I1(x_assign_28_reg_1054[6]),
        .I2(xor_ln124_650_reg_1148[6]),
        .I3(z_19_reg_1075[6]),
        .I4(ram_reg_i_133_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [6]),
        .O(ram_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_168
       (.I0(x_assign_26_reg_1111[6]),
        .I1(z_21_reg_1127[6]),
        .I2(or_ln134_6_fu_874_p3[6]),
        .I3(or_ln_fu_880_p3[6]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [6]),
        .I5(or_ln134_6_fu_874_p3[7]),
        .O(ram_reg_i_168_n_0));
  MUXF8 ram_reg_i_16__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d0[5]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d0[5]),
        .O(DIBDI[5]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_171
       (.I0(x_assign_26_reg_1111[5]),
        .I1(x_assign_28_reg_1054[5]),
        .I2(xor_ln124_650_reg_1148[5]),
        .I3(z_19_reg_1075[5]),
        .I4(ram_reg_i_133_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [5]),
        .O(ram_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_172
       (.I0(x_assign_26_reg_1111[5]),
        .I1(z_21_reg_1127[5]),
        .I2(or_ln134_6_fu_874_p3[5]),
        .I3(or_ln_fu_880_p3[5]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [5]),
        .I5(or_ln134_6_fu_874_p3[6]),
        .O(ram_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_175
       (.I0(x_assign_26_reg_1111[4]),
        .I1(x_assign_28_reg_1054[4]),
        .I2(xor_ln124_650_reg_1148[4]),
        .I3(z_19_reg_1075[4]),
        .I4(ram_reg_i_133_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [4]),
        .O(ram_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_176
       (.I0(x_assign_26_reg_1111[4]),
        .I1(z_21_reg_1127[4]),
        .I2(or_ln134_6_fu_874_p3[4]),
        .I3(or_ln_fu_880_p3[4]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [4]),
        .I5(or_ln134_6_fu_874_p3[5]),
        .O(ram_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    ram_reg_i_179
       (.I0(\src_load_10_reg_1029_reg[7]_1 [3]),
        .I1(ram_reg_i_133_n_0),
        .I2(x_assign_28_reg_1054[3]),
        .I3(x_assign_26_reg_1111[3]),
        .I4(z_19_reg_1075[3]),
        .I5(xor_ln124_650_reg_1148[3]),
        .O(ram_reg_i_179_n_0));
  MUXF8 ram_reg_i_17__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d0[4]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d0[4]),
        .O(DIBDI[4]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_180
       (.I0(x_assign_26_reg_1111[3]),
        .I1(z_21_reg_1127[3]),
        .I2(or_ln134_6_fu_874_p3[3]),
        .I3(or_ln_fu_880_p3[3]),
        .I4(x_assign_28_reg_1054_pp0_iter1_reg[3]),
        .I5(\src_load_10_reg_1029_reg[7]_1 [3]),
        .O(ram_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    ram_reg_i_183
       (.I0(\src_load_10_reg_1029_reg[7]_1 [2]),
        .I1(ram_reg_i_133_n_0),
        .I2(x_assign_28_reg_1054[2]),
        .I3(x_assign_26_reg_1111[2]),
        .I4(z_19_reg_1075[2]),
        .I5(xor_ln124_650_reg_1148[2]),
        .O(ram_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_184
       (.I0(x_assign_26_reg_1111[2]),
        .I1(z_21_reg_1127[2]),
        .I2(or_ln134_6_fu_874_p3[2]),
        .I3(or_ln_fu_880_p3[2]),
        .I4(x_assign_28_reg_1054_pp0_iter1_reg[2]),
        .I5(\src_load_10_reg_1029_reg[7]_1 [2]),
        .O(ram_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    ram_reg_i_187
       (.I0(\src_load_10_reg_1029_reg[7]_1 [1]),
        .I1(ram_reg_i_133_n_0),
        .I2(x_assign_28_reg_1054[1]),
        .I3(x_assign_26_reg_1111[1]),
        .I4(z_19_reg_1075[1]),
        .I5(xor_ln124_650_reg_1148[1]),
        .O(ram_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_188
       (.I0(x_assign_26_reg_1111[1]),
        .I1(z_21_reg_1127[1]),
        .I2(or_ln134_6_fu_874_p3[1]),
        .I3(or_ln_fu_880_p3[1]),
        .I4(x_assign_28_reg_1054_pp0_iter1_reg[1]),
        .I5(\src_load_10_reg_1029_reg[7]_1 [1]),
        .O(ram_reg_i_188_n_0));
  MUXF8 ram_reg_i_18__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d0[3]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d0[3]),
        .O(DIBDI[3]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_191
       (.I0(x_assign_26_reg_1111[0]),
        .I1(x_assign_28_reg_1054[0]),
        .I2(xor_ln124_650_reg_1148[0]),
        .I3(z_19_reg_1075[0]),
        .I4(ram_reg_i_133_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [0]),
        .O(ram_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_192
       (.I0(x_assign_26_reg_1111[0]),
        .I1(z_21_reg_1127[0]),
        .I2(or_ln134_6_fu_874_p3[0]),
        .I3(x_assign_s_reg_1085[7]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [0]),
        .I5(or_ln134_6_fu_874_p3[1]),
        .O(ram_reg_i_192_n_0));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_195
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_address1[1]));
  MUXF8 ram_reg_i_19__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d0[2]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d0[2]),
        .O(DIBDI[2]),
        .S(ram_reg_10));
  MUXF8 ram_reg_i_20__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d0[1]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d0[1]),
        .O(DIBDI[1]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'hFF00FF00FF00E4E4)) 
    ram_reg_i_210
       (.I0(ce0111_out),
        .I1(ap_port_reg_dst_offset),
        .I2(dst_offset_read_reg_994),
        .I3(dst_offset_read_reg_994_pp0_iter1_reg),
        .I4(ram_reg_i_129_n_0),
        .I5(ram_reg_i_133_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_address1[2]));
  LUT6 #(
    .INIT(64'hBABA3000AAAA3000)) 
    ram_reg_i_218
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_i_133_n_0),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_address1[0]));
  MUXF8 ram_reg_i_21__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d0[0]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d0[0]),
        .O(DIBDI[0]),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'hFFFFCAC000000000)) 
    ram_reg_i_25__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[2]_0 [1]),
        .I5(ram_reg_9),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h3333F3BB)) 
    ram_reg_i_29__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_src_address1),
        .I1(ram_reg_6),
        .I2(grp_ClefiaF1Xor_3_fu_1113_src_address1),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .O(ram_reg_i_29__0_n_0));
  LUT4 #(
    .INIT(16'h02FF)) 
    ram_reg_i_2__0
       (.I0(ram_reg_i_29__0_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .O(ADDRARDADDR));
  MUXF7 ram_reg_i_51__0
       (.I0(ram_reg_i_130_n_0),
        .I1(ram_reg_i_131_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d1[7]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_53
       (.I0(ram_reg_i_135_n_0),
        .I1(ram_reg_i_136_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d1[6]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_55__0
       (.I0(ram_reg_i_139_n_0),
        .I1(ram_reg_i_140_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d1[5]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_57
       (.I0(ram_reg_i_143_n_0),
        .I1(ram_reg_i_144_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d1[4]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_59
       (.I0(ram_reg_i_147_n_0),
        .I1(ram_reg_i_148_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d1[3]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_61__0
       (.I0(ram_reg_i_151_n_0),
        .I1(ram_reg_i_152__0_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d1[2]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_63
       (.I0(ram_reg_i_155_n_0),
        .I1(ram_reg_i_156_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d1[1]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_65__0
       (.I0(ram_reg_i_159_n_0),
        .I1(ram_reg_i_160_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d1[0]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_67
       (.I0(ram_reg_i_163_n_0),
        .I1(ram_reg_i_164__0_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d0[7]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_69__0
       (.I0(ram_reg_i_167_n_0),
        .I1(ram_reg_i_168_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d0[6]),
        .S(ram_reg_i_129_n_0));
  MUXF8 ram_reg_i_6__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d1[7]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d1[7]),
        .O(DIADI[7]),
        .S(ram_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    ram_reg_i_70__0
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[2]_0 [1]));
  MUXF7 ram_reg_i_71
       (.I0(ram_reg_i_171_n_0),
        .I1(ram_reg_i_172_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d0[5]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_73__0
       (.I0(ram_reg_i_175_n_0),
        .I1(ram_reg_i_176_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d0[4]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_75__0
       (.I0(ram_reg_i_179_n_0),
        .I1(ram_reg_i_180_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d0[3]),
        .S(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_77__0
       (.I0(ram_reg_i_183_n_0),
        .I1(ram_reg_i_184_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d0[2]),
        .S(ram_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00D8D8)) 
    ram_reg_i_78
       (.I0(ram_reg_i_132__4_n_0),
        .I1(src_offset_read_reg_969),
        .I2(grp_ClefiaF0Xor_1_fu_1074_dst_offset1),
        .I3(src_offset_read_reg_969_pp0_iter1_reg),
        .I4(z_21_reg_11270),
        .I5(ram_reg_i_133_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_src_address1));
  MUXF7 ram_reg_i_79__0
       (.I0(ram_reg_i_187_n_0),
        .I1(ram_reg_i_188_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d0[1]),
        .S(ram_reg_i_129_n_0));
  MUXF8 ram_reg_i_7__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d1[6]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d1[6]),
        .O(DIADI[6]),
        .S(ram_reg_10));
  MUXF7 ram_reg_i_81
       (.I0(ram_reg_i_191_n_0),
        .I1(ram_reg_i_192_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_d0[0]),
        .S(ram_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    ram_reg_i_84__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_address1[1]),
        .I1(reg_297),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  MUXF8 ram_reg_i_8__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d1[5]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d1[5]),
        .O(DIADI[5]),
        .S(ram_reg_10));
  MUXF8 ram_reg_i_9__0
       (.I0(grp_ClefiaF0Xor_1_fu_1074_dst_d1[4]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_dst_d1[4]),
        .O(DIADI[4]),
        .S(ram_reg_10));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    \reg_297[7]_i_1 
       (.I0(Q),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [0]),
        .Q(\reg_297_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [1]),
        .Q(\reg_297_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [2]),
        .Q(\reg_297_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [3]),
        .Q(\reg_297_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [4]),
        .Q(\reg_297_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [5]),
        .Q(\reg_297_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [6]),
        .Q(\reg_297_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [7]),
        .Q(\reg_297_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_308[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q),
        .O(reg_3080));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [7]),
        .Q(reg_308[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rk_offset_read_reg_962[7]_i_1 
       (.I0(\rk_offset_read_reg_962_reg[7]_0 [7]),
        .I1(\rk_offset_read_reg_962_reg[7]_0 [6]),
        .I2(\rk_offset_read_reg_962_reg[7]_0 [5]),
        .I3(\rk_offset_read_reg_962_reg[7]_0 [4]),
        .O(\rk_offset_read_reg_962[7]_i_1_n_0 ));
  FDRE \rk_offset_read_reg_962_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[0]),
        .Q(rk_offset_read_reg_962[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_962_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[1]),
        .Q(rk_offset_read_reg_962[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_962_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[2]),
        .Q(rk_offset_read_reg_962[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_962_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[3]),
        .Q(rk_offset_read_reg_962[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_962_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_962[7]_i_1_n_0 ),
        .Q(rk_offset_read_reg_962[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_load_10_reg_1029[7]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .O(ce0111_out));
  FDRE \src_load_10_reg_1029_reg[0] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [0]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[1] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [1]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[2] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [2]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[3] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [3]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[4] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [4]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[5] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [5]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[6] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [6]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[7] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [7]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \src_offset_read_reg_969[4]_i_1 
       (.I0(\rk_offset_read_reg_962_reg[7]_0 [0]),
        .I1(\rk_offset_read_reg_962_reg[7]_0 [1]),
        .I2(\rk_offset_read_reg_962_reg[7]_0 [2]),
        .I3(\rk_offset_read_reg_962_reg[7]_0 [3]),
        .I4(\src_offset_read_reg_969_reg[4]_0 ),
        .O(grp_ClefiaF0Xor_1_fu_1074_dst_offset1));
  FDRE \src_offset_read_reg_969_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(src_offset_read_reg_969),
        .Q(src_offset_read_reg_969_pp0_iter1_reg),
        .R(1'b0));
  FDRE \src_offset_read_reg_969_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(grp_ClefiaF0Xor_1_fu_1074_dst_offset1),
        .Q(src_offset_read_reg_969),
        .R(1'b0));
  FDRE \tmp_135_reg_1065_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_28_reg_1054[7]),
        .Q(or_ln134_6_fu_874_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_21),
        .Q(or_ln134_s_fu_676_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_20),
        .Q(or_ln134_s_fu_676_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_19),
        .Q(or_ln134_s_fu_676_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_28_reg_1054[0]),
        .Q(or_ln134_6_fu_874_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_64_reg_1060[1]),
        .Q(or_ln134_6_fu_874_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_64_reg_1060[2]),
        .Q(or_ln134_6_fu_874_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_64_reg_1060[3]),
        .Q(or_ln134_6_fu_874_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_28_reg_1054[4]),
        .Q(or_ln134_6_fu_874_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_28_reg_1054[5]),
        .Q(or_ln134_6_fu_874_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_28_reg_1054[6]),
        .Q(or_ln134_6_fu_874_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_21),
        .Q(trunc_ln134_64_reg_1060[1]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_20),
        .Q(trunc_ln134_64_reg_1060[2]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_19),
        .Q(trunc_ln134_64_reg_1060[3]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1091_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[7]),
        .Q(or_ln_fu_880_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1091_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(clefia_s1_U_n_29),
        .Q(or_ln_fu_880_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1091_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(clefia_s1_U_n_28),
        .Q(or_ln_fu_880_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1091_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(clefia_s1_U_n_27),
        .Q(or_ln_fu_880_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1091_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_27_fu_716_p3[4]),
        .Q(or_ln_fu_880_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1091_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[4]),
        .Q(or_ln_fu_880_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1091_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[5]),
        .Q(or_ln_fu_880_p3[7]),
        .R(1'b0));
  FDRE \x_21_reg_1070_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_21_reg_1070_reg[7]_0 [0]),
        .Q(x_21_reg_1070[0]),
        .R(1'b0));
  FDRE \x_21_reg_1070_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_21_reg_1070_reg[7]_0 [1]),
        .Q(x_21_reg_1070[1]),
        .R(1'b0));
  FDRE \x_21_reg_1070_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_21_reg_1070_reg[7]_0 [2]),
        .Q(x_21_reg_1070[2]),
        .R(1'b0));
  FDRE \x_21_reg_1070_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_21_reg_1070_reg[7]_0 [3]),
        .Q(x_21_reg_1070[3]),
        .R(1'b0));
  FDRE \x_21_reg_1070_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_21_reg_1070_reg[7]_0 [4]),
        .Q(x_21_reg_1070[4]),
        .R(1'b0));
  FDRE \x_21_reg_1070_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_21_reg_1070_reg[7]_0 [5]),
        .Q(x_21_reg_1070[5]),
        .R(1'b0));
  FDRE \x_21_reg_1070_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_21_reg_1070_reg[7]_0 [6]),
        .Q(x_21_reg_1070[6]),
        .R(1'b0));
  FDRE \x_21_reg_1070_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_21_reg_1070_reg[7]_0 [7]),
        .Q(x_21_reg_1070[7]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[7]),
        .Q(x_assign_26_reg_1111[0]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[0]),
        .Q(x_assign_26_reg_1111[1]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_26_fu_634_p3[2]),
        .Q(x_assign_26_reg_1111[2]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_26_fu_634_p3[3]),
        .Q(x_assign_26_reg_1111[3]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_26_fu_634_p3[4]),
        .Q(x_assign_26_reg_1111[4]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1111_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[4]),
        .Q(x_assign_26_reg_1111[5]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1111_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[5]),
        .Q(x_assign_26_reg_1111[6]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1111_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[6]),
        .Q(x_assign_26_reg_1111[7]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1132_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[7]),
        .Q(x_assign_27_reg_1132[0]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1132_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[0]),
        .Q(x_assign_27_reg_1132[1]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1132_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_27_fu_716_p3[2]),
        .Q(x_assign_27_reg_1132[2]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1132_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_27_fu_716_p3[3]),
        .Q(x_assign_27_reg_1132[3]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1132_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_27_fu_716_p3[4]),
        .Q(x_assign_27_reg_1132[4]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1132_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[4]),
        .Q(x_assign_27_reg_1132[5]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1132_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[5]),
        .Q(x_assign_27_reg_1132[6]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1132_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[6]),
        .Q(x_assign_27_reg_1132[7]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_28_reg_1054[1]),
        .Q(x_assign_28_reg_1054_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_28_reg_1054[2]),
        .Q(x_assign_28_reg_1054_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_28_reg_1054[3]),
        .Q(x_assign_28_reg_1054_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[7]),
        .Q(x_assign_28_reg_1054[0]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[0]),
        .Q(x_assign_28_reg_1054[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_26_fu_634_p3[2]),
        .Q(x_assign_28_reg_1054[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_26_fu_634_p3[3]),
        .Q(x_assign_28_reg_1054[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_26_fu_634_p3[4]),
        .Q(x_assign_28_reg_1054[4]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[4]),
        .Q(x_assign_28_reg_1054[5]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[5]),
        .Q(x_assign_28_reg_1054[6]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1054_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[6]),
        .Q(x_assign_28_reg_1054[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[0]),
        .Q(x_assign_s_reg_1085[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1085_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_27_fu_716_p3[2]),
        .Q(x_assign_s_reg_1085[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1085_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_27_fu_716_p3[3]),
        .Q(x_assign_s_reg_1085[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1085_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[6]),
        .Q(x_assign_s_reg_1085[7]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [0]),
        .Q(x_reg_1009[0]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [1]),
        .Q(x_reg_1009[1]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [2]),
        .Q(x_reg_1009[2]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [3]),
        .Q(x_reg_1009[3]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [4]),
        .Q(x_reg_1009[4]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [5]),
        .Q(x_reg_1009[5]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [6]),
        .Q(x_reg_1009[6]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [7]),
        .Q(x_reg_1009[7]),
        .R(1'b0));
  FDRE \xor_ln124_650_reg_1148_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_650_fu_786_p2[0]),
        .Q(xor_ln124_650_reg_1148[0]),
        .R(1'b0));
  FDRE \xor_ln124_650_reg_1148_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_650_fu_786_p2[1]),
        .Q(xor_ln124_650_reg_1148[1]),
        .R(1'b0));
  FDRE \xor_ln124_650_reg_1148_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_650_fu_786_p2[2]),
        .Q(xor_ln124_650_reg_1148[2]),
        .R(1'b0));
  FDRE \xor_ln124_650_reg_1148_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_650_fu_786_p2[3]),
        .Q(xor_ln124_650_reg_1148[3]),
        .R(1'b0));
  FDRE \xor_ln124_650_reg_1148_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_650_fu_786_p2[4]),
        .Q(xor_ln124_650_reg_1148[4]),
        .R(1'b0));
  FDRE \xor_ln124_650_reg_1148_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_650_fu_786_p2[5]),
        .Q(xor_ln124_650_reg_1148[5]),
        .R(1'b0));
  FDRE \xor_ln124_650_reg_1148_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_650_fu_786_p2[6]),
        .Q(xor_ln124_650_reg_1148[6]),
        .R(1'b0));
  FDRE \xor_ln124_650_reg_1148_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_650_fu_786_p2[7]),
        .Q(xor_ln124_650_reg_1148[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_19_reg_1075[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ce012_out));
  FDRE \z_19_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[0]),
        .Q(z_19_reg_1075[0]),
        .R(1'b0));
  FDRE \z_19_reg_1075_reg[1] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[1]),
        .Q(z_19_reg_1075[1]),
        .R(1'b0));
  FDRE \z_19_reg_1075_reg[2] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[2]),
        .Q(z_19_reg_1075[2]),
        .R(1'b0));
  FDRE \z_19_reg_1075_reg[3] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[3]),
        .Q(z_19_reg_1075[3]),
        .R(1'b0));
  FDRE \z_19_reg_1075_reg[4] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[4]),
        .Q(z_19_reg_1075[4]),
        .R(1'b0));
  FDRE \z_19_reg_1075_reg[5] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[5]),
        .Q(z_19_reg_1075[5]),
        .R(1'b0));
  FDRE \z_19_reg_1075_reg[6] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[6]),
        .Q(z_19_reg_1075[6]),
        .R(1'b0));
  FDRE \z_19_reg_1075_reg[7] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[7]),
        .Q(z_19_reg_1075[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_20_reg_1101[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_address01));
  FDRE \z_20_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[0]),
        .Q(z_20_reg_1101[0]),
        .R(1'b0));
  FDRE \z_20_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[1]),
        .Q(z_20_reg_1101[1]),
        .R(1'b0));
  FDRE \z_20_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[2]),
        .Q(z_20_reg_1101[2]),
        .R(1'b0));
  FDRE \z_20_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[3]),
        .Q(z_20_reg_1101[3]),
        .R(1'b0));
  FDRE \z_20_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[4]),
        .Q(z_20_reg_1101[4]),
        .R(1'b0));
  FDRE \z_20_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[5]),
        .Q(z_20_reg_1101[5]),
        .R(1'b0));
  FDRE \z_20_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[6]),
        .Q(z_20_reg_1101[6]),
        .R(1'b0));
  FDRE \z_20_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[7]),
        .Q(z_20_reg_1101[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_21_reg_1127[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .O(z_21_reg_11270));
  FDRE \z_21_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(z_21_reg_11270),
        .D(q0_reg__0_0[0]),
        .Q(z_21_reg_1127[0]),
        .R(1'b0));
  FDRE \z_21_reg_1127_reg[1] 
       (.C(ap_clk),
        .CE(z_21_reg_11270),
        .D(q0_reg__0_0[1]),
        .Q(z_21_reg_1127[1]),
        .R(1'b0));
  FDRE \z_21_reg_1127_reg[2] 
       (.C(ap_clk),
        .CE(z_21_reg_11270),
        .D(q0_reg__0_0[2]),
        .Q(z_21_reg_1127[2]),
        .R(1'b0));
  FDRE \z_21_reg_1127_reg[3] 
       (.C(ap_clk),
        .CE(z_21_reg_11270),
        .D(q0_reg__0_0[3]),
        .Q(z_21_reg_1127[3]),
        .R(1'b0));
  FDRE \z_21_reg_1127_reg[4] 
       (.C(ap_clk),
        .CE(z_21_reg_11270),
        .D(q0_reg__0_0[4]),
        .Q(z_21_reg_1127[4]),
        .R(1'b0));
  FDRE \z_21_reg_1127_reg[5] 
       (.C(ap_clk),
        .CE(z_21_reg_11270),
        .D(q0_reg__0_0[5]),
        .Q(z_21_reg_1127[5]),
        .R(1'b0));
  FDRE \z_21_reg_1127_reg[6] 
       (.C(ap_clk),
        .CE(z_21_reg_11270),
        .D(q0_reg__0_0[6]),
        .Q(z_21_reg_1127[6]),
        .R(1'b0));
  FDRE \z_21_reg_1127_reg[7] 
       (.C(ap_clk),
        .CE(z_21_reg_11270),
        .D(q0_reg__0_0[7]),
        .Q(z_21_reg_1127[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \z_reg_1044[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .O(grp_ClefiaF0Xor_1_fu_1074_ap_ready));
  FDRE \z_reg_1044_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_1_fu_1074_ap_ready),
        .D(q0_reg__0[0]),
        .Q(z_reg_1044[0]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_1_fu_1074_ap_ready),
        .D(q0_reg__0[1]),
        .Q(z_reg_1044[1]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_1_fu_1074_ap_ready),
        .D(q0_reg__0[2]),
        .Q(z_reg_1044[2]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_1_fu_1074_ap_ready),
        .D(q0_reg__0[3]),
        .Q(z_reg_1044[3]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_1_fu_1074_ap_ready),
        .D(q0_reg__0[4]),
        .Q(z_reg_1044[4]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_1_fu_1074_ap_ready),
        .D(q0_reg__0[5]),
        .Q(z_reg_1044[5]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_1_fu_1074_ap_ready),
        .D(q0_reg__0[6]),
        .Q(z_reg_1044[6]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_1_fu_1074_ap_ready),
        .D(q0_reg__0[7]),
        .Q(z_reg_1044[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126
   (ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    ADDRARDADDR,
    con128_ce0,
    \src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 ,
    \src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 ,
    \src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 ,
    \src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 ,
    D,
    \z_18_reg_870_reg[7]_0 ,
    \z_17_reg_865_reg[7]_0 ,
    q1_reg,
    Q,
    ap_clk,
    \src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 ,
    \src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 ,
    \src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 ,
    \src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 ,
    \src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 ,
    ap_rst_n_inv,
    grp_ClefiaF0Xor_126_fu_138_ap_start_reg,
    q1_reg_0,
    DOADO,
    DOBDO,
    q1_reg_1,
    q1_reg_2,
    \src_2_read_1_reg_787_reg[7]_0 ,
    \src_3_read_1_reg_781_reg[7]_0 ,
    \rk_offset_read_reg_755_reg[6]_0 );
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter1;
  output [3:0]ADDRARDADDR;
  output con128_ce0;
  output [7:0]\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]D;
  output [7:0]\z_18_reg_870_reg[7]_0 ;
  output [7:0]\z_17_reg_865_reg[7]_0 ;
  output [7:0]q1_reg;
  input [7:0]Q;
  input ap_clk;
  input [7:0]\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 ;
  input [7:0]\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 ;
  input [7:0]\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 ;
  input [7:0]\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 ;
  input [7:0]\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 ;
  input ap_rst_n_inv;
  input grp_ClefiaF0Xor_126_fu_138_ap_start_reg;
  input [2:0]q1_reg_0;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input [7:0]q1_reg_1;
  input [7:0]q1_reg_2;
  input [7:0]\src_2_read_1_reg_787_reg[7]_0 ;
  input [7:0]\src_3_read_1_reg_781_reg[7]_0 ;
  input [3:0]\rk_offset_read_reg_755_reg[6]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n_inv;
  wire clefia_s0_U_n_28;
  wire clefia_s0_U_n_29;
  wire clefia_s0_U_n_30;
  wire [7:0]clefia_s0_address0;
  wire [7:0]clefia_s0_address1;
  wire [7:0]clefia_s0_q0;
  wire clefia_s1_U_n_36;
  wire [7:0]clefia_s1_address0;
  wire [7:0]clefia_s1_address1;
  wire [7:0]clefia_s1_q0;
  wire con128_ce0;
  wire grp_ClefiaF0Xor_126_fu_138_ap_start_reg;
  wire [7:0]q1_reg;
  wire [2:0]q1_reg_0;
  wire [7:0]q1_reg_1;
  wire [7:0]q1_reg_2;
  wire [7:0]q1_reg__0;
  wire [7:0]q1_reg__0_0;
  wire [6:3]rk_offset_read_reg_755;
  wire [3:0]\rk_offset_read_reg_755_reg[6]_0 ;
  wire \src_0_read_1_reg_799_pp0_iter1_reg_reg[0]_srl2_n_0 ;
  wire \src_0_read_1_reg_799_pp0_iter1_reg_reg[1]_srl2_n_0 ;
  wire \src_0_read_1_reg_799_pp0_iter1_reg_reg[2]_srl2_n_0 ;
  wire \src_0_read_1_reg_799_pp0_iter1_reg_reg[3]_srl2_n_0 ;
  wire \src_0_read_1_reg_799_pp0_iter1_reg_reg[4]_srl2_n_0 ;
  wire \src_0_read_1_reg_799_pp0_iter1_reg_reg[5]_srl2_n_0 ;
  wire \src_0_read_1_reg_799_pp0_iter1_reg_reg[6]_srl2_n_0 ;
  wire \src_0_read_1_reg_799_pp0_iter1_reg_reg[7]_srl2_n_0 ;
  wire [7:0]src_0_read_1_reg_799_pp0_iter2_reg;
  wire [7:0]\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 ;
  wire \src_1_read_1_reg_793_pp0_iter1_reg_reg[0]_srl2_n_0 ;
  wire \src_1_read_1_reg_793_pp0_iter1_reg_reg[1]_srl2_n_0 ;
  wire \src_1_read_1_reg_793_pp0_iter1_reg_reg[2]_srl2_n_0 ;
  wire \src_1_read_1_reg_793_pp0_iter1_reg_reg[3]_srl2_n_0 ;
  wire \src_1_read_1_reg_793_pp0_iter1_reg_reg[4]_srl2_n_0 ;
  wire \src_1_read_1_reg_793_pp0_iter1_reg_reg[5]_srl2_n_0 ;
  wire \src_1_read_1_reg_793_pp0_iter1_reg_reg[6]_srl2_n_0 ;
  wire \src_1_read_1_reg_793_pp0_iter1_reg_reg[7]_srl2_n_0 ;
  wire [7:0]src_1_read_1_reg_793_pp0_iter2_reg;
  wire [7:0]\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 ;
  wire [7:0]\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]src_2_read_1_reg_787;
  wire [7:0]src_2_read_1_reg_787_pp0_iter1_reg;
  wire [7:0]src_2_read_1_reg_787_pp0_iter2_reg;
  wire [7:0]\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\src_2_read_1_reg_787_reg[7]_0 ;
  wire [7:0]src_3_read_1_reg_781;
  wire [7:0]src_3_read_1_reg_781_pp0_iter1_reg;
  wire [7:0]src_3_read_1_reg_781_pp0_iter2_reg;
  wire [7:0]\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\src_3_read_1_reg_781_reg[7]_0 ;
  wire \src_4_read_1_reg_776_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \src_4_read_1_reg_776_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \src_4_read_1_reg_776_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \src_4_read_1_reg_776_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \src_4_read_1_reg_776_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \src_4_read_1_reg_776_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \src_4_read_1_reg_776_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \src_4_read_1_reg_776_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_4_read_1_reg_776_pp0_iter3_reg;
  wire [7:0]\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 ;
  wire \src_5_read_1_reg_771_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \src_5_read_1_reg_771_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \src_5_read_1_reg_771_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \src_5_read_1_reg_771_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \src_5_read_1_reg_771_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \src_5_read_1_reg_771_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \src_5_read_1_reg_771_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \src_5_read_1_reg_771_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_5_read_1_reg_771_pp0_iter3_reg;
  wire [7:0]\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 ;
  wire \src_6_read_1_reg_766_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \src_6_read_1_reg_766_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \src_6_read_1_reg_766_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \src_6_read_1_reg_766_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \src_6_read_1_reg_766_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \src_6_read_1_reg_766_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \src_6_read_1_reg_766_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \src_6_read_1_reg_766_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_6_read_1_reg_766_pp0_iter3_reg;
  wire [7:0]\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 ;
  wire \src_7_read_1_reg_761_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \src_7_read_1_reg_761_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \src_7_read_1_reg_761_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \src_7_read_1_reg_761_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \src_7_read_1_reg_761_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \src_7_read_1_reg_761_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \src_7_read_1_reg_761_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \src_7_read_1_reg_761_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_7_read_1_reg_761_pp0_iter3_reg;
  wire [7:0]\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 ;
  wire [4:2]x_assign_23_fu_307_p3;
  wire [7:0]x_assign_23_reg_875;
  wire [4:2]x_assign_24_fu_391_p3;
  wire [7:0]x_assign_24_reg_881;
  wire [7:0]xor_ln124_626_fu_441_p2;
  wire [7:0]xor_ln124_626_reg_887;
  wire [7:0]z_17_reg_865;
  wire [7:0]\z_17_reg_865_reg[7]_0 ;
  wire [7:0]z_18_reg_870;
  wire [7:0]\z_18_reg_870_reg[7]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R_9 clefia_s0_U
       (.ADDRARDADDR(clefia_s0_address1),
        .ADDRBWRADDR(clefia_s0_address0),
        .DOADO(q1_reg__0),
        .DOBDO(clefia_s0_q0),
        .E(ap_enable_reg_pp0_iter3),
        .Q(x_assign_23_reg_875),
        .ap_clk(ap_clk),
        .\fin_1_reg_913_reg[5] (xor_ln124_626_reg_887[5:2]),
        .\fin_2_reg_919_reg[5] ({x_assign_24_reg_881[5],x_assign_24_reg_881[3:2]}),
        .\fin_2_reg_919_reg[5]_0 ({z_17_reg_865[5],z_17_reg_865[3:2]}),
        .\fin_3_reg_925_reg[1] (clefia_s1_q0),
        .\fin_3_reg_925_reg[4] (clefia_s1_U_n_36),
        .\fin_3_reg_925_reg[7] (z_18_reg_870),
        .q1_reg_0(q1_reg[5:2]),
        .q1_reg_1(clefia_s0_U_n_30),
        .q1_reg_2(ap_enable_reg_pp0_iter2),
        .src_5_read_1_reg_771_pp0_iter3_reg(src_5_read_1_reg_771_pp0_iter3_reg[5:2]),
        .src_6_read_1_reg_766_pp0_iter3_reg({src_6_read_1_reg_766_pp0_iter3_reg[5],src_6_read_1_reg_766_pp0_iter3_reg[3]}),
        .src_7_read_1_reg_761_pp0_iter3_reg({src_7_read_1_reg_761_pp0_iter3_reg[7:4],src_7_read_1_reg_761_pp0_iter3_reg[2:0]}),
        .\x_assign_24_reg_881_reg[2] (clefia_s0_U_n_29),
        .\x_assign_24_reg_881_reg[5] (\z_17_reg_865_reg[7]_0 [5]),
        .\z_17_reg_865_reg[3] (clefia_s0_U_n_28),
        .\z_18_reg_870_reg[7] ({\z_18_reg_870_reg[7]_0 [7:4],\z_18_reg_870_reg[7]_0 [2:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R_10 clefia_s1_U
       (.ADDRARDADDR(clefia_s1_address1),
        .ADDRBWRADDR(clefia_s1_address0),
        .D(D),
        .DOADO(q1_reg__0_0),
        .DOBDO(clefia_s0_q0),
        .E(ap_enable_reg_pp0_iter3),
        .Q(x_assign_24_reg_881),
        .ap_clk(ap_clk),
        .\fin_0_reg_907_reg[7] (xor_ln124_626_reg_887),
        .\fin_1_reg_913_reg[7] ({x_assign_23_reg_875[7:6],x_assign_23_reg_875[1:0]}),
        .\fin_2_reg_919_reg[2] (clefia_s0_U_n_29),
        .\fin_2_reg_919_reg[3] (clefia_s0_U_n_28),
        .\fin_2_reg_919_reg[7] ({z_17_reg_865[7:6],z_17_reg_865[4],z_17_reg_865[1:0]}),
        .\fin_3_reg_925_reg[3] (clefia_s0_U_n_30),
        .q1_reg_0(clefia_s1_q0),
        .q1_reg_1(\z_18_reg_870_reg[7]_0 [3]),
        .q1_reg_2({q1_reg[7:6],q1_reg[1:0]}),
        .q1_reg_3(clefia_s1_U_n_36),
        .q1_reg_4(ap_enable_reg_pp0_iter2),
        .src_4_read_1_reg_776_pp0_iter3_reg(src_4_read_1_reg_776_pp0_iter3_reg),
        .src_5_read_1_reg_771_pp0_iter3_reg({src_5_read_1_reg_771_pp0_iter3_reg[7:6],src_5_read_1_reg_771_pp0_iter3_reg[1:0]}),
        .src_6_read_1_reg_766_pp0_iter3_reg({src_6_read_1_reg_766_pp0_iter3_reg[7:6],src_6_read_1_reg_766_pp0_iter3_reg[4],src_6_read_1_reg_766_pp0_iter3_reg[2:0]}),
        .src_7_read_1_reg_761_pp0_iter3_reg(src_7_read_1_reg_761_pp0_iter3_reg[3]),
        .\z_17_reg_865_reg[7] ({\z_17_reg_865_reg[7]_0 [7:6],\z_17_reg_865_reg[7]_0 [4:0]}));
  LUT4 #(
    .INIT(16'h1000)) 
    q1_reg_i_1
       (.I0(q1_reg_0[2]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(con128_ce0));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_10
       (.I0(DOADO[6]),
        .I1(src_0_read_1_reg_799_pp0_iter2_reg[6]),
        .O(clefia_s0_address0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_10__0
       (.I0(q1_reg_1[6]),
        .I1(src_1_read_1_reg_793_pp0_iter2_reg[6]),
        .O(clefia_s1_address0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_11
       (.I0(DOADO[5]),
        .I1(src_0_read_1_reg_799_pp0_iter2_reg[5]),
        .O(clefia_s0_address0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_11__0
       (.I0(q1_reg_1[5]),
        .I1(src_1_read_1_reg_793_pp0_iter2_reg[5]),
        .O(clefia_s1_address0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_12
       (.I0(DOADO[4]),
        .I1(src_0_read_1_reg_799_pp0_iter2_reg[4]),
        .O(clefia_s0_address0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_12__0
       (.I0(q1_reg_1[4]),
        .I1(src_1_read_1_reg_793_pp0_iter2_reg[4]),
        .O(clefia_s1_address0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_13
       (.I0(DOADO[3]),
        .I1(src_0_read_1_reg_799_pp0_iter2_reg[3]),
        .O(clefia_s0_address0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_13__0
       (.I0(q1_reg_1[3]),
        .I1(src_1_read_1_reg_793_pp0_iter2_reg[3]),
        .O(clefia_s1_address0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_14
       (.I0(DOADO[2]),
        .I1(src_0_read_1_reg_799_pp0_iter2_reg[2]),
        .O(clefia_s0_address0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_14__0
       (.I0(q1_reg_1[2]),
        .I1(src_1_read_1_reg_793_pp0_iter2_reg[2]),
        .O(clefia_s1_address0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_15
       (.I0(DOADO[1]),
        .I1(src_0_read_1_reg_799_pp0_iter2_reg[1]),
        .O(clefia_s0_address0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_15__0
       (.I0(q1_reg_1[1]),
        .I1(src_1_read_1_reg_793_pp0_iter2_reg[1]),
        .O(clefia_s1_address0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_16
       (.I0(DOADO[0]),
        .I1(src_0_read_1_reg_799_pp0_iter2_reg[0]),
        .O(clefia_s0_address0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_16__0
       (.I0(q1_reg_1[0]),
        .I1(src_1_read_1_reg_793_pp0_iter2_reg[0]),
        .O(clefia_s1_address0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_1__0
       (.I0(DOBDO[7]),
        .I1(src_2_read_1_reg_787_pp0_iter1_reg[7]),
        .O(clefia_s0_address1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_1__0__0
       (.I0(q1_reg_2[7]),
        .I1(src_3_read_1_reg_781_pp0_iter1_reg[7]),
        .O(clefia_s1_address1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_2
       (.I0(DOBDO[6]),
        .I1(src_2_read_1_reg_787_pp0_iter1_reg[6]),
        .O(clefia_s0_address1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_2__0
       (.I0(q1_reg_2[6]),
        .I1(src_3_read_1_reg_781_pp0_iter1_reg[6]),
        .O(clefia_s1_address1[6]));
  LUT3 #(
    .INIT(8'h02)) 
    q1_reg_i_3
       (.I0(rk_offset_read_reg_755[6]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[2]),
        .O(ADDRARDADDR[3]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_3__0
       (.I0(DOBDO[5]),
        .I1(src_2_read_1_reg_787_pp0_iter1_reg[5]),
        .O(clefia_s0_address1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_3__0__0
       (.I0(q1_reg_2[5]),
        .I1(src_3_read_1_reg_781_pp0_iter1_reg[5]),
        .O(clefia_s1_address1[5]));
  LUT3 #(
    .INIT(8'h02)) 
    q1_reg_i_4
       (.I0(rk_offset_read_reg_755[5]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[2]),
        .O(ADDRARDADDR[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_4__0
       (.I0(DOBDO[4]),
        .I1(src_2_read_1_reg_787_pp0_iter1_reg[4]),
        .O(clefia_s0_address1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_4__0__0
       (.I0(q1_reg_2[4]),
        .I1(src_3_read_1_reg_781_pp0_iter1_reg[4]),
        .O(clefia_s1_address1[4]));
  LUT3 #(
    .INIT(8'h02)) 
    q1_reg_i_5
       (.I0(rk_offset_read_reg_755[4]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[2]),
        .O(ADDRARDADDR[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_5__0
       (.I0(DOBDO[3]),
        .I1(src_2_read_1_reg_787_pp0_iter1_reg[3]),
        .O(clefia_s0_address1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_5__0__0
       (.I0(q1_reg_2[3]),
        .I1(src_3_read_1_reg_781_pp0_iter1_reg[3]),
        .O(clefia_s1_address1[3]));
  LUT3 #(
    .INIT(8'h02)) 
    q1_reg_i_6
       (.I0(rk_offset_read_reg_755[3]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[2]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_6__0
       (.I0(DOBDO[2]),
        .I1(src_2_read_1_reg_787_pp0_iter1_reg[2]),
        .O(clefia_s0_address1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_6__0__0
       (.I0(q1_reg_2[2]),
        .I1(src_3_read_1_reg_781_pp0_iter1_reg[2]),
        .O(clefia_s1_address1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_7
       (.I0(DOBDO[1]),
        .I1(src_2_read_1_reg_787_pp0_iter1_reg[1]),
        .O(clefia_s0_address1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_7__0
       (.I0(q1_reg_2[1]),
        .I1(src_3_read_1_reg_781_pp0_iter1_reg[1]),
        .O(clefia_s1_address1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_8
       (.I0(DOBDO[0]),
        .I1(src_2_read_1_reg_787_pp0_iter1_reg[0]),
        .O(clefia_s0_address1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_8__0
       (.I0(q1_reg_2[0]),
        .I1(src_3_read_1_reg_781_pp0_iter1_reg[0]),
        .O(clefia_s1_address1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_9
       (.I0(DOADO[7]),
        .I1(src_0_read_1_reg_799_pp0_iter2_reg[7]),
        .O(clefia_s0_address0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_9__0
       (.I0(q1_reg_1[7]),
        .I1(src_1_read_1_reg_793_pp0_iter2_reg[7]),
        .O(clefia_s1_address0[7]));
  FDRE \rk_offset_read_reg_755_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rk_offset_read_reg_755_reg[6]_0 [0]),
        .Q(rk_offset_read_reg_755[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_755_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rk_offset_read_reg_755_reg[6]_0 [1]),
        .Q(rk_offset_read_reg_755[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_755_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rk_offset_read_reg_755_reg[6]_0 [2]),
        .Q(rk_offset_read_reg_755[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_755_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rk_offset_read_reg_755_reg[6]_0 [3]),
        .Q(rk_offset_read_reg_755[6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \src_0_read_1_reg_799_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\src_0_read_1_reg_799_pp0_iter1_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \src_0_read_1_reg_799_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(\src_0_read_1_reg_799_pp0_iter1_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \src_0_read_1_reg_799_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(\src_0_read_1_reg_799_pp0_iter1_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \src_0_read_1_reg_799_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(\src_0_read_1_reg_799_pp0_iter1_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \src_0_read_1_reg_799_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\src_0_read_1_reg_799_pp0_iter1_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \src_0_read_1_reg_799_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\src_0_read_1_reg_799_pp0_iter1_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \src_0_read_1_reg_799_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\src_0_read_1_reg_799_pp0_iter1_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_0_read_1_reg_799_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \src_0_read_1_reg_799_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(\src_0_read_1_reg_799_pp0_iter1_reg_reg[7]_srl2_n_0 ));
  FDRE \src_0_read_1_reg_799_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_0_read_1_reg_799_pp0_iter1_reg_reg[0]_srl2_n_0 ),
        .Q(src_0_read_1_reg_799_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_0_read_1_reg_799_pp0_iter1_reg_reg[1]_srl2_n_0 ),
        .Q(src_0_read_1_reg_799_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_0_read_1_reg_799_pp0_iter1_reg_reg[2]_srl2_n_0 ),
        .Q(src_0_read_1_reg_799_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_0_read_1_reg_799_pp0_iter1_reg_reg[3]_srl2_n_0 ),
        .Q(src_0_read_1_reg_799_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_0_read_1_reg_799_pp0_iter1_reg_reg[4]_srl2_n_0 ),
        .Q(src_0_read_1_reg_799_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_0_read_1_reg_799_pp0_iter1_reg_reg[5]_srl2_n_0 ),
        .Q(src_0_read_1_reg_799_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_0_read_1_reg_799_pp0_iter1_reg_reg[6]_srl2_n_0 ),
        .Q(src_0_read_1_reg_799_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_0_read_1_reg_799_pp0_iter1_reg_reg[7]_srl2_n_0 ),
        .Q(src_0_read_1_reg_799_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_0_read_1_reg_799_pp0_iter2_reg[0]),
        .Q(\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_0_read_1_reg_799_pp0_iter2_reg[1]),
        .Q(\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_0_read_1_reg_799_pp0_iter2_reg[2]),
        .Q(\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_0_read_1_reg_799_pp0_iter2_reg[3]),
        .Q(\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_0_read_1_reg_799_pp0_iter2_reg[4]),
        .Q(\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_0_read_1_reg_799_pp0_iter2_reg[5]),
        .Q(\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_0_read_1_reg_799_pp0_iter2_reg[6]),
        .Q(\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_0_read_1_reg_799_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_0_read_1_reg_799_pp0_iter2_reg[7]),
        .Q(\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \src_1_read_1_reg_793_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 [0]),
        .Q(\src_1_read_1_reg_793_pp0_iter1_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \src_1_read_1_reg_793_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 [1]),
        .Q(\src_1_read_1_reg_793_pp0_iter1_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \src_1_read_1_reg_793_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 [2]),
        .Q(\src_1_read_1_reg_793_pp0_iter1_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \src_1_read_1_reg_793_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 [3]),
        .Q(\src_1_read_1_reg_793_pp0_iter1_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \src_1_read_1_reg_793_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 [4]),
        .Q(\src_1_read_1_reg_793_pp0_iter1_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \src_1_read_1_reg_793_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 [5]),
        .Q(\src_1_read_1_reg_793_pp0_iter1_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \src_1_read_1_reg_793_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 [6]),
        .Q(\src_1_read_1_reg_793_pp0_iter1_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_1_read_1_reg_793_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \src_1_read_1_reg_793_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 [7]),
        .Q(\src_1_read_1_reg_793_pp0_iter1_reg_reg[7]_srl2_n_0 ));
  FDRE \src_1_read_1_reg_793_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_1_read_1_reg_793_pp0_iter1_reg_reg[0]_srl2_n_0 ),
        .Q(src_1_read_1_reg_793_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_1_read_1_reg_793_pp0_iter1_reg_reg[1]_srl2_n_0 ),
        .Q(src_1_read_1_reg_793_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_1_read_1_reg_793_pp0_iter1_reg_reg[2]_srl2_n_0 ),
        .Q(src_1_read_1_reg_793_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_1_read_1_reg_793_pp0_iter1_reg_reg[3]_srl2_n_0 ),
        .Q(src_1_read_1_reg_793_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_1_read_1_reg_793_pp0_iter1_reg_reg[4]_srl2_n_0 ),
        .Q(src_1_read_1_reg_793_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_1_read_1_reg_793_pp0_iter1_reg_reg[5]_srl2_n_0 ),
        .Q(src_1_read_1_reg_793_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_1_read_1_reg_793_pp0_iter1_reg_reg[6]_srl2_n_0 ),
        .Q(src_1_read_1_reg_793_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_1_read_1_reg_793_pp0_iter1_reg_reg[7]_srl2_n_0 ),
        .Q(src_1_read_1_reg_793_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_1_read_1_reg_793_pp0_iter2_reg[0]),
        .Q(\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_1_read_1_reg_793_pp0_iter2_reg[1]),
        .Q(\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_1_read_1_reg_793_pp0_iter2_reg[2]),
        .Q(\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_1_read_1_reg_793_pp0_iter2_reg[3]),
        .Q(\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_1_read_1_reg_793_pp0_iter2_reg[4]),
        .Q(\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_1_read_1_reg_793_pp0_iter2_reg[5]),
        .Q(\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_1_read_1_reg_793_pp0_iter2_reg[6]),
        .Q(\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_1_read_1_reg_793_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_1_read_1_reg_793_pp0_iter2_reg[7]),
        .Q(\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787[0]),
        .Q(src_2_read_1_reg_787_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787[1]),
        .Q(src_2_read_1_reg_787_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787[2]),
        .Q(src_2_read_1_reg_787_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787[3]),
        .Q(src_2_read_1_reg_787_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787[4]),
        .Q(src_2_read_1_reg_787_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787[5]),
        .Q(src_2_read_1_reg_787_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787[6]),
        .Q(src_2_read_1_reg_787_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787[7]),
        .Q(src_2_read_1_reg_787_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter1_reg[0]),
        .Q(src_2_read_1_reg_787_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter1_reg[1]),
        .Q(src_2_read_1_reg_787_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter1_reg[2]),
        .Q(src_2_read_1_reg_787_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter1_reg[3]),
        .Q(src_2_read_1_reg_787_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter1_reg[4]),
        .Q(src_2_read_1_reg_787_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter1_reg[5]),
        .Q(src_2_read_1_reg_787_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter1_reg[6]),
        .Q(src_2_read_1_reg_787_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter1_reg[7]),
        .Q(src_2_read_1_reg_787_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter2_reg[0]),
        .Q(\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter2_reg[1]),
        .Q(\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter2_reg[2]),
        .Q(\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter2_reg[3]),
        .Q(\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter2_reg[4]),
        .Q(\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter2_reg[5]),
        .Q(\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter2_reg[6]),
        .Q(\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_2_read_1_reg_787_pp0_iter2_reg[7]),
        .Q(\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_2_read_1_reg_787_reg[7]_0 [0]),
        .Q(src_2_read_1_reg_787[0]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_2_read_1_reg_787_reg[7]_0 [1]),
        .Q(src_2_read_1_reg_787[1]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_2_read_1_reg_787_reg[7]_0 [2]),
        .Q(src_2_read_1_reg_787[2]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_2_read_1_reg_787_reg[7]_0 [3]),
        .Q(src_2_read_1_reg_787[3]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_2_read_1_reg_787_reg[7]_0 [4]),
        .Q(src_2_read_1_reg_787[4]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_2_read_1_reg_787_reg[7]_0 [5]),
        .Q(src_2_read_1_reg_787[5]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_2_read_1_reg_787_reg[7]_0 [6]),
        .Q(src_2_read_1_reg_787[6]),
        .R(1'b0));
  FDRE \src_2_read_1_reg_787_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_2_read_1_reg_787_reg[7]_0 [7]),
        .Q(src_2_read_1_reg_787[7]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781[0]),
        .Q(src_3_read_1_reg_781_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781[1]),
        .Q(src_3_read_1_reg_781_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781[2]),
        .Q(src_3_read_1_reg_781_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781[3]),
        .Q(src_3_read_1_reg_781_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781[4]),
        .Q(src_3_read_1_reg_781_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781[5]),
        .Q(src_3_read_1_reg_781_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781[6]),
        .Q(src_3_read_1_reg_781_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781[7]),
        .Q(src_3_read_1_reg_781_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter1_reg[0]),
        .Q(src_3_read_1_reg_781_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter1_reg[1]),
        .Q(src_3_read_1_reg_781_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter1_reg[2]),
        .Q(src_3_read_1_reg_781_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter1_reg[3]),
        .Q(src_3_read_1_reg_781_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter1_reg[4]),
        .Q(src_3_read_1_reg_781_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter1_reg[5]),
        .Q(src_3_read_1_reg_781_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter1_reg[6]),
        .Q(src_3_read_1_reg_781_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter1_reg[7]),
        .Q(src_3_read_1_reg_781_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter2_reg[0]),
        .Q(\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter2_reg[1]),
        .Q(\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter2_reg[2]),
        .Q(\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter2_reg[3]),
        .Q(\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter2_reg[4]),
        .Q(\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter2_reg[5]),
        .Q(\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter2_reg[6]),
        .Q(\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_3_read_1_reg_781_pp0_iter2_reg[7]),
        .Q(\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_3_read_1_reg_781_reg[7]_0 [0]),
        .Q(src_3_read_1_reg_781[0]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_3_read_1_reg_781_reg[7]_0 [1]),
        .Q(src_3_read_1_reg_781[1]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_3_read_1_reg_781_reg[7]_0 [2]),
        .Q(src_3_read_1_reg_781[2]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_3_read_1_reg_781_reg[7]_0 [3]),
        .Q(src_3_read_1_reg_781[3]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_3_read_1_reg_781_reg[7]_0 [4]),
        .Q(src_3_read_1_reg_781[4]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_3_read_1_reg_781_reg[7]_0 [5]),
        .Q(src_3_read_1_reg_781[5]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_3_read_1_reg_781_reg[7]_0 [6]),
        .Q(src_3_read_1_reg_781[6]),
        .R(1'b0));
  FDRE \src_3_read_1_reg_781_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_3_read_1_reg_781_reg[7]_0 [7]),
        .Q(src_3_read_1_reg_781[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \src_4_read_1_reg_776_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 [0]),
        .Q(\src_4_read_1_reg_776_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \src_4_read_1_reg_776_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 [1]),
        .Q(\src_4_read_1_reg_776_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \src_4_read_1_reg_776_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 [2]),
        .Q(\src_4_read_1_reg_776_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \src_4_read_1_reg_776_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 [3]),
        .Q(\src_4_read_1_reg_776_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \src_4_read_1_reg_776_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 [4]),
        .Q(\src_4_read_1_reg_776_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \src_4_read_1_reg_776_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 [5]),
        .Q(\src_4_read_1_reg_776_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \src_4_read_1_reg_776_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 [6]),
        .Q(\src_4_read_1_reg_776_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_4_read_1_reg_776_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \src_4_read_1_reg_776_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 [7]),
        .Q(\src_4_read_1_reg_776_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  FDRE \src_4_read_1_reg_776_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_4_read_1_reg_776_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(src_4_read_1_reg_776_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_4_read_1_reg_776_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_4_read_1_reg_776_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(src_4_read_1_reg_776_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_4_read_1_reg_776_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_4_read_1_reg_776_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(src_4_read_1_reg_776_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_4_read_1_reg_776_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_4_read_1_reg_776_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(src_4_read_1_reg_776_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_4_read_1_reg_776_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_4_read_1_reg_776_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(src_4_read_1_reg_776_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_4_read_1_reg_776_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_4_read_1_reg_776_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(src_4_read_1_reg_776_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_4_read_1_reg_776_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_4_read_1_reg_776_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(src_4_read_1_reg_776_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_4_read_1_reg_776_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(src_4_read_1_reg_776_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \src_5_read_1_reg_771_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 [0]),
        .Q(\src_5_read_1_reg_771_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \src_5_read_1_reg_771_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 [1]),
        .Q(\src_5_read_1_reg_771_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \src_5_read_1_reg_771_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 [2]),
        .Q(\src_5_read_1_reg_771_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \src_5_read_1_reg_771_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 [3]),
        .Q(\src_5_read_1_reg_771_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \src_5_read_1_reg_771_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 [4]),
        .Q(\src_5_read_1_reg_771_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \src_5_read_1_reg_771_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 [5]),
        .Q(\src_5_read_1_reg_771_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \src_5_read_1_reg_771_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 [6]),
        .Q(\src_5_read_1_reg_771_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_5_read_1_reg_771_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \src_5_read_1_reg_771_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 [7]),
        .Q(\src_5_read_1_reg_771_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  FDRE \src_5_read_1_reg_771_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_5_read_1_reg_771_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(src_5_read_1_reg_771_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_5_read_1_reg_771_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_5_read_1_reg_771_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(src_5_read_1_reg_771_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_5_read_1_reg_771_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_5_read_1_reg_771_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(src_5_read_1_reg_771_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_5_read_1_reg_771_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_5_read_1_reg_771_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(src_5_read_1_reg_771_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_5_read_1_reg_771_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_5_read_1_reg_771_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(src_5_read_1_reg_771_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_5_read_1_reg_771_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_5_read_1_reg_771_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(src_5_read_1_reg_771_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_5_read_1_reg_771_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_5_read_1_reg_771_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(src_5_read_1_reg_771_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_5_read_1_reg_771_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(src_5_read_1_reg_771_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \src_6_read_1_reg_766_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 [0]),
        .Q(\src_6_read_1_reg_766_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \src_6_read_1_reg_766_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 [1]),
        .Q(\src_6_read_1_reg_766_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \src_6_read_1_reg_766_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 [2]),
        .Q(\src_6_read_1_reg_766_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \src_6_read_1_reg_766_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 [3]),
        .Q(\src_6_read_1_reg_766_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \src_6_read_1_reg_766_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 [4]),
        .Q(\src_6_read_1_reg_766_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \src_6_read_1_reg_766_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 [5]),
        .Q(\src_6_read_1_reg_766_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \src_6_read_1_reg_766_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 [6]),
        .Q(\src_6_read_1_reg_766_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_6_read_1_reg_766_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \src_6_read_1_reg_766_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 [7]),
        .Q(\src_6_read_1_reg_766_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  FDRE \src_6_read_1_reg_766_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_6_read_1_reg_766_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(src_6_read_1_reg_766_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_6_read_1_reg_766_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_6_read_1_reg_766_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(src_6_read_1_reg_766_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_6_read_1_reg_766_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_6_read_1_reg_766_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(src_6_read_1_reg_766_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_6_read_1_reg_766_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_6_read_1_reg_766_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(src_6_read_1_reg_766_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_6_read_1_reg_766_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_6_read_1_reg_766_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(src_6_read_1_reg_766_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_6_read_1_reg_766_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_6_read_1_reg_766_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(src_6_read_1_reg_766_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_6_read_1_reg_766_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_6_read_1_reg_766_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(src_6_read_1_reg_766_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_6_read_1_reg_766_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(src_6_read_1_reg_766_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \src_7_read_1_reg_761_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 [0]),
        .Q(\src_7_read_1_reg_761_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \src_7_read_1_reg_761_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 [1]),
        .Q(\src_7_read_1_reg_761_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \src_7_read_1_reg_761_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 [2]),
        .Q(\src_7_read_1_reg_761_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \src_7_read_1_reg_761_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 [3]),
        .Q(\src_7_read_1_reg_761_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \src_7_read_1_reg_761_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 [4]),
        .Q(\src_7_read_1_reg_761_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \src_7_read_1_reg_761_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 [5]),
        .Q(\src_7_read_1_reg_761_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \src_7_read_1_reg_761_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 [6]),
        .Q(\src_7_read_1_reg_761_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/src_7_read_1_reg_761_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \src_7_read_1_reg_761_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 [7]),
        .Q(\src_7_read_1_reg_761_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  FDRE \src_7_read_1_reg_761_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_7_read_1_reg_761_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(src_7_read_1_reg_761_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_7_read_1_reg_761_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_7_read_1_reg_761_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(src_7_read_1_reg_761_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_7_read_1_reg_761_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_7_read_1_reg_761_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(src_7_read_1_reg_761_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_7_read_1_reg_761_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_7_read_1_reg_761_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(src_7_read_1_reg_761_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_7_read_1_reg_761_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_7_read_1_reg_761_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(src_7_read_1_reg_761_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_7_read_1_reg_761_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_7_read_1_reg_761_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(src_7_read_1_reg_761_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_7_read_1_reg_761_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_7_read_1_reg_761_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(src_7_read_1_reg_761_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_7_read_1_reg_761_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(src_7_read_1_reg_761_pp0_iter3_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_23_reg_875[2]_i_1 
       (.I0(q1_reg__0[7]),
        .I1(q1_reg__0[1]),
        .O(x_assign_23_fu_307_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_23_reg_875[3]_i_1 
       (.I0(q1_reg__0[7]),
        .I1(q1_reg__0[2]),
        .O(x_assign_23_fu_307_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_23_reg_875[4]_i_1 
       (.I0(q1_reg__0[7]),
        .I1(q1_reg__0[3]),
        .O(x_assign_23_fu_307_p3[4]));
  FDRE \x_assign_23_reg_875_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0[7]),
        .Q(x_assign_23_reg_875[0]),
        .R(1'b0));
  FDRE \x_assign_23_reg_875_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0[0]),
        .Q(x_assign_23_reg_875[1]),
        .R(1'b0));
  FDRE \x_assign_23_reg_875_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_23_fu_307_p3[2]),
        .Q(x_assign_23_reg_875[2]),
        .R(1'b0));
  FDRE \x_assign_23_reg_875_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_23_fu_307_p3[3]),
        .Q(x_assign_23_reg_875[3]),
        .R(1'b0));
  FDRE \x_assign_23_reg_875_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_23_fu_307_p3[4]),
        .Q(x_assign_23_reg_875[4]),
        .R(1'b0));
  FDRE \x_assign_23_reg_875_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0[4]),
        .Q(x_assign_23_reg_875[5]),
        .R(1'b0));
  FDRE \x_assign_23_reg_875_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0[5]),
        .Q(x_assign_23_reg_875[6]),
        .R(1'b0));
  FDRE \x_assign_23_reg_875_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0[6]),
        .Q(x_assign_23_reg_875[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_24_reg_881[2]_i_1 
       (.I0(q1_reg__0_0[7]),
        .I1(q1_reg__0_0[1]),
        .O(x_assign_24_fu_391_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_24_reg_881[3]_i_1 
       (.I0(q1_reg__0_0[7]),
        .I1(q1_reg__0_0[2]),
        .O(x_assign_24_fu_391_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_24_reg_881[4]_i_1 
       (.I0(q1_reg__0_0[7]),
        .I1(q1_reg__0_0[3]),
        .O(x_assign_24_fu_391_p3[4]));
  FDRE \x_assign_24_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0_0[7]),
        .Q(x_assign_24_reg_881[0]),
        .R(1'b0));
  FDRE \x_assign_24_reg_881_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0_0[0]),
        .Q(x_assign_24_reg_881[1]),
        .R(1'b0));
  FDRE \x_assign_24_reg_881_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_24_fu_391_p3[2]),
        .Q(x_assign_24_reg_881[2]),
        .R(1'b0));
  FDRE \x_assign_24_reg_881_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_24_fu_391_p3[3]),
        .Q(x_assign_24_reg_881[3]),
        .R(1'b0));
  FDRE \x_assign_24_reg_881_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_24_fu_391_p3[4]),
        .Q(x_assign_24_reg_881[4]),
        .R(1'b0));
  FDRE \x_assign_24_reg_881_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0_0[4]),
        .Q(x_assign_24_reg_881[5]),
        .R(1'b0));
  FDRE \x_assign_24_reg_881_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0_0[5]),
        .Q(x_assign_24_reg_881[6]),
        .R(1'b0));
  FDRE \x_assign_24_reg_881_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg__0_0[6]),
        .Q(x_assign_24_reg_881[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_626_reg_887[0]_i_1 
       (.I0(q1_reg__0_0[6]),
        .I1(q1_reg__0[6]),
        .O(xor_ln124_626_fu_441_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_626_reg_887[1]_i_1 
       (.I0(q1_reg__0_0[7]),
        .I1(q1_reg__0[7]),
        .O(xor_ln124_626_fu_441_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_626_reg_887[2]_i_1 
       (.I0(q1_reg__0_0[0]),
        .I1(q1_reg__0_0[6]),
        .I2(q1_reg__0[0]),
        .I3(q1_reg__0[6]),
        .O(xor_ln124_626_fu_441_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_626_reg_887[3]_i_1 
       (.I0(q1_reg__0_0[7]),
        .I1(q1_reg__0_0[1]),
        .I2(q1_reg__0_0[6]),
        .I3(q1_reg__0[7]),
        .I4(q1_reg__0[1]),
        .I5(q1_reg__0[6]),
        .O(xor_ln124_626_fu_441_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_626_reg_887[4]_i_1 
       (.I0(q1_reg__0_0[7]),
        .I1(q1_reg__0_0[2]),
        .I2(q1_reg__0_0[6]),
        .I3(q1_reg__0[7]),
        .I4(q1_reg__0[2]),
        .I5(q1_reg__0[6]),
        .O(xor_ln124_626_fu_441_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_626_reg_887[5]_i_1 
       (.I0(q1_reg__0_0[3]),
        .I1(q1_reg__0_0[7]),
        .I2(q1_reg__0[3]),
        .I3(q1_reg__0[7]),
        .O(xor_ln124_626_fu_441_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_626_reg_887[6]_i_1 
       (.I0(q1_reg__0_0[4]),
        .I1(q1_reg__0[4]),
        .O(xor_ln124_626_fu_441_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_626_reg_887[7]_i_1 
       (.I0(q1_reg__0_0[5]),
        .I1(q1_reg__0[5]),
        .O(xor_ln124_626_fu_441_p2[7]));
  FDRE \xor_ln124_626_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_626_fu_441_p2[0]),
        .Q(xor_ln124_626_reg_887[0]),
        .R(1'b0));
  FDRE \xor_ln124_626_reg_887_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_626_fu_441_p2[1]),
        .Q(xor_ln124_626_reg_887[1]),
        .R(1'b0));
  FDRE \xor_ln124_626_reg_887_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_626_fu_441_p2[2]),
        .Q(xor_ln124_626_reg_887[2]),
        .R(1'b0));
  FDRE \xor_ln124_626_reg_887_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_626_fu_441_p2[3]),
        .Q(xor_ln124_626_reg_887[3]),
        .R(1'b0));
  FDRE \xor_ln124_626_reg_887_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_626_fu_441_p2[4]),
        .Q(xor_ln124_626_reg_887[4]),
        .R(1'b0));
  FDRE \xor_ln124_626_reg_887_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_626_fu_441_p2[5]),
        .Q(xor_ln124_626_reg_887[5]),
        .R(1'b0));
  FDRE \xor_ln124_626_reg_887_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_626_fu_441_p2[6]),
        .Q(xor_ln124_626_reg_887[6]),
        .R(1'b0));
  FDRE \xor_ln124_626_reg_887_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_626_fu_441_p2[7]),
        .Q(xor_ln124_626_reg_887[7]),
        .R(1'b0));
  FDRE \z_17_reg_865_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0[0]),
        .Q(z_17_reg_865[0]),
        .R(1'b0));
  FDRE \z_17_reg_865_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0[1]),
        .Q(z_17_reg_865[1]),
        .R(1'b0));
  FDRE \z_17_reg_865_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0[2]),
        .Q(z_17_reg_865[2]),
        .R(1'b0));
  FDRE \z_17_reg_865_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0[3]),
        .Q(z_17_reg_865[3]),
        .R(1'b0));
  FDRE \z_17_reg_865_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0[4]),
        .Q(z_17_reg_865[4]),
        .R(1'b0));
  FDRE \z_17_reg_865_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0[5]),
        .Q(z_17_reg_865[5]),
        .R(1'b0));
  FDRE \z_17_reg_865_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0[6]),
        .Q(z_17_reg_865[6]),
        .R(1'b0));
  FDRE \z_17_reg_865_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0[7]),
        .Q(z_17_reg_865[7]),
        .R(1'b0));
  FDRE \z_18_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0_0[0]),
        .Q(z_18_reg_870[0]),
        .R(1'b0));
  FDRE \z_18_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0_0[1]),
        .Q(z_18_reg_870[1]),
        .R(1'b0));
  FDRE \z_18_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0_0[2]),
        .Q(z_18_reg_870[2]),
        .R(1'b0));
  FDRE \z_18_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0_0[3]),
        .Q(z_18_reg_870[3]),
        .R(1'b0));
  FDRE \z_18_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0_0[4]),
        .Q(z_18_reg_870[4]),
        .R(1'b0));
  FDRE \z_18_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0_0[5]),
        .Q(z_18_reg_870[5]),
        .R(1'b0));
  FDRE \z_18_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0_0[6]),
        .Q(z_18_reg_870[6]),
        .R(1'b0));
  FDRE \z_18_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg__0_0[7]),
        .Q(z_18_reg_870[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    ap_clk,
    ap_enable_reg_pp0_iter2,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input ap_enable_reg_pp0_iter2;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_enable_reg_pp0_iter2),
        .ENBWREN(ap_enable_reg_pp0_iter2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R_9
   (DOADO,
    DOBDO,
    \z_18_reg_870_reg[7] ,
    \x_assign_24_reg_881_reg[5] ,
    q1_reg_0,
    \z_17_reg_865_reg[3] ,
    \x_assign_24_reg_881_reg[2] ,
    q1_reg_1,
    ap_clk,
    q1_reg_2,
    E,
    ADDRARDADDR,
    ADDRBWRADDR,
    \fin_3_reg_925_reg[4] ,
    Q,
    src_7_read_1_reg_761_pp0_iter3_reg,
    \fin_3_reg_925_reg[7] ,
    \fin_2_reg_919_reg[5] ,
    \fin_3_reg_925_reg[1] ,
    src_6_read_1_reg_766_pp0_iter3_reg,
    \fin_2_reg_919_reg[5]_0 ,
    \fin_1_reg_913_reg[5] ,
    src_5_read_1_reg_771_pp0_iter3_reg);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [6:0]\z_18_reg_870_reg[7] ;
  output [0:0]\x_assign_24_reg_881_reg[5] ;
  output [3:0]q1_reg_0;
  output \z_17_reg_865_reg[3] ;
  output \x_assign_24_reg_881_reg[2] ;
  output q1_reg_1;
  input ap_clk;
  input q1_reg_2;
  input [0:0]E;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input \fin_3_reg_925_reg[4] ;
  input [7:0]Q;
  input [6:0]src_7_read_1_reg_761_pp0_iter3_reg;
  input [7:0]\fin_3_reg_925_reg[7] ;
  input [2:0]\fin_2_reg_919_reg[5] ;
  input [7:0]\fin_3_reg_925_reg[1] ;
  input [1:0]src_6_read_1_reg_766_pp0_iter3_reg;
  input [2:0]\fin_2_reg_919_reg[5]_0 ;
  input [3:0]\fin_1_reg_913_reg[5] ;
  input [3:0]src_5_read_1_reg_771_pp0_iter3_reg;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [3:0]\fin_1_reg_913_reg[5] ;
  wire \fin_2_reg_919[5]_i_2_n_0 ;
  wire [2:0]\fin_2_reg_919_reg[5] ;
  wire [2:0]\fin_2_reg_919_reg[5]_0 ;
  wire \fin_3_reg_925[2]_i_2_n_0 ;
  wire \fin_3_reg_925[4]_i_2_n_0 ;
  wire [7:0]\fin_3_reg_925_reg[1] ;
  wire \fin_3_reg_925_reg[4] ;
  wire [7:0]\fin_3_reg_925_reg[7] ;
  wire [3:0]q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_2;
  wire [3:0]src_5_read_1_reg_771_pp0_iter3_reg;
  wire [1:0]src_6_read_1_reg_766_pp0_iter3_reg;
  wire [6:0]src_7_read_1_reg_761_pp0_iter3_reg;
  wire \x_assign_24_reg_881_reg[2] ;
  wire [0:0]\x_assign_24_reg_881_reg[5] ;
  wire \z_17_reg_865_reg[3] ;
  wire [6:0]\z_18_reg_870_reg[7] ;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_reg_913[2]_i_1 
       (.I0(\fin_1_reg_913_reg[5] [0]),
        .I1(src_5_read_1_reg_771_pp0_iter3_reg[0]),
        .I2(DOBDO[1]),
        .I3(Q[2]),
        .I4(\fin_3_reg_925_reg[1] [2]),
        .I5(DOBDO[7]),
        .O(q1_reg_0[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_reg_913[3]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[3]),
        .I2(\fin_3_reg_925_reg[1] [3]),
        .I3(DOBDO[7]),
        .I4(\fin_1_reg_913_reg[5] [1]),
        .I5(src_5_read_1_reg_771_pp0_iter3_reg[1]),
        .O(q1_reg_0[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_reg_913[4]_i_1 
       (.I0(src_5_read_1_reg_771_pp0_iter3_reg[2]),
        .I1(\fin_1_reg_913_reg[5] [2]),
        .I2(Q[4]),
        .I3(DOBDO[7]),
        .I4(\fin_3_reg_925_reg[1] [4]),
        .I5(DOBDO[3]),
        .O(q1_reg_0[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_913[5]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[5]),
        .I2(\fin_1_reg_913_reg[5] [3]),
        .I3(\fin_3_reg_925_reg[1] [5]),
        .I4(src_5_read_1_reg_771_pp0_iter3_reg[3]),
        .O(q1_reg_0[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \fin_2_reg_919[2]_i_2 
       (.I0(\fin_2_reg_919_reg[5] [0]),
        .I1(\fin_2_reg_919_reg[5]_0 [0]),
        .I2(DOBDO[0]),
        .I3(\fin_3_reg_925_reg[1] [0]),
        .O(\x_assign_24_reg_881_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_919[3]_i_2 
       (.I0(\fin_2_reg_919_reg[5]_0 [1]),
        .I1(src_6_read_1_reg_766_pp0_iter3_reg[0]),
        .I2(DOBDO[7]),
        .I3(DOBDO[1]),
        .I4(\fin_2_reg_919_reg[5] [1]),
        .I5(\fin_3_reg_925_reg[1] [1]),
        .O(\z_17_reg_865_reg[3] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_reg_919[5]_i_1 
       (.I0(\fin_2_reg_919[5]_i_2_n_0 ),
        .I1(\fin_2_reg_919_reg[5] [2]),
        .I2(\fin_3_reg_925_reg[1] [4]),
        .I3(src_6_read_1_reg_766_pp0_iter3_reg[1]),
        .I4(\fin_2_reg_919_reg[5]_0 [2]),
        .O(\x_assign_24_reg_881_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \fin_2_reg_919[5]_i_2 
       (.I0(DOBDO[7]),
        .I1(\fin_3_reg_925_reg[1] [3]),
        .I2(\fin_3_reg_925_reg[1] [7]),
        .I3(DOBDO[3]),
        .O(\fin_2_reg_919[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_925[0]_i_1 
       (.I0(Q[0]),
        .I1(DOBDO[7]),
        .I2(\fin_3_reg_925_reg[1] [6]),
        .I3(DOBDO[6]),
        .I4(\fin_3_reg_925_reg[7] [0]),
        .I5(src_7_read_1_reg_761_pp0_iter3_reg[0]),
        .O(\z_18_reg_870_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_925[1]_i_1 
       (.I0(\fin_3_reg_925_reg[7] [1]),
        .I1(src_7_read_1_reg_761_pp0_iter3_reg[1]),
        .I2(DOBDO[7]),
        .I3(DOBDO[0]),
        .I4(Q[1]),
        .I5(\fin_3_reg_925_reg[1] [7]),
        .O(\z_18_reg_870_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_925[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(\fin_3_reg_925_reg[1] [0]),
        .I2(\fin_3_reg_925[2]_i_2_n_0 ),
        .I3(DOBDO[6]),
        .I4(\fin_3_reg_925_reg[1] [6]),
        .I5(src_7_read_1_reg_761_pp0_iter3_reg[2]),
        .O(\z_18_reg_870_reg[7] [2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \fin_3_reg_925[2]_i_2 
       (.I0(DOBDO[1]),
        .I1(\fin_3_reg_925_reg[7] [2]),
        .I2(DOBDO[0]),
        .I3(Q[2]),
        .O(\fin_3_reg_925[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \fin_3_reg_925[3]_i_2 
       (.I0(DOBDO[2]),
        .I1(\fin_3_reg_925_reg[7] [3]),
        .I2(DOBDO[1]),
        .I3(Q[3]),
        .O(q1_reg_1));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_925[4]_i_1 
       (.I0(\fin_3_reg_925[4]_i_2_n_0 ),
        .I1(\fin_3_reg_925_reg[4] ),
        .I2(Q[4]),
        .I3(DOBDO[2]),
        .I4(src_7_read_1_reg_761_pp0_iter3_reg[3]),
        .I5(\fin_3_reg_925_reg[7] [4]),
        .O(\z_18_reg_870_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fin_3_reg_925[4]_i_2 
       (.I0(DOBDO[3]),
        .I1(\fin_3_reg_925_reg[1] [7]),
        .O(\fin_3_reg_925[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_reg_925[5]_i_1 
       (.I0(\fin_2_reg_919[5]_i_2_n_0 ),
        .I1(DOBDO[4]),
        .I2(Q[5]),
        .I3(src_7_read_1_reg_761_pp0_iter3_reg[4]),
        .I4(\fin_3_reg_925_reg[7] [5]),
        .O(\z_18_reg_870_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_925[6]_i_1 
       (.I0(\fin_3_reg_925_reg[7] [6]),
        .I1(src_7_read_1_reg_761_pp0_iter3_reg[5]),
        .I2(\fin_3_reg_925_reg[1] [4]),
        .I3(DOBDO[4]),
        .I4(DOBDO[5]),
        .I5(Q[6]),
        .O(\z_18_reg_870_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_925[7]_i_1 
       (.I0(\fin_3_reg_925_reg[7] [7]),
        .I1(src_7_read_1_reg_761_pp0_iter3_reg[6]),
        .I2(DOBDO[5]),
        .I3(DOBDO[6]),
        .I4(\fin_3_reg_925_reg[1] [5]),
        .I5(Q[7]),
        .O(\z_18_reg_870_reg[7] [6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/clefia_s0_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(q1_reg_2),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    ap_clk,
    ap_enable_reg_pp0_iter2,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input ap_enable_reg_pp0_iter2;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_enable_reg_pp0_iter2),
        .ENBWREN(ap_enable_reg_pp0_iter2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R_10
   (DOADO,
    q1_reg_0,
    D,
    q1_reg_1,
    \z_17_reg_865_reg[7] ,
    q1_reg_2,
    q1_reg_3,
    ap_clk,
    q1_reg_4,
    E,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOBDO,
    src_4_read_1_reg_776_pp0_iter3_reg,
    Q,
    \fin_0_reg_907_reg[7] ,
    \fin_3_reg_925_reg[3] ,
    src_7_read_1_reg_761_pp0_iter3_reg,
    \fin_2_reg_919_reg[2] ,
    src_6_read_1_reg_766_pp0_iter3_reg,
    src_5_read_1_reg_771_pp0_iter3_reg,
    \fin_1_reg_913_reg[7] ,
    \fin_2_reg_919_reg[7] ,
    \fin_2_reg_919_reg[3] );
  output [7:0]DOADO;
  output [7:0]q1_reg_0;
  output [7:0]D;
  output [0:0]q1_reg_1;
  output [6:0]\z_17_reg_865_reg[7] ;
  output [3:0]q1_reg_2;
  output q1_reg_3;
  input ap_clk;
  input q1_reg_4;
  input [0:0]E;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DOBDO;
  input [7:0]src_4_read_1_reg_776_pp0_iter3_reg;
  input [7:0]Q;
  input [7:0]\fin_0_reg_907_reg[7] ;
  input \fin_3_reg_925_reg[3] ;
  input [0:0]src_7_read_1_reg_761_pp0_iter3_reg;
  input \fin_2_reg_919_reg[2] ;
  input [5:0]src_6_read_1_reg_766_pp0_iter3_reg;
  input [3:0]src_5_read_1_reg_771_pp0_iter3_reg;
  input [3:0]\fin_1_reg_913_reg[7] ;
  input [4:0]\fin_2_reg_919_reg[7] ;
  input \fin_2_reg_919_reg[3] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]\fin_0_reg_907_reg[7] ;
  wire [3:0]\fin_1_reg_913_reg[7] ;
  wire \fin_2_reg_919[4]_i_2_n_0 ;
  wire \fin_2_reg_919_reg[2] ;
  wire \fin_2_reg_919_reg[3] ;
  wire [4:0]\fin_2_reg_919_reg[7] ;
  wire \fin_3_reg_925_reg[3] ;
  wire [7:0]q1_reg_0;
  wire [0:0]q1_reg_1;
  wire [3:0]q1_reg_2;
  wire q1_reg_3;
  wire q1_reg_4;
  wire [7:0]src_4_read_1_reg_776_pp0_iter3_reg;
  wire [3:0]src_5_read_1_reg_771_pp0_iter3_reg;
  wire [5:0]src_6_read_1_reg_766_pp0_iter3_reg;
  wire [0:0]src_7_read_1_reg_761_pp0_iter3_reg;
  wire [6:0]\z_17_reg_865_reg[7] ;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_907[0]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(DOBDO[0]),
        .I2(src_4_read_1_reg_776_pp0_iter3_reg[0]),
        .I3(Q[0]),
        .I4(\fin_0_reg_907_reg[7] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_907[1]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(DOBDO[1]),
        .I2(src_4_read_1_reg_776_pp0_iter3_reg[1]),
        .I3(Q[1]),
        .I4(\fin_0_reg_907_reg[7] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_reg_907[2]_i_1 
       (.I0(Q[2]),
        .I1(DOBDO[2]),
        .I2(q1_reg_0[1]),
        .I3(q1_reg_0[7]),
        .I4(\fin_0_reg_907_reg[7] [2]),
        .I5(src_4_read_1_reg_776_pp0_iter3_reg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_reg_907[3]_i_1 
       (.I0(Q[3]),
        .I1(q1_reg_0[2]),
        .I2(DOBDO[3]),
        .I3(q1_reg_0[7]),
        .I4(\fin_0_reg_907_reg[7] [3]),
        .I5(src_4_read_1_reg_776_pp0_iter3_reg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_reg_907[4]_i_1 
       (.I0(\fin_0_reg_907_reg[7] [4]),
        .I1(src_4_read_1_reg_776_pp0_iter3_reg[4]),
        .I2(Q[4]),
        .I3(q1_reg_0[7]),
        .I4(DOBDO[4]),
        .I5(q1_reg_0[3]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_907[5]_i_1 
       (.I0(Q[5]),
        .I1(q1_reg_0[4]),
        .I2(src_4_read_1_reg_776_pp0_iter3_reg[5]),
        .I3(DOBDO[5]),
        .I4(\fin_0_reg_907_reg[7] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_907[6]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(DOBDO[6]),
        .I2(src_4_read_1_reg_776_pp0_iter3_reg[6]),
        .I3(Q[6]),
        .I4(\fin_0_reg_907_reg[7] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_907[7]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(DOBDO[7]),
        .I2(src_4_read_1_reg_776_pp0_iter3_reg[7]),
        .I3(Q[7]),
        .I4(\fin_0_reg_907_reg[7] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_913[0]_i_1 
       (.I0(\fin_1_reg_913_reg[7] [0]),
        .I1(\fin_0_reg_907_reg[7] [0]),
        .I2(src_5_read_1_reg_771_pp0_iter3_reg[0]),
        .I3(q1_reg_0[0]),
        .I4(DOBDO[7]),
        .O(q1_reg_2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_913[1]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(DOBDO[0]),
        .I2(src_5_read_1_reg_771_pp0_iter3_reg[1]),
        .I3(\fin_1_reg_913_reg[7] [1]),
        .I4(\fin_0_reg_907_reg[7] [1]),
        .O(q1_reg_2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_913[6]_i_1 
       (.I0(\fin_1_reg_913_reg[7] [2]),
        .I1(q1_reg_0[6]),
        .I2(src_5_read_1_reg_771_pp0_iter3_reg[2]),
        .I3(DOBDO[5]),
        .I4(\fin_0_reg_907_reg[7] [6]),
        .O(q1_reg_2[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_913[7]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(DOBDO[6]),
        .I2(src_5_read_1_reg_771_pp0_iter3_reg[3]),
        .I3(\fin_1_reg_913_reg[7] [3]),
        .I4(\fin_0_reg_907_reg[7] [7]),
        .O(q1_reg_2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_919[0]_i_1 
       (.I0(\fin_2_reg_919_reg[7] [0]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg_0[6]),
        .I3(DOBDO[6]),
        .I4(Q[0]),
        .I5(src_6_read_1_reg_766_pp0_iter3_reg[0]),
        .O(\z_17_reg_865_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_919[1]_i_1 
       (.I0(Q[1]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg_0[0]),
        .I3(DOBDO[7]),
        .I4(\fin_2_reg_919_reg[7] [1]),
        .I5(src_6_read_1_reg_766_pp0_iter3_reg[1]),
        .O(\z_17_reg_865_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_919[2]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[1]),
        .I2(\fin_2_reg_919_reg[2] ),
        .I3(DOBDO[6]),
        .I4(q1_reg_0[6]),
        .I5(src_6_read_1_reg_766_pp0_iter3_reg[2]),
        .O(\z_17_reg_865_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \fin_2_reg_919[3]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(q1_reg_0[6]),
        .I2(DOBDO[6]),
        .I3(\fin_2_reg_919_reg[3] ),
        .O(\z_17_reg_865_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_919[4]_i_1 
       (.I0(\fin_2_reg_919[4]_i_2_n_0 ),
        .I1(q1_reg_3),
        .I2(Q[4]),
        .I3(DOBDO[2]),
        .I4(src_6_read_1_reg_766_pp0_iter3_reg[3]),
        .I5(\fin_2_reg_919_reg[7] [2]),
        .O(\z_17_reg_865_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \fin_2_reg_919[4]_i_2 
       (.I0(q1_reg_0[3]),
        .I1(DOBDO[7]),
        .O(\fin_2_reg_919[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \fin_2_reg_919[4]_i_3 
       (.I0(DOBDO[6]),
        .I1(q1_reg_0[6]),
        .I2(q1_reg_0[2]),
        .O(q1_reg_3));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_919[6]_i_1 
       (.I0(\fin_2_reg_919_reg[7] [3]),
        .I1(src_6_read_1_reg_766_pp0_iter3_reg[4]),
        .I2(q1_reg_0[4]),
        .I3(DOBDO[4]),
        .I4(Q[6]),
        .I5(q1_reg_0[5]),
        .O(\z_17_reg_865_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_919[7]_i_1 
       (.I0(\fin_2_reg_919_reg[7] [4]),
        .I1(src_6_read_1_reg_766_pp0_iter3_reg[5]),
        .I2(DOBDO[5]),
        .I3(q1_reg_0[6]),
        .I4(Q[7]),
        .I5(q1_reg_0[5]),
        .O(\z_17_reg_865_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_925[3]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[1]),
        .I2(\fin_3_reg_925_reg[3] ),
        .I3(DOBDO[6]),
        .I4(q1_reg_0[6]),
        .I5(src_7_read_1_reg_761_pp0_iter3_reg),
        .O(q1_reg_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF0Xor_126_fu_138/clefia_s1_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],q1_reg_0}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(q1_reg_4),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_13
   (DOBDO,
    q0_reg,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[4] ,
    S,
    \ap_CS_fsm_reg[1]_1 ,
    \rk_offset_read_reg_749_reg[4]_0 ,
    \rk_offset_read_reg_749_reg[7]_0 ,
    \src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 ,
    \src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 ,
    \src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 ,
    \src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 ,
    \src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 ,
    \src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 ,
    q0_reg_0,
    \src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 ,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    q0_reg_1,
    ap_rst_n_inv,
    Q,
    ram_reg,
    ram_reg_0,
    shl_ln_reg_808,
    ram_reg_1,
    ap_rst_n,
    grp_ClefiaF0Xor_fu_434_ap_start_reg,
    ram_reg_i_168__5,
    idx_fu_84_reg__0,
    \rk_offset_read_reg_749_reg[7]_1 ,
    r_1_reg_297,
    D,
    ram_reg_i_279,
    ram_reg_i_284_0,
    ram_reg_i_91_0,
    ram_reg_i_648_0,
    \ap_port_reg_src_0_read_reg[7]_0 ,
    \ap_port_reg_src_1_read_reg[7]_0 ,
    \ap_port_reg_src_2_read_reg[7]_0 ,
    \ap_port_reg_src_3_read_reg[7]_0 ,
    \ap_port_reg_src_4_read_reg[7]_0 ,
    \ap_port_reg_src_5_read_reg[7]_0 ,
    \ap_port_reg_src_6_read_reg[7]_0 ,
    \ap_port_reg_src_7_read_reg[7]_0 ,
    DOADO,
    \reg_187_reg[7]_0 );
  output [7:0]DOBDO;
  output [7:0]q0_reg;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[25]_1 ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output [3:0]S;
  output \ap_CS_fsm_reg[1]_1 ;
  output \rk_offset_read_reg_749_reg[4]_0 ;
  output \rk_offset_read_reg_749_reg[7]_0 ;
  output [7:0]\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]q0_reg_0;
  output [7:0]\src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 ;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input [7:0]q0_reg_1;
  input ap_rst_n_inv;
  input [0:0]Q;
  input [3:0]ram_reg;
  input ram_reg_0;
  input [1:0]shl_ln_reg_808;
  input ram_reg_1;
  input ap_rst_n;
  input grp_ClefiaF0Xor_fu_434_ap_start_reg;
  input [3:0]ram_reg_i_168__5;
  input [3:0]idx_fu_84_reg__0;
  input [2:0]\rk_offset_read_reg_749_reg[7]_1 ;
  input [1:0]r_1_reg_297;
  input [4:0]D;
  input ram_reg_i_279;
  input ram_reg_i_284_0;
  input ram_reg_i_91_0;
  input ram_reg_i_648_0;
  input [7:0]\ap_port_reg_src_0_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_1_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_2_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_3_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_4_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_5_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_6_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_7_read_reg[7]_0 ;
  input [7:0]DOADO;
  input [7:0]\reg_187_reg[7]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[1]_i_1__17_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__5_n_0;
  wire [7:0]ap_port_reg_src_0_read;
  wire ap_port_reg_src_0_read0;
  wire [7:0]\ap_port_reg_src_0_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_1_read;
  wire [7:0]\ap_port_reg_src_1_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_2_read;
  wire [7:0]\ap_port_reg_src_2_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_3_read;
  wire [7:0]\ap_port_reg_src_3_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_4_read;
  wire [7:0]\ap_port_reg_src_4_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_5_read;
  wire [7:0]\ap_port_reg_src_5_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_6_read;
  wire [7:0]\ap_port_reg_src_6_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_7_read;
  wire [7:0]\ap_port_reg_src_7_read_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce01;
  wire clefia_s0_U_n_46;
  wire clefia_s0_U_n_47;
  wire clefia_s0_U_n_48;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [7:0]clefia_s0_q0;
  wire clefia_s1_U_n_27;
  wire clefia_s1_U_n_28;
  wire clefia_s1_U_n_29;
  wire [7:0]clefia_s1_q0;
  wire grp_ClefiaF0Xor_fu_434_ap_start_reg;
  wire [3:0]idx_fu_84_reg__0;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [1:0]r_1_reg_297;
  wire [3:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_1453_n_0;
  wire ram_reg_i_1470_n_0;
  wire [3:0]ram_reg_i_168__5;
  wire ram_reg_i_279;
  wire ram_reg_i_284_0;
  wire ram_reg_i_284_n_0;
  wire ram_reg_i_298_n_0;
  wire ram_reg_i_648_0;
  wire ram_reg_i_648_n_0;
  wire ram_reg_i_751_n_0;
  wire ram_reg_i_91_0;
  wire [7:0]reg_183;
  wire reg_1830;
  wire [7:0]reg_187;
  wire [7:0]\reg_187_reg[7]_0 ;
  wire [7:3]rk_offset_read_reg_749;
  wire \rk_offset_read_reg_749_reg[4]_0 ;
  wire \rk_offset_read_reg_749_reg[7]_0 ;
  wire [2:0]\rk_offset_read_reg_749_reg[7]_1 ;
  wire [1:0]shl_ln_reg_808;
  wire [7:0]src_0_read_2_reg_803;
  wire [7:0]\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_1_read_2_reg_797;
  wire [7:0]\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_2_read_2_reg_791;
  wire [7:0]\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_3_read_2_reg_785;
  wire [7:0]\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_4_read_2_reg_780;
  wire [7:0]src_4_read_2_reg_780_pp0_iter1_reg;
  wire [7:0]src_5_read_2_reg_775;
  wire [7:0]src_5_read_2_reg_775_pp0_iter1_reg;
  wire [7:0]\src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_6_read_2_reg_770;
  wire [7:0]src_6_read_2_reg_770_pp0_iter1_reg;
  wire [7:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_7_read_2_reg_765;
  wire [7:0]src_7_read_2_reg_765_pp0_iter1_reg;
  wire [7:0]\src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]x_assign_29_reg_849;
  wire [7:0]x_assign_30_reg_855;
  wire [7:0]xor_ln124_665_fu_435_p2;
  wire [7:0]xor_ln124_665_reg_861;
  wire [7:0]z_23_reg_839;
  wire [7:0]z_24_reg_844;

  LUT3 #(
    .INIT(8'h1F)) 
    \ap_CS_fsm[0]_i_1__18 
       (.I0(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'h5454555454545454)) 
    \ap_CS_fsm[1]_i_1__17 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[1]_i_1__17_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__17_n_0 ),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_enable_reg_pp0_iter0_reg_i_1__5
       (.I0(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h45C00000)) 
    ap_enable_reg_pp0_iter2_i_1__5
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_port_reg_src_0_read[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .O(ap_port_reg_src_0_read0));
  FDRE \ap_port_reg_src_0_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_0_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_0_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_0_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_0_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_0_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_0_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_0_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_0_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_0_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_0_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_1_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_1_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_1_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_1_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_1_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_1_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_1_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_1_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_1_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_1_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_2_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_2_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_2_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_2_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_2_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_2_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_2_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_2_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_2_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_2_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_3_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_3_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_3_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_3_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_3_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_3_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_3_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_3_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_3_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_3_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_4_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_4_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_4_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_4_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_4_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_4_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_4_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_4_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_4_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_4_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_5_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_5_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_5_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_5_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_5_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_5_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_5_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_5_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_5_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_5_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_6_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_6_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_6_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_6_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_6_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_6_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_6_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_6_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_6_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_6_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_7_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_7_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_7_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_7_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_7_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_7_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_7_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_7_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_0_read0),
        .D(\ap_port_reg_src_7_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_7_read[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R_15 clefia_s0_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(xor_ln124_665_fu_435_p2),
        .DOADO(clefia_s0_q0),
        .DOBDO(DOBDO),
        .Q(reg_183),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .\fin_10_reg_1273_reg[5] (src_6_read_2_reg_770_pp0_iter1_reg[5]),
        .\fin_10_reg_1273_reg[5]_0 (z_23_reg_839[5]),
        .\fin_11_reg_1279_reg[1] (clefia_s1_q0),
        .\fin_11_reg_1279_reg[7] (src_7_read_2_reg_765_pp0_iter1_reg),
        .\fin_11_reg_1279_reg[7]_0 (z_24_reg_844),
        .\fin_11_reg_1279_reg[7]_1 (x_assign_29_reg_849),
        .\fin_8_reg_1261_reg[7] ({x_assign_30_reg_855[7:5],x_assign_30_reg_855[1:0]}),
        .\fin_8_reg_1261_reg[7]_0 (xor_ln124_665_reg_861),
        .\fin_8_reg_1261_reg[7]_1 ({src_4_read_2_reg_780_pp0_iter1_reg[7:5],src_4_read_2_reg_780_pp0_iter1_reg[1:0]}),
        .\fin_9_reg_1267_reg[7] (src_5_read_2_reg_775_pp0_iter1_reg),
        .q0_reg_0({q0_reg_0[7:5],q0_reg_0[1:0]}),
        .q0_reg_1({clefia_s0_U_n_46,clefia_s0_U_n_47,clefia_s0_U_n_48}),
        .q0_reg_2(src_2_read_2_reg_791),
        .q0_reg_3(\ap_CS_fsm_reg[1]_0 ),
        .q0_reg_4(src_0_read_2_reg_803),
        .\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] (\src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 ),
        .\src_6_read_2_reg_770_pp0_iter1_reg_reg[5] (\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 [5]),
        .\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] (\src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R_16 clefia_s1_U
       (.D(clefia_s0_q0[7:2]),
        .Q({\ap_CS_fsm_reg[1]_0 ,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .\fin_10_reg_1273_reg[4] (xor_ln124_665_fu_435_p2[4:2]),
        .\fin_10_reg_1273_reg[7] ({src_6_read_2_reg_770_pp0_iter1_reg[7:6],src_6_read_2_reg_770_pp0_iter1_reg[4:0]}),
        .\fin_10_reg_1273_reg[7]_0 ({z_23_reg_839[7:6],z_23_reg_839[4:0]}),
        .\fin_10_reg_1273_reg[7]_1 ({x_assign_30_reg_855[7:6],x_assign_30_reg_855[4:0]}),
        .\fin_8_reg_1261_reg[4] (xor_ln124_665_reg_861[4:2]),
        .\fin_8_reg_1261_reg[4]_0 (src_4_read_2_reg_780_pp0_iter1_reg[4:2]),
        .q0_reg_0(clefia_s1_q0),
        .q0_reg_1(q0_reg),
        .q0_reg_2(q0_reg_0[4:2]),
        .q0_reg_3({clefia_s1_U_n_27,clefia_s1_U_n_28,clefia_s1_U_n_29}),
        .q0_reg_4(q0_reg_1),
        .q0_reg_5(reg_187),
        .q0_reg_6(src_3_read_2_reg_785),
        .q0_reg_7(src_1_read_2_reg_797),
        .\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] ({\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 [7:6],\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 [4:0]}));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hBABABAFA)) 
    grp_ClefiaF0Xor_fu_434_ap_start_reg_i_1
       (.I0(ram_reg_i_168__5[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    grp_ClefiaF0Xor_fu_434_rk_offset_carry_i_1
       (.I0(idx_fu_84_reg__0[3]),
        .I1(\rk_offset_read_reg_749_reg[7]_1 [0]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    grp_ClefiaF0Xor_fu_434_rk_offset_carry_i_2
       (.I0(idx_fu_84_reg__0[2]),
        .I1(\rk_offset_read_reg_749_reg[7]_1 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    grp_ClefiaF0Xor_fu_434_rk_offset_carry_i_3
       (.I0(idx_fu_84_reg__0[1]),
        .I1(\rk_offset_read_reg_749_reg[7]_1 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    grp_ClefiaF0Xor_fu_434_rk_offset_carry_i_4
       (.I0(idx_fu_84_reg__0[0]),
        .I1(\rk_offset_read_reg_749_reg[7]_1 [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    ram_reg_i_1453
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(ram_reg_i_1453_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_1470
       (.I0(rk_offset_read_reg_749[5]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(D[2]),
        .I3(ram_reg_i_279),
        .I4(ram_reg_i_648_0),
        .O(ram_reg_i_1470_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    ram_reg_i_1476
       (.I0(rk_offset_read_reg_749[4]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(D[1]),
        .I3(ram_reg_i_279),
        .I4(ram_reg[1]),
        .I5(ram_reg[0]),
        .O(\rk_offset_read_reg_749_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hA800AA0000000200)) 
    ram_reg_i_214
       (.I0(Q),
        .I1(ram_reg[3]),
        .I2(ram_reg[2]),
        .I3(ram_reg_0),
        .I4(ram_reg_i_648_n_0),
        .I5(shl_ln_reg_808[0]),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_i_284
       (.I0(ram_reg_i_751_n_0),
        .I1(r_1_reg_297[1]),
        .I2(ram_reg[0]),
        .I3(ram_reg[1]),
        .I4(shl_ln_reg_808[1]),
        .O(ram_reg_i_284_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_298
       (.I0(rk_offset_read_reg_749[3]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(D[0]),
        .I3(ram_reg_i_279),
        .I4(ram_reg_i_91_0),
        .O(ram_reg_i_298_n_0));
  LUT6 #(
    .INIT(64'h010101FF01FF01FF)) 
    ram_reg_i_601
       (.I0(ram_reg_i_168__5[3]),
        .I1(ram_reg_i_168__5[2]),
        .I2(ram_reg_i_168__5[1]),
        .I3(ram_reg_i_1453_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_i_648
       (.I0(ram_reg_i_1470_n_0),
        .I1(r_1_reg_297[0]),
        .I2(ram_reg[0]),
        .I3(ram_reg[1]),
        .I4(shl_ln_reg_808[0]),
        .O(ram_reg_i_648_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    ram_reg_i_749
       (.I0(rk_offset_read_reg_749[7]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(D[4]),
        .I3(ram_reg_i_279),
        .I4(ram_reg[1]),
        .I5(ram_reg[0]),
        .O(\rk_offset_read_reg_749_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_751
       (.I0(rk_offset_read_reg_749[6]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(D[3]),
        .I3(ram_reg_i_279),
        .I4(ram_reg_i_284_0),
        .O(ram_reg_i_751_n_0));
  LUT6 #(
    .INIT(64'hA800AA0000000200)) 
    ram_reg_i_80
       (.I0(Q),
        .I1(ram_reg[3]),
        .I2(ram_reg[2]),
        .I3(ram_reg_0),
        .I4(ram_reg_i_284_n_0),
        .I5(shl_ln_reg_808[1]),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'hAAAAAAA200000000)) 
    ram_reg_i_91
       (.I0(Q),
        .I1(ram_reg_1),
        .I2(ram_reg[3]),
        .I3(ram_reg[2]),
        .I4(ram_reg_i_298_n_0),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[25]_1 ));
  LUT5 #(
    .INIT(32'hEAEACC00)) 
    \reg_183[7]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(reg_1830));
  FDRE \reg_183_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[0]),
        .Q(reg_183[0]),
        .R(1'b0));
  FDRE \reg_183_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[1]),
        .Q(reg_183[1]),
        .R(1'b0));
  FDRE \reg_183_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[2]),
        .Q(reg_183[2]),
        .R(1'b0));
  FDRE \reg_183_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[3]),
        .Q(reg_183[3]),
        .R(1'b0));
  FDRE \reg_183_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[4]),
        .Q(reg_183[4]),
        .R(1'b0));
  FDRE \reg_183_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[5]),
        .Q(reg_183[5]),
        .R(1'b0));
  FDRE \reg_183_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[6]),
        .Q(reg_183[6]),
        .R(1'b0));
  FDRE \reg_183_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[7]),
        .Q(reg_183[7]),
        .R(1'b0));
  FDRE \reg_187_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [0]),
        .Q(reg_187[0]),
        .R(1'b0));
  FDRE \reg_187_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [1]),
        .Q(reg_187[1]),
        .R(1'b0));
  FDRE \reg_187_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [2]),
        .Q(reg_187[2]),
        .R(1'b0));
  FDRE \reg_187_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [3]),
        .Q(reg_187[3]),
        .R(1'b0));
  FDRE \reg_187_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [4]),
        .Q(reg_187[4]),
        .R(1'b0));
  FDRE \reg_187_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [5]),
        .Q(reg_187[5]),
        .R(1'b0));
  FDRE \reg_187_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [6]),
        .Q(reg_187[6]),
        .R(1'b0));
  FDRE \reg_187_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [7]),
        .Q(reg_187[7]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[0]),
        .Q(rk_offset_read_reg_749[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[1]),
        .Q(rk_offset_read_reg_749[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[2]),
        .Q(rk_offset_read_reg_749[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[3]),
        .Q(rk_offset_read_reg_749[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[4]),
        .Q(rk_offset_read_reg_749[7]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[0]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[1]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[2]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[3]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[4]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[5]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[6]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_0_read_2_reg_803[7]),
        .Q(\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[0]),
        .Q(src_0_read_2_reg_803[0]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[1]),
        .Q(src_0_read_2_reg_803[1]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[2]),
        .Q(src_0_read_2_reg_803[2]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[3]),
        .Q(src_0_read_2_reg_803[3]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[4]),
        .Q(src_0_read_2_reg_803[4]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[5]),
        .Q(src_0_read_2_reg_803[5]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[6]),
        .Q(src_0_read_2_reg_803[6]),
        .R(1'b0));
  FDRE \src_0_read_2_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_0_read[7]),
        .Q(src_0_read_2_reg_803[7]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[0]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[1]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[2]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[3]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[4]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[5]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[6]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_1_read_2_reg_797[7]),
        .Q(\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[0]),
        .Q(src_1_read_2_reg_797[0]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[1]),
        .Q(src_1_read_2_reg_797[1]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[2]),
        .Q(src_1_read_2_reg_797[2]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[3]),
        .Q(src_1_read_2_reg_797[3]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[4]),
        .Q(src_1_read_2_reg_797[4]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[5]),
        .Q(src_1_read_2_reg_797[5]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[6]),
        .Q(src_1_read_2_reg_797[6]),
        .R(1'b0));
  FDRE \src_1_read_2_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_1_read[7]),
        .Q(src_1_read_2_reg_797[7]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[0]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[1]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[2]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[3]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[4]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[5]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[6]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_2_read_2_reg_791[7]),
        .Q(\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[0]),
        .Q(src_2_read_2_reg_791[0]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[1]),
        .Q(src_2_read_2_reg_791[1]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[2]),
        .Q(src_2_read_2_reg_791[2]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[3]),
        .Q(src_2_read_2_reg_791[3]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[4]),
        .Q(src_2_read_2_reg_791[4]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[5]),
        .Q(src_2_read_2_reg_791[5]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[6]),
        .Q(src_2_read_2_reg_791[6]),
        .R(1'b0));
  FDRE \src_2_read_2_reg_791_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_2_read[7]),
        .Q(src_2_read_2_reg_791[7]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[0]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[1]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[2]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[3]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[4]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[5]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[6]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_3_read_2_reg_785[7]),
        .Q(\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[0]),
        .Q(src_3_read_2_reg_785[0]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[1]),
        .Q(src_3_read_2_reg_785[1]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[2]),
        .Q(src_3_read_2_reg_785[2]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[3]),
        .Q(src_3_read_2_reg_785[3]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[4]),
        .Q(src_3_read_2_reg_785[4]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[5]),
        .Q(src_3_read_2_reg_785[5]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[6]),
        .Q(src_3_read_2_reg_785[6]),
        .R(1'b0));
  FDRE \src_3_read_2_reg_785_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_3_read[7]),
        .Q(src_3_read_2_reg_785[7]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[0]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[1]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[2]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[3]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[4]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[5]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[6]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_4_read_2_reg_780[7]),
        .Q(src_4_read_2_reg_780_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[0]),
        .Q(src_4_read_2_reg_780[0]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[1]),
        .Q(src_4_read_2_reg_780[1]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[2]),
        .Q(src_4_read_2_reg_780[2]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[3]),
        .Q(src_4_read_2_reg_780[3]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[4]),
        .Q(src_4_read_2_reg_780[4]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[5]),
        .Q(src_4_read_2_reg_780[5]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[6]),
        .Q(src_4_read_2_reg_780[6]),
        .R(1'b0));
  FDRE \src_4_read_2_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_4_read[7]),
        .Q(src_4_read_2_reg_780[7]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[0]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[1]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[2]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[3]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[4]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[5]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[6]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_5_read_2_reg_775[7]),
        .Q(src_5_read_2_reg_775_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[0]),
        .Q(src_5_read_2_reg_775[0]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[1]),
        .Q(src_5_read_2_reg_775[1]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[2]),
        .Q(src_5_read_2_reg_775[2]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[3]),
        .Q(src_5_read_2_reg_775[3]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[4]),
        .Q(src_5_read_2_reg_775[4]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[5]),
        .Q(src_5_read_2_reg_775[5]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[6]),
        .Q(src_5_read_2_reg_775[6]),
        .R(1'b0));
  FDRE \src_5_read_2_reg_775_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_5_read[7]),
        .Q(src_5_read_2_reg_775[7]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[0]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[1]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[2]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[3]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[4]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[5]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[6]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_6_read_2_reg_770[7]),
        .Q(src_6_read_2_reg_770_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[0]),
        .Q(src_6_read_2_reg_770[0]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[1]),
        .Q(src_6_read_2_reg_770[1]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[2]),
        .Q(src_6_read_2_reg_770[2]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[3]),
        .Q(src_6_read_2_reg_770[3]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[4]),
        .Q(src_6_read_2_reg_770[4]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[5]),
        .Q(src_6_read_2_reg_770[5]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[6]),
        .Q(src_6_read_2_reg_770[6]),
        .R(1'b0));
  FDRE \src_6_read_2_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_6_read[7]),
        .Q(src_6_read_2_reg_770[7]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[0]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[1]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[2]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[3]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[4]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[5]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[6]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(src_7_read_2_reg_765[7]),
        .Q(src_7_read_2_reg_765_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[0]),
        .Q(src_7_read_2_reg_765[0]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[1]),
        .Q(src_7_read_2_reg_765[1]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[2]),
        .Q(src_7_read_2_reg_765[2]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[3]),
        .Q(src_7_read_2_reg_765[3]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[4]),
        .Q(src_7_read_2_reg_765[4]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[5]),
        .Q(src_7_read_2_reg_765[5]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[6]),
        .Q(src_7_read_2_reg_765[6]),
        .R(1'b0));
  FDRE \src_7_read_2_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_port_reg_src_7_read[7]),
        .Q(src_7_read_2_reg_765[7]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_29_reg_849[0]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_29_reg_849[1]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_29_reg_849[2]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_29_reg_849[3]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_U_n_46),
        .Q(x_assign_29_reg_849[4]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[4]),
        .Q(x_assign_29_reg_849[5]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_29_reg_849[6]),
        .R(1'b0));
  FDRE \x_assign_29_reg_849_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_29_reg_849[7]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_30_reg_855[0]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_30_reg_855[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_U_n_29),
        .Q(x_assign_30_reg_855[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_U_n_28),
        .Q(x_assign_30_reg_855[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_U_n_27),
        .Q(x_assign_30_reg_855[4]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_30_reg_855[5]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_30_reg_855[6]),
        .R(1'b0));
  FDRE \x_assign_30_reg_855_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_30_reg_855[7]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[0]),
        .Q(xor_ln124_665_reg_861[0]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[1]),
        .Q(xor_ln124_665_reg_861[1]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[2]),
        .Q(xor_ln124_665_reg_861[2]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[3]),
        .Q(xor_ln124_665_reg_861[3]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[4]),
        .Q(xor_ln124_665_reg_861[4]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[5]),
        .Q(xor_ln124_665_reg_861[5]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[6]),
        .Q(xor_ln124_665_reg_861[6]),
        .R(1'b0));
  FDRE \xor_ln124_665_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(xor_ln124_665_fu_435_p2[7]),
        .Q(xor_ln124_665_reg_861[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_23_reg_839[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ce01));
  FDRE \z_23_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[0]),
        .Q(z_23_reg_839[0]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[1]),
        .Q(z_23_reg_839[1]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[2]),
        .Q(z_23_reg_839[2]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[3]),
        .Q(z_23_reg_839[3]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[4]),
        .Q(z_23_reg_839[4]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[5]),
        .Q(z_23_reg_839[5]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[6]),
        .Q(z_23_reg_839[6]),
        .R(1'b0));
  FDRE \z_23_reg_839_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s0_q0[7]),
        .Q(z_23_reg_839[7]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[0]),
        .Q(z_24_reg_844[0]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[1]),
        .Q(z_24_reg_844[1]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[2]),
        .Q(z_24_reg_844[2]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[3]),
        .Q(z_24_reg_844[3]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[4]),
        .Q(z_24_reg_844[4]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[5]),
        .Q(z_24_reg_844[5]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[6]),
        .Q(z_24_reg_844[6]),
        .R(1'b0));
  FDRE \z_24_reg_844_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(clefia_s1_q0[7]),
        .Q(z_24_reg_844[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    x_assign_26_fu_634_p3,
    D,
    x_assign_1_fu_836_p3,
    q0_reg_0,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_enable_reg_pp0_iter1,
    q0_reg_1,
    q0_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [2:0]x_assign_26_fu_634_p3;
  output [2:0]D;
  output [2:0]x_assign_1_fu_836_p3;
  output [3:0]q0_reg_0;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input grp_ClefiaF0Xor_1_fu_1074_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_1;
  input [7:0]q0_reg_2;

  wire [7:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s0_ce0;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg;
  wire [3:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire q0_reg_i_10_n_0;
  wire q0_reg_i_1__7_n_0;
  wire q0_reg_i_3_n_0;
  wire q0_reg_i_4_n_0;
  wire q0_reg_i_5_n_0;
  wire q0_reg_i_6_n_0;
  wire q0_reg_i_7_n_0;
  wire q0_reg_i_8_n_0;
  wire q0_reg_i_9_n_0;
  wire [2:0]x_assign_1_fu_836_p3;
  wire [2:0]x_assign_26_fu_634_p3;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_319/grp_ClefiaGfn8_1_fu_3071/grp_ClefiaF0Xor_1_fu_1074/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3_n_0,q0_reg_i_4_n_0,q0_reg_i_5_n_0,q0_reg_i_6_n_0,q0_reg_i_7_n_0,q0_reg_i_8_n_0,q0_reg_i_9_n_0,q0_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(q0_reg_i_1__7_n_0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_10
       (.I0(q0_reg_1[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[0]),
        .O(q0_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFA0C0C0)) 
    q0_reg_i_1__7
       (.I0(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(q0_reg_i_1__7_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_3
       (.I0(q0_reg_1[7]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[7]),
        .O(q0_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_4
       (.I0(q0_reg_1[6]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[6]),
        .O(q0_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_5
       (.I0(q0_reg_1[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[5]),
        .O(q0_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_6
       (.I0(q0_reg_1[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[4]),
        .O(q0_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_7
       (.I0(q0_reg_1[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[3]),
        .O(q0_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_8
       (.I0(q0_reg_1[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[2]),
        .O(q0_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_9
       (.I0(q0_reg_1[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[1]),
        .O(q0_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_13_reg_1250[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(x_assign_1_fu_836_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_17_reg_1297[1]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .O(q0_reg_0[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_17_reg_1297[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[0]),
        .I2(DOBDO[6]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_17_reg_1297[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_17_reg_1297[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q0_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_60_reg_1117[1]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_60_reg_1117[2]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_60_reg_1117[3]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1291[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(x_assign_1_fu_836_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1291[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(x_assign_1_fu_836_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_28_reg_1054[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(x_assign_26_fu_634_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_28_reg_1054[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(x_assign_26_fu_634_p3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_28_reg_1054[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(x_assign_26_fu_634_p3[2]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R_11
   (DOADO,
    DOBDO,
    \src_7_read_2_reg_765_pp0_iter1_reg_reg[7] ,
    D,
    \src_6_read_2_reg_770_pp0_iter1_reg_reg[5] ,
    q0_reg_0,
    \src_5_read_2_reg_775_pp0_iter1_reg_reg[7] ,
    q0_reg_1,
    ap_clk,
    clefia_s0_ce0_0,
    clefia_s0_ce0,
    ADDRBWRADDR,
    Q,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    \fin_3_reg_1245_reg[7] ,
    \fin_3_reg_1245_reg[7]_0 ,
    \fin_3_reg_1245_reg[1] ,
    \fin_3_reg_1245_reg[7]_1 ,
    \fin_2_reg_1239_reg[5] ,
    \fin_2_reg_1239_reg[5]_0 ,
    \fin_0_reg_1227_reg[7] ,
    \fin_0_reg_1227_reg[7]_0 ,
    \fin_0_reg_1227_reg[7]_1 ,
    \fin_1_reg_1233_reg[7] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] ;
  output [7:0]D;
  output [0:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[5] ;
  output [4:0]q0_reg_0;
  output [7:0]\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] ;
  output [2:0]q0_reg_1;
  input ap_clk;
  input clefia_s0_ce0_0;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]q0_reg_2;
  input [7:0]q0_reg_3;
  input [7:0]q0_reg_4;
  input [7:0]\fin_3_reg_1245_reg[7] ;
  input [7:0]\fin_3_reg_1245_reg[7]_0 ;
  input [7:0]\fin_3_reg_1245_reg[1] ;
  input [7:0]\fin_3_reg_1245_reg[7]_1 ;
  input [0:0]\fin_2_reg_1239_reg[5] ;
  input [0:0]\fin_2_reg_1239_reg[5]_0 ;
  input [4:0]\fin_0_reg_1227_reg[7] ;
  input [7:0]\fin_0_reg_1227_reg[7]_0 ;
  input [4:0]\fin_0_reg_1227_reg[7]_1 ;
  input [7:0]\fin_1_reg_1233_reg[7] ;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [4:0]\fin_0_reg_1227_reg[7] ;
  wire [7:0]\fin_0_reg_1227_reg[7]_0 ;
  wire [4:0]\fin_0_reg_1227_reg[7]_1 ;
  wire [7:0]\fin_1_reg_1233_reg[7] ;
  wire [0:0]\fin_2_reg_1239_reg[5] ;
  wire [0:0]\fin_2_reg_1239_reg[5]_0 ;
  wire [7:0]\fin_3_reg_1245_reg[1] ;
  wire [7:0]\fin_3_reg_1245_reg[7] ;
  wire [7:0]\fin_3_reg_1245_reg[7]_0 ;
  wire [7:0]\fin_3_reg_1245_reg[7]_1 ;
  wire [4:0]q0_reg_0;
  wire [2:0]q0_reg_1;
  wire [0:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire [7:0]sel;
  wire [7:0]\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] ;
  wire [0:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[5] ;
  wire [7:0]\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_1227[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\fin_0_reg_1227_reg[7]_0 [0]),
        .I2(\fin_0_reg_1227_reg[7] [0]),
        .I3(\fin_3_reg_1245_reg[1] [7]),
        .I4(\fin_0_reg_1227_reg[7]_1 [0]),
        .O(q0_reg_0[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_1227[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\fin_0_reg_1227_reg[7]_0 [1]),
        .I2(\fin_0_reg_1227_reg[7] [1]),
        .I3(\fin_3_reg_1245_reg[1] [0]),
        .I4(\fin_0_reg_1227_reg[7]_1 [1]),
        .O(q0_reg_0[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_1227[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\fin_0_reg_1227_reg[7]_0 [5]),
        .I2(\fin_0_reg_1227_reg[7] [2]),
        .I3(\fin_3_reg_1245_reg[1] [4]),
        .I4(\fin_0_reg_1227_reg[7]_1 [2]),
        .O(q0_reg_0[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_1227[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\fin_0_reg_1227_reg[7]_0 [6]),
        .I2(\fin_0_reg_1227_reg[7] [3]),
        .I3(\fin_3_reg_1245_reg[1] [5]),
        .I4(\fin_0_reg_1227_reg[7]_1 [3]),
        .O(q0_reg_0[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_0_reg_1227[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\fin_0_reg_1227_reg[7]_0 [7]),
        .I2(\fin_0_reg_1227_reg[7] [4]),
        .I3(\fin_3_reg_1245_reg[1] [6]),
        .I4(\fin_0_reg_1227_reg[7]_1 [4]),
        .O(q0_reg_0[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_1233[0]_i_1 
       (.I0(\fin_1_reg_1233_reg[7] [0]),
        .I1(\fin_0_reg_1227_reg[7]_0 [0]),
        .I2(DOADO[7]),
        .I3(\fin_3_reg_1245_reg[7]_1 [0]),
        .I4(\fin_3_reg_1245_reg[1] [0]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_1233[1]_i_1 
       (.I0(\fin_1_reg_1233_reg[7] [1]),
        .I1(\fin_0_reg_1227_reg[7]_0 [1]),
        .I2(DOADO[0]),
        .I3(\fin_3_reg_1245_reg[7]_1 [1]),
        .I4(\fin_3_reg_1245_reg[1] [1]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_reg_1233[2]_i_1 
       (.I0(\fin_1_reg_1233_reg[7] [2]),
        .I1(\fin_0_reg_1227_reg[7]_0 [2]),
        .I2(DOADO[1]),
        .I3(DOADO[7]),
        .I4(\fin_3_reg_1245_reg[7]_1 [2]),
        .I5(\fin_3_reg_1245_reg[1] [2]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_reg_1233[3]_i_1 
       (.I0(\fin_1_reg_1233_reg[7] [3]),
        .I1(\fin_0_reg_1227_reg[7]_0 [3]),
        .I2(DOADO[2]),
        .I3(DOADO[7]),
        .I4(\fin_3_reg_1245_reg[7]_1 [3]),
        .I5(\fin_3_reg_1245_reg[1] [3]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_reg_1233[4]_i_1 
       (.I0(\fin_1_reg_1233_reg[7] [4]),
        .I1(\fin_0_reg_1227_reg[7]_0 [4]),
        .I2(DOADO[3]),
        .I3(DOADO[7]),
        .I4(\fin_3_reg_1245_reg[7]_1 [4]),
        .I5(\fin_3_reg_1245_reg[1] [4]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_1233[5]_i_1 
       (.I0(\fin_1_reg_1233_reg[7] [5]),
        .I1(\fin_0_reg_1227_reg[7]_0 [5]),
        .I2(DOADO[4]),
        .I3(\fin_3_reg_1245_reg[7]_1 [5]),
        .I4(\fin_3_reg_1245_reg[1] [5]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_1233[6]_i_1 
       (.I0(\fin_1_reg_1233_reg[7] [6]),
        .I1(\fin_0_reg_1227_reg[7]_0 [6]),
        .I2(DOADO[5]),
        .I3(\fin_3_reg_1245_reg[7]_1 [6]),
        .I4(\fin_3_reg_1245_reg[1] [6]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_1_reg_1233[7]_i_1 
       (.I0(\fin_1_reg_1233_reg[7] [7]),
        .I1(\fin_0_reg_1227_reg[7]_0 [7]),
        .I2(DOADO[6]),
        .I3(\fin_3_reg_1245_reg[7]_1 [7]),
        .I4(\fin_3_reg_1245_reg[1] [7]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_reg_1239[5]_i_1 
       (.I0(\fin_2_reg_1239_reg[5] ),
        .I1(\fin_2_reg_1239_reg[5]_0 ),
        .I2(D[5]),
        .I3(\fin_0_reg_1227_reg[7] [2]),
        .I4(\fin_3_reg_1245_reg[1] [4]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_1245[0]_i_1 
       (.I0(\fin_3_reg_1245_reg[7] [0]),
        .I1(\fin_3_reg_1245_reg[7]_0 [0]),
        .I2(DOADO[6]),
        .I3(\fin_3_reg_1245_reg[1] [6]),
        .I4(DOADO[7]),
        .I5(\fin_3_reg_1245_reg[7]_1 [0]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_1245[1]_i_1 
       (.I0(\fin_3_reg_1245_reg[7] [1]),
        .I1(\fin_3_reg_1245_reg[7]_0 [1]),
        .I2(DOADO[7]),
        .I3(\fin_3_reg_1245_reg[1] [7]),
        .I4(DOADO[0]),
        .I5(\fin_3_reg_1245_reg[7]_1 [1]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_1245[2]_i_1 
       (.I0(\fin_3_reg_1245_reg[7] [2]),
        .I1(\fin_3_reg_1245_reg[7]_0 [2]),
        .I2(D[2]),
        .I3(DOADO[1]),
        .I4(DOADO[7]),
        .I5(\fin_3_reg_1245_reg[7]_1 [2]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_1245[3]_i_1 
       (.I0(\fin_3_reg_1245_reg[7] [3]),
        .I1(\fin_3_reg_1245_reg[7]_0 [3]),
        .I2(D[3]),
        .I3(DOADO[2]),
        .I4(DOADO[7]),
        .I5(\fin_3_reg_1245_reg[7]_1 [3]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_1245[4]_i_1 
       (.I0(\fin_3_reg_1245_reg[7] [4]),
        .I1(\fin_3_reg_1245_reg[7]_0 [4]),
        .I2(D[4]),
        .I3(DOADO[3]),
        .I4(DOADO[7]),
        .I5(\fin_3_reg_1245_reg[7]_1 [4]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_reg_1245[5]_i_1 
       (.I0(\fin_3_reg_1245_reg[7] [5]),
        .I1(\fin_3_reg_1245_reg[7]_0 [5]),
        .I2(D[5]),
        .I3(DOADO[4]),
        .I4(\fin_3_reg_1245_reg[7]_1 [5]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_1245[6]_i_1 
       (.I0(\fin_3_reg_1245_reg[7] [6]),
        .I1(\fin_3_reg_1245_reg[7]_0 [6]),
        .I2(DOADO[4]),
        .I3(\fin_3_reg_1245_reg[1] [4]),
        .I4(DOADO[5]),
        .I5(\fin_3_reg_1245_reg[7]_1 [6]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_3_reg_1245[7]_i_1 
       (.I0(\fin_3_reg_1245_reg[7] [7]),
        .I1(\fin_3_reg_1245_reg[7]_0 [7]),
        .I2(DOADO[5]),
        .I3(\fin_3_reg_1245_reg[1] [5]),
        .I4(DOADO[6]),
        .I5(\fin_3_reg_1245_reg[7]_1 [7]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaEncrypt_1_fu_355/grp_ClefiaGfn4_1_fu_535/grp_ClefiaF0Xor_fu_428/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_10__5
       (.I0(Q[0]),
        .I1(q0_reg_2),
        .I2(q0_reg_3[0]),
        .I3(q0_reg_4[0]),
        .O(sel[0]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_3__5
       (.I0(Q[7]),
        .I1(q0_reg_2),
        .I2(q0_reg_3[7]),
        .I3(q0_reg_4[7]),
        .O(sel[7]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_4__5
       (.I0(Q[6]),
        .I1(q0_reg_2),
        .I2(q0_reg_3[6]),
        .I3(q0_reg_4[6]),
        .O(sel[6]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_5__5
       (.I0(Q[5]),
        .I1(q0_reg_2),
        .I2(q0_reg_3[5]),
        .I3(q0_reg_4[5]),
        .O(sel[5]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_6__5
       (.I0(Q[4]),
        .I1(q0_reg_2),
        .I2(q0_reg_3[4]),
        .I3(q0_reg_4[4]),
        .O(sel[4]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_7__5
       (.I0(Q[3]),
        .I1(q0_reg_2),
        .I2(q0_reg_3[3]),
        .I3(q0_reg_4[3]),
        .O(sel[3]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_8__5
       (.I0(Q[2]),
        .I1(q0_reg_2),
        .I2(q0_reg_3[2]),
        .I3(q0_reg_4[2]),
        .O(sel[2]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_9__5
       (.I0(Q[1]),
        .I1(q0_reg_2),
        .I2(q0_reg_3[1]),
        .I3(q0_reg_4[1]),
        .O(sel[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_29_reg_849[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_29_reg_849[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_29_reg_849[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_665_reg_861[0]_i_1 
       (.I0(DOADO[6]),
        .I1(\fin_3_reg_1245_reg[1] [6]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_665_reg_861[1]_i_1 
       (.I0(DOADO[7]),
        .I1(\fin_3_reg_1245_reg[1] [7]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_665_reg_861[2]_i_1 
       (.I0(DOADO[0]),
        .I1(DOADO[6]),
        .I2(\fin_3_reg_1245_reg[1] [0]),
        .I3(\fin_3_reg_1245_reg[1] [6]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_665_reg_861[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .I2(DOADO[6]),
        .I3(\fin_3_reg_1245_reg[1] [7]),
        .I4(\fin_3_reg_1245_reg[1] [1]),
        .I5(\fin_3_reg_1245_reg[1] [6]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_665_reg_861[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .I2(DOADO[6]),
        .I3(\fin_3_reg_1245_reg[1] [7]),
        .I4(\fin_3_reg_1245_reg[1] [2]),
        .I5(\fin_3_reg_1245_reg[1] [6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_665_reg_861[5]_i_1 
       (.I0(DOADO[3]),
        .I1(DOADO[7]),
        .I2(\fin_3_reg_1245_reg[1] [3]),
        .I3(\fin_3_reg_1245_reg[1] [7]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_665_reg_861[6]_i_1 
       (.I0(DOADO[4]),
        .I1(\fin_3_reg_1245_reg[1] [4]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_665_reg_861[7]_i_1 
       (.I0(DOADO[5]),
        .I1(\fin_3_reg_1245_reg[1] [5]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R_15
   (DOADO,
    DOBDO,
    \src_7_read_2_reg_765_pp0_iter1_reg_reg[7] ,
    D,
    \src_6_read_2_reg_770_pp0_iter1_reg_reg[5] ,
    q0_reg_0,
    \src_5_read_2_reg_775_pp0_iter1_reg_reg[7] ,
    q0_reg_1,
    ap_clk,
    clefia_s0_ce0_0,
    clefia_s0_ce0,
    ADDRBWRADDR,
    Q,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    \fin_11_reg_1279_reg[7] ,
    \fin_11_reg_1279_reg[7]_0 ,
    \fin_11_reg_1279_reg[1] ,
    \fin_11_reg_1279_reg[7]_1 ,
    \fin_10_reg_1273_reg[5] ,
    \fin_10_reg_1273_reg[5]_0 ,
    \fin_8_reg_1261_reg[7] ,
    \fin_8_reg_1261_reg[7]_0 ,
    \fin_8_reg_1261_reg[7]_1 ,
    \fin_9_reg_1267_reg[7] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] ;
  output [7:0]D;
  output [0:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[5] ;
  output [4:0]q0_reg_0;
  output [7:0]\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] ;
  output [2:0]q0_reg_1;
  input ap_clk;
  input clefia_s0_ce0_0;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input [7:0]Q;
  input [7:0]q0_reg_2;
  input [0:0]q0_reg_3;
  input [7:0]q0_reg_4;
  input [7:0]\fin_11_reg_1279_reg[7] ;
  input [7:0]\fin_11_reg_1279_reg[7]_0 ;
  input [7:0]\fin_11_reg_1279_reg[1] ;
  input [7:0]\fin_11_reg_1279_reg[7]_1 ;
  input [0:0]\fin_10_reg_1273_reg[5] ;
  input [0:0]\fin_10_reg_1273_reg[5]_0 ;
  input [4:0]\fin_8_reg_1261_reg[7] ;
  input [7:0]\fin_8_reg_1261_reg[7]_0 ;
  input [4:0]\fin_8_reg_1261_reg[7]_1 ;
  input [7:0]\fin_9_reg_1267_reg[7] ;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [0:0]\fin_10_reg_1273_reg[5] ;
  wire [0:0]\fin_10_reg_1273_reg[5]_0 ;
  wire [7:0]\fin_11_reg_1279_reg[1] ;
  wire [7:0]\fin_11_reg_1279_reg[7] ;
  wire [7:0]\fin_11_reg_1279_reg[7]_0 ;
  wire [7:0]\fin_11_reg_1279_reg[7]_1 ;
  wire [4:0]\fin_8_reg_1261_reg[7] ;
  wire [7:0]\fin_8_reg_1261_reg[7]_0 ;
  wire [4:0]\fin_8_reg_1261_reg[7]_1 ;
  wire [7:0]\fin_9_reg_1267_reg[7] ;
  wire [4:0]q0_reg_0;
  wire [2:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire [0:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire [7:0]sel;
  wire [7:0]\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] ;
  wire [0:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[5] ;
  wire [7:0]\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_reg_1273[5]_i_1 
       (.I0(\fin_10_reg_1273_reg[5] ),
        .I1(\fin_10_reg_1273_reg[5]_0 ),
        .I2(D[5]),
        .I3(\fin_8_reg_1261_reg[7] [2]),
        .I4(\fin_11_reg_1279_reg[1] [4]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_11_reg_1279[0]_i_1 
       (.I0(\fin_11_reg_1279_reg[7] [0]),
        .I1(\fin_11_reg_1279_reg[7]_0 [0]),
        .I2(DOADO[6]),
        .I3(\fin_11_reg_1279_reg[1] [6]),
        .I4(DOADO[7]),
        .I5(\fin_11_reg_1279_reg[7]_1 [0]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_11_reg_1279[1]_i_1 
       (.I0(\fin_11_reg_1279_reg[7] [1]),
        .I1(\fin_11_reg_1279_reg[7]_0 [1]),
        .I2(DOADO[7]),
        .I3(\fin_11_reg_1279_reg[1] [7]),
        .I4(DOADO[0]),
        .I5(\fin_11_reg_1279_reg[7]_1 [1]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_11_reg_1279[2]_i_1 
       (.I0(\fin_11_reg_1279_reg[7] [2]),
        .I1(\fin_11_reg_1279_reg[7]_0 [2]),
        .I2(D[2]),
        .I3(DOADO[1]),
        .I4(DOADO[7]),
        .I5(\fin_11_reg_1279_reg[7]_1 [2]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_11_reg_1279[3]_i_1 
       (.I0(\fin_11_reg_1279_reg[7] [3]),
        .I1(\fin_11_reg_1279_reg[7]_0 [3]),
        .I2(D[3]),
        .I3(DOADO[2]),
        .I4(DOADO[7]),
        .I5(\fin_11_reg_1279_reg[7]_1 [3]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_11_reg_1279[4]_i_1 
       (.I0(\fin_11_reg_1279_reg[7] [4]),
        .I1(\fin_11_reg_1279_reg[7]_0 [4]),
        .I2(D[4]),
        .I3(DOADO[3]),
        .I4(DOADO[7]),
        .I5(\fin_11_reg_1279_reg[7]_1 [4]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_reg_1279[5]_i_1 
       (.I0(\fin_11_reg_1279_reg[7] [5]),
        .I1(\fin_11_reg_1279_reg[7]_0 [5]),
        .I2(D[5]),
        .I3(DOADO[4]),
        .I4(\fin_11_reg_1279_reg[7]_1 [5]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_11_reg_1279[6]_i_1 
       (.I0(\fin_11_reg_1279_reg[7] [6]),
        .I1(\fin_11_reg_1279_reg[7]_0 [6]),
        .I2(DOADO[4]),
        .I3(\fin_11_reg_1279_reg[1] [4]),
        .I4(DOADO[5]),
        .I5(\fin_11_reg_1279_reg[7]_1 [6]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_11_reg_1279[7]_i_1 
       (.I0(\fin_11_reg_1279_reg[7] [7]),
        .I1(\fin_11_reg_1279_reg[7]_0 [7]),
        .I2(DOADO[5]),
        .I3(\fin_11_reg_1279_reg[1] [5]),
        .I4(DOADO[6]),
        .I5(\fin_11_reg_1279_reg[7]_1 [7]),
        .O(\src_7_read_2_reg_765_pp0_iter1_reg_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_8_reg_1261[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\fin_8_reg_1261_reg[7]_0 [0]),
        .I2(\fin_8_reg_1261_reg[7] [0]),
        .I3(\fin_11_reg_1279_reg[1] [7]),
        .I4(\fin_8_reg_1261_reg[7]_1 [0]),
        .O(q0_reg_0[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_8_reg_1261[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\fin_8_reg_1261_reg[7]_0 [1]),
        .I2(\fin_8_reg_1261_reg[7] [1]),
        .I3(\fin_11_reg_1279_reg[1] [0]),
        .I4(\fin_8_reg_1261_reg[7]_1 [1]),
        .O(q0_reg_0[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_8_reg_1261[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\fin_8_reg_1261_reg[7]_0 [5]),
        .I2(\fin_8_reg_1261_reg[7] [2]),
        .I3(\fin_11_reg_1279_reg[1] [4]),
        .I4(\fin_8_reg_1261_reg[7]_1 [2]),
        .O(q0_reg_0[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_8_reg_1261[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\fin_8_reg_1261_reg[7]_0 [6]),
        .I2(\fin_8_reg_1261_reg[7] [3]),
        .I3(\fin_11_reg_1279_reg[1] [5]),
        .I4(\fin_8_reg_1261_reg[7]_1 [3]),
        .O(q0_reg_0[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_8_reg_1261[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\fin_8_reg_1261_reg[7]_0 [7]),
        .I2(\fin_8_reg_1261_reg[7] [4]),
        .I3(\fin_11_reg_1279_reg[1] [6]),
        .I4(\fin_8_reg_1261_reg[7]_1 [4]),
        .O(q0_reg_0[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_9_reg_1267[0]_i_1 
       (.I0(\fin_9_reg_1267_reg[7] [0]),
        .I1(\fin_8_reg_1261_reg[7]_0 [0]),
        .I2(DOADO[7]),
        .I3(\fin_11_reg_1279_reg[7]_1 [0]),
        .I4(\fin_11_reg_1279_reg[1] [0]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_9_reg_1267[1]_i_1 
       (.I0(\fin_9_reg_1267_reg[7] [1]),
        .I1(\fin_8_reg_1261_reg[7]_0 [1]),
        .I2(DOADO[0]),
        .I3(\fin_11_reg_1279_reg[7]_1 [1]),
        .I4(\fin_11_reg_1279_reg[1] [1]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_reg_1267[2]_i_1 
       (.I0(\fin_9_reg_1267_reg[7] [2]),
        .I1(\fin_8_reg_1261_reg[7]_0 [2]),
        .I2(DOADO[1]),
        .I3(DOADO[7]),
        .I4(\fin_11_reg_1279_reg[7]_1 [2]),
        .I5(\fin_11_reg_1279_reg[1] [2]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_reg_1267[3]_i_1 
       (.I0(\fin_9_reg_1267_reg[7] [3]),
        .I1(\fin_8_reg_1261_reg[7]_0 [3]),
        .I2(DOADO[2]),
        .I3(DOADO[7]),
        .I4(\fin_11_reg_1279_reg[7]_1 [3]),
        .I5(\fin_11_reg_1279_reg[1] [3]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_reg_1267[4]_i_1 
       (.I0(\fin_9_reg_1267_reg[7] [4]),
        .I1(\fin_8_reg_1261_reg[7]_0 [4]),
        .I2(DOADO[3]),
        .I3(DOADO[7]),
        .I4(\fin_11_reg_1279_reg[7]_1 [4]),
        .I5(\fin_11_reg_1279_reg[1] [4]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_9_reg_1267[5]_i_1 
       (.I0(\fin_9_reg_1267_reg[7] [5]),
        .I1(\fin_8_reg_1261_reg[7]_0 [5]),
        .I2(DOADO[4]),
        .I3(\fin_11_reg_1279_reg[7]_1 [5]),
        .I4(\fin_11_reg_1279_reg[1] [5]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_9_reg_1267[6]_i_1 
       (.I0(\fin_9_reg_1267_reg[7] [6]),
        .I1(\fin_8_reg_1261_reg[7]_0 [6]),
        .I2(DOADO[5]),
        .I3(\fin_11_reg_1279_reg[7]_1 [6]),
        .I4(\fin_11_reg_1279_reg[1] [6]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_9_reg_1267[7]_i_1 
       (.I0(\fin_9_reg_1267_reg[7] [7]),
        .I1(\fin_8_reg_1261_reg[7]_0 [7]),
        .I2(DOADO[6]),
        .I3(\fin_11_reg_1279_reg[7]_1 [7]),
        .I4(\fin_11_reg_1279_reg[1] [7]),
        .O(\src_5_read_2_reg_775_pp0_iter1_reg_reg[7] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaDecrypt_1_fu_370/grp_ClefiaGfn4Inv_fu_514/grp_ClefiaF0Xor_fu_434/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_10__7
       (.I0(Q[0]),
        .I1(q0_reg_2[0]),
        .I2(q0_reg_3),
        .I3(q0_reg_4[0]),
        .O(sel[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_3__7
       (.I0(Q[7]),
        .I1(q0_reg_2[7]),
        .I2(q0_reg_3),
        .I3(q0_reg_4[7]),
        .O(sel[7]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_4__7
       (.I0(Q[6]),
        .I1(q0_reg_2[6]),
        .I2(q0_reg_3),
        .I3(q0_reg_4[6]),
        .O(sel[6]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_5__7
       (.I0(Q[5]),
        .I1(q0_reg_2[5]),
        .I2(q0_reg_3),
        .I3(q0_reg_4[5]),
        .O(sel[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_6__7
       (.I0(Q[4]),
        .I1(q0_reg_2[4]),
        .I2(q0_reg_3),
        .I3(q0_reg_4[4]),
        .O(sel[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_7__7
       (.I0(Q[3]),
        .I1(q0_reg_2[3]),
        .I2(q0_reg_3),
        .I3(q0_reg_4[3]),
        .O(sel[3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_8__7
       (.I0(Q[2]),
        .I1(q0_reg_2[2]),
        .I2(q0_reg_3),
        .I3(q0_reg_4[2]),
        .O(sel[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_9__7
       (.I0(Q[1]),
        .I1(q0_reg_2[1]),
        .I2(q0_reg_3),
        .I3(q0_reg_4[1]),
        .O(sel[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_29_reg_849[2]_i_1__0 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_29_reg_849[3]_i_1__0 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_29_reg_849[4]_i_1__0 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_665_reg_861[0]_i_1__0 
       (.I0(DOADO[6]),
        .I1(\fin_11_reg_1279_reg[1] [6]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_665_reg_861[1]_i_1__0 
       (.I0(DOADO[7]),
        .I1(\fin_11_reg_1279_reg[1] [7]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_665_reg_861[2]_i_1__0 
       (.I0(DOADO[0]),
        .I1(DOADO[6]),
        .I2(\fin_11_reg_1279_reg[1] [0]),
        .I3(\fin_11_reg_1279_reg[1] [6]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_665_reg_861[3]_i_1__0 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .I2(DOADO[6]),
        .I3(\fin_11_reg_1279_reg[1] [7]),
        .I4(\fin_11_reg_1279_reg[1] [1]),
        .I5(\fin_11_reg_1279_reg[1] [6]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_665_reg_861[4]_i_1__0 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .I2(DOADO[6]),
        .I3(\fin_11_reg_1279_reg[1] [7]),
        .I4(\fin_11_reg_1279_reg[1] [2]),
        .I5(\fin_11_reg_1279_reg[1] [6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_665_reg_861[5]_i_1__0 
       (.I0(DOADO[3]),
        .I1(DOADO[7]),
        .I2(\fin_11_reg_1279_reg[1] [3]),
        .I3(\fin_11_reg_1279_reg[1] [7]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_665_reg_861[6]_i_1__0 
       (.I0(DOADO[4]),
        .I1(\fin_11_reg_1279_reg[1] [4]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_665_reg_861[7]_i_1__0 
       (.I0(DOADO[5]),
        .I1(\fin_11_reg_1279_reg[1] [5]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R_6
   (DOADO,
    DOBDO,
    x_assign_22_fu_468_p3,
    D,
    x_assign_1_fu_836_p3,
    q0_reg_0,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_enable_reg_pp0_iter1,
    q0_reg_1,
    q0_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [2:0]x_assign_22_fu_468_p3;
  output [2:0]D;
  output [2:0]x_assign_1_fu_836_p3;
  output [3:0]q0_reg_0;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input grp_ClefiaF0Xor_2_fu_1075_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_1;
  input [7:0]q0_reg_2;

  wire [7:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s0_ce0;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg;
  wire [3:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire q0_reg_i_10__3_n_0;
  wire q0_reg_i_1__8_n_0;
  wire q0_reg_i_3__2_n_0;
  wire q0_reg_i_4__2_n_0;
  wire q0_reg_i_5__2_n_0;
  wire q0_reg_i_6__2_n_0;
  wire q0_reg_i_7__2_n_0;
  wire q0_reg_i_8__2_n_0;
  wire q0_reg_i_9__2_n_0;
  wire [2:0]x_assign_1_fu_836_p3;
  wire [2:0]x_assign_22_fu_468_p3;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_331/grp_ClefiaGfn8_fu_2681/grp_ClefiaF0Xor_2_fu_1075/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3__2_n_0,q0_reg_i_4__2_n_0,q0_reg_i_5__2_n_0,q0_reg_i_6__2_n_0,q0_reg_i_7__2_n_0,q0_reg_i_8__2_n_0,q0_reg_i_9__2_n_0,q0_reg_i_10__3_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(q0_reg_i_1__8_n_0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_10__3
       (.I0(q0_reg_1[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[0]),
        .O(q0_reg_i_10__3_n_0));
  LUT5 #(
    .INIT(32'hFFA0C0C0)) 
    q0_reg_i_1__8
       (.I0(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(q0_reg_i_1__8_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_3__2
       (.I0(q0_reg_1[7]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[7]),
        .O(q0_reg_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_4__2
       (.I0(q0_reg_1[6]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[6]),
        .O(q0_reg_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_5__2
       (.I0(q0_reg_1[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[5]),
        .O(q0_reg_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_6__2
       (.I0(q0_reg_1[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[4]),
        .O(q0_reg_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_7__2
       (.I0(q0_reg_1[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[3]),
        .O(q0_reg_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_8__2
       (.I0(q0_reg_1[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[2]),
        .O(q0_reg_i_8__2_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_9__2
       (.I0(q0_reg_1[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_2[1]),
        .O(q0_reg_i_9__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_2_reg_1250[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(x_assign_1_fu_836_p3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_46_reg_1117[1]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_46_reg_1117[2]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_46_reg_1117[3]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_6_reg_1297[1]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .O(q0_reg_0[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_6_reg_1297[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[0]),
        .I2(DOBDO[6]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_6_reg_1297[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_6_reg_1297[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1291[2]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(x_assign_1_fu_836_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1291[3]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(x_assign_1_fu_836_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_22_reg_1054[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(x_assign_22_fu_468_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_22_reg_1054[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(x_assign_22_fu_468_p3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_22_reg_1054[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(x_assign_22_fu_468_p3[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    D,
    q0_reg_0,
    q0_reg_1,
    x_assign_9_fu_718_p3,
    q0_reg_2,
    ap_clk,
    clefia_s1_ce0,
    q0_reg_3,
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1,
    q0_reg_4,
    q0_reg_5,
    x_assign_26_reg_1111,
    \xor_ln124_650_reg_1148_reg[4] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]D;
  output [2:0]q0_reg_0;
  output [2:0]q0_reg_1;
  output [2:0]x_assign_9_fu_718_p3;
  output [3:0]q0_reg_2;
  input ap_clk;
  input clefia_s1_ce0;
  input [7:0]q0_reg_3;
  input grp_ClefiaF0Xor_1_fu_1074_ap_start_reg;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_4;
  input [7:0]q0_reg_5;
  input [4:0]x_assign_26_reg_1111;
  input [2:0]\xor_ln124_650_reg_1148_reg[4] ;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s1_ce0;
  wire clefia_s1_ce0_0;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg;
  wire [2:0]q0_reg_0;
  wire [2:0]q0_reg_1;
  wire [3:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire [7:0]q0_reg_5;
  wire [7:0]sel;
  wire [4:0]x_assign_26_reg_1111;
  wire [2:0]x_assign_9_fu_718_p3;
  wire [2:0]\xor_ln124_650_reg_1148_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_319/grp_ClefiaGfn8_1_fu_3071/grp_ClefiaF0Xor_1_fu_1074/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce0_0),
        .ENBWREN(clefia_s1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    q0_reg_i_1
       (.I0(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_ce0_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_10__0
       (.I0(q0_reg_4[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[0]),
        .O(sel[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_3__0
       (.I0(q0_reg_4[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[7]),
        .O(sel[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_4__0
       (.I0(q0_reg_4[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[6]),
        .O(sel[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_5__0
       (.I0(q0_reg_4[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[5]),
        .O(sel[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_6__0
       (.I0(q0_reg_4[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[4]),
        .O(sel[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_7__0
       (.I0(q0_reg_4[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[3]),
        .O(sel[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_8__0
       (.I0(q0_reg_4[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[2]),
        .O(sel[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_9__0
       (.I0(q0_reg_4[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[1]),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_22_reg_1276[1]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .O(q0_reg_2[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_22_reg_1276[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[0]),
        .I2(DOBDO[6]),
        .O(q0_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_22_reg_1276[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(q0_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_22_reg_1276[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q0_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_65_reg_1091[1]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_65_reg_1091[2]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_65_reg_1091[3]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_27_reg_1132[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_9_reg_1270[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(x_assign_9_fu_718_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_9_reg_1270[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(x_assign_9_fu_718_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_9_reg_1270[4]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(x_assign_9_fu_718_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1085[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1085[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(q0_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_650_reg_1148[0]_i_1 
       (.I0(x_assign_26_reg_1111[4]),
        .I1(DOADO[6]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_650_reg_1148[1]_i_1 
       (.I0(x_assign_26_reg_1111[0]),
        .I1(DOADO[7]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_650_reg_1148[2]_i_1 
       (.I0(\xor_ln124_650_reg_1148_reg[4] [0]),
        .I1(DOADO[0]),
        .I2(DOADO[6]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_650_reg_1148[3]_i_1 
       (.I0(\xor_ln124_650_reg_1148_reg[4] [1]),
        .I1(DOADO[7]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_650_reg_1148[4]_i_1 
       (.I0(\xor_ln124_650_reg_1148_reg[4] [2]),
        .I1(DOADO[7]),
        .I2(DOADO[2]),
        .I3(DOADO[6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_650_reg_1148[5]_i_1 
       (.I0(x_assign_26_reg_1111[1]),
        .I1(DOADO[3]),
        .I2(DOADO[7]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_650_reg_1148[6]_i_1 
       (.I0(x_assign_26_reg_1111[2]),
        .I1(DOADO[4]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_650_reg_1148[7]_i_1 
       (.I0(x_assign_26_reg_1111[3]),
        .I1(DOADO[5]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R_12
   (q0_reg_0,
    q0_reg_1,
    clefia_s0_ce0_0,
    \src_6_read_2_reg_770_pp0_iter1_reg_reg[7] ,
    q0_reg_2,
    q0_reg_3,
    ap_clk,
    clefia_s0_ce0,
    q0_reg_4,
    Q,
    ap_enable_reg_pp0_iter1,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    \fin_2_reg_1239_reg[7] ,
    \fin_2_reg_1239_reg[7]_0 ,
    D,
    \fin_2_reg_1239_reg[7]_1 ,
    \fin_2_reg_1239_reg[4] ,
    \fin_0_reg_1227_reg[4] ,
    \fin_0_reg_1227_reg[4]_0 );
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output clefia_s0_ce0_0;
  output [6:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] ;
  output [2:0]q0_reg_2;
  output [2:0]q0_reg_3;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]q0_reg_4;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_5;
  input [7:0]q0_reg_6;
  input [7:0]q0_reg_7;
  input [6:0]\fin_2_reg_1239_reg[7] ;
  input [6:0]\fin_2_reg_1239_reg[7]_0 ;
  input [5:0]D;
  input [6:0]\fin_2_reg_1239_reg[7]_1 ;
  input [2:0]\fin_2_reg_1239_reg[4] ;
  input [2:0]\fin_0_reg_1227_reg[4] ;
  input [2:0]\fin_0_reg_1227_reg[4]_0 ;

  wire [5:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [2:0]\fin_0_reg_1227_reg[4] ;
  wire [2:0]\fin_0_reg_1227_reg[4]_0 ;
  wire [2:0]\fin_2_reg_1239_reg[4] ;
  wire [6:0]\fin_2_reg_1239_reg[7] ;
  wire [6:0]\fin_2_reg_1239_reg[7]_0 ;
  wire [6:0]\fin_2_reg_1239_reg[7]_1 ;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [2:0]q0_reg_2;
  wire [2:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire [7:0]q0_reg_5;
  wire [7:0]q0_reg_6;
  wire [7:0]q0_reg_7;
  wire q0_reg_i_1__4_n_0;
  wire q0_reg_i_2__6_n_0;
  wire q0_reg_i_3__6_n_0;
  wire q0_reg_i_4__6_n_0;
  wire q0_reg_i_5__6_n_0;
  wire q0_reg_i_6__6_n_0;
  wire q0_reg_i_7__6_n_0;
  wire q0_reg_i_8__6_n_0;
  wire [6:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_reg_1227[2]_i_1 
       (.I0(D[0]),
        .I1(\fin_0_reg_1227_reg[4] [0]),
        .I2(\fin_2_reg_1239_reg[7]_1 [2]),
        .I3(q0_reg_0[1]),
        .I4(q0_reg_0[7]),
        .I5(\fin_0_reg_1227_reg[4]_0 [0]),
        .O(q0_reg_2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_reg_1227[3]_i_1 
       (.I0(D[1]),
        .I1(\fin_0_reg_1227_reg[4] [1]),
        .I2(\fin_2_reg_1239_reg[7]_1 [3]),
        .I3(q0_reg_0[2]),
        .I4(q0_reg_0[7]),
        .I5(\fin_0_reg_1227_reg[4]_0 [1]),
        .O(q0_reg_2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_reg_1227[4]_i_1 
       (.I0(D[2]),
        .I1(\fin_0_reg_1227_reg[4] [2]),
        .I2(\fin_2_reg_1239_reg[7]_1 [4]),
        .I3(q0_reg_0[3]),
        .I4(q0_reg_0[7]),
        .I5(\fin_0_reg_1227_reg[4]_0 [2]),
        .O(q0_reg_2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_1239[0]_i_1 
       (.I0(\fin_2_reg_1239_reg[7] [0]),
        .I1(\fin_2_reg_1239_reg[7]_0 [0]),
        .I2(D[4]),
        .I3(q0_reg_0[6]),
        .I4(\fin_2_reg_1239_reg[7]_1 [0]),
        .I5(q0_reg_0[7]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_1239[1]_i_1 
       (.I0(\fin_2_reg_1239_reg[7] [1]),
        .I1(\fin_2_reg_1239_reg[7]_0 [1]),
        .I2(D[5]),
        .I3(q0_reg_0[7]),
        .I4(\fin_2_reg_1239_reg[7]_1 [1]),
        .I5(q0_reg_0[0]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_1239[2]_i_1 
       (.I0(\fin_2_reg_1239_reg[7] [2]),
        .I1(\fin_2_reg_1239_reg[7]_0 [2]),
        .I2(\fin_2_reg_1239_reg[4] [0]),
        .I3(\fin_2_reg_1239_reg[7]_1 [2]),
        .I4(q0_reg_0[1]),
        .I5(q0_reg_0[7]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_1239[3]_i_1 
       (.I0(\fin_2_reg_1239_reg[7] [3]),
        .I1(\fin_2_reg_1239_reg[7]_0 [3]),
        .I2(\fin_2_reg_1239_reg[4] [1]),
        .I3(\fin_2_reg_1239_reg[7]_1 [3]),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_0[7]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_1239[4]_i_1 
       (.I0(\fin_2_reg_1239_reg[7] [4]),
        .I1(\fin_2_reg_1239_reg[7]_0 [4]),
        .I2(\fin_2_reg_1239_reg[4] [2]),
        .I3(\fin_2_reg_1239_reg[7]_1 [4]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_0[7]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_1239[6]_i_1 
       (.I0(\fin_2_reg_1239_reg[7] [5]),
        .I1(\fin_2_reg_1239_reg[7]_0 [5]),
        .I2(D[2]),
        .I3(q0_reg_0[4]),
        .I4(\fin_2_reg_1239_reg[7]_1 [5]),
        .I5(q0_reg_0[5]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_2_reg_1239[7]_i_1 
       (.I0(\fin_2_reg_1239_reg[7] [6]),
        .I1(\fin_2_reg_1239_reg[7]_0 [6]),
        .I2(D[3]),
        .I3(q0_reg_0[5]),
        .I4(\fin_2_reg_1239_reg[7]_1 [6]),
        .I5(q0_reg_0[6]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaEncrypt_1_fu_355/grp_ClefiaGfn4_1_fu_535/grp_ClefiaF0Xor_fu_428/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_1__4_n_0,q0_reg_i_2__6_n_0,q0_reg_i_3__6_n_0,q0_reg_i_4__6_n_0,q0_reg_i_5__6_n_0,q0_reg_i_6__6_n_0,q0_reg_i_7__6_n_0,q0_reg_i_8__6_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hE0)) 
    q0_reg_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_ce0_0));
  LUT4 #(
    .INIT(16'h47B8)) 
    q0_reg_i_1__4
       (.I0(q0_reg_5[7]),
        .I1(Q[1]),
        .I2(q0_reg_6[7]),
        .I3(q0_reg_7[7]),
        .O(q0_reg_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h47B8)) 
    q0_reg_i_2__6
       (.I0(q0_reg_5[6]),
        .I1(Q[1]),
        .I2(q0_reg_6[6]),
        .I3(q0_reg_7[6]),
        .O(q0_reg_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h47B8)) 
    q0_reg_i_3__6
       (.I0(q0_reg_5[5]),
        .I1(Q[1]),
        .I2(q0_reg_6[5]),
        .I3(q0_reg_7[5]),
        .O(q0_reg_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h47B8)) 
    q0_reg_i_4__6
       (.I0(q0_reg_5[4]),
        .I1(Q[1]),
        .I2(q0_reg_6[4]),
        .I3(q0_reg_7[4]),
        .O(q0_reg_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h47B8)) 
    q0_reg_i_5__6
       (.I0(q0_reg_5[3]),
        .I1(Q[1]),
        .I2(q0_reg_6[3]),
        .I3(q0_reg_7[3]),
        .O(q0_reg_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h47B8)) 
    q0_reg_i_6__6
       (.I0(q0_reg_5[2]),
        .I1(Q[1]),
        .I2(q0_reg_6[2]),
        .I3(q0_reg_7[2]),
        .O(q0_reg_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h47B8)) 
    q0_reg_i_7__6
       (.I0(q0_reg_5[1]),
        .I1(Q[1]),
        .I2(q0_reg_6[1]),
        .I3(q0_reg_7[1]),
        .O(q0_reg_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h47B8)) 
    q0_reg_i_8__6
       (.I0(q0_reg_5[0]),
        .I1(Q[1]),
        .I2(q0_reg_6[0]),
        .I3(q0_reg_7[0]),
        .O(q0_reg_i_8__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_30_reg_855[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(q0_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_30_reg_855[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(q0_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_30_reg_855[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(q0_reg_3[2]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R_16
   (q0_reg_0,
    q0_reg_1,
    clefia_s0_ce0_0,
    \src_6_read_2_reg_770_pp0_iter1_reg_reg[7] ,
    q0_reg_2,
    q0_reg_3,
    ap_clk,
    clefia_s0_ce0,
    q0_reg_4,
    Q,
    ap_enable_reg_pp0_iter1,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    \fin_10_reg_1273_reg[7] ,
    \fin_10_reg_1273_reg[7]_0 ,
    D,
    \fin_10_reg_1273_reg[7]_1 ,
    \fin_10_reg_1273_reg[4] ,
    \fin_8_reg_1261_reg[4] ,
    \fin_8_reg_1261_reg[4]_0 );
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output clefia_s0_ce0_0;
  output [6:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] ;
  output [2:0]q0_reg_2;
  output [2:0]q0_reg_3;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]q0_reg_4;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_5;
  input [7:0]q0_reg_6;
  input [7:0]q0_reg_7;
  input [6:0]\fin_10_reg_1273_reg[7] ;
  input [6:0]\fin_10_reg_1273_reg[7]_0 ;
  input [5:0]D;
  input [6:0]\fin_10_reg_1273_reg[7]_1 ;
  input [2:0]\fin_10_reg_1273_reg[4] ;
  input [2:0]\fin_8_reg_1261_reg[4] ;
  input [2:0]\fin_8_reg_1261_reg[4]_0 ;

  wire [5:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [2:0]\fin_10_reg_1273_reg[4] ;
  wire [6:0]\fin_10_reg_1273_reg[7] ;
  wire [6:0]\fin_10_reg_1273_reg[7]_0 ;
  wire [6:0]\fin_10_reg_1273_reg[7]_1 ;
  wire [2:0]\fin_8_reg_1261_reg[4] ;
  wire [2:0]\fin_8_reg_1261_reg[4]_0 ;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [2:0]q0_reg_2;
  wire [2:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire [7:0]q0_reg_5;
  wire [7:0]q0_reg_6;
  wire [7:0]q0_reg_7;
  wire q0_reg_i_1__6_n_0;
  wire q0_reg_i_2__8_n_0;
  wire q0_reg_i_3__8_n_0;
  wire q0_reg_i_4__8_n_0;
  wire q0_reg_i_5__8_n_0;
  wire q0_reg_i_6__8_n_0;
  wire q0_reg_i_7__8_n_0;
  wire q0_reg_i_8__8_n_0;
  wire [6:0]\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_10_reg_1273[0]_i_1 
       (.I0(\fin_10_reg_1273_reg[7] [0]),
        .I1(\fin_10_reg_1273_reg[7]_0 [0]),
        .I2(D[4]),
        .I3(q0_reg_0[6]),
        .I4(\fin_10_reg_1273_reg[7]_1 [0]),
        .I5(q0_reg_0[7]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_10_reg_1273[1]_i_1 
       (.I0(\fin_10_reg_1273_reg[7] [1]),
        .I1(\fin_10_reg_1273_reg[7]_0 [1]),
        .I2(D[5]),
        .I3(q0_reg_0[7]),
        .I4(\fin_10_reg_1273_reg[7]_1 [1]),
        .I5(q0_reg_0[0]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_10_reg_1273[2]_i_1 
       (.I0(\fin_10_reg_1273_reg[7] [2]),
        .I1(\fin_10_reg_1273_reg[7]_0 [2]),
        .I2(\fin_10_reg_1273_reg[4] [0]),
        .I3(\fin_10_reg_1273_reg[7]_1 [2]),
        .I4(q0_reg_0[1]),
        .I5(q0_reg_0[7]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_10_reg_1273[3]_i_1 
       (.I0(\fin_10_reg_1273_reg[7] [3]),
        .I1(\fin_10_reg_1273_reg[7]_0 [3]),
        .I2(\fin_10_reg_1273_reg[4] [1]),
        .I3(\fin_10_reg_1273_reg[7]_1 [3]),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_0[7]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_10_reg_1273[4]_i_1 
       (.I0(\fin_10_reg_1273_reg[7] [4]),
        .I1(\fin_10_reg_1273_reg[7]_0 [4]),
        .I2(\fin_10_reg_1273_reg[4] [2]),
        .I3(\fin_10_reg_1273_reg[7]_1 [4]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_0[7]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_10_reg_1273[6]_i_1 
       (.I0(\fin_10_reg_1273_reg[7] [5]),
        .I1(\fin_10_reg_1273_reg[7]_0 [5]),
        .I2(D[2]),
        .I3(q0_reg_0[4]),
        .I4(\fin_10_reg_1273_reg[7]_1 [5]),
        .I5(q0_reg_0[5]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_10_reg_1273[7]_i_1 
       (.I0(\fin_10_reg_1273_reg[7] [6]),
        .I1(\fin_10_reg_1273_reg[7]_0 [6]),
        .I2(D[3]),
        .I3(q0_reg_0[5]),
        .I4(\fin_10_reg_1273_reg[7]_1 [6]),
        .I5(q0_reg_0[6]),
        .O(\src_6_read_2_reg_770_pp0_iter1_reg_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_reg_1261[2]_i_1 
       (.I0(D[0]),
        .I1(\fin_8_reg_1261_reg[4] [0]),
        .I2(\fin_10_reg_1273_reg[7]_1 [2]),
        .I3(q0_reg_0[1]),
        .I4(q0_reg_0[7]),
        .I5(\fin_8_reg_1261_reg[4]_0 [0]),
        .O(q0_reg_2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_reg_1261[3]_i_1 
       (.I0(D[1]),
        .I1(\fin_8_reg_1261_reg[4] [1]),
        .I2(\fin_10_reg_1273_reg[7]_1 [3]),
        .I3(q0_reg_0[2]),
        .I4(q0_reg_0[7]),
        .I5(\fin_8_reg_1261_reg[4]_0 [1]),
        .O(q0_reg_2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_reg_1261[4]_i_1 
       (.I0(D[2]),
        .I1(\fin_8_reg_1261_reg[4] [2]),
        .I2(\fin_10_reg_1273_reg[7]_1 [4]),
        .I3(q0_reg_0[3]),
        .I4(q0_reg_0[7]),
        .I5(\fin_8_reg_1261_reg[4]_0 [2]),
        .O(q0_reg_2[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaDecrypt_1_fu_370/grp_ClefiaGfn4Inv_fu_514/grp_ClefiaF0Xor_fu_434/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_1__6_n_0,q0_reg_i_2__8_n_0,q0_reg_i_3__8_n_0,q0_reg_i_4__8_n_0,q0_reg_i_5__8_n_0,q0_reg_i_6__8_n_0,q0_reg_i_7__8_n_0,q0_reg_i_8__8_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hC8)) 
    q0_reg_i_1__5
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .O(clefia_s0_ce0_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_1__6
       (.I0(q0_reg_5[7]),
        .I1(q0_reg_6[7]),
        .I2(Q[1]),
        .I3(q0_reg_7[7]),
        .O(q0_reg_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_2__8
       (.I0(q0_reg_5[6]),
        .I1(q0_reg_6[6]),
        .I2(Q[1]),
        .I3(q0_reg_7[6]),
        .O(q0_reg_i_2__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_3__8
       (.I0(q0_reg_5[5]),
        .I1(q0_reg_6[5]),
        .I2(Q[1]),
        .I3(q0_reg_7[5]),
        .O(q0_reg_i_3__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_4__8
       (.I0(q0_reg_5[4]),
        .I1(q0_reg_6[4]),
        .I2(Q[1]),
        .I3(q0_reg_7[4]),
        .O(q0_reg_i_4__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_5__8
       (.I0(q0_reg_5[3]),
        .I1(q0_reg_6[3]),
        .I2(Q[1]),
        .I3(q0_reg_7[3]),
        .O(q0_reg_i_5__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_6__8
       (.I0(q0_reg_5[2]),
        .I1(q0_reg_6[2]),
        .I2(Q[1]),
        .I3(q0_reg_7[2]),
        .O(q0_reg_i_6__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_7__8
       (.I0(q0_reg_5[1]),
        .I1(q0_reg_6[1]),
        .I2(Q[1]),
        .I3(q0_reg_7[1]),
        .O(q0_reg_i_7__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_8__8
       (.I0(q0_reg_5[0]),
        .I1(q0_reg_6[0]),
        .I2(Q[1]),
        .I3(q0_reg_7[0]),
        .O(q0_reg_i_8__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_30_reg_855[2]_i_1__0 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(q0_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_30_reg_855[3]_i_1__0 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(q0_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_30_reg_855[4]_i_1__0 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(q0_reg_3[2]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R_7
   (DOADO,
    DOBDO,
    D,
    q0_reg_0,
    q0_reg_1,
    x_assign_4_fu_468_p3,
    q0_reg_2,
    ap_clk,
    clefia_s1_ce0,
    q0_reg_3,
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1,
    q0_reg_4,
    q0_reg_5,
    x_assign_20_reg_1111,
    \xor_ln124_611_reg_1148_reg[4] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]D;
  output [2:0]q0_reg_0;
  output [2:0]q0_reg_1;
  output [2:0]x_assign_4_fu_468_p3;
  output [3:0]q0_reg_2;
  input ap_clk;
  input clefia_s1_ce0;
  input [7:0]q0_reg_3;
  input grp_ClefiaF0Xor_2_fu_1075_ap_start_reg;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_4;
  input [7:0]q0_reg_5;
  input [4:0]x_assign_20_reg_1111;
  input [2:0]\xor_ln124_611_reg_1148_reg[4] ;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s1_ce0;
  wire clefia_s1_ce0_0;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg;
  wire [2:0]q0_reg_0;
  wire [2:0]q0_reg_1;
  wire [3:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire [7:0]q0_reg_5;
  wire [7:0]sel;
  wire [4:0]x_assign_20_reg_1111;
  wire [2:0]x_assign_4_fu_468_p3;
  wire [2:0]\xor_ln124_611_reg_1148_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_331/grp_ClefiaGfn8_fu_2681/grp_ClefiaF0Xor_2_fu_1075/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce0_0),
        .ENBWREN(clefia_s1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_10__4
       (.I0(q0_reg_4[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[0]),
        .O(sel[0]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    q0_reg_i_1__1
       (.I0(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_ce0_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_3__3
       (.I0(q0_reg_4[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[7]),
        .O(sel[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_4__3
       (.I0(q0_reg_4[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[6]),
        .O(sel[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_5__3
       (.I0(q0_reg_4[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[5]),
        .O(sel[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_6__3
       (.I0(q0_reg_4[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[4]),
        .O(sel[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_7__3
       (.I0(q0_reg_4[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[3]),
        .O(sel[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_8__3
       (.I0(q0_reg_4[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[2]),
        .O(sel[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_9__3
       (.I0(q0_reg_4[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_5[1]),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_11_reg_1276[1]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .O(q0_reg_2[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_11_reg_1276[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[0]),
        .I2(DOBDO[6]),
        .O(q0_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_11_reg_1276[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(q0_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_11_reg_1276[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q0_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_51_reg_1091[1]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_51_reg_1091[2]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_51_reg_1091[3]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_1132[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1085[2]_i_1__0 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1085[3]_i_1__0 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1270[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(x_assign_4_fu_468_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1270[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(x_assign_4_fu_468_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1270[4]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(x_assign_4_fu_468_p3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_611_reg_1148[0]_i_1 
       (.I0(x_assign_20_reg_1111[4]),
        .I1(DOADO[6]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_611_reg_1148[1]_i_1 
       (.I0(x_assign_20_reg_1111[0]),
        .I1(DOADO[7]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_611_reg_1148[2]_i_1 
       (.I0(\xor_ln124_611_reg_1148_reg[4] [0]),
        .I1(DOADO[0]),
        .I2(DOADO[6]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_611_reg_1148[3]_i_1 
       (.I0(\xor_ln124_611_reg_1148_reg[4] [1]),
        .I1(DOADO[7]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_611_reg_1148[4]_i_1 
       (.I0(\xor_ln124_611_reg_1148_reg[4] [2]),
        .I1(DOADO[7]),
        .I2(DOADO[2]),
        .I3(DOADO[6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_611_reg_1148[5]_i_1 
       (.I0(x_assign_20_reg_1111[1]),
        .I1(DOADO[3]),
        .I2(DOADO[7]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_611_reg_1148[6]_i_1 
       (.I0(x_assign_20_reg_1111[2]),
        .I1(DOADO[4]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_611_reg_1148[7]_i_1 
       (.I0(x_assign_20_reg_1111[3]),
        .I1(DOADO[5]),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2
   (DOBDO,
    q0_reg,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \ap_CS_fsm_reg[170] ,
    ADDRARDADDR,
    con192_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[69] ,
    DIADI,
    DIBDI,
    \rk_offset_read_reg_962_reg[7]_0 ,
    \ap_CS_fsm_reg[616] ,
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_reg,
    \reg_297_reg[7]_0 ,
    \src_load_10_reg_1029_reg[7]_0 ,
    x_assign_4_fu_468_p3,
    q0_reg_0,
    x_assign_1_fu_836_p3,
    q0_reg_1,
    ap_rst_n_inv,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    clefia_s1_ce0,
    q0_reg_2,
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg,
    ap_rst_n,
    \src_load_10_reg_1029_reg[7]_1 ,
    DOADO,
    \rk_offset_read_reg_962_reg[7]_1 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    grp_ClefiaF1Xor_4_fu_1114_src_address1,
    q0_reg_3,
    q0_reg_4,
    E,
    q0_reg_5,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    grp_ClefiaF1Xor_4_fu_1114_dst_address1,
    ram_reg_15,
    grp_ClefiaF1Xor_4_fu_1114_dst_d1,
    grp_ClefiaF1Xor_4_fu_1114_dst_d0,
    q0_reg_6,
    grp_ClefiaF1Xor_4_fu_1114_rk_address0,
    D,
    q0_reg_7,
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg0,
    \x_reg_1009_reg[7]_0 ,
    \reg_308_reg[7]_0 ,
    \x_15_reg_1070_reg[7]_0 ,
    \reg_297_reg[7]_1 );
  output [7:0]DOBDO;
  output [7:0]q0_reg;
  output [0:0]Q;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [1:0]ap_enable_reg_pp0_iter2_reg_0;
  output \ap_CS_fsm_reg[170] ;
  output [0:0]ADDRARDADDR;
  output con192_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[69] ;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output [6:0]\rk_offset_read_reg_962_reg[7]_0 ;
  output \ap_CS_fsm_reg[616] ;
  output grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_reg;
  output [7:0]\reg_297_reg[7]_0 ;
  output [7:0]\src_load_10_reg_1029_reg[7]_0 ;
  output [2:0]x_assign_4_fu_468_p3;
  output [3:0]q0_reg_0;
  output [2:0]x_assign_1_fu_836_p3;
  output [3:0]q0_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce0;
  input [7:0]q0_reg_2;
  input grp_ClefiaF0Xor_2_fu_1075_ap_start_reg;
  input ap_rst_n;
  input [7:0]\src_load_10_reg_1029_reg[7]_1 ;
  input [7:0]DOADO;
  input [17:0]\rk_offset_read_reg_962_reg[7]_1 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]grp_ClefiaF1Xor_4_fu_1114_src_address1;
  input q0_reg_3;
  input q0_reg_4;
  input [0:0]E;
  input q0_reg_5;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input [0:0]grp_ClefiaF1Xor_4_fu_1114_dst_address1;
  input ram_reg_15;
  input [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d1;
  input [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d0;
  input q0_reg_6;
  input [5:0]grp_ClefiaF1Xor_4_fu_1114_rk_address0;
  input [3:0]D;
  input [1:0]q0_reg_7;
  input grp_ClefiaF0Xor_2_fu_1075_ap_start_reg0;
  input [7:0]\x_reg_1009_reg[7]_0 ;
  input [7:0]\reg_308_reg[7]_0 ;
  input [7:0]\x_15_reg_1070_reg[7]_0 ;
  input [7:0]\reg_297_reg[7]_1 ;

  wire [0:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[170] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[616] ;
  wire [0:0]\ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire [1:0]ap_enable_reg_pp0_iter2_reg_0;
  wire [4:4]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[4]_i_1__1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce0111_out;
  wire ce012_out;
  wire clefia_s0_U_n_19;
  wire clefia_s0_U_n_20;
  wire clefia_s0_U_n_21;
  wire clefia_s0_ce0;
  wire clefia_s1_U_n_27;
  wire clefia_s1_U_n_28;
  wire clefia_s1_U_n_29;
  wire clefia_s1_address01;
  wire clefia_s1_ce0;
  wire con192_ce0;
  wire [4:4]dst_offset_read_reg_994;
  wire [4:4]dst_offset_read_reg_994_pp0_iter1_reg;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_ready;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg0;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_reg;
  wire [4:4]grp_ClefiaF0Xor_2_fu_1075_dst_address1;
  wire [7:0]grp_ClefiaF0Xor_2_fu_1075_dst_d0;
  wire [7:0]grp_ClefiaF0Xor_2_fu_1075_dst_d1;
  wire grp_ClefiaF0Xor_2_fu_1075_dst_offset1;
  wire [4:4]grp_ClefiaF0Xor_2_fu_1075_src_address1;
  wire [0:0]grp_ClefiaF1Xor_4_fu_1114_dst_address1;
  wire [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d1;
  wire [5:0]grp_ClefiaF1Xor_4_fu_1114_rk_address0;
  wire [0:0]grp_ClefiaF1Xor_4_fu_1114_src_address1;
  wire [7:0]or_ln134_2_fu_874_p3;
  wire [4:2]or_ln134_s_fu_676_p3;
  wire [7:1]or_ln_fu_880_p3;
  wire [7:0]q0_reg;
  wire [3:0]q0_reg_0;
  wire [3:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire [1:0]q0_reg_7;
  wire [7:0]q0_reg__0;
  wire [7:0]q0_reg__0_0;
  wire q0_reg_i_10__2_n_0;
  wire q0_reg_i_13__8_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_126__3_n_0;
  wire ram_reg_i_127__1_n_0;
  wire ram_reg_i_128__2_n_0;
  wire ram_reg_i_132__1_n_0;
  wire ram_reg_i_133__1_n_0;
  wire ram_reg_i_136__2_n_0;
  wire ram_reg_i_137__1_n_0;
  wire ram_reg_i_138__4_n_0;
  wire ram_reg_i_140__2_n_0;
  wire ram_reg_i_141__1_n_0;
  wire ram_reg_i_144__3_n_0;
  wire ram_reg_i_145__1_n_0;
  wire ram_reg_i_148__3_n_0;
  wire ram_reg_i_149__1_n_0;
  wire ram_reg_i_152__3_n_0;
  wire ram_reg_i_153__2_n_0;
  wire ram_reg_i_156__2_n_0;
  wire ram_reg_i_157__2_n_0;
  wire ram_reg_i_160__2_n_0;
  wire ram_reg_i_161__2_n_0;
  wire ram_reg_i_164__3_n_0;
  wire ram_reg_i_165__3_n_0;
  wire ram_reg_i_168__2_n_0;
  wire ram_reg_i_169__2_n_0;
  wire ram_reg_i_172__2_n_0;
  wire ram_reg_i_173__2_n_0;
  wire ram_reg_i_176__1_n_0;
  wire ram_reg_i_177__1_n_0;
  wire ram_reg_i_180__2_n_0;
  wire ram_reg_i_181__1_n_0;
  wire ram_reg_i_184__1_n_0;
  wire ram_reg_i_185__1_n_0;
  wire ram_reg_i_188__1_n_0;
  wire ram_reg_i_189__1_n_0;
  wire ram_reg_i_192__1_n_0;
  wire ram_reg_i_28__3_n_0;
  wire ram_reg_i_31__2_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]\reg_297_reg[7]_1 ;
  wire [7:0]reg_308;
  wire reg_3080;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [7:3]rk_offset_read_reg_962;
  wire \rk_offset_read_reg_962[7]_i_1__0_n_0 ;
  wire [6:0]\rk_offset_read_reg_962_reg[7]_0 ;
  wire [17:0]\rk_offset_read_reg_962_reg[7]_1 ;
  wire [7:0]\src_load_10_reg_1029_reg[7]_0 ;
  wire [7:0]\src_load_10_reg_1029_reg[7]_1 ;
  wire [4:4]src_offset_read_reg_969;
  wire [4:4]src_offset_read_reg_969_pp0_iter1_reg;
  wire [3:1]trunc_ln134_50_reg_1060;
  wire [7:0]x_15_reg_1070;
  wire [7:0]\x_15_reg_1070_reg[7]_0 ;
  wire [2:0]x_assign_1_fu_836_p3;
  wire [7:0]x_assign_20_reg_1111;
  wire [4:2]x_assign_21_fu_716_p3;
  wire [7:0]x_assign_21_reg_1132;
  wire [4:2]x_assign_22_fu_468_p3;
  wire [7:0]x_assign_22_reg_1054;
  wire [3:1]x_assign_22_reg_1054_pp0_iter1_reg;
  wire [2:0]x_assign_4_fu_468_p3;
  wire [7:1]x_assign_s_reg_1085;
  wire [7:0]x_reg_1009;
  wire [7:0]\x_reg_1009_reg[7]_0 ;
  wire [7:0]xor_ln124_611_fu_786_p2;
  wire [7:0]xor_ln124_611_reg_1148;
  wire [7:0]z_13_reg_1075;
  wire [7:0]z_14_reg_1101;
  wire [7:0]z_15_reg_1127;
  wire z_15_reg_11270;
  wire [7:0]z_reg_1044;

  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__1
       (.I0(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_port_reg_dst_offset[4]_i_1__1 
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_offset1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I3(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[4]_i_1__1_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[4]_i_1__1_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R_6 clefia_s0_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D({clefia_s0_U_n_19,clefia_s0_U_n_20,clefia_s0_U_n_21}),
        .DOADO(q0_reg__0),
        .DOBDO(DOBDO),
        .Q({Q,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ClefiaF0Xor_2_fu_1075_ap_start_reg(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .q0_reg_0(q0_reg_1),
        .q0_reg_1(x_reg_1009),
        .q0_reg_2(reg_308),
        .x_assign_1_fu_836_p3(x_assign_1_fu_836_p3),
        .x_assign_22_fu_468_p3(x_assign_22_fu_468_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R_7 clefia_s1_U
       (.D(xor_ln124_611_fu_786_p2),
        .DOADO(q0_reg__0_0),
        .DOBDO(q0_reg),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s1_ce0(clefia_s1_ce0),
        .grp_ClefiaF0Xor_2_fu_1075_ap_start_reg(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .q0_reg_0(x_assign_21_fu_716_p3),
        .q0_reg_1({clefia_s1_U_n_27,clefia_s1_U_n_28,clefia_s1_U_n_29}),
        .q0_reg_2(q0_reg_0),
        .q0_reg_3(q0_reg_2),
        .q0_reg_4(reg_308),
        .q0_reg_5(x_15_reg_1070),
        .x_assign_20_reg_1111({x_assign_20_reg_1111[7:4],x_assign_20_reg_1111[0]}),
        .x_assign_4_fu_468_p3(x_assign_4_fu_468_p3),
        .\xor_ln124_611_reg_1148_reg[4] (or_ln134_s_fu_676_p3));
  FDRE \dst_offset_read_reg_994_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dst_offset_read_reg_994),
        .Q(dst_offset_read_reg_994_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_offset_read_reg_994_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_994),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_1
       (.I0(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg0),
        .O(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'hCAC0)) 
    q0_reg_i_10__2
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(q0_reg_i_10__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_13__8
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(Q),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(q0_reg_i_13__8_n_0));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF0E00)) 
    q0_reg_i_1__2
       (.I0(q0_reg_i_10__2_n_0),
        .I1(reg_3080),
        .I2(q0_reg_3),
        .I3(q0_reg_4),
        .I4(E),
        .I5(q0_reg_5),
        .O(con192_ce0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    q0_reg_i_2__4
       (.I0(q0_reg_6),
        .I1(q0_reg_i_13__8_n_0),
        .I2(rk_offset_read_reg_962[7]),
        .I3(q0_reg_4),
        .I4(grp_ClefiaF1Xor_4_fu_1114_rk_address0[5]),
        .O(\rk_offset_read_reg_962_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_3__4
       (.I0(D[3]),
        .I1(q0_reg_i_13__8_n_0),
        .I2(rk_offset_read_reg_962[6]),
        .I3(q0_reg_4),
        .I4(grp_ClefiaF1Xor_4_fu_1114_rk_address0[4]),
        .O(\rk_offset_read_reg_962_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_4__4
       (.I0(D[2]),
        .I1(q0_reg_i_13__8_n_0),
        .I2(rk_offset_read_reg_962[5]),
        .I3(q0_reg_4),
        .I4(grp_ClefiaF1Xor_4_fu_1114_rk_address0[3]),
        .O(\rk_offset_read_reg_962_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_5__4
       (.I0(D[1]),
        .I1(q0_reg_i_13__8_n_0),
        .I2(rk_offset_read_reg_962[4]),
        .I3(q0_reg_4),
        .I4(grp_ClefiaF1Xor_4_fu_1114_rk_address0[2]),
        .O(\rk_offset_read_reg_962_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_6__4
       (.I0(D[0]),
        .I1(q0_reg_i_13__8_n_0),
        .I2(rk_offset_read_reg_962[3]),
        .I3(q0_reg_4),
        .I4(grp_ClefiaF1Xor_4_fu_1114_rk_address0[1]),
        .O(\rk_offset_read_reg_962_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    q0_reg_i_8__4
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(q0_reg_4),
        .I3(q0_reg_7[1]),
        .I4(q0_reg_7[0]),
        .O(\rk_offset_read_reg_962_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    q0_reg_i_9__4
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(q0_reg_4),
        .I4(grp_ClefiaF1Xor_4_fu_1114_rk_address0[0]),
        .O(\rk_offset_read_reg_962_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    ram_reg_i_103__2
       (.I0(ram_reg_i_192__1_n_0),
        .I1(z_15_reg_11270),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00E4E4)) 
    ram_reg_i_107__2
       (.I0(ce0111_out),
        .I1(ap_port_reg_dst_offset),
        .I2(dst_offset_read_reg_994),
        .I3(dst_offset_read_reg_994_pp0_iter1_reg),
        .I4(ram_reg_i_126__3_n_0),
        .I5(ram_reg_i_192__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_address1));
  MUXF8 ram_reg_i_10__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d1[3]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d1[3]),
        .O(DIADI[3]),
        .S(ram_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_116__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter2_reg_0[1]));
  MUXF8 ram_reg_i_11__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d1[2]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d1[2]),
        .O(DIADI[2]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'hBABA3000AAAA3000)) 
    ram_reg_i_123__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_i_192__1_n_0),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_126__3
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_126__3_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_127__1
       (.I0(x_assign_s_reg_1085[7]),
        .I1(xor_ln124_611_reg_1148[7]),
        .I2(z_reg_1044[7]),
        .I3(x_assign_21_reg_1132[7]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(DOADO[7]),
        .O(ram_reg_i_127__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_128__2
       (.I0(DOADO[7]),
        .I1(x_assign_s_reg_1085[7]),
        .I2(x_assign_21_reg_1132[7]),
        .I3(z_14_reg_1101[7]),
        .I4(or_ln134_2_fu_874_p3[7]),
        .I5(or_ln_fu_880_p3[7]),
        .O(ram_reg_i_128__2_n_0));
  MUXF8 ram_reg_i_12__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d1[1]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d1[1]),
        .O(DIADI[1]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_132__1
       (.I0(or_ln_fu_880_p3[7]),
        .I1(xor_ln124_611_reg_1148[6]),
        .I2(z_reg_1044[6]),
        .I3(x_assign_21_reg_1132[6]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(DOADO[6]),
        .O(ram_reg_i_132__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_133__1
       (.I0(DOADO[6]),
        .I1(or_ln_fu_880_p3[7]),
        .I2(x_assign_21_reg_1132[6]),
        .I3(z_14_reg_1101[6]),
        .I4(or_ln134_2_fu_874_p3[6]),
        .I5(or_ln_fu_880_p3[6]),
        .O(ram_reg_i_133__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_136__2
       (.I0(or_ln_fu_880_p3[6]),
        .I1(xor_ln124_611_reg_1148[5]),
        .I2(z_reg_1044[5]),
        .I3(x_assign_21_reg_1132[5]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(DOADO[5]),
        .O(ram_reg_i_136__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_137__1
       (.I0(DOADO[5]),
        .I1(or_ln_fu_880_p3[6]),
        .I2(x_assign_21_reg_1132[5]),
        .I3(z_14_reg_1101[5]),
        .I4(or_ln134_2_fu_874_p3[5]),
        .I5(or_ln_fu_880_p3[5]),
        .O(ram_reg_i_137__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_i_138__4
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_i_138__4_n_0));
  MUXF8 ram_reg_i_13__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d1[0]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d1[0]),
        .O(DIADI[0]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_140__2
       (.I0(or_ln_fu_880_p3[5]),
        .I1(xor_ln124_611_reg_1148[4]),
        .I2(z_reg_1044[4]),
        .I3(x_assign_21_reg_1132[4]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(DOADO[4]),
        .O(ram_reg_i_140__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_141__1
       (.I0(DOADO[4]),
        .I1(or_ln_fu_880_p3[5]),
        .I2(x_assign_21_reg_1132[4]),
        .I3(z_14_reg_1101[4]),
        .I4(or_ln134_2_fu_874_p3[4]),
        .I5(or_ln_fu_880_p3[4]),
        .O(ram_reg_i_141__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_144__3
       (.I0(x_assign_s_reg_1085[3]),
        .I1(xor_ln124_611_reg_1148[3]),
        .I2(z_reg_1044[3]),
        .I3(x_assign_21_reg_1132[3]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(DOADO[3]),
        .O(ram_reg_i_144__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_145__1
       (.I0(DOADO[3]),
        .I1(x_assign_s_reg_1085[3]),
        .I2(x_assign_21_reg_1132[3]),
        .I3(z_14_reg_1101[3]),
        .I4(or_ln134_2_fu_874_p3[3]),
        .I5(or_ln_fu_880_p3[3]),
        .O(ram_reg_i_145__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_148__3
       (.I0(x_assign_s_reg_1085[2]),
        .I1(xor_ln124_611_reg_1148[2]),
        .I2(z_reg_1044[2]),
        .I3(x_assign_21_reg_1132[2]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(DOADO[2]),
        .O(ram_reg_i_148__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_149__1
       (.I0(DOADO[2]),
        .I1(x_assign_s_reg_1085[2]),
        .I2(x_assign_21_reg_1132[2]),
        .I3(z_14_reg_1101[2]),
        .I4(or_ln134_2_fu_874_p3[2]),
        .I5(or_ln_fu_880_p3[2]),
        .O(ram_reg_i_149__1_n_0));
  MUXF8 ram_reg_i_14__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d0[7]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d0[7]),
        .O(DIBDI[7]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_152__3
       (.I0(x_assign_s_reg_1085[1]),
        .I1(xor_ln124_611_reg_1148[1]),
        .I2(z_reg_1044[1]),
        .I3(x_assign_21_reg_1132[1]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(DOADO[1]),
        .O(ram_reg_i_152__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_153__2
       (.I0(DOADO[1]),
        .I1(x_assign_s_reg_1085[1]),
        .I2(x_assign_21_reg_1132[1]),
        .I3(z_14_reg_1101[1]),
        .I4(or_ln134_2_fu_874_p3[1]),
        .I5(or_ln_fu_880_p3[1]),
        .O(ram_reg_i_153__2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_156__2
       (.I0(or_ln_fu_880_p3[1]),
        .I1(xor_ln124_611_reg_1148[0]),
        .I2(z_reg_1044[0]),
        .I3(x_assign_21_reg_1132[0]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(DOADO[0]),
        .O(ram_reg_i_156__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_157__2
       (.I0(DOADO[0]),
        .I1(or_ln_fu_880_p3[1]),
        .I2(x_assign_21_reg_1132[0]),
        .I3(z_14_reg_1101[0]),
        .I4(or_ln134_2_fu_874_p3[0]),
        .I5(x_assign_s_reg_1085[7]),
        .O(ram_reg_i_157__2_n_0));
  MUXF8 ram_reg_i_15__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d0[6]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d0[6]),
        .O(DIBDI[6]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_160__2
       (.I0(x_assign_20_reg_1111[7]),
        .I1(x_assign_22_reg_1054[7]),
        .I2(xor_ln124_611_reg_1148[7]),
        .I3(z_13_reg_1075[7]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [7]),
        .O(ram_reg_i_160__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_161__2
       (.I0(x_assign_20_reg_1111[7]),
        .I1(z_15_reg_1127[7]),
        .I2(or_ln134_2_fu_874_p3[7]),
        .I3(or_ln_fu_880_p3[7]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [7]),
        .I5(or_ln134_2_fu_874_p3[0]),
        .O(ram_reg_i_161__2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_164__3
       (.I0(x_assign_20_reg_1111[6]),
        .I1(x_assign_22_reg_1054[6]),
        .I2(xor_ln124_611_reg_1148[6]),
        .I3(z_13_reg_1075[6]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [6]),
        .O(ram_reg_i_164__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_165__3
       (.I0(x_assign_20_reg_1111[6]),
        .I1(z_15_reg_1127[6]),
        .I2(or_ln134_2_fu_874_p3[6]),
        .I3(or_ln_fu_880_p3[6]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [6]),
        .I5(or_ln134_2_fu_874_p3[7]),
        .O(ram_reg_i_165__3_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_168__2
       (.I0(x_assign_20_reg_1111[5]),
        .I1(x_assign_22_reg_1054[5]),
        .I2(xor_ln124_611_reg_1148[5]),
        .I3(z_13_reg_1075[5]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [5]),
        .O(ram_reg_i_168__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_169__2
       (.I0(x_assign_20_reg_1111[5]),
        .I1(z_15_reg_1127[5]),
        .I2(or_ln134_2_fu_874_p3[5]),
        .I3(or_ln_fu_880_p3[5]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [5]),
        .I5(or_ln134_2_fu_874_p3[6]),
        .O(ram_reg_i_169__2_n_0));
  MUXF8 ram_reg_i_16__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d0[5]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d0[5]),
        .O(DIBDI[5]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_172__2
       (.I0(x_assign_20_reg_1111[4]),
        .I1(x_assign_22_reg_1054[4]),
        .I2(xor_ln124_611_reg_1148[4]),
        .I3(z_13_reg_1075[4]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [4]),
        .O(ram_reg_i_172__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_173__2
       (.I0(x_assign_20_reg_1111[4]),
        .I1(z_15_reg_1127[4]),
        .I2(or_ln134_2_fu_874_p3[4]),
        .I3(or_ln_fu_880_p3[4]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [4]),
        .I5(or_ln134_2_fu_874_p3[5]),
        .O(ram_reg_i_173__2_n_0));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    ram_reg_i_176__1
       (.I0(\src_load_10_reg_1029_reg[7]_1 [3]),
        .I1(ram_reg_i_192__1_n_0),
        .I2(x_assign_22_reg_1054[3]),
        .I3(x_assign_20_reg_1111[3]),
        .I4(z_13_reg_1075[3]),
        .I5(xor_ln124_611_reg_1148[3]),
        .O(ram_reg_i_176__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_177__1
       (.I0(x_assign_20_reg_1111[3]),
        .I1(z_15_reg_1127[3]),
        .I2(or_ln134_2_fu_874_p3[3]),
        .I3(or_ln_fu_880_p3[3]),
        .I4(x_assign_22_reg_1054_pp0_iter1_reg[3]),
        .I5(\src_load_10_reg_1029_reg[7]_1 [3]),
        .O(ram_reg_i_177__1_n_0));
  MUXF8 ram_reg_i_17__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d0[4]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d0[4]),
        .O(DIBDI[4]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    ram_reg_i_180__2
       (.I0(\src_load_10_reg_1029_reg[7]_1 [2]),
        .I1(ram_reg_i_192__1_n_0),
        .I2(x_assign_22_reg_1054[2]),
        .I3(x_assign_20_reg_1111[2]),
        .I4(z_13_reg_1075[2]),
        .I5(xor_ln124_611_reg_1148[2]),
        .O(ram_reg_i_180__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_181__1
       (.I0(x_assign_20_reg_1111[2]),
        .I1(z_15_reg_1127[2]),
        .I2(or_ln134_2_fu_874_p3[2]),
        .I3(or_ln_fu_880_p3[2]),
        .I4(x_assign_22_reg_1054_pp0_iter1_reg[2]),
        .I5(\src_load_10_reg_1029_reg[7]_1 [2]),
        .O(ram_reg_i_181__1_n_0));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    ram_reg_i_184__1
       (.I0(\src_load_10_reg_1029_reg[7]_1 [1]),
        .I1(ram_reg_i_192__1_n_0),
        .I2(x_assign_22_reg_1054[1]),
        .I3(x_assign_20_reg_1111[1]),
        .I4(z_13_reg_1075[1]),
        .I5(xor_ln124_611_reg_1148[1]),
        .O(ram_reg_i_184__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_185__1
       (.I0(x_assign_20_reg_1111[1]),
        .I1(z_15_reg_1127[1]),
        .I2(or_ln134_2_fu_874_p3[1]),
        .I3(or_ln_fu_880_p3[1]),
        .I4(x_assign_22_reg_1054_pp0_iter1_reg[1]),
        .I5(\src_load_10_reg_1029_reg[7]_1 [1]),
        .O(ram_reg_i_185__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_188__1
       (.I0(x_assign_20_reg_1111[0]),
        .I1(x_assign_22_reg_1054[0]),
        .I2(xor_ln124_611_reg_1148[0]),
        .I3(z_13_reg_1075[0]),
        .I4(ram_reg_i_192__1_n_0),
        .I5(\src_load_10_reg_1029_reg[7]_1 [0]),
        .O(ram_reg_i_188__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_189__1
       (.I0(x_assign_20_reg_1111[0]),
        .I1(z_15_reg_1127[0]),
        .I2(or_ln134_2_fu_874_p3[0]),
        .I3(x_assign_s_reg_1085[7]),
        .I4(\src_load_10_reg_1029_reg[7]_1 [0]),
        .I5(or_ln134_2_fu_874_p3[1]),
        .O(ram_reg_i_189__1_n_0));
  MUXF8 ram_reg_i_18__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d0[3]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d0[3]),
        .O(DIBDI[3]),
        .S(ram_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_192__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_192__1_n_0));
  MUXF8 ram_reg_i_19__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d0[2]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d0[2]),
        .O(DIBDI[2]),
        .S(ram_reg_14));
  MUXF8 ram_reg_i_20__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d0[1]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d0[1]),
        .O(DIBDI[1]),
        .S(ram_reg_14));
  MUXF8 ram_reg_i_21__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d0[0]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d0[0]),
        .O(DIBDI[0]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    ram_reg_i_23__3
       (.I0(q0_reg_i_10__2_n_0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(ram_reg_9),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000888000000080)) 
    ram_reg_i_28__3
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(grp_ClefiaF0Xor_2_fu_1075_src_address1),
        .I3(ram_reg_6),
        .I4(\rk_offset_read_reg_962_reg[7]_1 [0]),
        .I5(grp_ClefiaF1Xor_4_fu_1114_src_address1),
        .O(ram_reg_i_28__3_n_0));
  LUT5 #(
    .INIT(32'hD0FFFFFF)) 
    ram_reg_i_2__3
       (.I0(ram_reg_0),
        .I1(ram_reg_i_28__3_n_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h88888888A8AAAAAA)) 
    ram_reg_i_2__4
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .I2(\rk_offset_read_reg_962_reg[7]_1 [5]),
        .I3(ram_reg_12),
        .I4(ram_reg_i_31__2_n_0),
        .I5(ram_reg_13),
        .O(\ap_CS_fsm_reg[69] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF1FD)) 
    ram_reg_i_31__2
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_address1),
        .I1(ram_reg_14),
        .I2(\rk_offset_read_reg_962_reg[7]_1 [3]),
        .I3(grp_ClefiaF1Xor_4_fu_1114_dst_address1),
        .I4(ram_reg_15),
        .I5(\rk_offset_read_reg_962_reg[7]_1 [4]),
        .O(ram_reg_i_31__2_n_0));
  MUXF7 ram_reg_i_50__3
       (.I0(ram_reg_i_127__1_n_0),
        .I1(ram_reg_i_128__2_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d1[7]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_52__2
       (.I0(ram_reg_i_132__1_n_0),
        .I1(ram_reg_i_133__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d1[6]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_54__3
       (.I0(ram_reg_i_136__2_n_0),
        .I1(ram_reg_i_137__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d1[5]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_56__2
       (.I0(ram_reg_i_140__2_n_0),
        .I1(ram_reg_i_141__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d1[4]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_58__3
       (.I0(ram_reg_i_144__3_n_0),
        .I1(ram_reg_i_145__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d1[3]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_60__2
       (.I0(ram_reg_i_148__3_n_0),
        .I1(ram_reg_i_149__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d1[2]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_62__3
       (.I0(ram_reg_i_152__3_n_0),
        .I1(ram_reg_i_153__2_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d1[1]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_64__2
       (.I0(ram_reg_i_156__2_n_0),
        .I1(ram_reg_i_157__2_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d1[0]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_66__3
       (.I0(ram_reg_i_160__2_n_0),
        .I1(ram_reg_i_161__2_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d0[7]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_68__3
       (.I0(ram_reg_i_164__3_n_0),
        .I1(ram_reg_i_165__3_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d0[6]),
        .S(ram_reg_i_126__3_n_0));
  MUXF8 ram_reg_i_6__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d1[7]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d1[7]),
        .O(DIADI[7]),
        .S(ram_reg_14));
  MUXF7 ram_reg_i_70__3
       (.I0(ram_reg_i_168__2_n_0),
        .I1(ram_reg_i_169__2_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d0[5]),
        .S(ram_reg_i_126__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    ram_reg_i_71__2
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[2]_0 [1]));
  MUXF7 ram_reg_i_72__3
       (.I0(ram_reg_i_172__2_n_0),
        .I1(ram_reg_i_173__2_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d0[4]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_74__2
       (.I0(ram_reg_i_176__1_n_0),
        .I1(ram_reg_i_177__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d0[3]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_76__3
       (.I0(ram_reg_i_180__2_n_0),
        .I1(ram_reg_i_181__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d0[2]),
        .S(ram_reg_i_126__3_n_0));
  MUXF7 ram_reg_i_78__2
       (.I0(ram_reg_i_184__1_n_0),
        .I1(ram_reg_i_185__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d0[1]),
        .S(ram_reg_i_126__3_n_0));
  MUXF8 ram_reg_i_7__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d1[6]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d1[6]),
        .O(DIADI[6]),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'hFF00FF00FF00D8D8)) 
    ram_reg_i_80__3
       (.I0(ram_reg_i_138__4_n_0),
        .I1(src_offset_read_reg_969),
        .I2(grp_ClefiaF0Xor_2_fu_1075_dst_offset1),
        .I3(src_offset_read_reg_969_pp0_iter1_reg),
        .I4(z_15_reg_11270),
        .I5(ram_reg_i_192__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_src_address1));
  MUXF7 ram_reg_i_80__4
       (.I0(ram_reg_i_188__1_n_0),
        .I1(ram_reg_i_189__1_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_d0[0]),
        .S(ram_reg_i_126__3_n_0));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    ram_reg_i_82__2
       (.I0(ram_reg_i_126__3_n_0),
        .I1(ram_reg_i_192__1_n_0),
        .I2(reg_297),
        .I3(\rk_offset_read_reg_962_reg[7]_1 [8]),
        .I4(\rk_offset_read_reg_962_reg[7]_1 [1]),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[170] ));
  MUXF8 ram_reg_i_8__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d1[5]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d1[5]),
        .O(DIADI[5]),
        .S(ram_reg_14));
  MUXF8 ram_reg_i_9__3
       (.I0(grp_ClefiaF0Xor_2_fu_1075_dst_d1[4]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_dst_d1[4]),
        .O(DIADI[4]),
        .S(ram_reg_14));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    \reg_297[7]_i_1__1 
       (.I0(Q),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [0]),
        .Q(\reg_297_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [1]),
        .Q(\reg_297_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [2]),
        .Q(\reg_297_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [3]),
        .Q(\reg_297_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [4]),
        .Q(\reg_297_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [5]),
        .Q(\reg_297_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [6]),
        .Q(\reg_297_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [7]),
        .Q(\reg_297_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_308[7]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q),
        .O(reg_3080));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [7]),
        .Q(reg_308[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rk_offset_read_reg_962[7]_i_1__0 
       (.I0(\rk_offset_read_reg_962_reg[7]_1 [17]),
        .I1(\rk_offset_read_reg_962_reg[7]_1 [16]),
        .I2(\rk_offset_read_reg_962_reg[7]_1 [15]),
        .I3(\rk_offset_read_reg_962_reg[7]_1 [14]),
        .O(\rk_offset_read_reg_962[7]_i_1__0_n_0 ));
  FDRE \rk_offset_read_reg_962_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[0]),
        .Q(rk_offset_read_reg_962[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_962_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[1]),
        .Q(rk_offset_read_reg_962[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_962_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[2]),
        .Q(rk_offset_read_reg_962[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_962_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[3]),
        .Q(rk_offset_read_reg_962[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_962_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_962[7]_i_1__0_n_0 ),
        .Q(rk_offset_read_reg_962[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_load_10_reg_1029[7]_i_1__0 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .O(ce0111_out));
  FDRE \src_load_10_reg_1029_reg[0] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [0]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[1] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [1]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[2] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [2]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[3] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [3]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[4] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [4]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[5] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [5]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[6] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [6]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_10_reg_1029_reg[7] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1029_reg[7]_1 [7]),
        .Q(\src_load_10_reg_1029_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \src_offset_read_reg_969[4]_i_1__0 
       (.I0(\rk_offset_read_reg_962_reg[7]_1 [2]),
        .I1(\ap_CS_fsm_reg[616] ),
        .I2(\rk_offset_read_reg_962_reg[7]_1 [11]),
        .I3(\rk_offset_read_reg_962_reg[7]_1 [9]),
        .I4(\rk_offset_read_reg_962_reg[7]_1 [10]),
        .O(grp_ClefiaF0Xor_2_fu_1075_dst_offset1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \src_offset_read_reg_969[4]_i_2__0 
       (.I0(\rk_offset_read_reg_962_reg[7]_1 [17]),
        .I1(\rk_offset_read_reg_962_reg[7]_1 [12]),
        .I2(\rk_offset_read_reg_962_reg[7]_1 [15]),
        .I3(\rk_offset_read_reg_962_reg[7]_1 [13]),
        .I4(\rk_offset_read_reg_962_reg[7]_1 [6]),
        .I5(\rk_offset_read_reg_962_reg[7]_1 [7]),
        .O(\ap_CS_fsm_reg[616] ));
  FDRE \src_offset_read_reg_969_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(src_offset_read_reg_969),
        .Q(src_offset_read_reg_969_pp0_iter1_reg),
        .R(1'b0));
  FDRE \src_offset_read_reg_969_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(grp_ClefiaF0Xor_2_fu_1075_dst_offset1),
        .Q(src_offset_read_reg_969),
        .R(1'b0));
  FDRE \tmp_105_reg_1065_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1054[7]),
        .Q(or_ln134_2_fu_874_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_21),
        .Q(or_ln134_s_fu_676_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_20),
        .Q(or_ln134_s_fu_676_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_19),
        .Q(or_ln134_s_fu_676_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1054[0]),
        .Q(or_ln134_2_fu_874_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_50_reg_1060[1]),
        .Q(or_ln134_2_fu_874_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_50_reg_1060[2]),
        .Q(or_ln134_2_fu_874_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_50_reg_1060[3]),
        .Q(or_ln134_2_fu_874_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1054[4]),
        .Q(or_ln134_2_fu_874_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1054[5]),
        .Q(or_ln134_2_fu_874_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1054[6]),
        .Q(or_ln134_2_fu_874_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_21),
        .Q(trunc_ln134_50_reg_1060[1]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_20),
        .Q(trunc_ln134_50_reg_1060[2]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_19),
        .Q(trunc_ln134_50_reg_1060[3]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1091_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[7]),
        .Q(or_ln_fu_880_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1091_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(clefia_s1_U_n_29),
        .Q(or_ln_fu_880_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1091_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(clefia_s1_U_n_28),
        .Q(or_ln_fu_880_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1091_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(clefia_s1_U_n_27),
        .Q(or_ln_fu_880_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1091_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_21_fu_716_p3[4]),
        .Q(or_ln_fu_880_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1091_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[4]),
        .Q(or_ln_fu_880_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1091_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[5]),
        .Q(or_ln_fu_880_p3[7]),
        .R(1'b0));
  FDRE \x_15_reg_1070_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_15_reg_1070_reg[7]_0 [0]),
        .Q(x_15_reg_1070[0]),
        .R(1'b0));
  FDRE \x_15_reg_1070_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_15_reg_1070_reg[7]_0 [1]),
        .Q(x_15_reg_1070[1]),
        .R(1'b0));
  FDRE \x_15_reg_1070_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_15_reg_1070_reg[7]_0 [2]),
        .Q(x_15_reg_1070[2]),
        .R(1'b0));
  FDRE \x_15_reg_1070_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_15_reg_1070_reg[7]_0 [3]),
        .Q(x_15_reg_1070[3]),
        .R(1'b0));
  FDRE \x_15_reg_1070_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_15_reg_1070_reg[7]_0 [4]),
        .Q(x_15_reg_1070[4]),
        .R(1'b0));
  FDRE \x_15_reg_1070_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_15_reg_1070_reg[7]_0 [5]),
        .Q(x_15_reg_1070[5]),
        .R(1'b0));
  FDRE \x_15_reg_1070_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_15_reg_1070_reg[7]_0 [6]),
        .Q(x_15_reg_1070[6]),
        .R(1'b0));
  FDRE \x_15_reg_1070_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_15_reg_1070_reg[7]_0 [7]),
        .Q(x_15_reg_1070[7]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[7]),
        .Q(x_assign_20_reg_1111[0]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[0]),
        .Q(x_assign_20_reg_1111[1]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_22_fu_468_p3[2]),
        .Q(x_assign_20_reg_1111[2]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_22_fu_468_p3[3]),
        .Q(x_assign_20_reg_1111[3]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_22_fu_468_p3[4]),
        .Q(x_assign_20_reg_1111[4]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1111_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[4]),
        .Q(x_assign_20_reg_1111[5]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1111_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[5]),
        .Q(x_assign_20_reg_1111[6]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1111_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg__0[6]),
        .Q(x_assign_20_reg_1111[7]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1132_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[7]),
        .Q(x_assign_21_reg_1132[0]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1132_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[0]),
        .Q(x_assign_21_reg_1132[1]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1132_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_21_fu_716_p3[2]),
        .Q(x_assign_21_reg_1132[2]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1132_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_21_fu_716_p3[3]),
        .Q(x_assign_21_reg_1132[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1132_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_21_fu_716_p3[4]),
        .Q(x_assign_21_reg_1132[4]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1132_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[4]),
        .Q(x_assign_21_reg_1132[5]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1132_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[5]),
        .Q(x_assign_21_reg_1132[6]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1132_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg__0_0[6]),
        .Q(x_assign_21_reg_1132[7]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1054[1]),
        .Q(x_assign_22_reg_1054_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1054[2]),
        .Q(x_assign_22_reg_1054_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1054[3]),
        .Q(x_assign_22_reg_1054_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[7]),
        .Q(x_assign_22_reg_1054[0]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[0]),
        .Q(x_assign_22_reg_1054[1]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_fu_468_p3[2]),
        .Q(x_assign_22_reg_1054[2]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_fu_468_p3[3]),
        .Q(x_assign_22_reg_1054[3]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_fu_468_p3[4]),
        .Q(x_assign_22_reg_1054[4]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[4]),
        .Q(x_assign_22_reg_1054[5]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[5]),
        .Q(x_assign_22_reg_1054[6]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1054_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg__0[6]),
        .Q(x_assign_22_reg_1054[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[0]),
        .Q(x_assign_s_reg_1085[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1085_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_21_fu_716_p3[2]),
        .Q(x_assign_s_reg_1085[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1085_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_21_fu_716_p3[3]),
        .Q(x_assign_s_reg_1085[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1085_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg__0_0[6]),
        .Q(x_assign_s_reg_1085[7]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [0]),
        .Q(x_reg_1009[0]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [1]),
        .Q(x_reg_1009[1]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [2]),
        .Q(x_reg_1009[2]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [3]),
        .Q(x_reg_1009[3]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [4]),
        .Q(x_reg_1009[4]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [5]),
        .Q(x_reg_1009[5]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [6]),
        .Q(x_reg_1009[6]),
        .R(1'b0));
  FDRE \x_reg_1009_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1009_reg[7]_0 [7]),
        .Q(x_reg_1009[7]),
        .R(1'b0));
  FDRE \xor_ln124_611_reg_1148_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_611_fu_786_p2[0]),
        .Q(xor_ln124_611_reg_1148[0]),
        .R(1'b0));
  FDRE \xor_ln124_611_reg_1148_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_611_fu_786_p2[1]),
        .Q(xor_ln124_611_reg_1148[1]),
        .R(1'b0));
  FDRE \xor_ln124_611_reg_1148_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_611_fu_786_p2[2]),
        .Q(xor_ln124_611_reg_1148[2]),
        .R(1'b0));
  FDRE \xor_ln124_611_reg_1148_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_611_fu_786_p2[3]),
        .Q(xor_ln124_611_reg_1148[3]),
        .R(1'b0));
  FDRE \xor_ln124_611_reg_1148_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_611_fu_786_p2[4]),
        .Q(xor_ln124_611_reg_1148[4]),
        .R(1'b0));
  FDRE \xor_ln124_611_reg_1148_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_611_fu_786_p2[5]),
        .Q(xor_ln124_611_reg_1148[5]),
        .R(1'b0));
  FDRE \xor_ln124_611_reg_1148_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_611_fu_786_p2[6]),
        .Q(xor_ln124_611_reg_1148[6]),
        .R(1'b0));
  FDRE \xor_ln124_611_reg_1148_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_611_fu_786_p2[7]),
        .Q(xor_ln124_611_reg_1148[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_13_reg_1075[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ce012_out));
  FDRE \z_13_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[0]),
        .Q(z_13_reg_1075[0]),
        .R(1'b0));
  FDRE \z_13_reg_1075_reg[1] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[1]),
        .Q(z_13_reg_1075[1]),
        .R(1'b0));
  FDRE \z_13_reg_1075_reg[2] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[2]),
        .Q(z_13_reg_1075[2]),
        .R(1'b0));
  FDRE \z_13_reg_1075_reg[3] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[3]),
        .Q(z_13_reg_1075[3]),
        .R(1'b0));
  FDRE \z_13_reg_1075_reg[4] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[4]),
        .Q(z_13_reg_1075[4]),
        .R(1'b0));
  FDRE \z_13_reg_1075_reg[5] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[5]),
        .Q(z_13_reg_1075[5]),
        .R(1'b0));
  FDRE \z_13_reg_1075_reg[6] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[6]),
        .Q(z_13_reg_1075[6]),
        .R(1'b0));
  FDRE \z_13_reg_1075_reg[7] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg__0_0[7]),
        .Q(z_13_reg_1075[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_14_reg_1101[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_address01));
  FDRE \z_14_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[0]),
        .Q(z_14_reg_1101[0]),
        .R(1'b0));
  FDRE \z_14_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[1]),
        .Q(z_14_reg_1101[1]),
        .R(1'b0));
  FDRE \z_14_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[2]),
        .Q(z_14_reg_1101[2]),
        .R(1'b0));
  FDRE \z_14_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[3]),
        .Q(z_14_reg_1101[3]),
        .R(1'b0));
  FDRE \z_14_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[4]),
        .Q(z_14_reg_1101[4]),
        .R(1'b0));
  FDRE \z_14_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[5]),
        .Q(z_14_reg_1101[5]),
        .R(1'b0));
  FDRE \z_14_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[6]),
        .Q(z_14_reg_1101[6]),
        .R(1'b0));
  FDRE \z_14_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg__0[7]),
        .Q(z_14_reg_1101[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_15_reg_1127[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .O(z_15_reg_11270));
  FDRE \z_15_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(z_15_reg_11270),
        .D(q0_reg__0_0[0]),
        .Q(z_15_reg_1127[0]),
        .R(1'b0));
  FDRE \z_15_reg_1127_reg[1] 
       (.C(ap_clk),
        .CE(z_15_reg_11270),
        .D(q0_reg__0_0[1]),
        .Q(z_15_reg_1127[1]),
        .R(1'b0));
  FDRE \z_15_reg_1127_reg[2] 
       (.C(ap_clk),
        .CE(z_15_reg_11270),
        .D(q0_reg__0_0[2]),
        .Q(z_15_reg_1127[2]),
        .R(1'b0));
  FDRE \z_15_reg_1127_reg[3] 
       (.C(ap_clk),
        .CE(z_15_reg_11270),
        .D(q0_reg__0_0[3]),
        .Q(z_15_reg_1127[3]),
        .R(1'b0));
  FDRE \z_15_reg_1127_reg[4] 
       (.C(ap_clk),
        .CE(z_15_reg_11270),
        .D(q0_reg__0_0[4]),
        .Q(z_15_reg_1127[4]),
        .R(1'b0));
  FDRE \z_15_reg_1127_reg[5] 
       (.C(ap_clk),
        .CE(z_15_reg_11270),
        .D(q0_reg__0_0[5]),
        .Q(z_15_reg_1127[5]),
        .R(1'b0));
  FDRE \z_15_reg_1127_reg[6] 
       (.C(ap_clk),
        .CE(z_15_reg_11270),
        .D(q0_reg__0_0[6]),
        .Q(z_15_reg_1127[6]),
        .R(1'b0));
  FDRE \z_15_reg_1127_reg[7] 
       (.C(ap_clk),
        .CE(z_15_reg_11270),
        .D(q0_reg__0_0[7]),
        .Q(z_15_reg_1127[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \z_reg_1044[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .O(grp_ClefiaF0Xor_2_fu_1075_ap_ready));
  FDRE \z_reg_1044_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_2_fu_1075_ap_ready),
        .D(q0_reg__0[0]),
        .Q(z_reg_1044[0]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_2_fu_1075_ap_ready),
        .D(q0_reg__0[1]),
        .Q(z_reg_1044[1]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_2_fu_1075_ap_ready),
        .D(q0_reg__0[2]),
        .Q(z_reg_1044[2]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_2_fu_1075_ap_ready),
        .D(q0_reg__0[3]),
        .Q(z_reg_1044[3]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_2_fu_1075_ap_ready),
        .D(q0_reg__0[4]),
        .Q(z_reg_1044[4]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_2_fu_1075_ap_ready),
        .D(q0_reg__0[5]),
        .Q(z_reg_1044[5]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_2_fu_1075_ap_ready),
        .D(q0_reg__0[6]),
        .Q(z_reg_1044[6]),
        .R(1'b0));
  FDRE \z_reg_1044_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_2_fu_1075_ap_ready),
        .D(q0_reg__0[7]),
        .Q(z_reg_1044[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor
   (Q,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    \ap_CS_fsm_reg[25]_2 ,
    \ap_CS_fsm_reg[25]_3 ,
    \ap_CS_fsm_reg[25]_4 ,
    \ap_CS_fsm_reg[25]_5 ,
    clefia_s0_ce0,
    D,
    \src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 ,
    \reg_569_reg[7] ,
    grp_ClefiaF1Xor_fu_447_ap_return_7,
    \src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 ,
    \src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 ,
    \rin_10_reg_912_reg[7] ,
    grp_ClefiaF1Xor_fu_447_ap_return_6,
    \src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 ,
    \src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 ,
    \rin_9_reg_902_reg[7] ,
    grp_ClefiaF1Xor_fu_447_ap_return_5,
    \src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 ,
    \src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 ,
    \rin_8_reg_892_reg[7] ,
    grp_ClefiaF1Xor_fu_447_ap_return_4,
    \ap_return_15_preg_reg[7] ,
    \ap_return_14_preg_reg[7] ,
    \ap_return_13_preg_reg[7] ,
    \ap_return_12_preg_reg[7] ,
    \src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 ,
    \src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 ,
    \src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 ,
    \src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 ,
    grp_ClefiaEncrypt_1_fu_355_rk_address0,
    \ap_CS_fsm_reg[0]_0 ,
    \src_10_read_2_reg_943_reg[7]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    DOBDO,
    \z_reg_981_reg[7]_0 ,
    WEA,
    ram_reg,
    ram_reg_0,
    grp_ClefiaDecrypt_1_fu_370_rk_ce1,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    grp_ClefiaF1Xor_fu_447_ap_start_reg,
    \fin_7_0_fu_114_reg[0] ,
    \fin_7_0_fu_114_reg[7] ,
    ap_NS_fsm11_out,
    \fin_11_0_fu_130_reg[7] ,
    \fin_6_0_fu_110_reg[7] ,
    \fin_10_0_fu_126_reg[7] ,
    \fin_5_0_fu_106_reg[7] ,
    \fin_9_0_fu_122_reg[7] ,
    \fin_4_0_fu_102_reg[7] ,
    \fin_8_0_fu_118_reg[7] ,
    \ap_return_15_preg_reg[0] ,
    \ap_return_15_preg_reg[0]_0 ,
    \ap_return_15_preg_reg[7]_0 ,
    fout_15_1_reg_252,
    \ap_return_15_preg_reg[0]_1 ,
    \ap_return_14_preg_reg[7]_0 ,
    fout_14_1_reg_263,
    \ap_return_13_preg_reg[7]_0 ,
    fout_13_1_reg_274,
    \ap_return_12_preg_reg[7]_0 ,
    fout_12_1_reg_285,
    \ap_return_11_preg_reg[7] ,
    fout_11_1_reg_296,
    \ap_return_10_preg_reg[7] ,
    fout_10_1_reg_307,
    \ap_return_9_preg_reg[7] ,
    fout_9_1_reg_318,
    \ap_return_8_preg_reg[7] ,
    fout_8_1_reg_329,
    ram_reg_12,
    shl_ln_reg_1065,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_i_243__0_0,
    ram_reg_17,
    out,
    \rk_offset_read_reg_901_reg[4]_0 ,
    ram_reg_i_88_0,
    \rk_offset_read_reg_901_reg[7]_0 ,
    ram_reg_i_84_0,
    ram_reg_i_50_0,
    ram_reg_i_45_0,
    ram_reg_i_243__0_1,
    ram_reg_18,
    ram_reg_i_166__5,
    \ap_port_reg_src_8_read_reg[7]_0 ,
    \ap_port_reg_src_9_read_reg[7]_0 ,
    \ap_port_reg_src_10_read_reg[7]_0 ,
    \ap_port_reg_src_11_read_reg[7]_0 ,
    \ap_port_reg_src_12_read_reg[7]_0 ,
    \ap_port_reg_src_13_read_reg[7]_0 ,
    \ap_port_reg_src_14_read_reg[7]_0 ,
    \ap_port_reg_src_15_read_reg[7]_0 ,
    DOADO,
    \reg_187_reg[7]_0 );
  output [0:0]Q;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[25]_1 ;
  output \ap_CS_fsm_reg[25]_2 ;
  output \ap_CS_fsm_reg[25]_3 ;
  output \ap_CS_fsm_reg[25]_4 ;
  output \ap_CS_fsm_reg[25]_5 ;
  output clefia_s0_ce0;
  output [7:0]D;
  output [7:0]\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\reg_569_reg[7] ;
  output [7:0]grp_ClefiaF1Xor_fu_447_ap_return_7;
  output [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 ;
  output [7:0]\rin_10_reg_912_reg[7] ;
  output [7:0]grp_ClefiaF1Xor_fu_447_ap_return_6;
  output [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 ;
  output [7:0]\rin_9_reg_902_reg[7] ;
  output [7:0]grp_ClefiaF1Xor_fu_447_ap_return_5;
  output [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 ;
  output [7:0]\rin_8_reg_892_reg[7] ;
  output [7:0]grp_ClefiaF1Xor_fu_447_ap_return_4;
  output [7:0]\ap_return_15_preg_reg[7] ;
  output [7:0]\ap_return_14_preg_reg[7] ;
  output [7:0]\ap_return_13_preg_reg[7] ;
  output [7:0]\ap_return_12_preg_reg[7] ;
  output [7:0]\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 ;
  output [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 ;
  output [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 ;
  output [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 ;
  output [2:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  output \ap_CS_fsm_reg[0]_0 ;
  output [7:0]\src_10_read_2_reg_943_reg[7]_0 ;
  output [7:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]\z_reg_981_reg[7]_0 ;
  input [0:0]WEA;
  input ram_reg;
  input [1:0]ram_reg_0;
  input grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input grp_ClefiaF1Xor_fu_447_ap_start_reg;
  input \fin_7_0_fu_114_reg[0] ;
  input [7:0]\fin_7_0_fu_114_reg[7] ;
  input ap_NS_fsm11_out;
  input [7:0]\fin_11_0_fu_130_reg[7] ;
  input [7:0]\fin_6_0_fu_110_reg[7] ;
  input [7:0]\fin_10_0_fu_126_reg[7] ;
  input [7:0]\fin_5_0_fu_106_reg[7] ;
  input [7:0]\fin_9_0_fu_122_reg[7] ;
  input [7:0]\fin_4_0_fu_102_reg[7] ;
  input [7:0]\fin_8_0_fu_118_reg[7] ;
  input \ap_return_15_preg_reg[0] ;
  input \ap_return_15_preg_reg[0]_0 ;
  input [7:0]\ap_return_15_preg_reg[7]_0 ;
  input [7:0]fout_15_1_reg_252;
  input \ap_return_15_preg_reg[0]_1 ;
  input [7:0]\ap_return_14_preg_reg[7]_0 ;
  input [7:0]fout_14_1_reg_263;
  input [7:0]\ap_return_13_preg_reg[7]_0 ;
  input [7:0]fout_13_1_reg_274;
  input [7:0]\ap_return_12_preg_reg[7]_0 ;
  input [7:0]fout_12_1_reg_285;
  input [7:0]\ap_return_11_preg_reg[7] ;
  input [7:0]fout_11_1_reg_296;
  input [7:0]\ap_return_10_preg_reg[7] ;
  input [7:0]fout_10_1_reg_307;
  input [7:0]\ap_return_9_preg_reg[7] ;
  input [7:0]fout_9_1_reg_318;
  input [7:0]\ap_return_8_preg_reg[7] ;
  input [7:0]fout_8_1_reg_329;
  input ram_reg_12;
  input [1:0]shl_ln_reg_1065;
  input [4:0]ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [0:0]ram_reg_i_243__0_0;
  input ram_reg_17;
  input [0:0]out;
  input [1:0]\rk_offset_read_reg_901_reg[4]_0 ;
  input ram_reg_i_88_0;
  input [2:0]\rk_offset_read_reg_901_reg[7]_0 ;
  input ram_reg_i_84_0;
  input ram_reg_i_50_0;
  input ram_reg_i_45_0;
  input [0:0]ram_reg_i_243__0_1;
  input ram_reg_18;
  input [3:0]ram_reg_i_166__5;
  input [7:0]\ap_port_reg_src_8_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_9_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_10_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_11_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_12_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_13_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_14_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_15_read_reg[7]_0 ;
  input [7:0]DOADO;
  input [7:0]\reg_187_reg[7]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire \ap_CS_fsm_reg[25]_2 ;
  wire \ap_CS_fsm_reg[25]_3 ;
  wire \ap_CS_fsm_reg[25]_4 ;
  wire \ap_CS_fsm_reg[25]_5 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_0;
  wire [7:0]ap_port_reg_src_10_read;
  wire ap_port_reg_src_10_read0;
  wire [7:0]\ap_port_reg_src_10_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_11_read;
  wire [7:0]\ap_port_reg_src_11_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_12_read;
  wire [7:0]\ap_port_reg_src_12_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_13_read;
  wire [7:0]\ap_port_reg_src_13_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_14_read;
  wire [7:0]\ap_port_reg_src_14_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_15_read;
  wire [7:0]\ap_port_reg_src_15_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_8_read;
  wire [7:0]\ap_port_reg_src_8_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_9_read;
  wire [7:0]\ap_port_reg_src_9_read_reg[7]_0 ;
  wire [7:0]\ap_return_10_preg_reg[7] ;
  wire [7:0]\ap_return_11_preg_reg[7] ;
  wire [7:0]\ap_return_12_preg_reg[7] ;
  wire [7:0]\ap_return_12_preg_reg[7]_0 ;
  wire [7:0]\ap_return_13_preg_reg[7] ;
  wire [7:0]\ap_return_13_preg_reg[7]_0 ;
  wire [7:0]\ap_return_14_preg_reg[7] ;
  wire [7:0]\ap_return_14_preg_reg[7]_0 ;
  wire \ap_return_15_preg_reg[0] ;
  wire \ap_return_15_preg_reg[0]_0 ;
  wire \ap_return_15_preg_reg[0]_1 ;
  wire [7:0]\ap_return_15_preg_reg[7] ;
  wire [7:0]\ap_return_15_preg_reg[7]_0 ;
  wire [7:0]\ap_return_8_preg_reg[7] ;
  wire [7:0]\ap_return_9_preg_reg[7] ;
  wire ap_rst_n_inv;
  wire ce01;
  wire clefia_s0_ce0;
  wire [7:0]\fin_10_0_fu_126_reg[7] ;
  wire [7:0]\fin_11_0_fu_130_reg[7] ;
  wire [7:0]\fin_4_0_fu_102_reg[7] ;
  wire [7:0]\fin_5_0_fu_106_reg[7] ;
  wire [7:0]\fin_6_0_fu_110_reg[7] ;
  wire \fin_7_0_fu_114_reg[0] ;
  wire [7:0]\fin_7_0_fu_114_reg[7] ;
  wire [7:0]\fin_8_0_fu_118_reg[7] ;
  wire [7:0]\fin_9_0_fu_122_reg[7] ;
  wire [7:0]fout_10_1_reg_307;
  wire [7:0]fout_11_1_reg_296;
  wire [7:0]fout_12_1_reg_285;
  wire [7:0]fout_13_1_reg_274;
  wire [7:0]fout_14_1_reg_263;
  wire [7:0]fout_15_1_reg_252;
  wire [7:0]fout_8_1_reg_329;
  wire [7:0]fout_9_1_reg_318;
  wire grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  wire [2:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  wire [7:0]grp_ClefiaF1Xor_fu_447_ap_return_4;
  wire [7:0]grp_ClefiaF1Xor_fu_447_ap_return_5;
  wire [7:0]grp_ClefiaF1Xor_fu_447_ap_return_6;
  wire [7:0]grp_ClefiaF1Xor_fu_447_ap_return_7;
  wire grp_ClefiaF1Xor_fu_447_ap_start_reg;
  wire [7:2]or_ln134_4_fu_751_p3;
  wire [7:0]or_ln134_7_fu_757_p3;
  wire [7:2]or_ln134_9_fu_763_p3;
  wire [7:0]or_ln_fu_745_p3;
  wire [0:0]out;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire [4:0]ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [3:0]ram_reg_i_166__5;
  wire ram_reg_i_181__4_n_0;
  wire ram_reg_i_196__3_n_0;
  wire ram_reg_i_212__3_n_0;
  wire ram_reg_i_229__1_n_0;
  wire [0:0]ram_reg_i_243__0_0;
  wire [0:0]ram_reg_i_243__0_1;
  wire ram_reg_i_243__0_n_0;
  wire ram_reg_i_36__5_n_0;
  wire ram_reg_i_45_0;
  wire ram_reg_i_50_0;
  wire ram_reg_i_690_n_0;
  wire ram_reg_i_84_0;
  wire ram_reg_i_88_0;
  wire [7:0]reg_183;
  wire reg_1830;
  wire [7:0]reg_187;
  wire [7:0]\reg_187_reg[7]_0 ;
  wire [7:0]\reg_569_reg[7] ;
  wire [7:0]\rin_10_reg_912_reg[7] ;
  wire [7:0]\rin_8_reg_892_reg[7] ;
  wire [7:0]\rin_9_reg_902_reg[7] ;
  wire [4:3]rk_offset;
  wire [7:3]rk_offset_read_reg_901;
  wire [1:0]\rk_offset_read_reg_901_reg[4]_0 ;
  wire [2:0]\rk_offset_read_reg_901_reg[7]_0 ;
  wire [1:0]shl_ln_reg_1065;
  wire [7:0]src_10_read_2_reg_943;
  wire [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 ;
  wire [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 ;
  wire [7:0]\src_10_read_2_reg_943_reg[7]_0 ;
  wire [7:0]src_11_read_2_reg_937;
  wire [7:0]\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 ;
  wire [7:0]src_12_read_2_reg_932;
  wire [7:0]src_12_read_2_reg_932_pp0_iter1_reg;
  wire [7:0]src_13_read_2_reg_927;
  wire [7:0]src_13_read_2_reg_927_pp0_iter1_reg;
  wire [7:0]src_14_read_2_reg_922;
  wire [7:0]src_14_read_2_reg_922_pp0_iter1_reg;
  wire [7:0]src_15_read_2_reg_917;
  wire [7:0]src_15_read_2_reg_917_pp0_iter1_reg;
  wire [7:0]src_8_read_2_reg_955;
  wire [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 ;
  wire [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 ;
  wire [7:0]src_9_read_2_reg_949;
  wire [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 ;
  wire [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 ;
  wire \trunc_ln134_35_reg_1001[5]_i_1_n_0 ;
  wire \trunc_ln134_39_reg_1049[1]_i_1_n_0 ;
  wire \trunc_ln134_39_reg_1049[2]_i_1_n_0 ;
  wire \trunc_ln134_39_reg_1049[3]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1011[1]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1011[2]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1011[3]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1011[5]_i_1_n_0 ;
  wire [7:0]x_assign_14_reg_1037;
  wire \x_assign_14_reg_1037[2]_i_1_n_0 ;
  wire \x_assign_14_reg_1037[3]_i_1_n_0 ;
  wire [7:0]x_assign_15_reg_1043;
  wire \x_assign_15_reg_1043[2]_i_1_n_0 ;
  wire \x_assign_15_reg_1043[3]_i_1_n_0 ;
  wire [4:4]x_assign_16_fu_627_p3;
  wire [4:4]x_assign_19_fu_703_p3;
  wire [7:0]xor_ln124_595_fu_503_p2;
  wire [7:0]xor_ln124_595_reg_1021;
  wire [7:0]z_10_reg_986;
  wire [7:0]z_11_reg_1027;
  wire z_11_reg_10270;
  wire [7:0]z_12_reg_1032;
  wire [7:0]z_reg_981;
  wire [7:0]\z_reg_981_reg[7]_0 ;

  LUT4 #(
    .INIT(16'h01FF)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .I3(Q),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__4
       (.I0(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE \ap_port_reg_src_10_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_10_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_10_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_10_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_10_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_10_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_10_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_10_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_10_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_11_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_11_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_11_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_11_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_11_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_11_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_11_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_11_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_12_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_12_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_12_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_12_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_12_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_12_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_12_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_12_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_13_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_13_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_13_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_13_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_13_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_13_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_13_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_13_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_14_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_14_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_14_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_14_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_14_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_14_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_14_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_14_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_15_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_15_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_15_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_15_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_15_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_15_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_15_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_15_read[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_port_reg_src_8_read[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_port_reg_src_10_read0));
  FDRE \ap_port_reg_src_8_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_8_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_8_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_8_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_8_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_8_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_8_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_8_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_8_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_9_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_9_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_9_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_9_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_9_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_9_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_9_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_9_read[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_10_preg[0]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [0]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_10_preg_reg[7] [0]),
        .I4(fout_10_1_reg_307[0]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_10_preg[1]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [1]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_10_preg_reg[7] [1]),
        .I4(fout_10_1_reg_307[1]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_10_preg[2]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [2]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_10_preg_reg[7] [2]),
        .I4(fout_10_1_reg_307[2]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_10_preg[3]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [3]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_10_preg_reg[7] [3]),
        .I4(fout_10_1_reg_307[3]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_10_preg[4]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [4]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_10_preg_reg[7] [4]),
        .I4(fout_10_1_reg_307[4]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_10_preg[5]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [5]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_10_preg_reg[7] [5]),
        .I4(fout_10_1_reg_307[5]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_10_preg[6]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [6]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_10_preg_reg[7] [6]),
        .I4(fout_10_1_reg_307[6]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_10_preg[7]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [7]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_10_preg_reg[7] [7]),
        .I4(fout_10_1_reg_307[7]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_11_preg[0]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [0]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_11_preg_reg[7] [0]),
        .I4(fout_11_1_reg_296[0]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_11_preg[1]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [1]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_11_preg_reg[7] [1]),
        .I4(fout_11_1_reg_296[1]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_11_preg[2]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [2]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_11_preg_reg[7] [2]),
        .I4(fout_11_1_reg_296[2]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_11_preg[3]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [3]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_11_preg_reg[7] [3]),
        .I4(fout_11_1_reg_296[3]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_11_preg[4]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [4]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_11_preg_reg[7] [4]),
        .I4(fout_11_1_reg_296[4]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_11_preg[5]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [5]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_11_preg_reg[7] [5]),
        .I4(fout_11_1_reg_296[5]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_11_preg[6]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [6]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_11_preg_reg[7] [6]),
        .I4(fout_11_1_reg_296[6]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_11_preg[7]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [7]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_11_preg_reg[7] [7]),
        .I4(fout_11_1_reg_296[7]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_12_preg[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[0]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_12_preg_reg[7]_0 [0]),
        .I4(fout_12_1_reg_285[0]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_12_preg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_12_preg[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[1]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_12_preg_reg[7]_0 [1]),
        .I4(fout_12_1_reg_285[1]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_12_preg_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_12_preg[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[2]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_12_preg_reg[7]_0 [2]),
        .I4(fout_12_1_reg_285[2]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_12_preg_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_12_preg[3]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[3]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_12_preg_reg[7]_0 [3]),
        .I4(fout_12_1_reg_285[3]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_12_preg_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_12_preg[4]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[4]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_12_preg_reg[7]_0 [4]),
        .I4(fout_12_1_reg_285[4]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_12_preg_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_12_preg[5]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[5]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_12_preg_reg[7]_0 [5]),
        .I4(fout_12_1_reg_285[5]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_12_preg_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_12_preg[6]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[6]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_12_preg_reg[7]_0 [6]),
        .I4(fout_12_1_reg_285[6]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_12_preg_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_12_preg[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[7]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_12_preg_reg[7]_0 [7]),
        .I4(fout_12_1_reg_285[7]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_12_preg_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_13_preg[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[0]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_13_preg_reg[7]_0 [0]),
        .I4(fout_13_1_reg_274[0]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_13_preg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_13_preg[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[1]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_13_preg_reg[7]_0 [1]),
        .I4(fout_13_1_reg_274[1]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_13_preg_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_13_preg[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[2]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_13_preg_reg[7]_0 [2]),
        .I4(fout_13_1_reg_274[2]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_13_preg_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_13_preg[3]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[3]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_13_preg_reg[7]_0 [3]),
        .I4(fout_13_1_reg_274[3]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_13_preg_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_13_preg[4]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[4]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_13_preg_reg[7]_0 [4]),
        .I4(fout_13_1_reg_274[4]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_13_preg_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_13_preg[5]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[5]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_13_preg_reg[7]_0 [5]),
        .I4(fout_13_1_reg_274[5]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_13_preg_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_13_preg[6]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[6]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_13_preg_reg[7]_0 [6]),
        .I4(fout_13_1_reg_274[6]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_13_preg_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_13_preg[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[7]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_13_preg_reg[7]_0 [7]),
        .I4(fout_13_1_reg_274[7]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_13_preg_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_14_preg[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[0]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_14_preg_reg[7]_0 [0]),
        .I4(fout_14_1_reg_263[0]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_14_preg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_14_preg[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[1]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_14_preg_reg[7]_0 [1]),
        .I4(fout_14_1_reg_263[1]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_14_preg_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_14_preg[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[2]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_14_preg_reg[7]_0 [2]),
        .I4(fout_14_1_reg_263[2]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_14_preg_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_14_preg[3]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[3]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_14_preg_reg[7]_0 [3]),
        .I4(fout_14_1_reg_263[3]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_14_preg_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_14_preg[4]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[4]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_14_preg_reg[7]_0 [4]),
        .I4(fout_14_1_reg_263[4]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_14_preg_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_14_preg[5]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[5]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_14_preg_reg[7]_0 [5]),
        .I4(fout_14_1_reg_263[5]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_14_preg_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_14_preg[6]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[6]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_14_preg_reg[7]_0 [6]),
        .I4(fout_14_1_reg_263[6]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_14_preg_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_14_preg[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[7]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_14_preg_reg[7]_0 [7]),
        .I4(fout_14_1_reg_263[7]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_14_preg_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_15_preg[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[0]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_15_preg_reg[7]_0 [0]),
        .I4(fout_15_1_reg_252[0]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_15_preg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_15_preg[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[1]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_15_preg_reg[7]_0 [1]),
        .I4(fout_15_1_reg_252[1]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_15_preg_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_15_preg[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[2]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_15_preg_reg[7]_0 [2]),
        .I4(fout_15_1_reg_252[2]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_15_preg_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_15_preg[3]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[3]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_15_preg_reg[7]_0 [3]),
        .I4(fout_15_1_reg_252[3]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_15_preg_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_15_preg[4]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[4]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_15_preg_reg[7]_0 [4]),
        .I4(fout_15_1_reg_252[4]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_15_preg_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_15_preg[5]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[5]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_15_preg_reg[7]_0 [5]),
        .I4(fout_15_1_reg_252[5]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_15_preg_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_15_preg[6]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[6]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_15_preg_reg[7]_0 [6]),
        .I4(fout_15_1_reg_252[6]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_15_preg_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_15_preg[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[7]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_15_preg_reg[7]_0 [7]),
        .I4(fout_15_1_reg_252[7]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\ap_return_15_preg_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_8_preg[0]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [0]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_8_preg_reg[7] [0]),
        .I4(fout_8_1_reg_329[0]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_8_preg[1]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [1]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_8_preg_reg[7] [1]),
        .I4(fout_8_1_reg_329[1]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_8_preg[2]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [2]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_8_preg_reg[7] [2]),
        .I4(fout_8_1_reg_329[2]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_8_preg[3]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [3]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_8_preg_reg[7] [3]),
        .I4(fout_8_1_reg_329[3]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_8_preg[4]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [4]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_8_preg_reg[7] [4]),
        .I4(fout_8_1_reg_329[4]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_8_preg[5]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [5]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_8_preg_reg[7] [5]),
        .I4(fout_8_1_reg_329[5]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_8_preg[6]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [6]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_8_preg_reg[7] [6]),
        .I4(fout_8_1_reg_329[6]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_8_preg[7]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [7]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_8_preg_reg[7] [7]),
        .I4(fout_8_1_reg_329[7]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_9_preg[0]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [0]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_9_preg_reg[7] [0]),
        .I4(fout_9_1_reg_318[0]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_9_preg[1]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [1]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_9_preg_reg[7] [1]),
        .I4(fout_9_1_reg_318[1]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_9_preg[2]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [2]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_9_preg_reg[7] [2]),
        .I4(fout_9_1_reg_318[2]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_9_preg[3]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [3]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_9_preg_reg[7] [3]),
        .I4(fout_9_1_reg_318[3]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_9_preg[4]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [4]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_9_preg_reg[7] [4]),
        .I4(fout_9_1_reg_318[4]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_9_preg[5]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [5]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_9_preg_reg[7] [5]),
        .I4(fout_9_1_reg_318[5]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_9_preg[6]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [6]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_9_preg_reg[7] [6]),
        .I4(fout_9_1_reg_318[6]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_9_preg[7]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [7]),
        .I1(\ap_return_15_preg_reg[0] ),
        .I2(\ap_return_15_preg_reg[0]_0 ),
        .I3(\ap_return_9_preg_reg[7] [7]),
        .I4(fout_9_1_reg_318[7]),
        .I5(\ap_return_15_preg_reg[0]_1 ),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_10_0_fu_126[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[0]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_10_0_fu_126_reg[7] [0]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_10_reg_912_reg[7] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_10_0_fu_126[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[1]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_10_0_fu_126_reg[7] [1]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_10_reg_912_reg[7] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_10_0_fu_126[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[2]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_10_0_fu_126_reg[7] [2]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_10_reg_912_reg[7] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_10_0_fu_126[3]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[3]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_10_0_fu_126_reg[7] [3]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_10_reg_912_reg[7] [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_10_0_fu_126[4]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[4]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_10_0_fu_126_reg[7] [4]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_10_reg_912_reg[7] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_10_0_fu_126[5]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[5]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_10_0_fu_126_reg[7] [5]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_10_reg_912_reg[7] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_10_0_fu_126[6]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[6]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_10_0_fu_126_reg[7] [6]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_10_reg_912_reg[7] [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_10_0_fu_126[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_6[7]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_10_0_fu_126_reg[7] [7]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_10_reg_912_reg[7] [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_11_0_fu_130[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[0]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_11_0_fu_130_reg[7] [0]),
        .I3(ap_NS_fsm11_out),
        .O(\reg_569_reg[7] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_11_0_fu_130[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[1]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_11_0_fu_130_reg[7] [1]),
        .I3(ap_NS_fsm11_out),
        .O(\reg_569_reg[7] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_11_0_fu_130[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[2]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_11_0_fu_130_reg[7] [2]),
        .I3(ap_NS_fsm11_out),
        .O(\reg_569_reg[7] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_11_0_fu_130[3]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[3]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_11_0_fu_130_reg[7] [3]),
        .I3(ap_NS_fsm11_out),
        .O(\reg_569_reg[7] [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_11_0_fu_130[4]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[4]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_11_0_fu_130_reg[7] [4]),
        .I3(ap_NS_fsm11_out),
        .O(\reg_569_reg[7] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_11_0_fu_130[5]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[5]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_11_0_fu_130_reg[7] [5]),
        .I3(ap_NS_fsm11_out),
        .O(\reg_569_reg[7] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_11_0_fu_130[6]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[6]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_11_0_fu_130_reg[7] [6]),
        .I3(ap_NS_fsm11_out),
        .O(\reg_569_reg[7] [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_11_0_fu_130[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_7[7]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_11_0_fu_130_reg[7] [7]),
        .I3(ap_NS_fsm11_out),
        .O(\reg_569_reg[7] [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_4_0_fu_102[0]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [0]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_4_0_fu_102_reg[7] [0]),
        .I3(ap_NS_fsm11_out),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_4_0_fu_102[1]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [1]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_4_0_fu_102_reg[7] [1]),
        .I3(ap_NS_fsm11_out),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_4_0_fu_102[2]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [2]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_4_0_fu_102_reg[7] [2]),
        .I3(ap_NS_fsm11_out),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_4_0_fu_102[3]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [3]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_4_0_fu_102_reg[7] [3]),
        .I3(ap_NS_fsm11_out),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_4_0_fu_102[4]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [4]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_4_0_fu_102_reg[7] [4]),
        .I3(ap_NS_fsm11_out),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_4_0_fu_102[5]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [5]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_4_0_fu_102_reg[7] [5]),
        .I3(ap_NS_fsm11_out),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_4_0_fu_102[6]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [6]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_4_0_fu_102_reg[7] [6]),
        .I3(ap_NS_fsm11_out),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_4_0_fu_102[7]_i_1 
       (.I0(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [7]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_4_0_fu_102_reg[7] [7]),
        .I3(ap_NS_fsm11_out),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_5_0_fu_106[0]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [0]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_5_0_fu_106_reg[7] [0]),
        .I3(ap_NS_fsm11_out),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_5_0_fu_106[1]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [1]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_5_0_fu_106_reg[7] [1]),
        .I3(ap_NS_fsm11_out),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_5_0_fu_106[2]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [2]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_5_0_fu_106_reg[7] [2]),
        .I3(ap_NS_fsm11_out),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_5_0_fu_106[3]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [3]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_5_0_fu_106_reg[7] [3]),
        .I3(ap_NS_fsm11_out),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_5_0_fu_106[4]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [4]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_5_0_fu_106_reg[7] [4]),
        .I3(ap_NS_fsm11_out),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_5_0_fu_106[5]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [5]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_5_0_fu_106_reg[7] [5]),
        .I3(ap_NS_fsm11_out),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_5_0_fu_106[6]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [6]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_5_0_fu_106_reg[7] [6]),
        .I3(ap_NS_fsm11_out),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_5_0_fu_106[7]_i_1 
       (.I0(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [7]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_5_0_fu_106_reg[7] [7]),
        .I3(ap_NS_fsm11_out),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_6_0_fu_110[0]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [0]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_6_0_fu_110_reg[7] [0]),
        .I3(ap_NS_fsm11_out),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_6_0_fu_110[1]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [1]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_6_0_fu_110_reg[7] [1]),
        .I3(ap_NS_fsm11_out),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_6_0_fu_110[2]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [2]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_6_0_fu_110_reg[7] [2]),
        .I3(ap_NS_fsm11_out),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_6_0_fu_110[3]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [3]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_6_0_fu_110_reg[7] [3]),
        .I3(ap_NS_fsm11_out),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_6_0_fu_110[4]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [4]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_6_0_fu_110_reg[7] [4]),
        .I3(ap_NS_fsm11_out),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_6_0_fu_110[5]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [5]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_6_0_fu_110_reg[7] [5]),
        .I3(ap_NS_fsm11_out),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_6_0_fu_110[6]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [6]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_6_0_fu_110_reg[7] [6]),
        .I3(ap_NS_fsm11_out),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_6_0_fu_110[7]_i_1 
       (.I0(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [7]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_6_0_fu_110_reg[7] [7]),
        .I3(ap_NS_fsm11_out),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_7_0_fu_114[0]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [0]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_7_0_fu_114_reg[7] [0]),
        .I3(ap_NS_fsm11_out),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_7_0_fu_114[1]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [1]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_7_0_fu_114_reg[7] [1]),
        .I3(ap_NS_fsm11_out),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_7_0_fu_114[2]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [2]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_7_0_fu_114_reg[7] [2]),
        .I3(ap_NS_fsm11_out),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_7_0_fu_114[3]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [3]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_7_0_fu_114_reg[7] [3]),
        .I3(ap_NS_fsm11_out),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_7_0_fu_114[4]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [4]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_7_0_fu_114_reg[7] [4]),
        .I3(ap_NS_fsm11_out),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_7_0_fu_114[5]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [5]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_7_0_fu_114_reg[7] [5]),
        .I3(ap_NS_fsm11_out),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_7_0_fu_114[6]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [6]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_7_0_fu_114_reg[7] [6]),
        .I3(ap_NS_fsm11_out),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_7_0_fu_114[7]_i_1 
       (.I0(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [7]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_7_0_fu_114_reg[7] [7]),
        .I3(ap_NS_fsm11_out),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_8_0_fu_118[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[0]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_8_0_fu_118_reg[7] [0]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_8_reg_892_reg[7] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_8_0_fu_118[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[1]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_8_0_fu_118_reg[7] [1]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_8_reg_892_reg[7] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_8_0_fu_118[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[2]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_8_0_fu_118_reg[7] [2]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_8_reg_892_reg[7] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_8_0_fu_118[3]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[3]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_8_0_fu_118_reg[7] [3]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_8_reg_892_reg[7] [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_8_0_fu_118[4]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[4]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_8_0_fu_118_reg[7] [4]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_8_reg_892_reg[7] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_8_0_fu_118[5]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[5]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_8_0_fu_118_reg[7] [5]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_8_reg_892_reg[7] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_8_0_fu_118[6]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[6]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_8_0_fu_118_reg[7] [6]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_8_reg_892_reg[7] [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_8_0_fu_118[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_4[7]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_8_0_fu_118_reg[7] [7]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_8_reg_892_reg[7] [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_9_0_fu_122[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[0]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_9_0_fu_122_reg[7] [0]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_9_reg_902_reg[7] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_9_0_fu_122[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[1]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_9_0_fu_122_reg[7] [1]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_9_reg_902_reg[7] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_9_0_fu_122[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[2]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_9_0_fu_122_reg[7] [2]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_9_reg_902_reg[7] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_9_0_fu_122[3]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[3]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_9_0_fu_122_reg[7] [3]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_9_reg_902_reg[7] [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_9_0_fu_122[4]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[4]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_9_0_fu_122_reg[7] [4]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_9_reg_902_reg[7] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_9_0_fu_122[5]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[5]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_9_0_fu_122_reg[7] [5]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_9_reg_902_reg[7] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_9_0_fu_122[6]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[6]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_9_0_fu_122_reg[7] [6]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_9_reg_902_reg[7] [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_9_0_fu_122[7]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_447_ap_return_5[7]),
        .I1(\fin_7_0_fu_114_reg[0] ),
        .I2(\fin_9_0_fu_122_reg[7] [7]),
        .I3(ap_NS_fsm11_out),
        .O(\rin_9_reg_902_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_12_1_reg_285[0]_i_1 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[0]),
        .I1(z_reg_981[0]),
        .I2(or_ln_fu_745_p3[0]),
        .I3(x_assign_15_reg_1043[6]),
        .I4(x_assign_14_reg_1037[0]),
        .I5(x_assign_15_reg_1043[0]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_4[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_12_1_reg_285[1]_i_1 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[1]),
        .I1(z_reg_981[1]),
        .I2(or_ln_fu_745_p3[1]),
        .I3(x_assign_15_reg_1043[7]),
        .I4(x_assign_14_reg_1037[1]),
        .I5(x_assign_15_reg_1043[1]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_4[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_12_1_reg_285[2]_i_1 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[2]),
        .I1(z_reg_981[2]),
        .I2(or_ln_fu_745_p3[2]),
        .I3(or_ln134_4_fu_751_p3[2]),
        .I4(x_assign_14_reg_1037[2]),
        .I5(x_assign_15_reg_1043[2]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_4[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_12_1_reg_285[3]_i_1 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[3]),
        .I1(z_reg_981[3]),
        .I2(or_ln_fu_745_p3[3]),
        .I3(or_ln134_4_fu_751_p3[3]),
        .I4(x_assign_14_reg_1037[3]),
        .I5(x_assign_15_reg_1043[3]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_4[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_12_1_reg_285[4]_i_1 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[4]),
        .I1(z_reg_981[4]),
        .I2(or_ln_fu_745_p3[4]),
        .I3(or_ln134_4_fu_751_p3[4]),
        .I4(or_ln134_9_fu_763_p3[6]),
        .I5(or_ln134_4_fu_751_p3[6]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_4[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_12_1_reg_285[5]_i_1 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[5]),
        .I1(z_reg_981[5]),
        .I2(or_ln_fu_745_p3[5]),
        .I3(or_ln134_4_fu_751_p3[5]),
        .I4(or_ln134_9_fu_763_p3[7]),
        .I5(or_ln134_4_fu_751_p3[7]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_4[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_12_1_reg_285[6]_i_1 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[6]),
        .I1(z_reg_981[6]),
        .I2(or_ln_fu_745_p3[6]),
        .I3(or_ln134_4_fu_751_p3[6]),
        .I4(x_assign_14_reg_1037[6]),
        .I5(x_assign_15_reg_1043[6]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_4[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_12_1_reg_285[7]_i_1 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[7]),
        .I1(z_reg_981[7]),
        .I2(or_ln_fu_745_p3[7]),
        .I3(or_ln134_4_fu_751_p3[7]),
        .I4(x_assign_14_reg_1037[7]),
        .I5(x_assign_15_reg_1043[7]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_4[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_13_1_reg_274[0]_i_1 
       (.I0(x_assign_15_reg_1043[0]),
        .I1(x_assign_14_reg_1037[0]),
        .I2(z_10_reg_986[0]),
        .I3(x_assign_14_reg_1037[6]),
        .I4(or_ln134_7_fu_757_p3[0]),
        .I5(src_13_read_2_reg_927_pp0_iter1_reg[0]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_5[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_13_1_reg_274[1]_i_1 
       (.I0(x_assign_15_reg_1043[1]),
        .I1(x_assign_14_reg_1037[1]),
        .I2(z_10_reg_986[1]),
        .I3(x_assign_14_reg_1037[7]),
        .I4(or_ln134_7_fu_757_p3[1]),
        .I5(src_13_read_2_reg_927_pp0_iter1_reg[1]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_5[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_13_1_reg_274[2]_i_1 
       (.I0(x_assign_15_reg_1043[2]),
        .I1(x_assign_14_reg_1037[2]),
        .I2(z_10_reg_986[2]),
        .I3(or_ln134_9_fu_763_p3[2]),
        .I4(or_ln134_7_fu_757_p3[2]),
        .I5(src_13_read_2_reg_927_pp0_iter1_reg[2]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_5[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_13_1_reg_274[3]_i_1 
       (.I0(x_assign_15_reg_1043[3]),
        .I1(x_assign_14_reg_1037[3]),
        .I2(z_10_reg_986[3]),
        .I3(or_ln134_9_fu_763_p3[3]),
        .I4(or_ln134_7_fu_757_p3[3]),
        .I5(src_13_read_2_reg_927_pp0_iter1_reg[3]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_5[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_13_1_reg_274[4]_i_1 
       (.I0(or_ln134_4_fu_751_p3[6]),
        .I1(or_ln134_9_fu_763_p3[6]),
        .I2(z_10_reg_986[4]),
        .I3(or_ln134_9_fu_763_p3[4]),
        .I4(or_ln134_7_fu_757_p3[4]),
        .I5(src_13_read_2_reg_927_pp0_iter1_reg[4]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_5[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_13_1_reg_274[5]_i_1 
       (.I0(or_ln134_4_fu_751_p3[7]),
        .I1(or_ln134_9_fu_763_p3[7]),
        .I2(z_10_reg_986[5]),
        .I3(or_ln134_9_fu_763_p3[5]),
        .I4(or_ln134_7_fu_757_p3[5]),
        .I5(src_13_read_2_reg_927_pp0_iter1_reg[5]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_5[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_13_1_reg_274[6]_i_1 
       (.I0(x_assign_15_reg_1043[6]),
        .I1(x_assign_14_reg_1037[6]),
        .I2(z_10_reg_986[6]),
        .I3(or_ln134_9_fu_763_p3[6]),
        .I4(or_ln134_7_fu_757_p3[6]),
        .I5(src_13_read_2_reg_927_pp0_iter1_reg[6]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_5[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fout_13_1_reg_274[7]_i_1 
       (.I0(x_assign_15_reg_1043[7]),
        .I1(x_assign_14_reg_1037[7]),
        .I2(z_10_reg_986[7]),
        .I3(or_ln134_9_fu_763_p3[7]),
        .I4(or_ln134_7_fu_757_p3[7]),
        .I5(src_13_read_2_reg_927_pp0_iter1_reg[7]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_5[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_14_1_reg_263[0]_i_1 
       (.I0(src_14_read_2_reg_922_pp0_iter1_reg[0]),
        .I1(xor_ln124_595_reg_1021[0]),
        .I2(x_assign_15_reg_1043[6]),
        .I3(or_ln_fu_745_p3[0]),
        .I4(z_11_reg_1027[0]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_6[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_14_1_reg_263[1]_i_1 
       (.I0(src_14_read_2_reg_922_pp0_iter1_reg[1]),
        .I1(xor_ln124_595_reg_1021[1]),
        .I2(x_assign_15_reg_1043[7]),
        .I3(or_ln_fu_745_p3[1]),
        .I4(z_11_reg_1027[1]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_6[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_14_1_reg_263[2]_i_1 
       (.I0(src_14_read_2_reg_922_pp0_iter1_reg[2]),
        .I1(xor_ln124_595_reg_1021[2]),
        .I2(or_ln134_4_fu_751_p3[2]),
        .I3(or_ln_fu_745_p3[2]),
        .I4(z_11_reg_1027[2]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_6[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_14_1_reg_263[3]_i_1 
       (.I0(src_14_read_2_reg_922_pp0_iter1_reg[3]),
        .I1(xor_ln124_595_reg_1021[3]),
        .I2(or_ln134_4_fu_751_p3[3]),
        .I3(or_ln_fu_745_p3[3]),
        .I4(z_11_reg_1027[3]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_6[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_14_1_reg_263[4]_i_1 
       (.I0(src_14_read_2_reg_922_pp0_iter1_reg[4]),
        .I1(xor_ln124_595_reg_1021[4]),
        .I2(or_ln134_4_fu_751_p3[4]),
        .I3(or_ln_fu_745_p3[4]),
        .I4(z_11_reg_1027[4]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_6[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_14_1_reg_263[5]_i_1 
       (.I0(src_14_read_2_reg_922_pp0_iter1_reg[5]),
        .I1(xor_ln124_595_reg_1021[5]),
        .I2(or_ln134_4_fu_751_p3[5]),
        .I3(or_ln_fu_745_p3[5]),
        .I4(z_11_reg_1027[5]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_6[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_14_1_reg_263[6]_i_1 
       (.I0(src_14_read_2_reg_922_pp0_iter1_reg[6]),
        .I1(xor_ln124_595_reg_1021[6]),
        .I2(or_ln134_4_fu_751_p3[6]),
        .I3(or_ln_fu_745_p3[6]),
        .I4(z_11_reg_1027[6]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_6[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_14_1_reg_263[7]_i_1 
       (.I0(src_14_read_2_reg_922_pp0_iter1_reg[7]),
        .I1(xor_ln124_595_reg_1021[7]),
        .I2(or_ln134_4_fu_751_p3[7]),
        .I3(or_ln_fu_745_p3[7]),
        .I4(z_11_reg_1027[7]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_6[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_15_1_reg_252[0]_i_1 
       (.I0(xor_ln124_595_reg_1021[0]),
        .I1(z_12_reg_1032[0]),
        .I2(src_15_read_2_reg_917_pp0_iter1_reg[0]),
        .I3(x_assign_14_reg_1037[6]),
        .I4(or_ln134_7_fu_757_p3[0]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_7[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_15_1_reg_252[1]_i_1 
       (.I0(xor_ln124_595_reg_1021[1]),
        .I1(z_12_reg_1032[1]),
        .I2(src_15_read_2_reg_917_pp0_iter1_reg[1]),
        .I3(x_assign_14_reg_1037[7]),
        .I4(or_ln134_7_fu_757_p3[1]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_7[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_15_1_reg_252[2]_i_1 
       (.I0(xor_ln124_595_reg_1021[2]),
        .I1(z_12_reg_1032[2]),
        .I2(src_15_read_2_reg_917_pp0_iter1_reg[2]),
        .I3(or_ln134_9_fu_763_p3[2]),
        .I4(or_ln134_7_fu_757_p3[2]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_7[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_15_1_reg_252[3]_i_1 
       (.I0(xor_ln124_595_reg_1021[3]),
        .I1(z_12_reg_1032[3]),
        .I2(src_15_read_2_reg_917_pp0_iter1_reg[3]),
        .I3(or_ln134_9_fu_763_p3[3]),
        .I4(or_ln134_7_fu_757_p3[3]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_7[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_15_1_reg_252[4]_i_1 
       (.I0(xor_ln124_595_reg_1021[4]),
        .I1(z_12_reg_1032[4]),
        .I2(src_15_read_2_reg_917_pp0_iter1_reg[4]),
        .I3(or_ln134_9_fu_763_p3[4]),
        .I4(or_ln134_7_fu_757_p3[4]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_7[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_15_1_reg_252[5]_i_1 
       (.I0(xor_ln124_595_reg_1021[5]),
        .I1(z_12_reg_1032[5]),
        .I2(src_15_read_2_reg_917_pp0_iter1_reg[5]),
        .I3(or_ln134_9_fu_763_p3[5]),
        .I4(or_ln134_7_fu_757_p3[5]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_7[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_15_1_reg_252[6]_i_1 
       (.I0(xor_ln124_595_reg_1021[6]),
        .I1(z_12_reg_1032[6]),
        .I2(src_15_read_2_reg_917_pp0_iter1_reg[6]),
        .I3(or_ln134_9_fu_763_p3[6]),
        .I4(or_ln134_7_fu_757_p3[6]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_7[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fout_15_1_reg_252[7]_i_1 
       (.I0(xor_ln124_595_reg_1021[7]),
        .I1(z_12_reg_1032[7]),
        .I2(src_15_read_2_reg_917_pp0_iter1_reg[7]),
        .I3(or_ln134_9_fu_763_p3[7]),
        .I4(or_ln134_7_fu_757_p3[7]),
        .O(grp_ClefiaF1Xor_fu_447_ap_return_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFFFF444C)) 
    grp_ClefiaF1Xor_fu_447_ap_start_reg_i_1
       (.I0(Q),
        .I1(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ram_reg_i_166__5[0]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_10__6
       (.I0(src_10_read_2_reg_943[6]),
        .I1(Q),
        .I2(reg_183[6]),
        .I3(src_8_read_2_reg_955[6]),
        .O(\src_10_read_2_reg_943_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_11__5
       (.I0(src_10_read_2_reg_943[5]),
        .I1(Q),
        .I2(reg_183[5]),
        .I3(src_8_read_2_reg_955[5]),
        .O(\src_10_read_2_reg_943_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_11__6
       (.I0(src_11_read_2_reg_937[7]),
        .I1(Q),
        .I2(reg_187[7]),
        .I3(src_9_read_2_reg_949[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_12__5
       (.I0(src_10_read_2_reg_943[4]),
        .I1(Q),
        .I2(reg_183[4]),
        .I3(src_8_read_2_reg_955[4]),
        .O(\src_10_read_2_reg_943_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_12__6
       (.I0(src_11_read_2_reg_937[6]),
        .I1(Q),
        .I2(reg_187[6]),
        .I3(src_9_read_2_reg_949[6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_13__4
       (.I0(src_10_read_2_reg_943[3]),
        .I1(Q),
        .I2(reg_183[3]),
        .I3(src_8_read_2_reg_955[3]),
        .O(\src_10_read_2_reg_943_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_13__5
       (.I0(src_11_read_2_reg_937[5]),
        .I1(Q),
        .I2(reg_187[5]),
        .I3(src_9_read_2_reg_949[5]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_14__5
       (.I0(src_10_read_2_reg_943[2]),
        .I1(Q),
        .I2(reg_183[2]),
        .I3(src_8_read_2_reg_955[2]),
        .O(\src_10_read_2_reg_943_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_14__6
       (.I0(src_11_read_2_reg_937[4]),
        .I1(Q),
        .I2(reg_187[4]),
        .I3(src_9_read_2_reg_949[4]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_15__5
       (.I0(src_10_read_2_reg_943[1]),
        .I1(Q),
        .I2(reg_183[1]),
        .I3(src_8_read_2_reg_955[1]),
        .O(\src_10_read_2_reg_943_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_15__6
       (.I0(src_11_read_2_reg_937[3]),
        .I1(Q),
        .I2(reg_187[3]),
        .I3(src_9_read_2_reg_949[3]),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_16__5
       (.I0(src_10_read_2_reg_943[0]),
        .I1(Q),
        .I2(reg_183[0]),
        .I3(src_8_read_2_reg_955[0]),
        .O(\src_10_read_2_reg_943_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_16__6
       (.I0(src_11_read_2_reg_937[2]),
        .I1(Q),
        .I2(reg_187[2]),
        .I3(src_9_read_2_reg_949[2]),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_17__5
       (.I0(src_11_read_2_reg_937[1]),
        .I1(Q),
        .I2(reg_187[1]),
        .I3(src_9_read_2_reg_949[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_18__5
       (.I0(src_11_read_2_reg_937[0]),
        .I1(Q),
        .I2(reg_187[0]),
        .I3(src_9_read_2_reg_949[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'hC8)) 
    q0_reg_i_2__5
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .O(clefia_s0_ce0));
  LUT4 #(
    .INIT(16'h4B78)) 
    q0_reg_i_9__6
       (.I0(src_10_read_2_reg_943[7]),
        .I1(Q),
        .I2(reg_183[7]),
        .I3(src_8_read_2_reg_955[7]),
        .O(\src_10_read_2_reg_943_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFCAA0000FCAA)) 
    ram_reg_i_1
       (.I0(WEA),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ram_reg_1),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(grp_ClefiaDecrypt_1_fu_370_rk_ce1),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    ram_reg_i_181__4
       (.I0(Q),
        .I1(ram_reg_17),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [2]),
        .I3(rk_offset_read_reg_901[7]),
        .I4(ram_reg_i_45_0),
        .O(ram_reg_i_181__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    ram_reg_i_196__3
       (.I0(Q),
        .I1(ram_reg_17),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .I3(rk_offset_read_reg_901[6]),
        .I4(ram_reg_i_50_0),
        .O(ram_reg_i_196__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFCAA0000FCAA)) 
    ram_reg_i_2
       (.I0(WEA),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ram_reg),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(grp_ClefiaDecrypt_1_fu_370_rk_ce1),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    ram_reg_i_212__3
       (.I0(Q),
        .I1(ram_reg_17),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .I3(rk_offset_read_reg_901[5]),
        .I4(ram_reg_i_84_0),
        .O(ram_reg_i_212__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8CC80440)) 
    ram_reg_i_229__1
       (.I0(Q),
        .I1(ram_reg_17),
        .I2(\rk_offset_read_reg_901_reg[4]_0 [1]),
        .I3(\rk_offset_read_reg_901_reg[4]_0 [0]),
        .I4(rk_offset_read_reg_901[4]),
        .I5(ram_reg_i_88_0),
        .O(ram_reg_i_229__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF010101CD)) 
    ram_reg_i_243__0
       (.I0(ram_reg_i_243__0_0),
        .I1(ram_reg_17),
        .I2(out),
        .I3(Q),
        .I4(\rk_offset_read_reg_901_reg[4]_0 [0]),
        .I5(ram_reg_i_690_n_0),
        .O(ram_reg_i_243__0_n_0));
  LUT6 #(
    .INIT(64'hBAAAAAAA00000000)) 
    ram_reg_i_36__5
       (.I0(ram_reg_18),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q),
        .I4(ram_reg_17),
        .I5(ram_reg_13[3]),
        .O(ram_reg_i_36__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    ram_reg_i_45
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_1),
        .I3(ram_reg_i_181__4_n_0),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    ram_reg_i_50
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_1),
        .I3(ram_reg_i_196__3_n_0),
        .I4(ram_reg_10),
        .I5(ram_reg_11),
        .O(\ap_CS_fsm_reg[25]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    ram_reg_i_54
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_1),
        .I3(ram_reg_i_212__3_n_0),
        .I4(ram_reg_6),
        .I5(ram_reg_5),
        .O(\ap_CS_fsm_reg[25]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    ram_reg_i_58
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_1),
        .I3(ram_reg_i_229__1_n_0),
        .I4(ram_reg_2),
        .I5(ram_reg_4),
        .O(\ap_CS_fsm_reg[25]_3 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    ram_reg_i_600
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .I2(ram_reg_i_166__5[1]),
        .I3(ram_reg_i_166__5[2]),
        .I4(ram_reg_i_166__5[3]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    ram_reg_i_62
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_7),
        .I3(ram_reg_i_243__0_n_0),
        .I4(ram_reg_8),
        .I5(ram_reg_9),
        .O(\ap_CS_fsm_reg[25]_2 ));
  LUT5 #(
    .INIT(32'h8888F000)) 
    ram_reg_i_690
       (.I0(rk_offset_read_reg_901[3]),
        .I1(Q),
        .I2(ram_reg_i_243__0_1),
        .I3(ram_reg_i_243__0_0),
        .I4(ram_reg_17),
        .O(ram_reg_i_690_n_0));
  LUT6 #(
    .INIT(64'hFF4FF444F444F444)) 
    ram_reg_i_74__5
       (.I0(ram_reg),
        .I1(ram_reg_i_181__4_n_0),
        .I2(ram_reg_12),
        .I3(shl_ln_reg_1065[1]),
        .I4(ram_reg_13[4]),
        .I5(ram_reg_15),
        .O(grp_ClefiaEncrypt_1_fu_355_rk_address0[2]));
  LUT6 #(
    .INIT(64'hFF4FF444F444F444)) 
    ram_reg_i_78__5
       (.I0(ram_reg),
        .I1(ram_reg_i_196__3_n_0),
        .I2(ram_reg_12),
        .I3(shl_ln_reg_1065[0]),
        .I4(ram_reg_13[4]),
        .I5(ram_reg_14),
        .O(grp_ClefiaEncrypt_1_fu_355_rk_address0[1]));
  LUT6 #(
    .INIT(64'hBABABABAAABAAAAA)) 
    ram_reg_i_84
       (.I0(ram_reg_5),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_0[0]),
        .I3(ram_reg),
        .I4(ram_reg_i_212__3_n_0),
        .I5(ram_reg_6),
        .O(\ap_CS_fsm_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hBABABABAAABAAAAA)) 
    ram_reg_i_88
       (.I0(ram_reg_4),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_0[0]),
        .I3(ram_reg),
        .I4(ram_reg_i_229__1_n_0),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    ram_reg_i_90__3
       (.I0(ram_reg_i_243__0_n_0),
        .I1(ram_reg_13[0]),
        .I2(ram_reg_13[1]),
        .I3(ram_reg_13[2]),
        .I4(ram_reg_16),
        .I5(ram_reg_8),
        .O(grp_ClefiaEncrypt_1_fu_355_rk_address0[0]));
  LUT5 #(
    .INIT(32'hEACCEA00)) 
    \reg_183[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .I2(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_1830));
  FDRE \reg_183_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[0]),
        .Q(reg_183[0]),
        .R(1'b0));
  FDRE \reg_183_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[1]),
        .Q(reg_183[1]),
        .R(1'b0));
  FDRE \reg_183_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[2]),
        .Q(reg_183[2]),
        .R(1'b0));
  FDRE \reg_183_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[3]),
        .Q(reg_183[3]),
        .R(1'b0));
  FDRE \reg_183_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[4]),
        .Q(reg_183[4]),
        .R(1'b0));
  FDRE \reg_183_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[5]),
        .Q(reg_183[5]),
        .R(1'b0));
  FDRE \reg_183_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[6]),
        .Q(reg_183[6]),
        .R(1'b0));
  FDRE \reg_183_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[7]),
        .Q(reg_183[7]),
        .R(1'b0));
  FDRE \reg_187_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [0]),
        .Q(reg_187[0]),
        .R(1'b0));
  FDRE \reg_187_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [1]),
        .Q(reg_187[1]),
        .R(1'b0));
  FDRE \reg_187_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [2]),
        .Q(reg_187[2]),
        .R(1'b0));
  FDRE \reg_187_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [3]),
        .Q(reg_187[3]),
        .R(1'b0));
  FDRE \reg_187_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [4]),
        .Q(reg_187[4]),
        .R(1'b0));
  FDRE \reg_187_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [5]),
        .Q(reg_187[5]),
        .R(1'b0));
  FDRE \reg_187_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [6]),
        .Q(reg_187[6]),
        .R(1'b0));
  FDRE \reg_187_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [7]),
        .Q(reg_187[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rk_offset_read_reg_901[3]_i_1 
       (.I0(\rk_offset_read_reg_901_reg[4]_0 [0]),
        .O(rk_offset[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rk_offset_read_reg_901[4]_i_1 
       (.I0(\rk_offset_read_reg_901_reg[4]_0 [0]),
        .I1(\rk_offset_read_reg_901_reg[4]_0 [1]),
        .O(rk_offset[4]));
  FDRE \rk_offset_read_reg_901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[3]),
        .Q(rk_offset_read_reg_901[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_901_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[4]),
        .Q(rk_offset_read_reg_901[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_901_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .Q(rk_offset_read_reg_901[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .Q(rk_offset_read_reg_901[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_901_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_901_reg[7]_0 [2]),
        .Q(rk_offset_read_reg_901[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_38_fu_607_p3
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(x_assign_16_fu_627_p3));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_43_fu_683_p3
       (.I0(\z_reg_981_reg[7]_0 [6]),
        .I1(\z_reg_981_reg[7]_0 [2]),
        .I2(\z_reg_981_reg[7]_0 [7]),
        .O(x_assign_19_fu_703_p3));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_10_read_2_reg_943[0]),
        .Q(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_10_read_2_reg_943[1]),
        .Q(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_10_read_2_reg_943[2]),
        .Q(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_10_read_2_reg_943[3]),
        .Q(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_10_read_2_reg_943[4]),
        .Q(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_10_read_2_reg_943[5]),
        .Q(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_10_read_2_reg_943[6]),
        .Q(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_10_read_2_reg_943[7]),
        .Q(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_10_read[0]),
        .Q(src_10_read_2_reg_943[0]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_10_read[1]),
        .Q(src_10_read_2_reg_943[1]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_10_read[2]),
        .Q(src_10_read_2_reg_943[2]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_10_read[3]),
        .Q(src_10_read_2_reg_943[3]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_10_read[4]),
        .Q(src_10_read_2_reg_943[4]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_10_read[5]),
        .Q(src_10_read_2_reg_943[5]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_10_read[6]),
        .Q(src_10_read_2_reg_943[6]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_10_read[7]),
        .Q(src_10_read_2_reg_943[7]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_11_read_2_reg_937[0]),
        .Q(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_11_read_2_reg_937[1]),
        .Q(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_11_read_2_reg_937[2]),
        .Q(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_11_read_2_reg_937[3]),
        .Q(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_11_read_2_reg_937[4]),
        .Q(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_11_read_2_reg_937[5]),
        .Q(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_11_read_2_reg_937[6]),
        .Q(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_11_read_2_reg_937[7]),
        .Q(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_11_read[0]),
        .Q(src_11_read_2_reg_937[0]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_11_read[1]),
        .Q(src_11_read_2_reg_937[1]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_11_read[2]),
        .Q(src_11_read_2_reg_937[2]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_11_read[3]),
        .Q(src_11_read_2_reg_937[3]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_11_read[4]),
        .Q(src_11_read_2_reg_937[4]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_11_read[5]),
        .Q(src_11_read_2_reg_937[5]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_11_read[6]),
        .Q(src_11_read_2_reg_937[6]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_11_read[7]),
        .Q(src_11_read_2_reg_937[7]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_12_read_2_reg_932[0]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_12_read_2_reg_932[1]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_12_read_2_reg_932[2]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_12_read_2_reg_932[3]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_12_read_2_reg_932[4]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_12_read_2_reg_932[5]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_12_read_2_reg_932[6]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_12_read_2_reg_932[7]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_12_read[0]),
        .Q(src_12_read_2_reg_932[0]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_12_read[1]),
        .Q(src_12_read_2_reg_932[1]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_12_read[2]),
        .Q(src_12_read_2_reg_932[2]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_12_read[3]),
        .Q(src_12_read_2_reg_932[3]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_12_read[4]),
        .Q(src_12_read_2_reg_932[4]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_12_read[5]),
        .Q(src_12_read_2_reg_932[5]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_12_read[6]),
        .Q(src_12_read_2_reg_932[6]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_12_read[7]),
        .Q(src_12_read_2_reg_932[7]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_13_read_2_reg_927[0]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_13_read_2_reg_927[1]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_13_read_2_reg_927[2]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_13_read_2_reg_927[3]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_13_read_2_reg_927[4]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_13_read_2_reg_927[5]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_13_read_2_reg_927[6]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_13_read_2_reg_927[7]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_13_read[0]),
        .Q(src_13_read_2_reg_927[0]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_13_read[1]),
        .Q(src_13_read_2_reg_927[1]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_13_read[2]),
        .Q(src_13_read_2_reg_927[2]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_13_read[3]),
        .Q(src_13_read_2_reg_927[3]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_13_read[4]),
        .Q(src_13_read_2_reg_927[4]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_13_read[5]),
        .Q(src_13_read_2_reg_927[5]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_13_read[6]),
        .Q(src_13_read_2_reg_927[6]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_13_read[7]),
        .Q(src_13_read_2_reg_927[7]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_14_read_2_reg_922[0]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_14_read_2_reg_922[1]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_14_read_2_reg_922[2]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_14_read_2_reg_922[3]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_14_read_2_reg_922[4]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_14_read_2_reg_922[5]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_14_read_2_reg_922[6]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_14_read_2_reg_922[7]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_14_read[0]),
        .Q(src_14_read_2_reg_922[0]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_14_read[1]),
        .Q(src_14_read_2_reg_922[1]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_14_read[2]),
        .Q(src_14_read_2_reg_922[2]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_14_read[3]),
        .Q(src_14_read_2_reg_922[3]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_14_read[4]),
        .Q(src_14_read_2_reg_922[4]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_14_read[5]),
        .Q(src_14_read_2_reg_922[5]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_14_read[6]),
        .Q(src_14_read_2_reg_922[6]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_14_read[7]),
        .Q(src_14_read_2_reg_922[7]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_15_read_2_reg_917[0]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_15_read_2_reg_917[1]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_15_read_2_reg_917[2]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_15_read_2_reg_917[3]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_15_read_2_reg_917[4]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_15_read_2_reg_917[5]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_15_read_2_reg_917[6]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_15_read_2_reg_917[7]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_15_read[0]),
        .Q(src_15_read_2_reg_917[0]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_15_read[1]),
        .Q(src_15_read_2_reg_917[1]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_15_read[2]),
        .Q(src_15_read_2_reg_917[2]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_15_read[3]),
        .Q(src_15_read_2_reg_917[3]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_15_read[4]),
        .Q(src_15_read_2_reg_917[4]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_15_read[5]),
        .Q(src_15_read_2_reg_917[5]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_15_read[6]),
        .Q(src_15_read_2_reg_917[6]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_15_read[7]),
        .Q(src_15_read_2_reg_917[7]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_8_read_2_reg_955[0]),
        .Q(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_8_read_2_reg_955[1]),
        .Q(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_8_read_2_reg_955[2]),
        .Q(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_8_read_2_reg_955[3]),
        .Q(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_8_read_2_reg_955[4]),
        .Q(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_8_read_2_reg_955[5]),
        .Q(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_8_read_2_reg_955[6]),
        .Q(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_8_read_2_reg_955[7]),
        .Q(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_8_read[0]),
        .Q(src_8_read_2_reg_955[0]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_8_read[1]),
        .Q(src_8_read_2_reg_955[1]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_8_read[2]),
        .Q(src_8_read_2_reg_955[2]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_8_read[3]),
        .Q(src_8_read_2_reg_955[3]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_8_read[4]),
        .Q(src_8_read_2_reg_955[4]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_8_read[5]),
        .Q(src_8_read_2_reg_955[5]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_8_read[6]),
        .Q(src_8_read_2_reg_955[6]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_8_read[7]),
        .Q(src_8_read_2_reg_955[7]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_9_read_2_reg_949[0]),
        .Q(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_9_read_2_reg_949[1]),
        .Q(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_9_read_2_reg_949[2]),
        .Q(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_9_read_2_reg_949[3]),
        .Q(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_9_read_2_reg_949[4]),
        .Q(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_9_read_2_reg_949[5]),
        .Q(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_9_read_2_reg_949[6]),
        .Q(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(src_9_read_2_reg_949[7]),
        .Q(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_9_read[0]),
        .Q(src_9_read_2_reg_949[0]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_9_read[1]),
        .Q(src_9_read_2_reg_949[1]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_9_read[2]),
        .Q(src_9_read_2_reg_949[2]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_9_read[3]),
        .Q(src_9_read_2_reg_949[3]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_9_read[4]),
        .Q(src_9_read_2_reg_949[4]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_9_read[5]),
        .Q(src_9_read_2_reg_949[5]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_9_read[6]),
        .Q(src_9_read_2_reg_949[6]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(ap_port_reg_src_9_read[7]),
        .Q(src_9_read_2_reg_949[7]),
        .R(1'b0));
  FDRE \tmp_74_reg_1006_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[5]),
        .Q(or_ln_fu_745_p3[0]),
        .R(1'b0));
  FDRE \tmp_88_reg_1016_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\z_reg_981_reg[7]_0 [5]),
        .Q(or_ln134_7_fu_757_p3[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_35_reg_1001[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(\trunc_ln134_35_reg_1001[5]_i_1_n_0 ));
  FDRE \trunc_ln134_35_reg_1001_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[6]),
        .Q(or_ln_fu_745_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_39_reg_1049[1]_i_1_n_0 ),
        .Q(or_ln_fu_745_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_39_reg_1049[2]_i_1_n_0 ),
        .Q(or_ln_fu_745_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_39_reg_1049[3]_i_1_n_0 ),
        .Q(or_ln_fu_745_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_16_fu_627_p3),
        .Q(or_ln_fu_745_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_35_reg_1001[5]_i_1_n_0 ),
        .Q(or_ln_fu_745_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[4]),
        .Q(or_ln_fu_745_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_39_reg_1049[1]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .O(\trunc_ln134_39_reg_1049[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_39_reg_1049[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[0]),
        .I2(DOBDO[6]),
        .O(\trunc_ln134_39_reg_1049[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_39_reg_1049[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(\trunc_ln134_39_reg_1049[3]_i_1_n_0 ));
  FDRE \trunc_ln134_39_reg_1049_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_39_reg_1049[1]_i_1_n_0 ),
        .Q(or_ln134_4_fu_751_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_39_reg_1049[2]_i_1_n_0 ),
        .Q(or_ln134_4_fu_751_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_39_reg_1049[3]_i_1_n_0 ),
        .Q(or_ln134_4_fu_751_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_16_fu_627_p3),
        .Q(or_ln134_4_fu_751_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_35_reg_1001[5]_i_1_n_0 ),
        .Q(or_ln134_4_fu_751_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[4]),
        .Q(or_ln134_4_fu_751_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_42_reg_1011[1]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [5]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .O(\trunc_ln134_42_reg_1011[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_42_reg_1011[2]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [5]),
        .I1(\z_reg_981_reg[7]_0 [0]),
        .I2(\z_reg_981_reg[7]_0 [6]),
        .O(\trunc_ln134_42_reg_1011[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_42_reg_1011[3]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [5]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .I2(\z_reg_981_reg[7]_0 [1]),
        .I3(\z_reg_981_reg[7]_0 [6]),
        .O(\trunc_ln134_42_reg_1011[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_42_reg_1011[5]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [7]),
        .I1(\z_reg_981_reg[7]_0 [3]),
        .O(\trunc_ln134_42_reg_1011[5]_i_1_n_0 ));
  FDRE \trunc_ln134_42_reg_1011_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\z_reg_981_reg[7]_0 [6]),
        .Q(or_ln134_7_fu_757_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_42_reg_1011[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_757_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_42_reg_1011[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_757_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_42_reg_1011[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_757_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_19_fu_703_p3),
        .Q(or_ln134_7_fu_757_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_42_reg_1011[5]_i_1_n_0 ),
        .Q(or_ln134_7_fu_757_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\z_reg_981_reg[7]_0 [4]),
        .Q(or_ln134_7_fu_757_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_42_reg_1011[1]_i_1_n_0 ),
        .Q(or_ln134_9_fu_763_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_42_reg_1011[2]_i_1_n_0 ),
        .Q(or_ln134_9_fu_763_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_42_reg_1011[3]_i_1_n_0 ),
        .Q(or_ln134_9_fu_763_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_19_fu_703_p3),
        .Q(or_ln134_9_fu_763_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_42_reg_1011[5]_i_1_n_0 ),
        .Q(or_ln134_9_fu_763_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [4]),
        .Q(or_ln134_9_fu_763_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_14_reg_1037[2]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [7]),
        .I1(\z_reg_981_reg[7]_0 [1]),
        .O(\x_assign_14_reg_1037[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_14_reg_1037[3]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [7]),
        .I1(\z_reg_981_reg[7]_0 [2]),
        .O(\x_assign_14_reg_1037[3]_i_1_n_0 ));
  FDRE \x_assign_14_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [7]),
        .Q(x_assign_14_reg_1037[0]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [0]),
        .Q(x_assign_14_reg_1037[1]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_14_reg_1037[2]_i_1_n_0 ),
        .Q(x_assign_14_reg_1037[2]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_14_reg_1037[3]_i_1_n_0 ),
        .Q(x_assign_14_reg_1037[3]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [5]),
        .Q(x_assign_14_reg_1037[6]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [6]),
        .Q(x_assign_14_reg_1037[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_15_reg_1043[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(\x_assign_15_reg_1043[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_15_reg_1043[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(\x_assign_15_reg_1043[3]_i_1_n_0 ));
  FDRE \x_assign_15_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[7]),
        .Q(x_assign_15_reg_1043[0]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[0]),
        .Q(x_assign_15_reg_1043[1]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_15_reg_1043[2]_i_1_n_0 ),
        .Q(x_assign_15_reg_1043[2]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_15_reg_1043[3]_i_1_n_0 ),
        .Q(x_assign_15_reg_1043[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[5]),
        .Q(x_assign_15_reg_1043[6]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[6]),
        .Q(x_assign_15_reg_1043[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[0]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [7]),
        .I1(DOBDO[7]),
        .O(xor_ln124_595_fu_503_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[1]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [0]),
        .I1(DOBDO[0]),
        .O(xor_ln124_595_fu_503_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_595_reg_1021[2]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [1]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[7]),
        .O(xor_ln124_595_fu_503_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_595_reg_1021[3]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [2]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .I2(DOBDO[2]),
        .I3(DOBDO[7]),
        .O(xor_ln124_595_fu_503_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_595_reg_1021[4]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [3]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .I2(DOBDO[3]),
        .I3(DOBDO[7]),
        .O(xor_ln124_595_fu_503_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[5]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [4]),
        .I1(DOBDO[4]),
        .O(xor_ln124_595_fu_503_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[6]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [5]),
        .I1(DOBDO[5]),
        .O(xor_ln124_595_fu_503_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[7]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [6]),
        .I1(DOBDO[6]),
        .O(xor_ln124_595_fu_503_p2[7]));
  FDRE \xor_ln124_595_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_595_fu_503_p2[0]),
        .Q(xor_ln124_595_reg_1021[0]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_595_fu_503_p2[1]),
        .Q(xor_ln124_595_reg_1021[1]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_595_fu_503_p2[2]),
        .Q(xor_ln124_595_reg_1021[2]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_595_fu_503_p2[3]),
        .Q(xor_ln124_595_reg_1021[3]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_595_fu_503_p2[4]),
        .Q(xor_ln124_595_reg_1021[4]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_595_fu_503_p2[5]),
        .Q(xor_ln124_595_reg_1021[5]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_595_fu_503_p2[6]),
        .Q(xor_ln124_595_reg_1021[6]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(xor_ln124_595_fu_503_p2[7]),
        .Q(xor_ln124_595_reg_1021[7]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[0]),
        .Q(z_10_reg_986[0]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[1]),
        .Q(z_10_reg_986[1]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[2]),
        .Q(z_10_reg_986[2]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[3]),
        .Q(z_10_reg_986[3]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[4]),
        .Q(z_10_reg_986[4]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[5]),
        .Q(z_10_reg_986[5]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[6]),
        .Q(z_10_reg_986[6]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[7]),
        .Q(z_10_reg_986[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_11_reg_1027[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(z_11_reg_10270));
  FDRE \z_11_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [0]),
        .Q(z_11_reg_1027[0]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[1] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [1]),
        .Q(z_11_reg_1027[1]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[2] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [2]),
        .Q(z_11_reg_1027[2]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[3] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [3]),
        .Q(z_11_reg_1027[3]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[4] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [4]),
        .Q(z_11_reg_1027[4]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[5] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [5]),
        .Q(z_11_reg_1027[5]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[6] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [6]),
        .Q(z_11_reg_1027[6]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[7] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [7]),
        .Q(z_11_reg_1027[7]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[0]),
        .Q(z_12_reg_1032[0]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[1]),
        .Q(z_12_reg_1032[1]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[2] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[2]),
        .Q(z_12_reg_1032[2]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[3] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[3]),
        .Q(z_12_reg_1032[3]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[4] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[4]),
        .Q(z_12_reg_1032[4]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[5] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[5]),
        .Q(z_12_reg_1032[5]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[6] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[6]),
        .Q(z_12_reg_1032[6]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[7] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[7]),
        .Q(z_12_reg_1032[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_reg_981[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .O(ce01));
  FDRE \z_reg_981_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [0]),
        .Q(z_reg_981[0]),
        .R(1'b0));
  FDRE \z_reg_981_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [1]),
        .Q(z_reg_981[1]),
        .R(1'b0));
  FDRE \z_reg_981_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [2]),
        .Q(z_reg_981[2]),
        .R(1'b0));
  FDRE \z_reg_981_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [3]),
        .Q(z_reg_981[3]),
        .R(1'b0));
  FDRE \z_reg_981_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [4]),
        .Q(z_reg_981[4]),
        .R(1'b0));
  FDRE \z_reg_981_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [5]),
        .Q(z_reg_981[5]),
        .R(1'b0));
  FDRE \z_reg_981_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [6]),
        .Q(z_reg_981[6]),
        .R(1'b0));
  FDRE \z_reg_981_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [7]),
        .Q(z_reg_981[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF1Xor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_14
   (\ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    grp_ClefiaDecrypt_1_fu_370_rk_ce1,
    clefia_s0_ce0,
    D,
    \ct_1_reg_450_reg[7] ,
    \ct_2_reg_460_reg[7] ,
    \ct_3_reg_470_reg[7] ,
    \rin_12_reg_948_reg[7] ,
    \rin_13_reg_953_reg[7] ,
    \rin_14_reg_958_reg[7] ,
    \rin_15_reg_963_reg[7] ,
    \ap_return_11_preg_reg[7] ,
    \ap_return_10_preg_reg[7] ,
    \ap_return_9_preg_reg[7] ,
    \ap_return_8_preg_reg[7] ,
    \rk_offset_read_reg_901_reg[5]_0 ,
    \rk_offset_read_reg_901_reg[6]_0 ,
    \rk_offset_read_reg_901_reg[3]_0 ,
    \fout_13_1_reg_280_reg[7] ,
    \fout_12_1_reg_291_reg[7] ,
    \fout_14_1_reg_269_reg[7] ,
    \fout_15_1_reg_258_reg[7] ,
    \reg_183_reg[7]_0 ,
    ADDRBWRADDR,
    \src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 ,
    \src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 ,
    \src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 ,
    \src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 ,
    \ap_CS_fsm_reg[7] ,
    \fout_13_1_reg_280_reg[7]_0 ,
    \fout_12_1_reg_291_reg[7]_0 ,
    \fout_14_1_reg_269_reg[7]_0 ,
    \fout_15_1_reg_258_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    DOBDO,
    \z_reg_981_reg[7]_0 ,
    Q,
    ram_reg,
    ram_reg_0,
    shl_ln_reg_808,
    ram_reg_i_58,
    ram_reg_i_58_0,
    ram_reg_1,
    ram_reg_i_38__2_0,
    ram_reg_i_75_0,
    grp_ClefiaF1Xor_fu_453_ap_start_reg,
    ram_reg_i_266_0,
    ram_reg_i_266_1,
    \fin_0_0_fu_92_reg[7] ,
    ap_NS_fsm11_out,
    \fin_1_0_fu_96_reg[7] ,
    \fin_2_0_fu_100_reg[7] ,
    \fin_3_0_fu_104_reg[7] ,
    \fin_12_0_fu_140_reg[7] ,
    \fin_13_0_fu_144_reg[7] ,
    \fin_14_0_fu_148_reg[7] ,
    \fin_15_0_fu_152_reg[7] ,
    ap_return_11_preg,
    \rout_11_reg_1010_reg[0] ,
    \rout_11_reg_1010_reg[0]_0 ,
    \rout_11_reg_1010_reg[7] ,
    \ap_return_12_preg_reg[3] ,
    ap_return_10_preg,
    \rout_10_reg_1005_reg[7] ,
    ap_return_9_preg,
    \rout_9_reg_1000_reg[7] ,
    ap_return_8_preg,
    \rout_8_reg_995_reg[7] ,
    \rk_offset_read_reg_901_reg[7]_0 ,
    ram_reg_i_230_0,
    ram_reg_i_75_1,
    ram_reg_i_75_2,
    \ap_return_13_preg_reg[7] ,
    \ap_return_12_preg_reg[7] ,
    \ap_return_14_preg_reg[7] ,
    \ap_return_15_preg_reg[7] ,
    ap_return_13_preg,
    ap_return_12_preg,
    ap_return_14_preg,
    ap_return_15_preg,
    \ap_port_reg_src_8_read_reg[7]_0 ,
    \ap_port_reg_src_9_read_reg[7]_0 ,
    \ap_port_reg_src_10_read_reg[7]_0 ,
    \ap_port_reg_src_11_read_reg[7]_0 ,
    \ap_port_reg_src_12_read_reg[7]_0 ,
    \ap_port_reg_src_13_read_reg[7]_0 ,
    \ap_port_reg_src_14_read_reg[7]_0 ,
    \ap_port_reg_src_15_read_reg[7]_0 ,
    DOADO,
    \reg_187_reg[7]_0 );
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[25]_1 ;
  output grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  output clefia_s0_ce0;
  output [7:0]D;
  output [7:0]\ct_1_reg_450_reg[7] ;
  output [7:0]\ct_2_reg_460_reg[7] ;
  output [7:0]\ct_3_reg_470_reg[7] ;
  output [7:0]\rin_12_reg_948_reg[7] ;
  output [7:0]\rin_13_reg_953_reg[7] ;
  output [7:0]\rin_14_reg_958_reg[7] ;
  output [7:0]\rin_15_reg_963_reg[7] ;
  output [7:0]\ap_return_11_preg_reg[7] ;
  output [7:0]\ap_return_10_preg_reg[7] ;
  output [7:0]\ap_return_9_preg_reg[7] ;
  output [7:0]\ap_return_8_preg_reg[7] ;
  output \rk_offset_read_reg_901_reg[5]_0 ;
  output \rk_offset_read_reg_901_reg[6]_0 ;
  output \rk_offset_read_reg_901_reg[3]_0 ;
  output [7:0]\fout_13_1_reg_280_reg[7] ;
  output [7:0]\fout_12_1_reg_291_reg[7] ;
  output [7:0]\fout_14_1_reg_269_reg[7] ;
  output [7:0]\fout_15_1_reg_258_reg[7] ;
  output [7:0]\reg_183_reg[7]_0 ;
  output [7:0]ADDRBWRADDR;
  output [7:0]\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 ;
  output [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output [7:0]\fout_13_1_reg_280_reg[7]_0 ;
  output [7:0]\fout_12_1_reg_291_reg[7]_0 ;
  output [7:0]\fout_14_1_reg_269_reg[7]_0 ;
  output [7:0]\fout_15_1_reg_258_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]\z_reg_981_reg[7]_0 ;
  input [0:0]Q;
  input [8:0]ram_reg;
  input ram_reg_0;
  input [0:0]shl_ln_reg_808;
  input ram_reg_i_58;
  input ram_reg_i_58_0;
  input ram_reg_1;
  input ram_reg_i_38__2_0;
  input ram_reg_i_75_0;
  input grp_ClefiaF1Xor_fu_453_ap_start_reg;
  input [3:0]ram_reg_i_266_0;
  input [0:0]ram_reg_i_266_1;
  input [7:0]\fin_0_0_fu_92_reg[7] ;
  input ap_NS_fsm11_out;
  input [7:0]\fin_1_0_fu_96_reg[7] ;
  input [7:0]\fin_2_0_fu_100_reg[7] ;
  input [7:0]\fin_3_0_fu_104_reg[7] ;
  input [7:0]\fin_12_0_fu_140_reg[7] ;
  input [7:0]\fin_13_0_fu_144_reg[7] ;
  input [7:0]\fin_14_0_fu_148_reg[7] ;
  input [7:0]\fin_15_0_fu_152_reg[7] ;
  input [7:0]ap_return_11_preg;
  input \rout_11_reg_1010_reg[0] ;
  input \rout_11_reg_1010_reg[0]_0 ;
  input [7:0]\rout_11_reg_1010_reg[7] ;
  input \ap_return_12_preg_reg[3] ;
  input [7:0]ap_return_10_preg;
  input [7:0]\rout_10_reg_1005_reg[7] ;
  input [7:0]ap_return_9_preg;
  input [7:0]\rout_9_reg_1000_reg[7] ;
  input [7:0]ap_return_8_preg;
  input [7:0]\rout_8_reg_995_reg[7] ;
  input [4:0]\rk_offset_read_reg_901_reg[7]_0 ;
  input ram_reg_i_230_0;
  input ram_reg_i_75_1;
  input ram_reg_i_75_2;
  input [7:0]\ap_return_13_preg_reg[7] ;
  input [7:0]\ap_return_12_preg_reg[7] ;
  input [7:0]\ap_return_14_preg_reg[7] ;
  input [7:0]\ap_return_15_preg_reg[7] ;
  input [7:0]ap_return_13_preg;
  input [7:0]ap_return_12_preg;
  input [7:0]ap_return_14_preg;
  input [7:0]ap_return_15_preg;
  input [7:0]\ap_port_reg_src_8_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_9_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_10_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_11_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_12_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_13_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_14_read_reg[7]_0 ;
  input [7:0]\ap_port_reg_src_15_read_reg[7]_0 ;
  input [7:0]DOADO;
  input [7:0]\reg_187_reg[7]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_1__18_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__6_n_0;
  wire [7:0]ap_port_reg_src_10_read;
  wire ap_port_reg_src_10_read0;
  wire [7:0]\ap_port_reg_src_10_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_11_read;
  wire [7:0]\ap_port_reg_src_11_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_12_read;
  wire [7:0]\ap_port_reg_src_12_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_13_read;
  wire [7:0]\ap_port_reg_src_13_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_14_read;
  wire [7:0]\ap_port_reg_src_14_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_15_read;
  wire [7:0]\ap_port_reg_src_15_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_8_read;
  wire [7:0]\ap_port_reg_src_8_read_reg[7]_0 ;
  wire [7:0]ap_port_reg_src_9_read;
  wire [7:0]\ap_port_reg_src_9_read_reg[7]_0 ;
  wire [7:0]ap_return_10_preg;
  wire [7:0]\ap_return_10_preg_reg[7] ;
  wire [7:0]ap_return_11_preg;
  wire [7:0]\ap_return_11_preg_reg[7] ;
  wire [7:0]ap_return_12_preg;
  wire \ap_return_12_preg_reg[3] ;
  wire [7:0]\ap_return_12_preg_reg[7] ;
  wire [7:0]ap_return_13_preg;
  wire [7:0]\ap_return_13_preg_reg[7] ;
  wire [7:0]ap_return_14_preg;
  wire [7:0]\ap_return_14_preg_reg[7] ;
  wire [7:0]ap_return_15_preg;
  wire [7:0]\ap_return_15_preg_reg[7] ;
  wire [7:0]ap_return_8_preg;
  wire [7:0]\ap_return_8_preg_reg[7] ;
  wire [7:0]ap_return_9_preg;
  wire [7:0]\ap_return_9_preg_reg[7] ;
  wire ap_rst_n_inv;
  wire ce01;
  wire clefia_s0_ce0;
  wire [7:0]\ct_1_reg_450_reg[7] ;
  wire [7:0]\ct_2_reg_460_reg[7] ;
  wire [7:0]\ct_3_reg_470_reg[7] ;
  wire \fin_0_0_fu_92[0]_i_2_n_0 ;
  wire \fin_0_0_fu_92[1]_i_2_n_0 ;
  wire \fin_0_0_fu_92[2]_i_2_n_0 ;
  wire \fin_0_0_fu_92[3]_i_2_n_0 ;
  wire \fin_0_0_fu_92[4]_i_2_n_0 ;
  wire \fin_0_0_fu_92[5]_i_2_n_0 ;
  wire \fin_0_0_fu_92[6]_i_2_n_0 ;
  wire \fin_0_0_fu_92[7]_i_7_n_0 ;
  wire [7:0]\fin_0_0_fu_92_reg[7] ;
  wire [7:0]\fin_12_0_fu_140_reg[7] ;
  wire [7:0]\fin_13_0_fu_144_reg[7] ;
  wire [7:0]\fin_14_0_fu_148_reg[7] ;
  wire [7:0]\fin_15_0_fu_152_reg[7] ;
  wire \fin_1_0_fu_96[0]_i_2_n_0 ;
  wire \fin_1_0_fu_96[1]_i_2_n_0 ;
  wire \fin_1_0_fu_96[2]_i_2_n_0 ;
  wire \fin_1_0_fu_96[3]_i_2_n_0 ;
  wire \fin_1_0_fu_96[4]_i_2_n_0 ;
  wire \fin_1_0_fu_96[5]_i_2_n_0 ;
  wire \fin_1_0_fu_96[6]_i_2_n_0 ;
  wire \fin_1_0_fu_96[7]_i_2_n_0 ;
  wire [7:0]\fin_1_0_fu_96_reg[7] ;
  wire \fin_2_0_fu_100[0]_i_2_n_0 ;
  wire \fin_2_0_fu_100[1]_i_2_n_0 ;
  wire \fin_2_0_fu_100[2]_i_2_n_0 ;
  wire \fin_2_0_fu_100[3]_i_2_n_0 ;
  wire \fin_2_0_fu_100[4]_i_2_n_0 ;
  wire \fin_2_0_fu_100[5]_i_2_n_0 ;
  wire \fin_2_0_fu_100[6]_i_2_n_0 ;
  wire \fin_2_0_fu_100[7]_i_2_n_0 ;
  wire [7:0]\fin_2_0_fu_100_reg[7] ;
  wire \fin_3_0_fu_104[0]_i_2_n_0 ;
  wire \fin_3_0_fu_104[1]_i_2_n_0 ;
  wire \fin_3_0_fu_104[2]_i_2_n_0 ;
  wire \fin_3_0_fu_104[3]_i_2_n_0 ;
  wire \fin_3_0_fu_104[4]_i_2_n_0 ;
  wire \fin_3_0_fu_104[5]_i_2_n_0 ;
  wire \fin_3_0_fu_104[6]_i_2_n_0 ;
  wire \fin_3_0_fu_104[7]_i_2_n_0 ;
  wire [7:0]\fin_3_0_fu_104_reg[7] ;
  wire [7:0]\fout_12_1_reg_291_reg[7] ;
  wire [7:0]\fout_12_1_reg_291_reg[7]_0 ;
  wire [7:0]\fout_13_1_reg_280_reg[7] ;
  wire [7:0]\fout_13_1_reg_280_reg[7]_0 ;
  wire [7:0]\fout_14_1_reg_269_reg[7] ;
  wire [7:0]\fout_14_1_reg_269_reg[7]_0 ;
  wire [7:0]\fout_15_1_reg_258_reg[7] ;
  wire [7:0]\fout_15_1_reg_258_reg[7]_0 ;
  wire grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  wire grp_ClefiaF1Xor_fu_453_ap_start_reg;
  wire [7:2]or_ln134_4_fu_751_p3;
  wire [7:0]or_ln134_7_fu_757_p3;
  wire [7:2]or_ln134_9_fu_763_p3;
  wire [7:0]or_ln_fu_745_p3;
  wire [8:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_168__5_n_0;
  wire ram_reg_i_230_0;
  wire [3:0]ram_reg_i_266_0;
  wire [0:0]ram_reg_i_266_1;
  wire ram_reg_i_266_n_0;
  wire ram_reg_i_279_n_0;
  wire ram_reg_i_38__2_0;
  wire ram_reg_i_58;
  wire ram_reg_i_58_0;
  wire ram_reg_i_674_n_0;
  wire ram_reg_i_737_n_0;
  wire ram_reg_i_75_0;
  wire ram_reg_i_75_1;
  wire ram_reg_i_75_2;
  wire [7:0]reg_183;
  wire reg_1830;
  wire [7:0]\reg_183_reg[7]_0 ;
  wire [7:0]reg_187;
  wire [7:0]\reg_187_reg[7]_0 ;
  wire [7:0]\rin_12_reg_948_reg[7] ;
  wire [7:0]\rin_13_reg_953_reg[7] ;
  wire [7:0]\rin_14_reg_958_reg[7] ;
  wire [7:0]\rin_15_reg_963_reg[7] ;
  wire [7:3]rk_offset;
  wire [7:3]rk_offset_read_reg_901;
  wire \rk_offset_read_reg_901_reg[3]_0 ;
  wire \rk_offset_read_reg_901_reg[5]_0 ;
  wire \rk_offset_read_reg_901_reg[6]_0 ;
  wire [4:0]\rk_offset_read_reg_901_reg[7]_0 ;
  wire [7:0]\rout_10_reg_1005_reg[7] ;
  wire \rout_11_reg_1010_reg[0] ;
  wire \rout_11_reg_1010_reg[0]_0 ;
  wire [7:0]\rout_11_reg_1010_reg[7] ;
  wire [7:0]\rout_8_reg_995_reg[7] ;
  wire [7:0]\rout_9_reg_1000_reg[7] ;
  wire [0:0]shl_ln_reg_808;
  wire [7:0]src_10_read_2_reg_943;
  wire [7:0]src_10_read_2_reg_943_pp0_iter1_reg;
  wire [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_11_read_2_reg_937;
  wire [7:0]src_11_read_2_reg_937_pp0_iter1_reg;
  wire [7:0]\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_12_read_2_reg_932;
  wire [7:0]src_12_read_2_reg_932_pp0_iter1_reg;
  wire [7:0]src_13_read_2_reg_927;
  wire [7:0]src_13_read_2_reg_927_pp0_iter1_reg;
  wire [7:0]src_14_read_2_reg_922;
  wire [7:0]src_14_read_2_reg_922_pp0_iter1_reg;
  wire [7:0]src_15_read_2_reg_917;
  wire [7:0]src_15_read_2_reg_917_pp0_iter1_reg;
  wire [7:0]src_8_read_2_reg_955;
  wire [7:0]src_8_read_2_reg_955_pp0_iter1_reg;
  wire [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]src_9_read_2_reg_949;
  wire [7:0]src_9_read_2_reg_949_pp0_iter1_reg;
  wire [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 ;
  wire \trunc_ln134_35_reg_1001[5]_i_1_n_0 ;
  wire \trunc_ln134_39_reg_1049[1]_i_1_n_0 ;
  wire \trunc_ln134_39_reg_1049[2]_i_1_n_0 ;
  wire \trunc_ln134_39_reg_1049[3]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1011[1]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1011[2]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1011[3]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1011[5]_i_1_n_0 ;
  wire [7:0]x_assign_14_reg_1037;
  wire \x_assign_14_reg_1037[2]_i_1_n_0 ;
  wire \x_assign_14_reg_1037[3]_i_1_n_0 ;
  wire [7:0]x_assign_15_reg_1043;
  wire \x_assign_15_reg_1043[2]_i_1_n_0 ;
  wire \x_assign_15_reg_1043[3]_i_1_n_0 ;
  wire [4:4]x_assign_16_fu_627_p3;
  wire [4:4]x_assign_19_fu_703_p3;
  wire [7:0]xor_ln124_595_fu_503_p2;
  wire [7:0]xor_ln124_595_reg_1021;
  wire [7:0]z_10_reg_986;
  wire [7:0]z_11_reg_1027;
  wire z_11_reg_10270;
  wire [7:0]z_12_reg_1032;
  wire [7:0]z_reg_981;
  wire [7:0]\z_reg_981_reg[7]_0 ;

  LUT4 #(
    .INIT(16'h01FF)) 
    \ap_CS_fsm[0]_i_1__17 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_CS_fsm[1]_i_1__18 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[1]_i_1__18_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__18_n_0 ),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__6
       (.I0(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__6
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE \ap_port_reg_src_10_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_10_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_10_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_10_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_10_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_10_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_10_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_10_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_10_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_10_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_10_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_11_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_11_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_11_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_11_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_11_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_11_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_11_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_11_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_11_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_11_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_12_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_12_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_12_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_12_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_12_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_12_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_12_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_12_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_12_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_12_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_13_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_13_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_13_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_13_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_13_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_13_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_13_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_13_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_13_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_13_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_14_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_14_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_14_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_14_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_14_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_14_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_14_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_14_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_14_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_14_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_15_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_15_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_15_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_15_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_15_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_15_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_15_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_15_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_15_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_15_read[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_port_reg_src_8_read[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .O(ap_port_reg_src_10_read0));
  FDRE \ap_port_reg_src_8_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_8_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_8_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_8_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_8_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_8_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_8_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_8_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_8_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_8_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_8_read[7]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[0] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [0]),
        .Q(ap_port_reg_src_9_read[0]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[1] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [1]),
        .Q(ap_port_reg_src_9_read[1]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[2] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [2]),
        .Q(ap_port_reg_src_9_read[2]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[3] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [3]),
        .Q(ap_port_reg_src_9_read[3]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[4] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [4]),
        .Q(ap_port_reg_src_9_read[4]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[5] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [5]),
        .Q(ap_port_reg_src_9_read[5]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[6] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [6]),
        .Q(ap_port_reg_src_9_read[6]),
        .R(1'b0));
  FDRE \ap_port_reg_src_9_read_reg[7] 
       (.C(ap_clk),
        .CE(ap_port_reg_src_10_read0),
        .D(\ap_port_reg_src_9_read_reg[7]_0 [7]),
        .Q(ap_port_reg_src_9_read[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_10_preg[0]_i_1__0 
       (.I0(src_10_read_2_reg_943_pp0_iter1_reg[0]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_10_reg_1005_reg[7] [0]),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_10_preg[1]_i_1__0 
       (.I0(src_10_read_2_reg_943_pp0_iter1_reg[1]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_10_reg_1005_reg[7] [1]),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_10_preg[2]_i_1__0 
       (.I0(src_10_read_2_reg_943_pp0_iter1_reg[2]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_10_reg_1005_reg[7] [2]),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_10_preg[3]_i_1__0 
       (.I0(src_10_read_2_reg_943_pp0_iter1_reg[3]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_10_reg_1005_reg[7] [3]),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_10_preg[4]_i_1__0 
       (.I0(src_10_read_2_reg_943_pp0_iter1_reg[4]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_10_reg_1005_reg[7] [4]),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_10_preg[5]_i_1__0 
       (.I0(src_10_read_2_reg_943_pp0_iter1_reg[5]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_10_reg_1005_reg[7] [5]),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_10_preg[6]_i_1__0 
       (.I0(src_10_read_2_reg_943_pp0_iter1_reg[6]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_10_reg_1005_reg[7] [6]),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_10_preg[7]_i_1__0 
       (.I0(src_10_read_2_reg_943_pp0_iter1_reg[7]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_10_reg_1005_reg[7] [7]),
        .O(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_11_preg[0]_i_1__0 
       (.I0(src_11_read_2_reg_937_pp0_iter1_reg[0]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_11_reg_1010_reg[7] [0]),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_11_preg[1]_i_1__0 
       (.I0(src_11_read_2_reg_937_pp0_iter1_reg[1]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_11_reg_1010_reg[7] [1]),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_11_preg[2]_i_1__0 
       (.I0(src_11_read_2_reg_937_pp0_iter1_reg[2]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_11_reg_1010_reg[7] [2]),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_11_preg[3]_i_1__0 
       (.I0(src_11_read_2_reg_937_pp0_iter1_reg[3]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_11_reg_1010_reg[7] [3]),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_11_preg[4]_i_1__0 
       (.I0(src_11_read_2_reg_937_pp0_iter1_reg[4]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_11_reg_1010_reg[7] [4]),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_11_preg[5]_i_1__0 
       (.I0(src_11_read_2_reg_937_pp0_iter1_reg[5]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_11_reg_1010_reg[7] [5]),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_11_preg[6]_i_1__0 
       (.I0(src_11_read_2_reg_937_pp0_iter1_reg[6]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_11_reg_1010_reg[7] [6]),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_11_preg[7]_i_1__0 
       (.I0(src_11_read_2_reg_937_pp0_iter1_reg[7]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_11_reg_1010_reg[7] [7]),
        .O(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_12_preg[0]_i_1__0 
       (.I0(\fin_0_0_fu_92[0]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_12_preg_reg[7] [0]),
        .O(\fout_12_1_reg_291_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_12_preg[1]_i_1__0 
       (.I0(\fin_0_0_fu_92[1]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_12_preg_reg[7] [1]),
        .O(\fout_12_1_reg_291_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_12_preg[2]_i_1__0 
       (.I0(\fin_0_0_fu_92[2]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_12_preg_reg[7] [2]),
        .O(\fout_12_1_reg_291_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_12_preg[3]_i_1__0 
       (.I0(\fin_0_0_fu_92[3]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [3]),
        .O(\fout_12_1_reg_291_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_12_preg[4]_i_1__0 
       (.I0(\fin_0_0_fu_92[4]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [4]),
        .O(\fout_12_1_reg_291_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_12_preg[5]_i_1__0 
       (.I0(\fin_0_0_fu_92[5]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [5]),
        .O(\fout_12_1_reg_291_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_12_preg[6]_i_1__0 
       (.I0(\fin_0_0_fu_92[6]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [6]),
        .O(\fout_12_1_reg_291_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_12_preg[7]_i_1__0 
       (.I0(\fin_0_0_fu_92[7]_i_7_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [7]),
        .O(\fout_12_1_reg_291_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_13_preg[0]_i_1__0 
       (.I0(\fin_1_0_fu_96[0]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_13_preg_reg[7] [0]),
        .O(\fout_13_1_reg_280_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_13_preg[1]_i_1__0 
       (.I0(\fin_1_0_fu_96[1]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_13_preg_reg[7] [1]),
        .O(\fout_13_1_reg_280_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_13_preg[2]_i_1__0 
       (.I0(\fin_1_0_fu_96[2]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_13_preg_reg[7] [2]),
        .O(\fout_13_1_reg_280_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_13_preg[3]_i_1__0 
       (.I0(\fin_1_0_fu_96[3]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [3]),
        .O(\fout_13_1_reg_280_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_13_preg[4]_i_1__0 
       (.I0(\fin_1_0_fu_96[4]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [4]),
        .O(\fout_13_1_reg_280_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_13_preg[5]_i_1__0 
       (.I0(\fin_1_0_fu_96[5]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [5]),
        .O(\fout_13_1_reg_280_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_13_preg[6]_i_1__0 
       (.I0(\fin_1_0_fu_96[6]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [6]),
        .O(\fout_13_1_reg_280_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_13_preg[7]_i_1__0 
       (.I0(\fin_1_0_fu_96[7]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [7]),
        .O(\fout_13_1_reg_280_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_14_preg[0]_i_1__0 
       (.I0(\fin_2_0_fu_100[0]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_14_preg_reg[7] [0]),
        .O(\fout_14_1_reg_269_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_14_preg[1]_i_1__0 
       (.I0(\fin_2_0_fu_100[1]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_14_preg_reg[7] [1]),
        .O(\fout_14_1_reg_269_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_14_preg[2]_i_1__0 
       (.I0(\fin_2_0_fu_100[2]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_14_preg_reg[7] [2]),
        .O(\fout_14_1_reg_269_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_14_preg[3]_i_1__0 
       (.I0(\fin_2_0_fu_100[3]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [3]),
        .O(\fout_14_1_reg_269_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_14_preg[4]_i_1__0 
       (.I0(\fin_2_0_fu_100[4]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [4]),
        .O(\fout_14_1_reg_269_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_14_preg[5]_i_1__0 
       (.I0(\fin_2_0_fu_100[5]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [5]),
        .O(\fout_14_1_reg_269_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_14_preg[6]_i_1__0 
       (.I0(\fin_2_0_fu_100[6]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [6]),
        .O(\fout_14_1_reg_269_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_14_preg[7]_i_1__0 
       (.I0(\fin_2_0_fu_100[7]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [7]),
        .O(\fout_14_1_reg_269_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_15_preg[0]_i_1__0 
       (.I0(\fin_3_0_fu_104[0]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_15_preg_reg[7] [0]),
        .O(\fout_15_1_reg_258_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_15_preg[1]_i_1__0 
       (.I0(\fin_3_0_fu_104[1]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_15_preg_reg[7] [1]),
        .O(\fout_15_1_reg_258_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_15_preg[2]_i_1__0 
       (.I0(\fin_3_0_fu_104[2]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_15_preg_reg[7] [2]),
        .O(\fout_15_1_reg_258_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_15_preg[3]_i_1__0 
       (.I0(\fin_3_0_fu_104[3]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [3]),
        .O(\fout_15_1_reg_258_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_15_preg[4]_i_1__0 
       (.I0(\fin_3_0_fu_104[4]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [4]),
        .O(\fout_15_1_reg_258_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_15_preg[5]_i_1__0 
       (.I0(\fin_3_0_fu_104[5]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [5]),
        .O(\fout_15_1_reg_258_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_15_preg[6]_i_1__0 
       (.I0(\fin_3_0_fu_104[6]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [6]),
        .O(\fout_15_1_reg_258_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_15_preg[7]_i_1__0 
       (.I0(\fin_3_0_fu_104[7]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [7]),
        .O(\fout_15_1_reg_258_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_8_preg[0]_i_1__0 
       (.I0(src_8_read_2_reg_955_pp0_iter1_reg[0]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_8_reg_995_reg[7] [0]),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_8_preg[1]_i_1__0 
       (.I0(src_8_read_2_reg_955_pp0_iter1_reg[1]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_8_reg_995_reg[7] [1]),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_8_preg[2]_i_1__0 
       (.I0(src_8_read_2_reg_955_pp0_iter1_reg[2]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_8_reg_995_reg[7] [2]),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_8_preg[3]_i_1__0 
       (.I0(src_8_read_2_reg_955_pp0_iter1_reg[3]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_8_reg_995_reg[7] [3]),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_8_preg[4]_i_1__0 
       (.I0(src_8_read_2_reg_955_pp0_iter1_reg[4]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_8_reg_995_reg[7] [4]),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_8_preg[5]_i_1__0 
       (.I0(src_8_read_2_reg_955_pp0_iter1_reg[5]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_8_reg_995_reg[7] [5]),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_8_preg[6]_i_1__0 
       (.I0(src_8_read_2_reg_955_pp0_iter1_reg[6]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_8_reg_995_reg[7] [6]),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_8_preg[7]_i_1__0 
       (.I0(src_8_read_2_reg_955_pp0_iter1_reg[7]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_8_reg_995_reg[7] [7]),
        .O(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_9_preg[0]_i_1__0 
       (.I0(src_9_read_2_reg_949_pp0_iter1_reg[0]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_9_reg_1000_reg[7] [0]),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_9_preg[1]_i_1__0 
       (.I0(src_9_read_2_reg_949_pp0_iter1_reg[1]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_9_reg_1000_reg[7] [1]),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_9_preg[2]_i_1__0 
       (.I0(src_9_read_2_reg_949_pp0_iter1_reg[2]),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\rout_9_reg_1000_reg[7] [2]),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_9_preg[3]_i_1__0 
       (.I0(src_9_read_2_reg_949_pp0_iter1_reg[3]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_9_reg_1000_reg[7] [3]),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_9_preg[4]_i_1__0 
       (.I0(src_9_read_2_reg_949_pp0_iter1_reg[4]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_9_reg_1000_reg[7] [4]),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_9_preg[5]_i_1__0 
       (.I0(src_9_read_2_reg_949_pp0_iter1_reg[5]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_9_reg_1000_reg[7] [5]),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_9_preg[6]_i_1__0 
       (.I0(src_9_read_2_reg_949_pp0_iter1_reg[6]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_9_reg_1000_reg[7] [6]),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_9_preg[7]_i_1__0 
       (.I0(src_9_read_2_reg_949_pp0_iter1_reg[7]),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\rout_9_reg_1000_reg[7] [7]),
        .O(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_12[0]_i_1 
       (.I0(\fin_0_0_fu_92[0]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_12_preg_reg[7] [0]),
        .I3(ap_return_12_preg[0]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_12_1_reg_291_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_12[1]_i_1 
       (.I0(\fin_0_0_fu_92[1]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_12_preg_reg[7] [1]),
        .I3(ap_return_12_preg[1]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_12_1_reg_291_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_12[2]_i_1 
       (.I0(\fin_0_0_fu_92[2]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_12_preg_reg[7] [2]),
        .I3(ap_return_12_preg[2]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_12_1_reg_291_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_12[3]_i_1 
       (.I0(\fin_0_0_fu_92[3]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [3]),
        .I3(ap_return_12_preg[3]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_12_1_reg_291_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_12[4]_i_1 
       (.I0(\fin_0_0_fu_92[4]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [4]),
        .I3(ap_return_12_preg[4]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_12_1_reg_291_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_12[5]_i_1 
       (.I0(\fin_0_0_fu_92[5]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [5]),
        .I3(ap_return_12_preg[5]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_12_1_reg_291_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_12[6]_i_1 
       (.I0(\fin_0_0_fu_92[6]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [6]),
        .I3(ap_return_12_preg[6]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_12_1_reg_291_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_12[7]_i_1 
       (.I0(\fin_0_0_fu_92[7]_i_7_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_12_preg_reg[7] [7]),
        .I3(ap_return_12_preg[7]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_12_1_reg_291_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_13[0]_i_1 
       (.I0(\fin_1_0_fu_96[0]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_13_preg_reg[7] [0]),
        .I3(ap_return_13_preg[0]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_13_1_reg_280_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_13[1]_i_1 
       (.I0(\fin_1_0_fu_96[1]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_13_preg_reg[7] [1]),
        .I3(ap_return_13_preg[1]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_13_1_reg_280_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_13[2]_i_1 
       (.I0(\fin_1_0_fu_96[2]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_13_preg_reg[7] [2]),
        .I3(ap_return_13_preg[2]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_13_1_reg_280_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_13[3]_i_1 
       (.I0(\fin_1_0_fu_96[3]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [3]),
        .I3(ap_return_13_preg[3]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_13_1_reg_280_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_13[4]_i_1 
       (.I0(\fin_1_0_fu_96[4]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [4]),
        .I3(ap_return_13_preg[4]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_13_1_reg_280_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_13[5]_i_1 
       (.I0(\fin_1_0_fu_96[5]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [5]),
        .I3(ap_return_13_preg[5]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_13_1_reg_280_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_13[6]_i_1 
       (.I0(\fin_1_0_fu_96[6]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [6]),
        .I3(ap_return_13_preg[6]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_13_1_reg_280_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_13[7]_i_1 
       (.I0(\fin_1_0_fu_96[7]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_13_preg_reg[7] [7]),
        .I3(ap_return_13_preg[7]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_13_1_reg_280_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_14[0]_i_1 
       (.I0(\fin_2_0_fu_100[0]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_14_preg_reg[7] [0]),
        .I3(ap_return_14_preg[0]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_14_1_reg_269_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_14[1]_i_1 
       (.I0(\fin_2_0_fu_100[1]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_14_preg_reg[7] [1]),
        .I3(ap_return_14_preg[1]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_14_1_reg_269_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_14[2]_i_1 
       (.I0(\fin_2_0_fu_100[2]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_14_preg_reg[7] [2]),
        .I3(ap_return_14_preg[2]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_14_1_reg_269_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_14[3]_i_1 
       (.I0(\fin_2_0_fu_100[3]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [3]),
        .I3(ap_return_14_preg[3]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_14_1_reg_269_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_14[4]_i_1 
       (.I0(\fin_2_0_fu_100[4]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [4]),
        .I3(ap_return_14_preg[4]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_14_1_reg_269_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_14[5]_i_1 
       (.I0(\fin_2_0_fu_100[5]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [5]),
        .I3(ap_return_14_preg[5]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_14_1_reg_269_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_14[6]_i_1 
       (.I0(\fin_2_0_fu_100[6]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [6]),
        .I3(ap_return_14_preg[6]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_14_1_reg_269_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_14[7]_i_1 
       (.I0(\fin_2_0_fu_100[7]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_14_preg_reg[7] [7]),
        .I3(ap_return_14_preg[7]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_14_1_reg_269_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_15[0]_i_1 
       (.I0(\fin_3_0_fu_104[0]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_15_preg_reg[7] [0]),
        .I3(ap_return_15_preg[0]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_15_1_reg_258_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_15[1]_i_1 
       (.I0(\fin_3_0_fu_104[1]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_15_preg_reg[7] [1]),
        .I3(ap_return_15_preg[1]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_15_1_reg_258_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_15[2]_i_1 
       (.I0(\fin_3_0_fu_104[2]_i_2_n_0 ),
        .I1(\rout_11_reg_1010_reg[0]_0 ),
        .I2(\ap_return_15_preg_reg[7] [2]),
        .I3(ap_return_15_preg[2]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_15_1_reg_258_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_15[3]_i_1 
       (.I0(\fin_3_0_fu_104[3]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [3]),
        .I3(ap_return_15_preg[3]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_15_1_reg_258_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_15[4]_i_1 
       (.I0(\fin_3_0_fu_104[4]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [4]),
        .I3(ap_return_15_preg[4]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_15_1_reg_258_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_15[5]_i_1 
       (.I0(\fin_3_0_fu_104[5]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [5]),
        .I3(ap_return_15_preg[5]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_15_1_reg_258_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_15[6]_i_1 
       (.I0(\fin_3_0_fu_104[6]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [6]),
        .I3(ap_return_15_preg[6]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_15_1_reg_258_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \call_ret_reg_968_15[7]_i_1 
       (.I0(\fin_3_0_fu_104[7]_i_2_n_0 ),
        .I1(\ap_return_12_preg_reg[3] ),
        .I2(\ap_return_15_preg_reg[7] [7]),
        .I3(ap_return_15_preg[7]),
        .I4(\rout_11_reg_1010_reg[0] ),
        .O(\fout_15_1_reg_258_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_0_0_fu_92[0]_i_1 
       (.I0(\fin_0_0_fu_92_reg[7] [0]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_0_fu_92[0]_i_2 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[0]),
        .I1(z_reg_981[0]),
        .I2(x_assign_15_reg_1043[6]),
        .I3(or_ln_fu_745_p3[0]),
        .I4(x_assign_15_reg_1043[0]),
        .I5(x_assign_14_reg_1037[0]),
        .O(\fin_0_0_fu_92[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_0_0_fu_92[1]_i_1 
       (.I0(\fin_0_0_fu_92_reg[7] [1]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_0_fu_92[1]_i_2 
       (.I0(src_12_read_2_reg_932_pp0_iter1_reg[1]),
        .I1(z_reg_981[1]),
        .I2(x_assign_15_reg_1043[7]),
        .I3(or_ln_fu_745_p3[1]),
        .I4(x_assign_15_reg_1043[1]),
        .I5(x_assign_14_reg_1037[1]),
        .O(\fin_0_0_fu_92[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_0_0_fu_92[2]_i_1 
       (.I0(\fin_0_0_fu_92_reg[7] [2]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_0_fu_92[2]_i_2 
       (.I0(or_ln134_4_fu_751_p3[2]),
        .I1(or_ln_fu_745_p3[2]),
        .I2(z_reg_981[2]),
        .I3(src_12_read_2_reg_932_pp0_iter1_reg[2]),
        .I4(x_assign_15_reg_1043[2]),
        .I5(x_assign_14_reg_1037[2]),
        .O(\fin_0_0_fu_92[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_0_0_fu_92[3]_i_1 
       (.I0(\fin_0_0_fu_92_reg[7] [3]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_0_fu_92[3]_i_2 
       (.I0(or_ln134_4_fu_751_p3[3]),
        .I1(or_ln_fu_745_p3[3]),
        .I2(z_reg_981[3]),
        .I3(src_12_read_2_reg_932_pp0_iter1_reg[3]),
        .I4(x_assign_15_reg_1043[3]),
        .I5(x_assign_14_reg_1037[3]),
        .O(\fin_0_0_fu_92[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_0_0_fu_92[4]_i_1 
       (.I0(\fin_0_0_fu_92_reg[7] [4]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_0_fu_92[4]_i_2 
       (.I0(or_ln134_9_fu_763_p3[6]),
        .I1(or_ln134_4_fu_751_p3[6]),
        .I2(z_reg_981[4]),
        .I3(src_12_read_2_reg_932_pp0_iter1_reg[4]),
        .I4(or_ln_fu_745_p3[4]),
        .I5(or_ln134_4_fu_751_p3[4]),
        .O(\fin_0_0_fu_92[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_0_0_fu_92[5]_i_1 
       (.I0(\fin_0_0_fu_92_reg[7] [5]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[5]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_0_fu_92[5]_i_2 
       (.I0(or_ln134_9_fu_763_p3[7]),
        .I1(or_ln134_4_fu_751_p3[7]),
        .I2(z_reg_981[5]),
        .I3(src_12_read_2_reg_932_pp0_iter1_reg[5]),
        .I4(or_ln_fu_745_p3[5]),
        .I5(or_ln134_4_fu_751_p3[5]),
        .O(\fin_0_0_fu_92[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_0_0_fu_92[6]_i_1 
       (.I0(\fin_0_0_fu_92_reg[7] [6]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[6]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_0_fu_92[6]_i_2 
       (.I0(or_ln134_4_fu_751_p3[6]),
        .I1(or_ln_fu_745_p3[6]),
        .I2(z_reg_981[6]),
        .I3(x_assign_15_reg_1043[6]),
        .I4(x_assign_14_reg_1037[6]),
        .I5(src_12_read_2_reg_932_pp0_iter1_reg[6]),
        .O(\fin_0_0_fu_92[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_0_0_fu_92[7]_i_2 
       (.I0(\fin_0_0_fu_92_reg[7] [7]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[7]_i_7_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_0_0_fu_92[7]_i_7 
       (.I0(or_ln134_4_fu_751_p3[7]),
        .I1(or_ln_fu_745_p3[7]),
        .I2(z_reg_981[7]),
        .I3(x_assign_15_reg_1043[7]),
        .I4(x_assign_14_reg_1037[7]),
        .I5(src_12_read_2_reg_932_pp0_iter1_reg[7]),
        .O(\fin_0_0_fu_92[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_12_0_fu_140[0]_i_1 
       (.I0(\fin_12_0_fu_140_reg[7] [0]),
        .I1(ap_NS_fsm11_out),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[0]),
        .O(\rin_12_reg_948_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_12_0_fu_140[1]_i_1 
       (.I0(\fin_12_0_fu_140_reg[7] [1]),
        .I1(ap_NS_fsm11_out),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[1]),
        .O(\rin_12_reg_948_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_12_0_fu_140[2]_i_1 
       (.I0(\fin_12_0_fu_140_reg[7] [2]),
        .I1(ap_NS_fsm11_out),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[2]),
        .O(\rin_12_reg_948_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_12_0_fu_140[3]_i_1 
       (.I0(\fin_12_0_fu_140_reg[7] [3]),
        .I1(ap_NS_fsm11_out),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[3]),
        .O(\rin_12_reg_948_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_12_0_fu_140[4]_i_1 
       (.I0(\fin_12_0_fu_140_reg[7] [4]),
        .I1(ap_NS_fsm11_out),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[4]),
        .O(\rin_12_reg_948_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_12_0_fu_140[5]_i_1 
       (.I0(\fin_12_0_fu_140_reg[7] [5]),
        .I1(ap_NS_fsm11_out),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[5]),
        .O(\rin_12_reg_948_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_12_0_fu_140[6]_i_1 
       (.I0(\fin_12_0_fu_140_reg[7] [6]),
        .I1(ap_NS_fsm11_out),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[6]),
        .O(\rin_12_reg_948_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_12_0_fu_140[7]_i_1 
       (.I0(\fin_12_0_fu_140_reg[7] [7]),
        .I1(ap_NS_fsm11_out),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[7]),
        .O(\rin_12_reg_948_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_13_0_fu_144[0]_i_1 
       (.I0(\fin_13_0_fu_144_reg[7] [0]),
        .I1(ap_NS_fsm11_out),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[0]),
        .O(\rin_13_reg_953_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_13_0_fu_144[1]_i_1 
       (.I0(\fin_13_0_fu_144_reg[7] [1]),
        .I1(ap_NS_fsm11_out),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[1]),
        .O(\rin_13_reg_953_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_13_0_fu_144[2]_i_1 
       (.I0(\fin_13_0_fu_144_reg[7] [2]),
        .I1(ap_NS_fsm11_out),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[2]),
        .O(\rin_13_reg_953_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_13_0_fu_144[3]_i_1 
       (.I0(\fin_13_0_fu_144_reg[7] [3]),
        .I1(ap_NS_fsm11_out),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[3]),
        .O(\rin_13_reg_953_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_13_0_fu_144[4]_i_1 
       (.I0(\fin_13_0_fu_144_reg[7] [4]),
        .I1(ap_NS_fsm11_out),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[4]),
        .O(\rin_13_reg_953_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_13_0_fu_144[5]_i_1 
       (.I0(\fin_13_0_fu_144_reg[7] [5]),
        .I1(ap_NS_fsm11_out),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[5]),
        .O(\rin_13_reg_953_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_13_0_fu_144[6]_i_1 
       (.I0(\fin_13_0_fu_144_reg[7] [6]),
        .I1(ap_NS_fsm11_out),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[6]),
        .O(\rin_13_reg_953_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_13_0_fu_144[7]_i_1 
       (.I0(\fin_13_0_fu_144_reg[7] [7]),
        .I1(ap_NS_fsm11_out),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[7]),
        .O(\rin_13_reg_953_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_14_0_fu_148[0]_i_1 
       (.I0(\fin_14_0_fu_148_reg[7] [0]),
        .I1(ap_NS_fsm11_out),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[0]),
        .O(\rin_14_reg_958_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_14_0_fu_148[1]_i_1 
       (.I0(\fin_14_0_fu_148_reg[7] [1]),
        .I1(ap_NS_fsm11_out),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[1]),
        .O(\rin_14_reg_958_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_14_0_fu_148[2]_i_1 
       (.I0(\fin_14_0_fu_148_reg[7] [2]),
        .I1(ap_NS_fsm11_out),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[2]),
        .O(\rin_14_reg_958_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_14_0_fu_148[3]_i_1 
       (.I0(\fin_14_0_fu_148_reg[7] [3]),
        .I1(ap_NS_fsm11_out),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[3]),
        .O(\rin_14_reg_958_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_14_0_fu_148[4]_i_1 
       (.I0(\fin_14_0_fu_148_reg[7] [4]),
        .I1(ap_NS_fsm11_out),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[4]),
        .O(\rin_14_reg_958_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_14_0_fu_148[5]_i_1 
       (.I0(\fin_14_0_fu_148_reg[7] [5]),
        .I1(ap_NS_fsm11_out),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[5]),
        .O(\rin_14_reg_958_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_14_0_fu_148[6]_i_1 
       (.I0(\fin_14_0_fu_148_reg[7] [6]),
        .I1(ap_NS_fsm11_out),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[6]),
        .O(\rin_14_reg_958_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_14_0_fu_148[7]_i_1 
       (.I0(\fin_14_0_fu_148_reg[7] [7]),
        .I1(ap_NS_fsm11_out),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[7]),
        .O(\rin_14_reg_958_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_15_0_fu_152[0]_i_1 
       (.I0(\fin_15_0_fu_152_reg[7] [0]),
        .I1(ap_NS_fsm11_out),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[0]),
        .O(\rin_15_reg_963_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_15_0_fu_152[1]_i_1 
       (.I0(\fin_15_0_fu_152_reg[7] [1]),
        .I1(ap_NS_fsm11_out),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[1]),
        .O(\rin_15_reg_963_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_15_0_fu_152[2]_i_1 
       (.I0(\fin_15_0_fu_152_reg[7] [2]),
        .I1(ap_NS_fsm11_out),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[2]),
        .O(\rin_15_reg_963_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_15_0_fu_152[3]_i_1 
       (.I0(\fin_15_0_fu_152_reg[7] [3]),
        .I1(ap_NS_fsm11_out),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[3]),
        .O(\rin_15_reg_963_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_15_0_fu_152[4]_i_1 
       (.I0(\fin_15_0_fu_152_reg[7] [4]),
        .I1(ap_NS_fsm11_out),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[4]),
        .O(\rin_15_reg_963_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_15_0_fu_152[5]_i_1 
       (.I0(\fin_15_0_fu_152_reg[7] [5]),
        .I1(ap_NS_fsm11_out),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[5]),
        .O(\rin_15_reg_963_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_15_0_fu_152[6]_i_1 
       (.I0(\fin_15_0_fu_152_reg[7] [6]),
        .I1(ap_NS_fsm11_out),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[6]),
        .O(\rin_15_reg_963_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_15_0_fu_152[7]_i_1 
       (.I0(\fin_15_0_fu_152_reg[7] [7]),
        .I1(ap_NS_fsm11_out),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[7]),
        .O(\rin_15_reg_963_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_1_0_fu_96[0]_i_1 
       (.I0(\fin_1_0_fu_96_reg[7] [0]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_1_0_fu_96[0]_i_2_n_0 ),
        .O(\ct_1_reg_450_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_0_fu_96[0]_i_2 
       (.I0(x_assign_14_reg_1037[0]),
        .I1(x_assign_15_reg_1043[0]),
        .I2(x_assign_14_reg_1037[6]),
        .I3(z_10_reg_986[0]),
        .I4(src_13_read_2_reg_927_pp0_iter1_reg[0]),
        .I5(or_ln134_7_fu_757_p3[0]),
        .O(\fin_1_0_fu_96[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_1_0_fu_96[1]_i_1 
       (.I0(\fin_1_0_fu_96_reg[7] [1]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_1_0_fu_96[1]_i_2_n_0 ),
        .O(\ct_1_reg_450_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_0_fu_96[1]_i_2 
       (.I0(x_assign_14_reg_1037[1]),
        .I1(x_assign_15_reg_1043[1]),
        .I2(x_assign_14_reg_1037[7]),
        .I3(z_10_reg_986[1]),
        .I4(src_13_read_2_reg_927_pp0_iter1_reg[1]),
        .I5(or_ln134_7_fu_757_p3[1]),
        .O(\fin_1_0_fu_96[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_1_0_fu_96[2]_i_1 
       (.I0(\fin_1_0_fu_96_reg[7] [2]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_1_0_fu_96[2]_i_2_n_0 ),
        .O(\ct_1_reg_450_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_0_fu_96[2]_i_2 
       (.I0(x_assign_14_reg_1037[2]),
        .I1(x_assign_15_reg_1043[2]),
        .I2(src_13_read_2_reg_927_pp0_iter1_reg[2]),
        .I3(or_ln134_7_fu_757_p3[2]),
        .I4(or_ln134_9_fu_763_p3[2]),
        .I5(z_10_reg_986[2]),
        .O(\fin_1_0_fu_96[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_1_0_fu_96[3]_i_1 
       (.I0(\fin_1_0_fu_96_reg[7] [3]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_1_0_fu_96[3]_i_2_n_0 ),
        .O(\ct_1_reg_450_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_0_fu_96[3]_i_2 
       (.I0(x_assign_14_reg_1037[3]),
        .I1(x_assign_15_reg_1043[3]),
        .I2(src_13_read_2_reg_927_pp0_iter1_reg[3]),
        .I3(or_ln134_7_fu_757_p3[3]),
        .I4(or_ln134_9_fu_763_p3[3]),
        .I5(z_10_reg_986[3]),
        .O(\fin_1_0_fu_96[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_1_0_fu_96[4]_i_1 
       (.I0(\fin_1_0_fu_96_reg[7] [4]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_1_0_fu_96[4]_i_2_n_0 ),
        .O(\ct_1_reg_450_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_0_fu_96[4]_i_2 
       (.I0(or_ln134_9_fu_763_p3[6]),
        .I1(or_ln134_4_fu_751_p3[6]),
        .I2(src_13_read_2_reg_927_pp0_iter1_reg[4]),
        .I3(or_ln134_7_fu_757_p3[4]),
        .I4(or_ln134_9_fu_763_p3[4]),
        .I5(z_10_reg_986[4]),
        .O(\fin_1_0_fu_96[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_1_0_fu_96[5]_i_1 
       (.I0(\fin_1_0_fu_96_reg[7] [5]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_1_0_fu_96[5]_i_2_n_0 ),
        .O(\ct_1_reg_450_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_0_fu_96[5]_i_2 
       (.I0(or_ln134_9_fu_763_p3[7]),
        .I1(or_ln134_4_fu_751_p3[7]),
        .I2(src_13_read_2_reg_927_pp0_iter1_reg[5]),
        .I3(or_ln134_7_fu_757_p3[5]),
        .I4(or_ln134_9_fu_763_p3[5]),
        .I5(z_10_reg_986[5]),
        .O(\fin_1_0_fu_96[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_1_0_fu_96[6]_i_1 
       (.I0(\fin_1_0_fu_96_reg[7] [6]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_1_0_fu_96[6]_i_2_n_0 ),
        .O(\ct_1_reg_450_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_0_fu_96[6]_i_2 
       (.I0(x_assign_14_reg_1037[6]),
        .I1(x_assign_15_reg_1043[6]),
        .I2(src_13_read_2_reg_927_pp0_iter1_reg[6]),
        .I3(or_ln134_7_fu_757_p3[6]),
        .I4(or_ln134_9_fu_763_p3[6]),
        .I5(z_10_reg_986[6]),
        .O(\fin_1_0_fu_96[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_1_0_fu_96[7]_i_1 
       (.I0(\fin_1_0_fu_96_reg[7] [7]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_1_0_fu_96[7]_i_2_n_0 ),
        .O(\ct_1_reg_450_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_1_0_fu_96[7]_i_2 
       (.I0(x_assign_14_reg_1037[7]),
        .I1(x_assign_15_reg_1043[7]),
        .I2(src_13_read_2_reg_927_pp0_iter1_reg[7]),
        .I3(or_ln134_7_fu_757_p3[7]),
        .I4(or_ln134_9_fu_763_p3[7]),
        .I5(z_10_reg_986[7]),
        .O(\fin_1_0_fu_96[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_2_0_fu_100[0]_i_1 
       (.I0(\fin_2_0_fu_100_reg[7] [0]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_2_0_fu_100[0]_i_2_n_0 ),
        .O(\ct_2_reg_460_reg[7] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_0_fu_100[0]_i_2 
       (.I0(xor_ln124_595_reg_1021[0]),
        .I1(src_14_read_2_reg_922_pp0_iter1_reg[0]),
        .I2(x_assign_15_reg_1043[6]),
        .I3(or_ln_fu_745_p3[0]),
        .I4(z_11_reg_1027[0]),
        .O(\fin_2_0_fu_100[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_2_0_fu_100[1]_i_1 
       (.I0(\fin_2_0_fu_100_reg[7] [1]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_2_0_fu_100[1]_i_2_n_0 ),
        .O(\ct_2_reg_460_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_0_fu_100[1]_i_2 
       (.I0(xor_ln124_595_reg_1021[1]),
        .I1(src_14_read_2_reg_922_pp0_iter1_reg[1]),
        .I2(x_assign_15_reg_1043[7]),
        .I3(or_ln_fu_745_p3[1]),
        .I4(z_11_reg_1027[1]),
        .O(\fin_2_0_fu_100[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_2_0_fu_100[2]_i_1 
       (.I0(\fin_2_0_fu_100_reg[7] [2]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_2_0_fu_100[2]_i_2_n_0 ),
        .O(\ct_2_reg_460_reg[7] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_0_fu_100[2]_i_2 
       (.I0(z_11_reg_1027[2]),
        .I1(src_14_read_2_reg_922_pp0_iter1_reg[2]),
        .I2(xor_ln124_595_reg_1021[2]),
        .I3(or_ln_fu_745_p3[2]),
        .I4(or_ln134_4_fu_751_p3[2]),
        .O(\fin_2_0_fu_100[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_2_0_fu_100[3]_i_1 
       (.I0(\fin_2_0_fu_100_reg[7] [3]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_2_0_fu_100[3]_i_2_n_0 ),
        .O(\ct_2_reg_460_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_0_fu_100[3]_i_2 
       (.I0(z_11_reg_1027[3]),
        .I1(src_14_read_2_reg_922_pp0_iter1_reg[3]),
        .I2(xor_ln124_595_reg_1021[3]),
        .I3(or_ln_fu_745_p3[3]),
        .I4(or_ln134_4_fu_751_p3[3]),
        .O(\fin_2_0_fu_100[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_2_0_fu_100[4]_i_1 
       (.I0(\fin_2_0_fu_100_reg[7] [4]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_2_0_fu_100[4]_i_2_n_0 ),
        .O(\ct_2_reg_460_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_0_fu_100[4]_i_2 
       (.I0(z_11_reg_1027[4]),
        .I1(src_14_read_2_reg_922_pp0_iter1_reg[4]),
        .I2(xor_ln124_595_reg_1021[4]),
        .I3(or_ln_fu_745_p3[4]),
        .I4(or_ln134_4_fu_751_p3[4]),
        .O(\fin_2_0_fu_100[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_2_0_fu_100[5]_i_1 
       (.I0(\fin_2_0_fu_100_reg[7] [5]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_2_0_fu_100[5]_i_2_n_0 ),
        .O(\ct_2_reg_460_reg[7] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_0_fu_100[5]_i_2 
       (.I0(z_11_reg_1027[5]),
        .I1(src_14_read_2_reg_922_pp0_iter1_reg[5]),
        .I2(xor_ln124_595_reg_1021[5]),
        .I3(or_ln_fu_745_p3[5]),
        .I4(or_ln134_4_fu_751_p3[5]),
        .O(\fin_2_0_fu_100[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_2_0_fu_100[6]_i_1 
       (.I0(\fin_2_0_fu_100_reg[7] [6]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_2_0_fu_100[6]_i_2_n_0 ),
        .O(\ct_2_reg_460_reg[7] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_0_fu_100[6]_i_2 
       (.I0(xor_ln124_595_reg_1021[6]),
        .I1(src_14_read_2_reg_922_pp0_iter1_reg[6]),
        .I2(or_ln134_4_fu_751_p3[6]),
        .I3(or_ln_fu_745_p3[6]),
        .I4(z_11_reg_1027[6]),
        .O(\fin_2_0_fu_100[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_2_0_fu_100[7]_i_1 
       (.I0(\fin_2_0_fu_100_reg[7] [7]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_2_0_fu_100[7]_i_2_n_0 ),
        .O(\ct_2_reg_460_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_2_0_fu_100[7]_i_2 
       (.I0(xor_ln124_595_reg_1021[7]),
        .I1(src_14_read_2_reg_922_pp0_iter1_reg[7]),
        .I2(or_ln134_4_fu_751_p3[7]),
        .I3(or_ln_fu_745_p3[7]),
        .I4(z_11_reg_1027[7]),
        .O(\fin_2_0_fu_100[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_3_0_fu_104[0]_i_1 
       (.I0(\fin_3_0_fu_104_reg[7] [0]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_3_0_fu_104[0]_i_2_n_0 ),
        .O(\ct_3_reg_470_reg[7] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_0_fu_104[0]_i_2 
       (.I0(xor_ln124_595_reg_1021[0]),
        .I1(src_15_read_2_reg_917_pp0_iter1_reg[0]),
        .I2(z_12_reg_1032[0]),
        .I3(x_assign_14_reg_1037[6]),
        .I4(or_ln134_7_fu_757_p3[0]),
        .O(\fin_3_0_fu_104[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_3_0_fu_104[1]_i_1 
       (.I0(\fin_3_0_fu_104_reg[7] [1]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_3_0_fu_104[1]_i_2_n_0 ),
        .O(\ct_3_reg_470_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_0_fu_104[1]_i_2 
       (.I0(xor_ln124_595_reg_1021[1]),
        .I1(src_15_read_2_reg_917_pp0_iter1_reg[1]),
        .I2(z_12_reg_1032[1]),
        .I3(x_assign_14_reg_1037[7]),
        .I4(or_ln134_7_fu_757_p3[1]),
        .O(\fin_3_0_fu_104[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_3_0_fu_104[2]_i_1 
       (.I0(\fin_3_0_fu_104_reg[7] [2]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_3_0_fu_104[2]_i_2_n_0 ),
        .O(\ct_3_reg_470_reg[7] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_0_fu_104[2]_i_2 
       (.I0(xor_ln124_595_reg_1021[2]),
        .I1(src_15_read_2_reg_917_pp0_iter1_reg[2]),
        .I2(z_12_reg_1032[2]),
        .I3(or_ln134_9_fu_763_p3[2]),
        .I4(or_ln134_7_fu_757_p3[2]),
        .O(\fin_3_0_fu_104[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_3_0_fu_104[3]_i_1 
       (.I0(\fin_3_0_fu_104_reg[7] [3]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_3_0_fu_104[3]_i_2_n_0 ),
        .O(\ct_3_reg_470_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_0_fu_104[3]_i_2 
       (.I0(xor_ln124_595_reg_1021[3]),
        .I1(src_15_read_2_reg_917_pp0_iter1_reg[3]),
        .I2(z_12_reg_1032[3]),
        .I3(or_ln134_9_fu_763_p3[3]),
        .I4(or_ln134_7_fu_757_p3[3]),
        .O(\fin_3_0_fu_104[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_3_0_fu_104[4]_i_1 
       (.I0(\fin_3_0_fu_104_reg[7] [4]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_3_0_fu_104[4]_i_2_n_0 ),
        .O(\ct_3_reg_470_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_0_fu_104[4]_i_2 
       (.I0(xor_ln124_595_reg_1021[4]),
        .I1(src_15_read_2_reg_917_pp0_iter1_reg[4]),
        .I2(z_12_reg_1032[4]),
        .I3(or_ln134_9_fu_763_p3[4]),
        .I4(or_ln134_7_fu_757_p3[4]),
        .O(\fin_3_0_fu_104[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_3_0_fu_104[5]_i_1 
       (.I0(\fin_3_0_fu_104_reg[7] [5]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_3_0_fu_104[5]_i_2_n_0 ),
        .O(\ct_3_reg_470_reg[7] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_0_fu_104[5]_i_2 
       (.I0(xor_ln124_595_reg_1021[5]),
        .I1(src_15_read_2_reg_917_pp0_iter1_reg[5]),
        .I2(z_12_reg_1032[5]),
        .I3(or_ln134_9_fu_763_p3[5]),
        .I4(or_ln134_7_fu_757_p3[5]),
        .O(\fin_3_0_fu_104[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_3_0_fu_104[6]_i_1 
       (.I0(\fin_3_0_fu_104_reg[7] [6]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_3_0_fu_104[6]_i_2_n_0 ),
        .O(\ct_3_reg_470_reg[7] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_0_fu_104[6]_i_2 
       (.I0(xor_ln124_595_reg_1021[6]),
        .I1(src_15_read_2_reg_917_pp0_iter1_reg[6]),
        .I2(z_12_reg_1032[6]),
        .I3(or_ln134_9_fu_763_p3[6]),
        .I4(or_ln134_7_fu_757_p3[6]),
        .O(\fin_3_0_fu_104[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_3_0_fu_104[7]_i_1 
       (.I0(\fin_3_0_fu_104_reg[7] [7]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_3_0_fu_104[7]_i_2_n_0 ),
        .O(\ct_3_reg_470_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_3_0_fu_104[7]_i_2 
       (.I0(xor_ln124_595_reg_1021[7]),
        .I1(src_15_read_2_reg_917_pp0_iter1_reg[7]),
        .I2(z_12_reg_1032[7]),
        .I3(or_ln134_9_fu_763_p3[7]),
        .I4(or_ln134_7_fu_757_p3[7]),
        .O(\fin_3_0_fu_104[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hBABABAFA)) 
    grp_ClefiaF1Xor_fu_453_ap_start_reg_i_1
       (.I0(ram_reg_i_266_0[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm_reg[7] ));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_10__8
       (.I0(reg_183[6]),
        .I1(src_8_read_2_reg_955[6]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_10_read_2_reg_943[6]),
        .O(\reg_183_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_11__7
       (.I0(reg_183[5]),
        .I1(src_8_read_2_reg_955[5]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_10_read_2_reg_943[5]),
        .O(\reg_183_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_11__8
       (.I0(reg_187[7]),
        .I1(src_9_read_2_reg_949[7]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_11_read_2_reg_937[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_12__7
       (.I0(reg_183[4]),
        .I1(src_8_read_2_reg_955[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_10_read_2_reg_943[4]),
        .O(\reg_183_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_12__8
       (.I0(reg_187[6]),
        .I1(src_9_read_2_reg_949[6]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_11_read_2_reg_937[6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_13__6
       (.I0(reg_183[3]),
        .I1(src_8_read_2_reg_955[3]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_10_read_2_reg_943[3]),
        .O(\reg_183_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_13__7
       (.I0(reg_187[5]),
        .I1(src_9_read_2_reg_949[5]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_11_read_2_reg_937[5]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_14__7
       (.I0(reg_183[2]),
        .I1(src_8_read_2_reg_955[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_10_read_2_reg_943[2]),
        .O(\reg_183_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_14__8
       (.I0(reg_187[4]),
        .I1(src_9_read_2_reg_949[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_11_read_2_reg_937[4]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_15__7
       (.I0(reg_183[1]),
        .I1(src_8_read_2_reg_955[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_10_read_2_reg_943[1]),
        .O(\reg_183_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_15__8
       (.I0(reg_187[3]),
        .I1(src_9_read_2_reg_949[3]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_11_read_2_reg_937[3]),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_16__7
       (.I0(reg_183[0]),
        .I1(src_8_read_2_reg_955[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_10_read_2_reg_943[0]),
        .O(\reg_183_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_16__8
       (.I0(reg_187[2]),
        .I1(src_9_read_2_reg_949[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_11_read_2_reg_937[2]),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_17__6
       (.I0(reg_187[1]),
        .I1(src_9_read_2_reg_949[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_11_read_2_reg_937[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_18__6
       (.I0(reg_187[0]),
        .I1(src_9_read_2_reg_949[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_11_read_2_reg_937[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'hC8)) 
    q0_reg_i_2__7
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(clefia_s0_ce0));
  LUT4 #(
    .INIT(16'h56A6)) 
    q0_reg_i_9__8
       (.I0(reg_183[7]),
        .I1(src_8_read_2_reg_955[7]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(src_10_read_2_reg_943[7]),
        .O(\reg_183_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    ram_reg_i_1561
       (.I0(rk_offset_read_reg_901[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [3]),
        .I3(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .I4(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .I5(\rk_offset_read_reg_901_reg[7]_0 [2]),
        .O(\rk_offset_read_reg_901_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h88BB8B8B88BBBBBB)) 
    ram_reg_i_168__5
       (.I0(ram_reg_i_38__2_0),
        .I1(ram_reg_i_75_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_168__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    ram_reg_i_2278
       (.I0(rk_offset_read_reg_901[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [2]),
        .I3(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .I4(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .O(\rk_offset_read_reg_901_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hA020A0A080008080)) 
    ram_reg_i_230
       (.I0(Q),
        .I1(ram_reg_i_58),
        .I2(ram_reg_0),
        .I3(ram_reg_i_674_n_0),
        .I4(ram_reg_i_58_0),
        .I5(shl_ln_reg_808),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT5 #(
    .INIT(32'h45445555)) 
    ram_reg_i_266
       (.I0(ram_reg[3]),
        .I1(ram_reg[2]),
        .I2(ram_reg[1]),
        .I3(ram_reg[0]),
        .I4(ram_reg_i_737_n_0),
        .O(ram_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'hFFFF002E00000000)) 
    ram_reg_i_279
       (.I0(ram_reg_i_75_1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(rk_offset_read_reg_901[7]),
        .I3(ram_reg_i_75_0),
        .I4(ram_reg_i_75_2),
        .I5(ram_reg_i_58_0),
        .O(ram_reg_i_279_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_38__2
       (.I0(ram_reg_i_168__5_n_0),
        .I1(ram_reg[4]),
        .I2(ram_reg_1),
        .I3(ram_reg[1]),
        .I4(ram_reg[8]),
        .I5(ram_reg[5]),
        .O(grp_ClefiaDecrypt_1_fu_370_rk_ce1));
  LUT6 #(
    .INIT(64'h00000000EAEFEFEA)) 
    ram_reg_i_674
       (.I0(ram_reg_i_75_0),
        .I1(rk_offset_read_reg_901[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .I4(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .I5(ram_reg_i_230_0),
        .O(ram_reg_i_674_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A888A8A)) 
    ram_reg_i_69
       (.I0(Q),
        .I1(ram_reg[8]),
        .I2(ram_reg[7]),
        .I3(ram_reg[6]),
        .I4(ram_reg[5]),
        .I5(ram_reg_i_266_n_0),
        .O(\ap_CS_fsm_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEEEEEEF)) 
    ram_reg_i_737
       (.I0(ram_reg[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_i_266_0[2]),
        .I3(ram_reg_i_266_0[1]),
        .I4(ram_reg_i_266_0[3]),
        .I5(ram_reg_i_266_1),
        .O(ram_reg_i_737_n_0));
  LUT6 #(
    .INIT(64'hA800AA0000000200)) 
    ram_reg_i_75
       (.I0(Q),
        .I1(ram_reg[3]),
        .I2(ram_reg[2]),
        .I3(ram_reg_0),
        .I4(ram_reg_i_279_n_0),
        .I5(shl_ln_reg_808),
        .O(\ap_CS_fsm_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_i_760
       (.I0(rk_offset_read_reg_901[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .O(\rk_offset_read_reg_901_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hEACCEA00)) 
    \reg_183[7]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_1830));
  FDRE \reg_183_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[0]),
        .Q(reg_183[0]),
        .R(1'b0));
  FDRE \reg_183_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[1]),
        .Q(reg_183[1]),
        .R(1'b0));
  FDRE \reg_183_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[2]),
        .Q(reg_183[2]),
        .R(1'b0));
  FDRE \reg_183_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[3]),
        .Q(reg_183[3]),
        .R(1'b0));
  FDRE \reg_183_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[4]),
        .Q(reg_183[4]),
        .R(1'b0));
  FDRE \reg_183_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[5]),
        .Q(reg_183[5]),
        .R(1'b0));
  FDRE \reg_183_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[6]),
        .Q(reg_183[6]),
        .R(1'b0));
  FDRE \reg_183_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[7]),
        .Q(reg_183[7]),
        .R(1'b0));
  FDRE \reg_187_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [0]),
        .Q(reg_187[0]),
        .R(1'b0));
  FDRE \reg_187_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [1]),
        .Q(reg_187[1]),
        .R(1'b0));
  FDRE \reg_187_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [2]),
        .Q(reg_187[2]),
        .R(1'b0));
  FDRE \reg_187_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [3]),
        .Q(reg_187[3]),
        .R(1'b0));
  FDRE \reg_187_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [4]),
        .Q(reg_187[4]),
        .R(1'b0));
  FDRE \reg_187_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [5]),
        .Q(reg_187[5]),
        .R(1'b0));
  FDRE \reg_187_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [6]),
        .Q(reg_187[6]),
        .R(1'b0));
  FDRE \reg_187_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(\reg_187_reg[7]_0 [7]),
        .Q(reg_187[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rk_offset_read_reg_901[3]_i_1__0 
       (.I0(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .O(rk_offset[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rk_offset_read_reg_901[4]_i_1__0 
       (.I0(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .I1(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .O(rk_offset[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rk_offset_read_reg_901[5]_i_1__0 
       (.I0(\rk_offset_read_reg_901_reg[7]_0 [2]),
        .I1(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .O(rk_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rk_offset_read_reg_901[6]_i_1__0 
       (.I0(\rk_offset_read_reg_901_reg[7]_0 [3]),
        .I1(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .I3(\rk_offset_read_reg_901_reg[7]_0 [2]),
        .O(rk_offset[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rk_offset_read_reg_901[7]_i_1__0 
       (.I0(\rk_offset_read_reg_901_reg[7]_0 [3]),
        .I1(\rk_offset_read_reg_901_reg[7]_0 [0]),
        .I2(\rk_offset_read_reg_901_reg[7]_0 [1]),
        .I3(\rk_offset_read_reg_901_reg[7]_0 [2]),
        .I4(\rk_offset_read_reg_901_reg[7]_0 [4]),
        .O(rk_offset[7]));
  FDRE \rk_offset_read_reg_901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[3]),
        .Q(rk_offset_read_reg_901[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_901_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[4]),
        .Q(rk_offset_read_reg_901[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_901_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[5]),
        .Q(rk_offset_read_reg_901[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[6]),
        .Q(rk_offset_read_reg_901[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_901_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[7]),
        .Q(rk_offset_read_reg_901[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_10_reg_1005[0]_i_1 
       (.I0(ap_return_10_preg[0]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[0]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_10_reg_1005_reg[7] [0]),
        .O(\ap_return_10_preg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_10_reg_1005[1]_i_1 
       (.I0(ap_return_10_preg[1]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[1]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_10_reg_1005_reg[7] [1]),
        .O(\ap_return_10_preg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_10_reg_1005[2]_i_1 
       (.I0(ap_return_10_preg[2]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[2]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_10_reg_1005_reg[7] [2]),
        .O(\ap_return_10_preg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_10_reg_1005[3]_i_1 
       (.I0(ap_return_10_preg[3]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[3]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_10_reg_1005_reg[7] [3]),
        .O(\ap_return_10_preg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_10_reg_1005[4]_i_1 
       (.I0(ap_return_10_preg[4]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[4]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_10_reg_1005_reg[7] [4]),
        .O(\ap_return_10_preg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_10_reg_1005[5]_i_1 
       (.I0(ap_return_10_preg[5]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[5]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_10_reg_1005_reg[7] [5]),
        .O(\ap_return_10_preg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_10_reg_1005[6]_i_1 
       (.I0(ap_return_10_preg[6]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[6]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_10_reg_1005_reg[7] [6]),
        .O(\ap_return_10_preg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_10_reg_1005[7]_i_1 
       (.I0(ap_return_10_preg[7]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_10_read_2_reg_943_pp0_iter1_reg[7]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_10_reg_1005_reg[7] [7]),
        .O(\ap_return_10_preg_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_11_reg_1010[0]_i_1 
       (.I0(ap_return_11_preg[0]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[0]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_11_reg_1010_reg[7] [0]),
        .O(\ap_return_11_preg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_11_reg_1010[1]_i_1 
       (.I0(ap_return_11_preg[1]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[1]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_11_reg_1010_reg[7] [1]),
        .O(\ap_return_11_preg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_11_reg_1010[2]_i_1 
       (.I0(ap_return_11_preg[2]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[2]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_11_reg_1010_reg[7] [2]),
        .O(\ap_return_11_preg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_11_reg_1010[3]_i_1 
       (.I0(ap_return_11_preg[3]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[3]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_11_reg_1010_reg[7] [3]),
        .O(\ap_return_11_preg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_11_reg_1010[4]_i_1 
       (.I0(ap_return_11_preg[4]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[4]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_11_reg_1010_reg[7] [4]),
        .O(\ap_return_11_preg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_11_reg_1010[5]_i_1 
       (.I0(ap_return_11_preg[5]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[5]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_11_reg_1010_reg[7] [5]),
        .O(\ap_return_11_preg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_11_reg_1010[6]_i_1 
       (.I0(ap_return_11_preg[6]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[6]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_11_reg_1010_reg[7] [6]),
        .O(\ap_return_11_preg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_11_reg_1010[7]_i_1 
       (.I0(ap_return_11_preg[7]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_11_read_2_reg_937_pp0_iter1_reg[7]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_11_reg_1010_reg[7] [7]),
        .O(\ap_return_11_preg_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_8_reg_995[0]_i_1 
       (.I0(ap_return_8_preg[0]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[0]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_8_reg_995_reg[7] [0]),
        .O(\ap_return_8_preg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_8_reg_995[1]_i_1 
       (.I0(ap_return_8_preg[1]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[1]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_8_reg_995_reg[7] [1]),
        .O(\ap_return_8_preg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_8_reg_995[2]_i_1 
       (.I0(ap_return_8_preg[2]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[2]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_8_reg_995_reg[7] [2]),
        .O(\ap_return_8_preg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_8_reg_995[3]_i_1 
       (.I0(ap_return_8_preg[3]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[3]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_8_reg_995_reg[7] [3]),
        .O(\ap_return_8_preg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_8_reg_995[4]_i_1 
       (.I0(ap_return_8_preg[4]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[4]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_8_reg_995_reg[7] [4]),
        .O(\ap_return_8_preg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_8_reg_995[5]_i_1 
       (.I0(ap_return_8_preg[5]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[5]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_8_reg_995_reg[7] [5]),
        .O(\ap_return_8_preg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_8_reg_995[6]_i_1 
       (.I0(ap_return_8_preg[6]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[6]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_8_reg_995_reg[7] [6]),
        .O(\ap_return_8_preg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_8_reg_995[7]_i_1 
       (.I0(ap_return_8_preg[7]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_8_read_2_reg_955_pp0_iter1_reg[7]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_8_reg_995_reg[7] [7]),
        .O(\ap_return_8_preg_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_9_reg_1000[0]_i_1 
       (.I0(ap_return_9_preg[0]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[0]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_9_reg_1000_reg[7] [0]),
        .O(\ap_return_9_preg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_9_reg_1000[1]_i_1 
       (.I0(ap_return_9_preg[1]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[1]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_9_reg_1000_reg[7] [1]),
        .O(\ap_return_9_preg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_9_reg_1000[2]_i_1 
       (.I0(ap_return_9_preg[2]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[2]),
        .I3(\rout_11_reg_1010_reg[0]_0 ),
        .I4(\rout_9_reg_1000_reg[7] [2]),
        .O(\ap_return_9_preg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_9_reg_1000[3]_i_1 
       (.I0(ap_return_9_preg[3]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[3]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_9_reg_1000_reg[7] [3]),
        .O(\ap_return_9_preg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_9_reg_1000[4]_i_1 
       (.I0(ap_return_9_preg[4]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[4]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_9_reg_1000_reg[7] [4]),
        .O(\ap_return_9_preg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_9_reg_1000[5]_i_1 
       (.I0(ap_return_9_preg[5]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[5]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_9_reg_1000_reg[7] [5]),
        .O(\ap_return_9_preg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_9_reg_1000[6]_i_1 
       (.I0(ap_return_9_preg[6]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[6]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_9_reg_1000_reg[7] [6]),
        .O(\ap_return_9_preg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_9_reg_1000[7]_i_1 
       (.I0(ap_return_9_preg[7]),
        .I1(\rout_11_reg_1010_reg[0] ),
        .I2(src_9_read_2_reg_949_pp0_iter1_reg[7]),
        .I3(\ap_return_12_preg_reg[3] ),
        .I4(\rout_9_reg_1000_reg[7] [7]),
        .O(\ap_return_9_preg_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_38_fu_607_p3
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(x_assign_16_fu_627_p3));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_43_fu_683_p3
       (.I0(\z_reg_981_reg[7]_0 [6]),
        .I1(\z_reg_981_reg[7]_0 [2]),
        .I2(\z_reg_981_reg[7]_0 [7]),
        .O(x_assign_19_fu_703_p3));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_10_read_2_reg_943[0]),
        .Q(src_10_read_2_reg_943_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_10_read_2_reg_943[1]),
        .Q(src_10_read_2_reg_943_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_10_read_2_reg_943[2]),
        .Q(src_10_read_2_reg_943_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_10_read_2_reg_943[3]),
        .Q(src_10_read_2_reg_943_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_10_read_2_reg_943[4]),
        .Q(src_10_read_2_reg_943_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_10_read_2_reg_943[5]),
        .Q(src_10_read_2_reg_943_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_10_read_2_reg_943[6]),
        .Q(src_10_read_2_reg_943_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_10_read_2_reg_943[7]),
        .Q(src_10_read_2_reg_943_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_10_read[0]),
        .Q(src_10_read_2_reg_943[0]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_10_read[1]),
        .Q(src_10_read_2_reg_943[1]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_10_read[2]),
        .Q(src_10_read_2_reg_943[2]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_10_read[3]),
        .Q(src_10_read_2_reg_943[3]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_10_read[4]),
        .Q(src_10_read_2_reg_943[4]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_10_read[5]),
        .Q(src_10_read_2_reg_943[5]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_10_read[6]),
        .Q(src_10_read_2_reg_943[6]),
        .R(1'b0));
  FDRE \src_10_read_2_reg_943_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_10_read[7]),
        .Q(src_10_read_2_reg_943[7]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_11_read_2_reg_937[0]),
        .Q(src_11_read_2_reg_937_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_11_read_2_reg_937[1]),
        .Q(src_11_read_2_reg_937_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_11_read_2_reg_937[2]),
        .Q(src_11_read_2_reg_937_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_11_read_2_reg_937[3]),
        .Q(src_11_read_2_reg_937_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_11_read_2_reg_937[4]),
        .Q(src_11_read_2_reg_937_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_11_read_2_reg_937[5]),
        .Q(src_11_read_2_reg_937_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_11_read_2_reg_937[6]),
        .Q(src_11_read_2_reg_937_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_11_read_2_reg_937[7]),
        .Q(src_11_read_2_reg_937_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_11_read[0]),
        .Q(src_11_read_2_reg_937[0]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_11_read[1]),
        .Q(src_11_read_2_reg_937[1]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_11_read[2]),
        .Q(src_11_read_2_reg_937[2]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_11_read[3]),
        .Q(src_11_read_2_reg_937[3]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_11_read[4]),
        .Q(src_11_read_2_reg_937[4]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_11_read[5]),
        .Q(src_11_read_2_reg_937[5]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_11_read[6]),
        .Q(src_11_read_2_reg_937[6]),
        .R(1'b0));
  FDRE \src_11_read_2_reg_937_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_11_read[7]),
        .Q(src_11_read_2_reg_937[7]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_12_read_2_reg_932[0]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_12_read_2_reg_932[1]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_12_read_2_reg_932[2]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_12_read_2_reg_932[3]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_12_read_2_reg_932[4]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_12_read_2_reg_932[5]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_12_read_2_reg_932[6]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_12_read_2_reg_932[7]),
        .Q(src_12_read_2_reg_932_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_12_read[0]),
        .Q(src_12_read_2_reg_932[0]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_12_read[1]),
        .Q(src_12_read_2_reg_932[1]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_12_read[2]),
        .Q(src_12_read_2_reg_932[2]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_12_read[3]),
        .Q(src_12_read_2_reg_932[3]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_12_read[4]),
        .Q(src_12_read_2_reg_932[4]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_12_read[5]),
        .Q(src_12_read_2_reg_932[5]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_12_read[6]),
        .Q(src_12_read_2_reg_932[6]),
        .R(1'b0));
  FDRE \src_12_read_2_reg_932_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_12_read[7]),
        .Q(src_12_read_2_reg_932[7]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_13_read_2_reg_927[0]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_13_read_2_reg_927[1]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_13_read_2_reg_927[2]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_13_read_2_reg_927[3]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_13_read_2_reg_927[4]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_13_read_2_reg_927[5]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_13_read_2_reg_927[6]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_13_read_2_reg_927[7]),
        .Q(src_13_read_2_reg_927_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_13_read[0]),
        .Q(src_13_read_2_reg_927[0]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_13_read[1]),
        .Q(src_13_read_2_reg_927[1]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_13_read[2]),
        .Q(src_13_read_2_reg_927[2]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_13_read[3]),
        .Q(src_13_read_2_reg_927[3]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_13_read[4]),
        .Q(src_13_read_2_reg_927[4]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_13_read[5]),
        .Q(src_13_read_2_reg_927[5]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_13_read[6]),
        .Q(src_13_read_2_reg_927[6]),
        .R(1'b0));
  FDRE \src_13_read_2_reg_927_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_13_read[7]),
        .Q(src_13_read_2_reg_927[7]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_14_read_2_reg_922[0]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_14_read_2_reg_922[1]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_14_read_2_reg_922[2]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_14_read_2_reg_922[3]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_14_read_2_reg_922[4]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_14_read_2_reg_922[5]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_14_read_2_reg_922[6]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_14_read_2_reg_922[7]),
        .Q(src_14_read_2_reg_922_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_14_read[0]),
        .Q(src_14_read_2_reg_922[0]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_14_read[1]),
        .Q(src_14_read_2_reg_922[1]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_14_read[2]),
        .Q(src_14_read_2_reg_922[2]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_14_read[3]),
        .Q(src_14_read_2_reg_922[3]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_14_read[4]),
        .Q(src_14_read_2_reg_922[4]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_14_read[5]),
        .Q(src_14_read_2_reg_922[5]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_14_read[6]),
        .Q(src_14_read_2_reg_922[6]),
        .R(1'b0));
  FDRE \src_14_read_2_reg_922_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_14_read[7]),
        .Q(src_14_read_2_reg_922[7]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_15_read_2_reg_917[0]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_15_read_2_reg_917[1]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_15_read_2_reg_917[2]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_15_read_2_reg_917[3]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_15_read_2_reg_917[4]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_15_read_2_reg_917[5]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_15_read_2_reg_917[6]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_15_read_2_reg_917[7]),
        .Q(src_15_read_2_reg_917_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_15_read[0]),
        .Q(src_15_read_2_reg_917[0]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_15_read[1]),
        .Q(src_15_read_2_reg_917[1]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_15_read[2]),
        .Q(src_15_read_2_reg_917[2]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_15_read[3]),
        .Q(src_15_read_2_reg_917[3]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_15_read[4]),
        .Q(src_15_read_2_reg_917[4]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_15_read[5]),
        .Q(src_15_read_2_reg_917[5]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_15_read[6]),
        .Q(src_15_read_2_reg_917[6]),
        .R(1'b0));
  FDRE \src_15_read_2_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_15_read[7]),
        .Q(src_15_read_2_reg_917[7]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_8_read_2_reg_955[0]),
        .Q(src_8_read_2_reg_955_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_8_read_2_reg_955[1]),
        .Q(src_8_read_2_reg_955_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_8_read_2_reg_955[2]),
        .Q(src_8_read_2_reg_955_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_8_read_2_reg_955[3]),
        .Q(src_8_read_2_reg_955_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_8_read_2_reg_955[4]),
        .Q(src_8_read_2_reg_955_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_8_read_2_reg_955[5]),
        .Q(src_8_read_2_reg_955_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_8_read_2_reg_955[6]),
        .Q(src_8_read_2_reg_955_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_8_read_2_reg_955[7]),
        .Q(src_8_read_2_reg_955_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_8_read[0]),
        .Q(src_8_read_2_reg_955[0]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_8_read[1]),
        .Q(src_8_read_2_reg_955[1]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_8_read[2]),
        .Q(src_8_read_2_reg_955[2]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_8_read[3]),
        .Q(src_8_read_2_reg_955[3]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_8_read[4]),
        .Q(src_8_read_2_reg_955[4]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_8_read[5]),
        .Q(src_8_read_2_reg_955[5]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_8_read[6]),
        .Q(src_8_read_2_reg_955[6]),
        .R(1'b0));
  FDRE \src_8_read_2_reg_955_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_8_read[7]),
        .Q(src_8_read_2_reg_955[7]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_9_read_2_reg_949[0]),
        .Q(src_9_read_2_reg_949_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_9_read_2_reg_949[1]),
        .Q(src_9_read_2_reg_949_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_9_read_2_reg_949[2]),
        .Q(src_9_read_2_reg_949_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_9_read_2_reg_949[3]),
        .Q(src_9_read_2_reg_949_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_9_read_2_reg_949[4]),
        .Q(src_9_read_2_reg_949_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_9_read_2_reg_949[5]),
        .Q(src_9_read_2_reg_949_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_9_read_2_reg_949[6]),
        .Q(src_9_read_2_reg_949_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_9_read_2_reg_949[7]),
        .Q(src_9_read_2_reg_949_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_9_read[0]),
        .Q(src_9_read_2_reg_949[0]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_9_read[1]),
        .Q(src_9_read_2_reg_949[1]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_9_read[2]),
        .Q(src_9_read_2_reg_949[2]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_9_read[3]),
        .Q(src_9_read_2_reg_949[3]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_9_read[4]),
        .Q(src_9_read_2_reg_949[4]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_9_read[5]),
        .Q(src_9_read_2_reg_949[5]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_9_read[6]),
        .Q(src_9_read_2_reg_949[6]),
        .R(1'b0));
  FDRE \src_9_read_2_reg_949_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_src_9_read[7]),
        .Q(src_9_read_2_reg_949[7]),
        .R(1'b0));
  FDRE \tmp_74_reg_1006_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(DOBDO[5]),
        .Q(or_ln_fu_745_p3[0]),
        .R(1'b0));
  FDRE \tmp_88_reg_1016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_981_reg[7]_0 [5]),
        .Q(or_ln134_7_fu_757_p3[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_35_reg_1001[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(\trunc_ln134_35_reg_1001[5]_i_1_n_0 ));
  FDRE \trunc_ln134_35_reg_1001_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(DOBDO[6]),
        .Q(or_ln_fu_745_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_39_reg_1049[1]_i_1_n_0 ),
        .Q(or_ln_fu_745_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_39_reg_1049[2]_i_1_n_0 ),
        .Q(or_ln_fu_745_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_39_reg_1049[3]_i_1_n_0 ),
        .Q(or_ln_fu_745_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_16_fu_627_p3),
        .Q(or_ln_fu_745_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_35_reg_1001[5]_i_1_n_0 ),
        .Q(or_ln_fu_745_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1001_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(DOBDO[4]),
        .Q(or_ln_fu_745_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_39_reg_1049[1]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .O(\trunc_ln134_39_reg_1049[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_39_reg_1049[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[0]),
        .I2(DOBDO[6]),
        .O(\trunc_ln134_39_reg_1049[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_39_reg_1049[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(\trunc_ln134_39_reg_1049[3]_i_1_n_0 ));
  FDRE \trunc_ln134_39_reg_1049_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_39_reg_1049[1]_i_1_n_0 ),
        .Q(or_ln134_4_fu_751_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_39_reg_1049[2]_i_1_n_0 ),
        .Q(or_ln134_4_fu_751_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_39_reg_1049[3]_i_1_n_0 ),
        .Q(or_ln134_4_fu_751_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_16_fu_627_p3),
        .Q(or_ln134_4_fu_751_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_35_reg_1001[5]_i_1_n_0 ),
        .Q(or_ln134_4_fu_751_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1049_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[4]),
        .Q(or_ln134_4_fu_751_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_42_reg_1011[1]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [5]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .O(\trunc_ln134_42_reg_1011[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_42_reg_1011[2]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [5]),
        .I1(\z_reg_981_reg[7]_0 [0]),
        .I2(\z_reg_981_reg[7]_0 [6]),
        .O(\trunc_ln134_42_reg_1011[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_42_reg_1011[3]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [5]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .I2(\z_reg_981_reg[7]_0 [1]),
        .I3(\z_reg_981_reg[7]_0 [6]),
        .O(\trunc_ln134_42_reg_1011[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_42_reg_1011[5]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [7]),
        .I1(\z_reg_981_reg[7]_0 [3]),
        .O(\trunc_ln134_42_reg_1011[5]_i_1_n_0 ));
  FDRE \trunc_ln134_42_reg_1011_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_981_reg[7]_0 [6]),
        .Q(or_ln134_7_fu_757_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_42_reg_1011[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_757_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_42_reg_1011[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_757_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_42_reg_1011[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_757_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_19_fu_703_p3),
        .Q(or_ln134_7_fu_757_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_42_reg_1011[5]_i_1_n_0 ),
        .Q(or_ln134_7_fu_757_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1011_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_981_reg[7]_0 [4]),
        .Q(or_ln134_7_fu_757_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_42_reg_1011[1]_i_1_n_0 ),
        .Q(or_ln134_9_fu_763_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_42_reg_1011[2]_i_1_n_0 ),
        .Q(or_ln134_9_fu_763_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_42_reg_1011[3]_i_1_n_0 ),
        .Q(or_ln134_9_fu_763_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_19_fu_703_p3),
        .Q(or_ln134_9_fu_763_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_42_reg_1011[5]_i_1_n_0 ),
        .Q(or_ln134_9_fu_763_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [4]),
        .Q(or_ln134_9_fu_763_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_14_reg_1037[2]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [7]),
        .I1(\z_reg_981_reg[7]_0 [1]),
        .O(\x_assign_14_reg_1037[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_14_reg_1037[3]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [7]),
        .I1(\z_reg_981_reg[7]_0 [2]),
        .O(\x_assign_14_reg_1037[3]_i_1_n_0 ));
  FDRE \x_assign_14_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [7]),
        .Q(x_assign_14_reg_1037[0]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [0]),
        .Q(x_assign_14_reg_1037[1]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_14_reg_1037[2]_i_1_n_0 ),
        .Q(x_assign_14_reg_1037[2]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_14_reg_1037[3]_i_1_n_0 ),
        .Q(x_assign_14_reg_1037[3]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [5]),
        .Q(x_assign_14_reg_1037[6]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1037_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_reg_981_reg[7]_0 [6]),
        .Q(x_assign_14_reg_1037[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_15_reg_1043[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(\x_assign_15_reg_1043[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_15_reg_1043[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(\x_assign_15_reg_1043[3]_i_1_n_0 ));
  FDRE \x_assign_15_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[7]),
        .Q(x_assign_15_reg_1043[0]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[0]),
        .Q(x_assign_15_reg_1043[1]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_15_reg_1043[2]_i_1_n_0 ),
        .Q(x_assign_15_reg_1043[2]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_15_reg_1043[3]_i_1_n_0 ),
        .Q(x_assign_15_reg_1043[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[5]),
        .Q(x_assign_15_reg_1043[6]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[6]),
        .Q(x_assign_15_reg_1043[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[0]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [7]),
        .I1(DOBDO[7]),
        .O(xor_ln124_595_fu_503_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[1]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [0]),
        .I1(DOBDO[0]),
        .O(xor_ln124_595_fu_503_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_595_reg_1021[2]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [1]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[7]),
        .O(xor_ln124_595_fu_503_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_595_reg_1021[3]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [2]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .I2(DOBDO[2]),
        .I3(DOBDO[7]),
        .O(xor_ln124_595_fu_503_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_595_reg_1021[4]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [3]),
        .I1(\z_reg_981_reg[7]_0 [7]),
        .I2(DOBDO[3]),
        .I3(DOBDO[7]),
        .O(xor_ln124_595_fu_503_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[5]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [4]),
        .I1(DOBDO[4]),
        .O(xor_ln124_595_fu_503_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[6]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [5]),
        .I1(DOBDO[5]),
        .O(xor_ln124_595_fu_503_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_595_reg_1021[7]_i_1 
       (.I0(\z_reg_981_reg[7]_0 [6]),
        .I1(DOBDO[6]),
        .O(xor_ln124_595_fu_503_p2[7]));
  FDRE \xor_ln124_595_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_595_fu_503_p2[0]),
        .Q(xor_ln124_595_reg_1021[0]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_595_fu_503_p2[1]),
        .Q(xor_ln124_595_reg_1021[1]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_595_fu_503_p2[2]),
        .Q(xor_ln124_595_reg_1021[2]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_595_fu_503_p2[3]),
        .Q(xor_ln124_595_reg_1021[3]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_595_fu_503_p2[4]),
        .Q(xor_ln124_595_reg_1021[4]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_595_fu_503_p2[5]),
        .Q(xor_ln124_595_reg_1021[5]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_595_fu_503_p2[6]),
        .Q(xor_ln124_595_reg_1021[6]),
        .R(1'b0));
  FDRE \xor_ln124_595_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_595_fu_503_p2[7]),
        .Q(xor_ln124_595_reg_1021[7]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[0]),
        .Q(z_10_reg_986[0]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[1]),
        .Q(z_10_reg_986[1]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[2]),
        .Q(z_10_reg_986[2]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[3]),
        .Q(z_10_reg_986[3]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[4]),
        .Q(z_10_reg_986[4]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[5]),
        .Q(z_10_reg_986[5]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[6]),
        .Q(z_10_reg_986[6]),
        .R(1'b0));
  FDRE \z_10_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(DOBDO[7]),
        .Q(z_10_reg_986[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_11_reg_1027[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .O(z_11_reg_10270));
  FDRE \z_11_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [0]),
        .Q(z_11_reg_1027[0]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[1] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [1]),
        .Q(z_11_reg_1027[1]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[2] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [2]),
        .Q(z_11_reg_1027[2]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[3] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [3]),
        .Q(z_11_reg_1027[3]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[4] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [4]),
        .Q(z_11_reg_1027[4]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[5] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [5]),
        .Q(z_11_reg_1027[5]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[6] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [6]),
        .Q(z_11_reg_1027[6]),
        .R(1'b0));
  FDRE \z_11_reg_1027_reg[7] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(\z_reg_981_reg[7]_0 [7]),
        .Q(z_11_reg_1027[7]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[0]),
        .Q(z_12_reg_1032[0]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[1]),
        .Q(z_12_reg_1032[1]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[2] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[2]),
        .Q(z_12_reg_1032[2]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[3] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[3]),
        .Q(z_12_reg_1032[3]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[4] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[4]),
        .Q(z_12_reg_1032[4]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[5] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[5]),
        .Q(z_12_reg_1032[5]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[6] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[6]),
        .Q(z_12_reg_1032[6]),
        .R(1'b0));
  FDRE \z_12_reg_1032_reg[7] 
       (.C(ap_clk),
        .CE(z_11_reg_10270),
        .D(DOBDO[7]),
        .Q(z_12_reg_1032[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_reg_981[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ce01));
  FDRE \z_reg_981_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [0]),
        .Q(z_reg_981[0]),
        .R(1'b0));
  FDRE \z_reg_981_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [1]),
        .Q(z_reg_981[1]),
        .R(1'b0));
  FDRE \z_reg_981_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [2]),
        .Q(z_reg_981[2]),
        .R(1'b0));
  FDRE \z_reg_981_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [3]),
        .Q(z_reg_981[3]),
        .R(1'b0));
  FDRE \z_reg_981_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [4]),
        .Q(z_reg_981[4]),
        .R(1'b0));
  FDRE \z_reg_981_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [5]),
        .Q(z_reg_981[5]),
        .R(1'b0));
  FDRE \z_reg_981_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [6]),
        .Q(z_reg_981[6]),
        .R(1'b0));
  FDRE \z_reg_981_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\z_reg_981_reg[7]_0 [7]),
        .Q(z_reg_981[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2
   (\ap_return_15_preg_reg[7] ,
    D,
    \ap_return_13_preg_reg[7] ,
    \x_assign_8_reg_1053_reg[7]_0 ,
    \src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 ,
    \src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 ,
    \src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 ,
    \src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 ,
    \src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 ,
    \src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 ,
    \src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 ,
    \src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 ,
    \ap_return_12_preg_reg[7] ,
    \src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 ,
    \ap_return_14_preg_reg[7] ,
    \src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 ,
    Q,
    ap_clk,
    \src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 ,
    \src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 ,
    \src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 ,
    ap_rst_n_inv,
    grp_ClefiaF1Xor_2_fu_157_ap_start_reg,
    q0_reg,
    ap_return_15_preg,
    grp_ClefiaGfn4_fu_2035_ap_ready,
    ap_return_13_preg,
    ap_return_11_preg,
    ap_return_9_preg,
    ap_return_8_preg,
    ap_return_10_preg,
    ap_return_12_preg,
    ap_return_14_preg,
    \src_8_read_1_reg_951_reg[7]_0 ,
    \src_9_read_1_reg_945_reg[7]_0 ,
    \src_10_read_1_reg_939_reg[7]_0 ,
    \src_11_read_1_reg_933_reg[7]_0 );
  output [7:0]\ap_return_15_preg_reg[7] ;
  output [7:0]D;
  output [7:0]\ap_return_13_preg_reg[7] ;
  output [7:0]\x_assign_8_reg_1053_reg[7]_0 ;
  output [7:0]\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 ;
  output [7:0]\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 ;
  output [7:0]\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 ;
  output [7:0]\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 ;
  output [7:0]\ap_return_12_preg_reg[7] ;
  output [7:0]\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 ;
  output [7:0]\ap_return_14_preg_reg[7] ;
  output [7:0]\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 ;
  input [7:0]Q;
  input ap_clk;
  input [7:0]\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 ;
  input [7:0]\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 ;
  input [7:0]\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 ;
  input ap_rst_n_inv;
  input grp_ClefiaF1Xor_2_fu_157_ap_start_reg;
  input [3:0]q0_reg;
  input [7:0]ap_return_15_preg;
  input grp_ClefiaGfn4_fu_2035_ap_ready;
  input [7:0]ap_return_13_preg;
  input [7:0]ap_return_11_preg;
  input [7:0]ap_return_9_preg;
  input [7:0]ap_return_8_preg;
  input [7:0]ap_return_10_preg;
  input [7:0]ap_return_12_preg;
  input [7:0]ap_return_14_preg;
  input [7:0]\src_8_read_1_reg_951_reg[7]_0 ;
  input [7:0]\src_9_read_1_reg_945_reg[7]_0 ;
  input [7:0]\src_10_read_1_reg_939_reg[7]_0 ;
  input [7:0]\src_11_read_1_reg_933_reg[7]_0 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire [7:0]ap_return_10_preg;
  wire [7:0]ap_return_11_preg;
  wire [7:0]ap_return_12_preg;
  wire [7:0]\ap_return_12_preg_reg[7] ;
  wire [7:0]ap_return_13_preg;
  wire [7:0]\ap_return_13_preg_reg[7] ;
  wire [7:0]ap_return_14_preg;
  wire [7:0]\ap_return_14_preg_reg[7] ;
  wire [7:0]ap_return_15_preg;
  wire [7:0]\ap_return_15_preg_reg[7] ;
  wire [7:0]ap_return_8_preg;
  wire [7:0]ap_return_9_preg;
  wire ap_rst_n_inv;
  wire [7:0]clefia_s0_address0;
  wire [7:0]clefia_s0_address1;
  wire [7:0]clefia_s1_address0;
  wire [7:0]clefia_s1_address1;
  wire [7:0]con128_load_1_reg_982;
  wire [7:0]con128_load_2_reg_987;
  wire [7:0]con128_load_3_reg_992;
  wire [7:0]con128_load_reg_977;
  wire grp_ClefiaF1Xor_2_fu_157_ap_start_reg;
  wire grp_ClefiaGfn4_fu_2035_ap_ready;
  wire [7:2]or_ln134_4_fu_763_p3;
  wire [7:0]or_ln134_7_fu_769_p3;
  wire [5:2]or_ln134_9_fu_775_p3;
  wire [7:0]or_ln_fu_757_p3;
  wire [3:0]q0_reg;
  wire [7:0]q0_reg__0;
  wire [7:0]q0_reg__0_1;
  wire [7:0]q1_reg;
  wire [7:0]q1_reg_0;
  wire select_ln131_29_fu_571_p3_n_0;
  wire select_ln131_fu_293_p3_n_0;
  wire [7:0]src_10_read_1_reg_939;
  wire [7:0]src_10_read_1_reg_939_pp0_iter1_reg;
  wire [7:0]src_10_read_1_reg_939_pp0_iter2_reg;
  wire [7:0]\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 ;
  wire [7:0]\src_10_read_1_reg_939_reg[7]_0 ;
  wire [7:0]src_11_read_1_reg_933;
  wire [7:0]src_11_read_1_reg_933_pp0_iter1_reg;
  wire [7:0]src_11_read_1_reg_933_pp0_iter2_reg;
  wire [7:0]\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 ;
  wire [7:0]\src_11_read_1_reg_933_reg[7]_0 ;
  wire \src_12_read_1_reg_928_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \src_12_read_1_reg_928_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \src_12_read_1_reg_928_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \src_12_read_1_reg_928_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \src_12_read_1_reg_928_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \src_12_read_1_reg_928_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \src_12_read_1_reg_928_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \src_12_read_1_reg_928_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_12_read_1_reg_928_pp0_iter3_reg;
  wire [7:0]\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 ;
  wire \src_13_read_1_reg_923_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \src_13_read_1_reg_923_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \src_13_read_1_reg_923_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \src_13_read_1_reg_923_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \src_13_read_1_reg_923_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \src_13_read_1_reg_923_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \src_13_read_1_reg_923_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \src_13_read_1_reg_923_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_13_read_1_reg_923_pp0_iter3_reg;
  wire [7:0]\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 ;
  wire \src_14_read_1_reg_918_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \src_14_read_1_reg_918_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \src_14_read_1_reg_918_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \src_14_read_1_reg_918_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \src_14_read_1_reg_918_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \src_14_read_1_reg_918_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \src_14_read_1_reg_918_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \src_14_read_1_reg_918_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_14_read_1_reg_918_pp0_iter3_reg;
  wire [7:0]\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 ;
  wire [7:0]\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 ;
  wire \src_15_read_1_reg_913_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \src_15_read_1_reg_913_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \src_15_read_1_reg_913_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \src_15_read_1_reg_913_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \src_15_read_1_reg_913_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \src_15_read_1_reg_913_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \src_15_read_1_reg_913_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \src_15_read_1_reg_913_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_15_read_1_reg_913_pp0_iter3_reg;
  wire [7:0]\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 ;
  wire [7:0]src_8_read_1_reg_951;
  wire [7:0]src_8_read_1_reg_951_pp0_iter1_reg;
  wire [7:0]src_8_read_1_reg_951_pp0_iter2_reg;
  wire [7:0]\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 ;
  wire [7:0]\src_8_read_1_reg_951_reg[7]_0 ;
  wire [7:0]src_9_read_1_reg_945;
  wire [7:0]src_9_read_1_reg_945_pp0_iter1_reg;
  wire [7:0]src_9_read_1_reg_945_pp0_iter2_reg;
  wire [7:0]\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 ;
  wire [7:0]\src_9_read_1_reg_945_reg[7]_0 ;
  wire \trunc_ln134_24_reg_1037[1]_i_1_n_0 ;
  wire \trunc_ln134_24_reg_1037[2]_i_1_n_0 ;
  wire \trunc_ln134_24_reg_1037[3]_i_1_n_0 ;
  wire \trunc_ln134_28_reg_1059[1]_i_1_n_0 ;
  wire \trunc_ln134_28_reg_1059[2]_i_1_n_0 ;
  wire \trunc_ln134_28_reg_1059[3]_i_1_n_0 ;
  wire \trunc_ln134_31_reg_1069[1]_i_1_n_0 ;
  wire \trunc_ln134_31_reg_1069[2]_i_1_n_0 ;
  wire \trunc_ln134_31_reg_1069[3]_i_1_n_0 ;
  wire \trunc_ln134_33_reg_1079[1]_i_1_n_0 ;
  wire \trunc_ln134_33_reg_1079[2]_i_1_n_0 ;
  wire \trunc_ln134_33_reg_1079[3]_i_1_n_0 ;
  wire [4:4]x_assign_11_fu_633_p3;
  wire [4:4]x_assign_12_fu_709_p3;
  wire [4:4]x_assign_6_fu_355_p3;
  wire [4:2]x_assign_7_fu_431_p3;
  wire [7:0]x_assign_7_reg_1047;
  wire [4:2]x_assign_8_fu_473_p3;
  wire [7:0]x_assign_8_reg_1053;
  wire [7:0]\x_assign_8_reg_1053_reg[7]_0 ;
  wire [4:4]x_assign_9_fu_515_p3;
  wire [7:0]xor_ln124_576_fu_751_p2;
  wire [7:0]xor_ln124_576_reg_1089;
  wire [7:0]z_7_reg_1022;
  wire [7:0]z_8_reg_1027;
  wire [7:0]z_9_reg_1032;
  wire [7:0]z_reg_1017;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRARDADDR(clefia_s0_address0),
        .ADDRBWRADDR(clefia_s0_address1),
        .DOADO(q0_reg__0),
        .DOBDO(q1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.ADDRARDADDR(clefia_s1_address0),
        .ADDRBWRADDR(clefia_s1_address1),
        .DOADO(q0_reg__0_1),
        .DOBDO(q1_reg_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R_8 con128_U
       (.DOADO(con128_load_2_reg_987),
        .DOBDO(con128_load_reg_977),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .grp_ClefiaF1Xor_2_fu_157_ap_start_reg(grp_ClefiaF1Xor_2_fu_157_ap_start_reg),
        .q0_reg_0(con128_load_3_reg_992),
        .q0_reg_1(con128_load_1_reg_982),
        .q0_reg_2(q0_reg));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_0_fu_114[0]_i_1 
       (.I0(src_14_read_1_reg_918_pp0_iter3_reg[0]),
        .I1(xor_ln124_576_reg_1089[0]),
        .I2(x_assign_8_reg_1053[6]),
        .I3(or_ln_fu_757_p3[0]),
        .I4(z_8_reg_1027[0]),
        .O(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_0_fu_114[1]_i_1 
       (.I0(src_14_read_1_reg_918_pp0_iter3_reg[1]),
        .I1(xor_ln124_576_reg_1089[1]),
        .I2(x_assign_8_reg_1053[7]),
        .I3(or_ln_fu_757_p3[1]),
        .I4(z_8_reg_1027[1]),
        .O(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_0_fu_114[2]_i_1 
       (.I0(src_14_read_1_reg_918_pp0_iter3_reg[2]),
        .I1(xor_ln124_576_reg_1089[2]),
        .I2(or_ln134_4_fu_763_p3[2]),
        .I3(or_ln_fu_757_p3[2]),
        .I4(z_8_reg_1027[2]),
        .O(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_0_fu_114[3]_i_1 
       (.I0(src_14_read_1_reg_918_pp0_iter3_reg[3]),
        .I1(xor_ln124_576_reg_1089[3]),
        .I2(or_ln134_4_fu_763_p3[3]),
        .I3(or_ln_fu_757_p3[3]),
        .I4(z_8_reg_1027[3]),
        .O(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_0_fu_114[4]_i_1 
       (.I0(src_14_read_1_reg_918_pp0_iter3_reg[4]),
        .I1(xor_ln124_576_reg_1089[4]),
        .I2(or_ln134_4_fu_763_p3[4]),
        .I3(or_ln_fu_757_p3[4]),
        .I4(z_8_reg_1027[4]),
        .O(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_0_fu_114[5]_i_1 
       (.I0(src_14_read_1_reg_918_pp0_iter3_reg[5]),
        .I1(xor_ln124_576_reg_1089[5]),
        .I2(or_ln134_4_fu_763_p3[5]),
        .I3(or_ln_fu_757_p3[5]),
        .I4(z_8_reg_1027[5]),
        .O(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_0_fu_114[6]_i_1 
       (.I0(src_14_read_1_reg_918_pp0_iter3_reg[6]),
        .I1(xor_ln124_576_reg_1089[6]),
        .I2(or_ln134_4_fu_763_p3[6]),
        .I3(or_ln_fu_757_p3[6]),
        .I4(z_8_reg_1027[6]),
        .O(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_10_0_fu_114[7]_i_1 
       (.I0(src_14_read_1_reg_918_pp0_iter3_reg[7]),
        .I1(xor_ln124_576_reg_1089[7]),
        .I2(or_ln134_4_fu_763_p3[7]),
        .I3(or_ln_fu_757_p3[7]),
        .I4(z_8_reg_1027[7]),
        .O(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_0_fu_118[0]_i_1 
       (.I0(xor_ln124_576_reg_1089[0]),
        .I1(z_9_reg_1032[0]),
        .I2(src_15_read_1_reg_913_pp0_iter3_reg[0]),
        .I3(x_assign_7_reg_1047[6]),
        .I4(or_ln134_7_fu_769_p3[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_0_fu_118[1]_i_1 
       (.I0(xor_ln124_576_reg_1089[1]),
        .I1(z_9_reg_1032[1]),
        .I2(src_15_read_1_reg_913_pp0_iter3_reg[1]),
        .I3(x_assign_7_reg_1047[7]),
        .I4(or_ln134_7_fu_769_p3[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_0_fu_118[2]_i_1 
       (.I0(xor_ln124_576_reg_1089[2]),
        .I1(z_9_reg_1032[2]),
        .I2(src_15_read_1_reg_913_pp0_iter3_reg[2]),
        .I3(or_ln134_9_fu_775_p3[2]),
        .I4(or_ln134_7_fu_769_p3[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_0_fu_118[3]_i_1 
       (.I0(xor_ln124_576_reg_1089[3]),
        .I1(z_9_reg_1032[3]),
        .I2(src_15_read_1_reg_913_pp0_iter3_reg[3]),
        .I3(or_ln134_9_fu_775_p3[3]),
        .I4(or_ln134_7_fu_769_p3[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_0_fu_118[4]_i_1 
       (.I0(xor_ln124_576_reg_1089[4]),
        .I1(z_9_reg_1032[4]),
        .I2(src_15_read_1_reg_913_pp0_iter3_reg[4]),
        .I3(or_ln134_9_fu_775_p3[4]),
        .I4(or_ln134_7_fu_769_p3[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_0_fu_118[5]_i_1 
       (.I0(xor_ln124_576_reg_1089[5]),
        .I1(z_9_reg_1032[5]),
        .I2(src_15_read_1_reg_913_pp0_iter3_reg[5]),
        .I3(or_ln134_9_fu_775_p3[5]),
        .I4(or_ln134_7_fu_769_p3[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_0_fu_118[6]_i_1 
       (.I0(xor_ln124_576_reg_1089[6]),
        .I1(z_9_reg_1032[6]),
        .I2(src_15_read_1_reg_913_pp0_iter3_reg[6]),
        .I3(x_assign_7_reg_1047[4]),
        .I4(or_ln134_7_fu_769_p3[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \fin_11_0_fu_118[7]_i_1 
       (.I0(xor_ln124_576_reg_1089[7]),
        .I1(z_9_reg_1032[7]),
        .I2(src_15_read_1_reg_913_pp0_iter3_reg[7]),
        .I3(x_assign_7_reg_1047[5]),
        .I4(or_ln134_7_fu_769_p3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_0_fu_106[0]_i_1 
       (.I0(src_12_read_1_reg_928_pp0_iter3_reg[0]),
        .I1(z_reg_1017[0]),
        .I2(or_ln_fu_757_p3[0]),
        .I3(x_assign_8_reg_1053[6]),
        .I4(x_assign_7_reg_1047[0]),
        .I5(x_assign_8_reg_1053[0]),
        .O(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_0_fu_106[1]_i_1 
       (.I0(src_12_read_1_reg_928_pp0_iter3_reg[1]),
        .I1(z_reg_1017[1]),
        .I2(or_ln_fu_757_p3[1]),
        .I3(x_assign_8_reg_1053[7]),
        .I4(x_assign_7_reg_1047[1]),
        .I5(x_assign_8_reg_1053[1]),
        .O(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_0_fu_106[2]_i_1 
       (.I0(src_12_read_1_reg_928_pp0_iter3_reg[2]),
        .I1(z_reg_1017[2]),
        .I2(or_ln_fu_757_p3[2]),
        .I3(or_ln134_4_fu_763_p3[2]),
        .I4(x_assign_7_reg_1047[2]),
        .I5(x_assign_8_reg_1053[2]),
        .O(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_0_fu_106[3]_i_1 
       (.I0(src_12_read_1_reg_928_pp0_iter3_reg[3]),
        .I1(z_reg_1017[3]),
        .I2(or_ln_fu_757_p3[3]),
        .I3(or_ln134_4_fu_763_p3[3]),
        .I4(x_assign_7_reg_1047[3]),
        .I5(x_assign_8_reg_1053[3]),
        .O(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_0_fu_106[4]_i_1 
       (.I0(src_12_read_1_reg_928_pp0_iter3_reg[4]),
        .I1(z_reg_1017[4]),
        .I2(or_ln_fu_757_p3[4]),
        .I3(or_ln134_4_fu_763_p3[4]),
        .I4(x_assign_7_reg_1047[4]),
        .I5(or_ln134_4_fu_763_p3[6]),
        .O(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_0_fu_106[5]_i_1 
       (.I0(src_12_read_1_reg_928_pp0_iter3_reg[5]),
        .I1(z_reg_1017[5]),
        .I2(or_ln_fu_757_p3[5]),
        .I3(or_ln134_4_fu_763_p3[5]),
        .I4(x_assign_7_reg_1047[5]),
        .I5(or_ln134_4_fu_763_p3[7]),
        .O(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_0_fu_106[6]_i_1 
       (.I0(src_12_read_1_reg_928_pp0_iter3_reg[6]),
        .I1(z_reg_1017[6]),
        .I2(or_ln_fu_757_p3[6]),
        .I3(or_ln134_4_fu_763_p3[6]),
        .I4(x_assign_7_reg_1047[6]),
        .I5(x_assign_8_reg_1053[6]),
        .O(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_8_0_fu_106[7]_i_1 
       (.I0(src_12_read_1_reg_928_pp0_iter3_reg[7]),
        .I1(z_reg_1017[7]),
        .I2(or_ln_fu_757_p3[7]),
        .I3(or_ln134_4_fu_763_p3[7]),
        .I4(x_assign_7_reg_1047[7]),
        .I5(x_assign_8_reg_1053[7]),
        .O(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_0_fu_110[0]_i_1 
       (.I0(x_assign_8_reg_1053[0]),
        .I1(x_assign_7_reg_1047[0]),
        .I2(z_7_reg_1022[0]),
        .I3(x_assign_7_reg_1047[6]),
        .I4(or_ln134_7_fu_769_p3[0]),
        .I5(src_13_read_1_reg_923_pp0_iter3_reg[0]),
        .O(\x_assign_8_reg_1053_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_0_fu_110[1]_i_1 
       (.I0(x_assign_8_reg_1053[1]),
        .I1(x_assign_7_reg_1047[1]),
        .I2(z_7_reg_1022[1]),
        .I3(x_assign_7_reg_1047[7]),
        .I4(or_ln134_7_fu_769_p3[1]),
        .I5(src_13_read_1_reg_923_pp0_iter3_reg[1]),
        .O(\x_assign_8_reg_1053_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_0_fu_110[2]_i_1 
       (.I0(x_assign_8_reg_1053[2]),
        .I1(x_assign_7_reg_1047[2]),
        .I2(z_7_reg_1022[2]),
        .I3(or_ln134_9_fu_775_p3[2]),
        .I4(or_ln134_7_fu_769_p3[2]),
        .I5(src_13_read_1_reg_923_pp0_iter3_reg[2]),
        .O(\x_assign_8_reg_1053_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_0_fu_110[3]_i_1 
       (.I0(x_assign_8_reg_1053[3]),
        .I1(x_assign_7_reg_1047[3]),
        .I2(z_7_reg_1022[3]),
        .I3(or_ln134_9_fu_775_p3[3]),
        .I4(or_ln134_7_fu_769_p3[3]),
        .I5(src_13_read_1_reg_923_pp0_iter3_reg[3]),
        .O(\x_assign_8_reg_1053_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_0_fu_110[4]_i_1 
       (.I0(or_ln134_4_fu_763_p3[6]),
        .I1(x_assign_7_reg_1047[4]),
        .I2(z_7_reg_1022[4]),
        .I3(or_ln134_9_fu_775_p3[4]),
        .I4(or_ln134_7_fu_769_p3[4]),
        .I5(src_13_read_1_reg_923_pp0_iter3_reg[4]),
        .O(\x_assign_8_reg_1053_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_0_fu_110[5]_i_1 
       (.I0(or_ln134_4_fu_763_p3[7]),
        .I1(x_assign_7_reg_1047[5]),
        .I2(z_7_reg_1022[5]),
        .I3(or_ln134_9_fu_775_p3[5]),
        .I4(or_ln134_7_fu_769_p3[5]),
        .I5(src_13_read_1_reg_923_pp0_iter3_reg[5]),
        .O(\x_assign_8_reg_1053_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_0_fu_110[6]_i_1 
       (.I0(x_assign_8_reg_1053[6]),
        .I1(x_assign_7_reg_1047[6]),
        .I2(z_7_reg_1022[6]),
        .I3(x_assign_7_reg_1047[4]),
        .I4(or_ln134_7_fu_769_p3[6]),
        .I5(src_13_read_1_reg_923_pp0_iter3_reg[6]),
        .O(\x_assign_8_reg_1053_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \fin_9_0_fu_110[7]_i_1 
       (.I0(x_assign_8_reg_1053[7]),
        .I1(x_assign_7_reg_1047[7]),
        .I2(z_7_reg_1022[7]),
        .I3(x_assign_7_reg_1047[5]),
        .I4(or_ln134_7_fu_769_p3[7]),
        .I5(src_13_read_1_reg_923_pp0_iter3_reg[7]),
        .O(\x_assign_8_reg_1053_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_10_reg_3361[0]_i_1 
       (.I0(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [0]),
        .I1(ap_return_10_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_10_reg_3361[1]_i_1 
       (.I0(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [1]),
        .I1(ap_return_10_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_10_reg_3361[2]_i_1 
       (.I0(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [2]),
        .I1(ap_return_10_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_10_reg_3361[3]_i_1 
       (.I0(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [3]),
        .I1(ap_return_10_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_10_reg_3361[4]_i_1 
       (.I0(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [4]),
        .I1(ap_return_10_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_10_reg_3361[5]_i_1 
       (.I0(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [5]),
        .I1(ap_return_10_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_10_reg_3361[6]_i_1 
       (.I0(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [6]),
        .I1(ap_return_10_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_10_reg_3361[7]_i_1 
       (.I0(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [7]),
        .I1(ap_return_10_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_11_reg_3367[0]_i_1 
       (.I0(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [0]),
        .I1(ap_return_11_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_11_reg_3367[1]_i_1 
       (.I0(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [1]),
        .I1(ap_return_11_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_11_reg_3367[2]_i_1 
       (.I0(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [2]),
        .I1(ap_return_11_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_11_reg_3367[3]_i_1 
       (.I0(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [3]),
        .I1(ap_return_11_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_11_reg_3367[4]_i_1 
       (.I0(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [4]),
        .I1(ap_return_11_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_11_reg_3367[5]_i_1 
       (.I0(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [5]),
        .I1(ap_return_11_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_11_reg_3367[6]_i_1 
       (.I0(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [6]),
        .I1(ap_return_11_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_11_reg_3367[7]_i_1 
       (.I0(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [7]),
        .I1(ap_return_11_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_12_reg_3373[0]_i_1 
       (.I0(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [0]),
        .I1(ap_return_12_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_12_preg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_12_reg_3373[1]_i_1 
       (.I0(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [1]),
        .I1(ap_return_12_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_12_preg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_12_reg_3373[2]_i_1 
       (.I0(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [2]),
        .I1(ap_return_12_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_12_preg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_12_reg_3373[3]_i_1 
       (.I0(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [3]),
        .I1(ap_return_12_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_12_preg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_12_reg_3373[4]_i_1 
       (.I0(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [4]),
        .I1(ap_return_12_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_12_preg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_12_reg_3373[5]_i_1 
       (.I0(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [5]),
        .I1(ap_return_12_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_12_preg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_12_reg_3373[6]_i_1 
       (.I0(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [6]),
        .I1(ap_return_12_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_12_preg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_12_reg_3373[7]_i_1 
       (.I0(\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 [7]),
        .I1(ap_return_12_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_12_preg_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_13_reg_3379[0]_i_1 
       (.I0(\x_assign_8_reg_1053_reg[7]_0 [0]),
        .I1(ap_return_13_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_13_preg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_13_reg_3379[1]_i_1 
       (.I0(\x_assign_8_reg_1053_reg[7]_0 [1]),
        .I1(ap_return_13_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_13_preg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_13_reg_3379[2]_i_1 
       (.I0(\x_assign_8_reg_1053_reg[7]_0 [2]),
        .I1(ap_return_13_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_13_preg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_13_reg_3379[3]_i_1 
       (.I0(\x_assign_8_reg_1053_reg[7]_0 [3]),
        .I1(ap_return_13_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_13_preg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_13_reg_3379[4]_i_1 
       (.I0(\x_assign_8_reg_1053_reg[7]_0 [4]),
        .I1(ap_return_13_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_13_preg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_13_reg_3379[5]_i_1 
       (.I0(\x_assign_8_reg_1053_reg[7]_0 [5]),
        .I1(ap_return_13_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_13_preg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_13_reg_3379[6]_i_1 
       (.I0(\x_assign_8_reg_1053_reg[7]_0 [6]),
        .I1(ap_return_13_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_13_preg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_13_reg_3379[7]_i_1 
       (.I0(\x_assign_8_reg_1053_reg[7]_0 [7]),
        .I1(ap_return_13_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_13_preg_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_14_reg_3385[0]_i_1 
       (.I0(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [0]),
        .I1(ap_return_14_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_14_preg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_14_reg_3385[1]_i_1 
       (.I0(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [1]),
        .I1(ap_return_14_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_14_preg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_14_reg_3385[2]_i_1 
       (.I0(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [2]),
        .I1(ap_return_14_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_14_preg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_14_reg_3385[3]_i_1 
       (.I0(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [3]),
        .I1(ap_return_14_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_14_preg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_14_reg_3385[4]_i_1 
       (.I0(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [4]),
        .I1(ap_return_14_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_14_preg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_14_reg_3385[5]_i_1 
       (.I0(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [5]),
        .I1(ap_return_14_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_14_preg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_14_reg_3385[6]_i_1 
       (.I0(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [6]),
        .I1(ap_return_14_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_14_preg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_14_reg_3385[7]_i_1 
       (.I0(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 [7]),
        .I1(ap_return_14_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_14_preg_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_15_reg_3391[0]_i_1 
       (.I0(D[0]),
        .I1(ap_return_15_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_15_preg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_15_reg_3391[1]_i_1 
       (.I0(D[1]),
        .I1(ap_return_15_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_15_preg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_15_reg_3391[2]_i_1 
       (.I0(D[2]),
        .I1(ap_return_15_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_15_preg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_15_reg_3391[3]_i_1 
       (.I0(D[3]),
        .I1(ap_return_15_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_15_preg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_15_reg_3391[4]_i_1 
       (.I0(D[4]),
        .I1(ap_return_15_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_15_preg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_15_reg_3391[5]_i_1 
       (.I0(D[5]),
        .I1(ap_return_15_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_15_preg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_15_reg_3391[6]_i_1 
       (.I0(D[6]),
        .I1(ap_return_15_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_15_preg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_15_reg_3391[7]_i_1 
       (.I0(D[7]),
        .I1(ap_return_15_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\ap_return_15_preg_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_8_reg_3349[0]_i_1 
       (.I0(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [0]),
        .I1(ap_return_8_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_8_reg_3349[1]_i_1 
       (.I0(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [1]),
        .I1(ap_return_8_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_8_reg_3349[2]_i_1 
       (.I0(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [2]),
        .I1(ap_return_8_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_8_reg_3349[3]_i_1 
       (.I0(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [3]),
        .I1(ap_return_8_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_8_reg_3349[4]_i_1 
       (.I0(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [4]),
        .I1(ap_return_8_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_8_reg_3349[5]_i_1 
       (.I0(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [5]),
        .I1(ap_return_8_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_8_reg_3349[6]_i_1 
       (.I0(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [6]),
        .I1(ap_return_8_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_8_reg_3349[7]_i_1 
       (.I0(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [7]),
        .I1(ap_return_8_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_9_reg_3355[0]_i_1 
       (.I0(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [0]),
        .I1(ap_return_9_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_9_reg_3355[1]_i_1 
       (.I0(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [1]),
        .I1(ap_return_9_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_9_reg_3355[2]_i_1 
       (.I0(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [2]),
        .I1(ap_return_9_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_9_reg_3355[3]_i_1 
       (.I0(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [3]),
        .I1(ap_return_9_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_9_reg_3355[4]_i_1 
       (.I0(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [4]),
        .I1(ap_return_9_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_9_reg_3355[5]_i_1 
       (.I0(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [5]),
        .I1(ap_return_9_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_9_reg_3355[6]_i_1 
       (.I0(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [6]),
        .I1(ap_return_9_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_9_reg_3355[7]_i_1 
       (.I0(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [7]),
        .I1(ap_return_9_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_1
       (.I0(con128_load_2_reg_987[7]),
        .I1(src_10_read_1_reg_939_pp0_iter1_reg[7]),
        .O(clefia_s1_address0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_10
       (.I0(con128_load_reg_977[6]),
        .I1(src_8_read_1_reg_951_pp0_iter1_reg[6]),
        .O(clefia_s1_address1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_10__0
       (.I0(con128_load_1_reg_982[6]),
        .I1(src_9_read_1_reg_945_pp0_iter1_reg[6]),
        .O(clefia_s0_address1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_11
       (.I0(con128_load_reg_977[5]),
        .I1(src_8_read_1_reg_951_pp0_iter1_reg[5]),
        .O(clefia_s1_address1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_11__0
       (.I0(con128_load_1_reg_982[5]),
        .I1(src_9_read_1_reg_945_pp0_iter1_reg[5]),
        .O(clefia_s0_address1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_12
       (.I0(con128_load_reg_977[4]),
        .I1(src_8_read_1_reg_951_pp0_iter1_reg[4]),
        .O(clefia_s1_address1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_12__0
       (.I0(con128_load_1_reg_982[4]),
        .I1(src_9_read_1_reg_945_pp0_iter1_reg[4]),
        .O(clefia_s0_address1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_13
       (.I0(con128_load_reg_977[3]),
        .I1(src_8_read_1_reg_951_pp0_iter1_reg[3]),
        .O(clefia_s1_address1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_13__0
       (.I0(con128_load_1_reg_982[3]),
        .I1(src_9_read_1_reg_945_pp0_iter1_reg[3]),
        .O(clefia_s0_address1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_14
       (.I0(con128_load_reg_977[2]),
        .I1(src_8_read_1_reg_951_pp0_iter1_reg[2]),
        .O(clefia_s1_address1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_14__0
       (.I0(con128_load_1_reg_982[2]),
        .I1(src_9_read_1_reg_945_pp0_iter1_reg[2]),
        .O(clefia_s0_address1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_15
       (.I0(con128_load_reg_977[1]),
        .I1(src_8_read_1_reg_951_pp0_iter1_reg[1]),
        .O(clefia_s1_address1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_15__0
       (.I0(con128_load_1_reg_982[1]),
        .I1(src_9_read_1_reg_945_pp0_iter1_reg[1]),
        .O(clefia_s0_address1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_16
       (.I0(con128_load_reg_977[0]),
        .I1(src_8_read_1_reg_951_pp0_iter1_reg[0]),
        .O(clefia_s1_address1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_16__0
       (.I0(con128_load_1_reg_982[0]),
        .I1(src_9_read_1_reg_945_pp0_iter1_reg[0]),
        .O(clefia_s0_address1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_1__0
       (.I0(con128_load_3_reg_992[7]),
        .I1(src_11_read_1_reg_933_pp0_iter1_reg[7]),
        .O(clefia_s0_address0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_2
       (.I0(con128_load_2_reg_987[6]),
        .I1(src_10_read_1_reg_939_pp0_iter1_reg[6]),
        .O(clefia_s1_address0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_2__0
       (.I0(con128_load_3_reg_992[6]),
        .I1(src_11_read_1_reg_933_pp0_iter1_reg[6]),
        .O(clefia_s0_address0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_3
       (.I0(con128_load_2_reg_987[5]),
        .I1(src_10_read_1_reg_939_pp0_iter1_reg[5]),
        .O(clefia_s1_address0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_3__0
       (.I0(con128_load_3_reg_992[5]),
        .I1(src_11_read_1_reg_933_pp0_iter1_reg[5]),
        .O(clefia_s0_address0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_4
       (.I0(con128_load_2_reg_987[4]),
        .I1(src_10_read_1_reg_939_pp0_iter1_reg[4]),
        .O(clefia_s1_address0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_4__0
       (.I0(con128_load_3_reg_992[4]),
        .I1(src_11_read_1_reg_933_pp0_iter1_reg[4]),
        .O(clefia_s0_address0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_5
       (.I0(con128_load_2_reg_987[3]),
        .I1(src_10_read_1_reg_939_pp0_iter1_reg[3]),
        .O(clefia_s1_address0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_5__0
       (.I0(con128_load_3_reg_992[3]),
        .I1(src_11_read_1_reg_933_pp0_iter1_reg[3]),
        .O(clefia_s0_address0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_6
       (.I0(con128_load_2_reg_987[2]),
        .I1(src_10_read_1_reg_939_pp0_iter1_reg[2]),
        .O(clefia_s1_address0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_6__0
       (.I0(con128_load_3_reg_992[2]),
        .I1(src_11_read_1_reg_933_pp0_iter1_reg[2]),
        .O(clefia_s0_address0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_7
       (.I0(con128_load_2_reg_987[1]),
        .I1(src_10_read_1_reg_939_pp0_iter1_reg[1]),
        .O(clefia_s1_address0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_7__0
       (.I0(con128_load_3_reg_992[1]),
        .I1(src_11_read_1_reg_933_pp0_iter1_reg[1]),
        .O(clefia_s0_address0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_8
       (.I0(con128_load_2_reg_987[0]),
        .I1(src_10_read_1_reg_939_pp0_iter1_reg[0]),
        .O(clefia_s1_address0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_8__0
       (.I0(con128_load_3_reg_992[0]),
        .I1(src_11_read_1_reg_933_pp0_iter1_reg[0]),
        .O(clefia_s0_address0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_9
       (.I0(con128_load_reg_977[7]),
        .I1(src_8_read_1_reg_951_pp0_iter1_reg[7]),
        .O(clefia_s1_address1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_9__0
       (.I0(con128_load_1_reg_982[7]),
        .I1(src_9_read_1_reg_945_pp0_iter1_reg[7]),
        .O(clefia_s0_address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_23_fu_335_p3
       (.I0(q1_reg[6]),
        .I1(q1_reg[2]),
        .I2(q1_reg[7]),
        .O(x_assign_6_fu_355_p3));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_27_fu_495_p3
       (.I0(q0_reg__0[6]),
        .I1(q0_reg__0[2]),
        .I2(q0_reg__0[7]),
        .O(x_assign_9_fu_515_p3));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    select_ln131_29_fu_571_p3
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[3]),
        .O(select_ln131_29_fu_571_p3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_30_fu_613_p3
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[2]),
        .I2(q1_reg_0[7]),
        .O(x_assign_11_fu_633_p3));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_32_fu_689_p3
       (.I0(q0_reg__0_1[6]),
        .I1(q0_reg__0_1[2]),
        .I2(q0_reg__0_1[7]),
        .O(x_assign_12_fu_709_p3));
  LUT2 #(
    .INIT(4'h6)) 
    select_ln131_fu_293_p3
       (.I0(q1_reg[7]),
        .I1(q1_reg[3]),
        .O(select_ln131_fu_293_p3_n_0));
  FDRE \src_10_read_1_reg_939_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939[0]),
        .Q(src_10_read_1_reg_939_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939[1]),
        .Q(src_10_read_1_reg_939_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939[2]),
        .Q(src_10_read_1_reg_939_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939[3]),
        .Q(src_10_read_1_reg_939_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939[4]),
        .Q(src_10_read_1_reg_939_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939[5]),
        .Q(src_10_read_1_reg_939_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939[6]),
        .Q(src_10_read_1_reg_939_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939[7]),
        .Q(src_10_read_1_reg_939_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter1_reg[0]),
        .Q(src_10_read_1_reg_939_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter1_reg[1]),
        .Q(src_10_read_1_reg_939_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter1_reg[2]),
        .Q(src_10_read_1_reg_939_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter1_reg[3]),
        .Q(src_10_read_1_reg_939_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter1_reg[4]),
        .Q(src_10_read_1_reg_939_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter1_reg[5]),
        .Q(src_10_read_1_reg_939_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter1_reg[6]),
        .Q(src_10_read_1_reg_939_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter1_reg[7]),
        .Q(src_10_read_1_reg_939_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter2_reg[0]),
        .Q(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter2_reg[1]),
        .Q(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter2_reg[2]),
        .Q(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter2_reg[3]),
        .Q(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter2_reg[4]),
        .Q(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter2_reg[5]),
        .Q(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter2_reg[6]),
        .Q(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_10_read_1_reg_939_pp0_iter2_reg[7]),
        .Q(\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_1_reg_939_reg[7]_0 [0]),
        .Q(src_10_read_1_reg_939[0]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_1_reg_939_reg[7]_0 [1]),
        .Q(src_10_read_1_reg_939[1]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_1_reg_939_reg[7]_0 [2]),
        .Q(src_10_read_1_reg_939[2]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_1_reg_939_reg[7]_0 [3]),
        .Q(src_10_read_1_reg_939[3]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_1_reg_939_reg[7]_0 [4]),
        .Q(src_10_read_1_reg_939[4]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_1_reg_939_reg[7]_0 [5]),
        .Q(src_10_read_1_reg_939[5]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_1_reg_939_reg[7]_0 [6]),
        .Q(src_10_read_1_reg_939[6]),
        .R(1'b0));
  FDRE \src_10_read_1_reg_939_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_1_reg_939_reg[7]_0 [7]),
        .Q(src_10_read_1_reg_939[7]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933[0]),
        .Q(src_11_read_1_reg_933_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933[1]),
        .Q(src_11_read_1_reg_933_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933[2]),
        .Q(src_11_read_1_reg_933_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933[3]),
        .Q(src_11_read_1_reg_933_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933[4]),
        .Q(src_11_read_1_reg_933_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933[5]),
        .Q(src_11_read_1_reg_933_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933[6]),
        .Q(src_11_read_1_reg_933_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933[7]),
        .Q(src_11_read_1_reg_933_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter1_reg[0]),
        .Q(src_11_read_1_reg_933_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter1_reg[1]),
        .Q(src_11_read_1_reg_933_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter1_reg[2]),
        .Q(src_11_read_1_reg_933_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter1_reg[3]),
        .Q(src_11_read_1_reg_933_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter1_reg[4]),
        .Q(src_11_read_1_reg_933_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter1_reg[5]),
        .Q(src_11_read_1_reg_933_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter1_reg[6]),
        .Q(src_11_read_1_reg_933_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter1_reg[7]),
        .Q(src_11_read_1_reg_933_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter2_reg[0]),
        .Q(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter2_reg[1]),
        .Q(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter2_reg[2]),
        .Q(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter2_reg[3]),
        .Q(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter2_reg[4]),
        .Q(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter2_reg[5]),
        .Q(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter2_reg[6]),
        .Q(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_11_read_1_reg_933_pp0_iter2_reg[7]),
        .Q(\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_1_reg_933_reg[7]_0 [0]),
        .Q(src_11_read_1_reg_933[0]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_1_reg_933_reg[7]_0 [1]),
        .Q(src_11_read_1_reg_933[1]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_1_reg_933_reg[7]_0 [2]),
        .Q(src_11_read_1_reg_933[2]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_1_reg_933_reg[7]_0 [3]),
        .Q(src_11_read_1_reg_933[3]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_1_reg_933_reg[7]_0 [4]),
        .Q(src_11_read_1_reg_933[4]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_1_reg_933_reg[7]_0 [5]),
        .Q(src_11_read_1_reg_933[5]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_1_reg_933_reg[7]_0 [6]),
        .Q(src_11_read_1_reg_933[6]),
        .R(1'b0));
  FDRE \src_11_read_1_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_1_reg_933_reg[7]_0 [7]),
        .Q(src_11_read_1_reg_933[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \src_12_read_1_reg_928_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\src_12_read_1_reg_928_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \src_12_read_1_reg_928_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(\src_12_read_1_reg_928_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \src_12_read_1_reg_928_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(\src_12_read_1_reg_928_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \src_12_read_1_reg_928_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(\src_12_read_1_reg_928_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \src_12_read_1_reg_928_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\src_12_read_1_reg_928_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \src_12_read_1_reg_928_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\src_12_read_1_reg_928_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \src_12_read_1_reg_928_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\src_12_read_1_reg_928_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_12_read_1_reg_928_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \src_12_read_1_reg_928_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(\src_12_read_1_reg_928_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  FDRE \src_12_read_1_reg_928_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_12_read_1_reg_928_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(src_12_read_1_reg_928_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_12_read_1_reg_928_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_12_read_1_reg_928_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(src_12_read_1_reg_928_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_12_read_1_reg_928_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_12_read_1_reg_928_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(src_12_read_1_reg_928_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_12_read_1_reg_928_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_12_read_1_reg_928_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(src_12_read_1_reg_928_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_12_read_1_reg_928_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_12_read_1_reg_928_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(src_12_read_1_reg_928_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_12_read_1_reg_928_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_12_read_1_reg_928_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(src_12_read_1_reg_928_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_12_read_1_reg_928_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_12_read_1_reg_928_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(src_12_read_1_reg_928_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_12_read_1_reg_928_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(src_12_read_1_reg_928_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \src_13_read_1_reg_923_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 [0]),
        .Q(\src_13_read_1_reg_923_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \src_13_read_1_reg_923_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 [1]),
        .Q(\src_13_read_1_reg_923_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \src_13_read_1_reg_923_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 [2]),
        .Q(\src_13_read_1_reg_923_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \src_13_read_1_reg_923_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 [3]),
        .Q(\src_13_read_1_reg_923_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \src_13_read_1_reg_923_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 [4]),
        .Q(\src_13_read_1_reg_923_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \src_13_read_1_reg_923_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 [5]),
        .Q(\src_13_read_1_reg_923_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \src_13_read_1_reg_923_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 [6]),
        .Q(\src_13_read_1_reg_923_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_13_read_1_reg_923_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \src_13_read_1_reg_923_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 [7]),
        .Q(\src_13_read_1_reg_923_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  FDRE \src_13_read_1_reg_923_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_13_read_1_reg_923_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(src_13_read_1_reg_923_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_13_read_1_reg_923_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_13_read_1_reg_923_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(src_13_read_1_reg_923_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_13_read_1_reg_923_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_13_read_1_reg_923_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(src_13_read_1_reg_923_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_13_read_1_reg_923_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_13_read_1_reg_923_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(src_13_read_1_reg_923_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_13_read_1_reg_923_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_13_read_1_reg_923_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(src_13_read_1_reg_923_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_13_read_1_reg_923_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_13_read_1_reg_923_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(src_13_read_1_reg_923_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_13_read_1_reg_923_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_13_read_1_reg_923_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(src_13_read_1_reg_923_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_13_read_1_reg_923_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(src_13_read_1_reg_923_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \src_14_read_1_reg_918_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 [0]),
        .Q(\src_14_read_1_reg_918_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \src_14_read_1_reg_918_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 [1]),
        .Q(\src_14_read_1_reg_918_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \src_14_read_1_reg_918_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 [2]),
        .Q(\src_14_read_1_reg_918_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \src_14_read_1_reg_918_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 [3]),
        .Q(\src_14_read_1_reg_918_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \src_14_read_1_reg_918_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 [4]),
        .Q(\src_14_read_1_reg_918_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \src_14_read_1_reg_918_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 [5]),
        .Q(\src_14_read_1_reg_918_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \src_14_read_1_reg_918_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 [6]),
        .Q(\src_14_read_1_reg_918_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_14_read_1_reg_918_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \src_14_read_1_reg_918_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 [7]),
        .Q(\src_14_read_1_reg_918_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  FDRE \src_14_read_1_reg_918_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_14_read_1_reg_918_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(src_14_read_1_reg_918_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_14_read_1_reg_918_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_14_read_1_reg_918_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(src_14_read_1_reg_918_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_14_read_1_reg_918_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_14_read_1_reg_918_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(src_14_read_1_reg_918_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_14_read_1_reg_918_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_14_read_1_reg_918_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(src_14_read_1_reg_918_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_14_read_1_reg_918_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_14_read_1_reg_918_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(src_14_read_1_reg_918_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_14_read_1_reg_918_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_14_read_1_reg_918_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(src_14_read_1_reg_918_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_14_read_1_reg_918_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_14_read_1_reg_918_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(src_14_read_1_reg_918_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_14_read_1_reg_918_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(src_14_read_1_reg_918_pp0_iter3_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \src_15_read_1_reg_913_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 [0]),
        .Q(\src_15_read_1_reg_913_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \src_15_read_1_reg_913_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 [1]),
        .Q(\src_15_read_1_reg_913_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \src_15_read_1_reg_913_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 [2]),
        .Q(\src_15_read_1_reg_913_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \src_15_read_1_reg_913_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 [3]),
        .Q(\src_15_read_1_reg_913_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \src_15_read_1_reg_913_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 [4]),
        .Q(\src_15_read_1_reg_913_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \src_15_read_1_reg_913_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 [5]),
        .Q(\src_15_read_1_reg_913_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \src_15_read_1_reg_913_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 [6]),
        .Q(\src_15_read_1_reg_913_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/src_15_read_1_reg_913_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \src_15_read_1_reg_913_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 [7]),
        .Q(\src_15_read_1_reg_913_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  FDRE \src_15_read_1_reg_913_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_15_read_1_reg_913_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(src_15_read_1_reg_913_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \src_15_read_1_reg_913_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_15_read_1_reg_913_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(src_15_read_1_reg_913_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \src_15_read_1_reg_913_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_15_read_1_reg_913_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(src_15_read_1_reg_913_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \src_15_read_1_reg_913_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_15_read_1_reg_913_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(src_15_read_1_reg_913_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \src_15_read_1_reg_913_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_15_read_1_reg_913_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(src_15_read_1_reg_913_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \src_15_read_1_reg_913_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_15_read_1_reg_913_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(src_15_read_1_reg_913_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \src_15_read_1_reg_913_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_15_read_1_reg_913_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(src_15_read_1_reg_913_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_15_read_1_reg_913_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(src_15_read_1_reg_913_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951[0]),
        .Q(src_8_read_1_reg_951_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951[1]),
        .Q(src_8_read_1_reg_951_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951[2]),
        .Q(src_8_read_1_reg_951_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951[3]),
        .Q(src_8_read_1_reg_951_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951[4]),
        .Q(src_8_read_1_reg_951_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951[5]),
        .Q(src_8_read_1_reg_951_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951[6]),
        .Q(src_8_read_1_reg_951_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951[7]),
        .Q(src_8_read_1_reg_951_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter1_reg[0]),
        .Q(src_8_read_1_reg_951_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter1_reg[1]),
        .Q(src_8_read_1_reg_951_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter1_reg[2]),
        .Q(src_8_read_1_reg_951_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter1_reg[3]),
        .Q(src_8_read_1_reg_951_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter1_reg[4]),
        .Q(src_8_read_1_reg_951_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter1_reg[5]),
        .Q(src_8_read_1_reg_951_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter1_reg[6]),
        .Q(src_8_read_1_reg_951_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter1_reg[7]),
        .Q(src_8_read_1_reg_951_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter2_reg[0]),
        .Q(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter2_reg[1]),
        .Q(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter2_reg[2]),
        .Q(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter2_reg[3]),
        .Q(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter2_reg[4]),
        .Q(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter2_reg[5]),
        .Q(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter2_reg[6]),
        .Q(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_8_read_1_reg_951_pp0_iter2_reg[7]),
        .Q(\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_1_reg_951_reg[7]_0 [0]),
        .Q(src_8_read_1_reg_951[0]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_1_reg_951_reg[7]_0 [1]),
        .Q(src_8_read_1_reg_951[1]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_1_reg_951_reg[7]_0 [2]),
        .Q(src_8_read_1_reg_951[2]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_1_reg_951_reg[7]_0 [3]),
        .Q(src_8_read_1_reg_951[3]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_1_reg_951_reg[7]_0 [4]),
        .Q(src_8_read_1_reg_951[4]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_1_reg_951_reg[7]_0 [5]),
        .Q(src_8_read_1_reg_951[5]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_1_reg_951_reg[7]_0 [6]),
        .Q(src_8_read_1_reg_951[6]),
        .R(1'b0));
  FDRE \src_8_read_1_reg_951_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_1_reg_951_reg[7]_0 [7]),
        .Q(src_8_read_1_reg_951[7]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945[0]),
        .Q(src_9_read_1_reg_945_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945[1]),
        .Q(src_9_read_1_reg_945_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945[2]),
        .Q(src_9_read_1_reg_945_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945[3]),
        .Q(src_9_read_1_reg_945_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945[4]),
        .Q(src_9_read_1_reg_945_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945[5]),
        .Q(src_9_read_1_reg_945_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945[6]),
        .Q(src_9_read_1_reg_945_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945[7]),
        .Q(src_9_read_1_reg_945_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter1_reg[0]),
        .Q(src_9_read_1_reg_945_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter1_reg[1]),
        .Q(src_9_read_1_reg_945_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter1_reg[2]),
        .Q(src_9_read_1_reg_945_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter1_reg[3]),
        .Q(src_9_read_1_reg_945_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter1_reg[4]),
        .Q(src_9_read_1_reg_945_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter1_reg[5]),
        .Q(src_9_read_1_reg_945_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter1_reg[6]),
        .Q(src_9_read_1_reg_945_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter1_reg[7]),
        .Q(src_9_read_1_reg_945_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter2_reg[0]),
        .Q(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter2_reg[1]),
        .Q(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter2_reg[2]),
        .Q(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter2_reg[3]),
        .Q(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter2_reg[4]),
        .Q(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter2_reg[5]),
        .Q(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter2_reg[6]),
        .Q(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(src_9_read_1_reg_945_pp0_iter2_reg[7]),
        .Q(\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_1_reg_945_reg[7]_0 [0]),
        .Q(src_9_read_1_reg_945[0]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_1_reg_945_reg[7]_0 [1]),
        .Q(src_9_read_1_reg_945[1]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_1_reg_945_reg[7]_0 [2]),
        .Q(src_9_read_1_reg_945[2]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_1_reg_945_reg[7]_0 [3]),
        .Q(src_9_read_1_reg_945[3]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_1_reg_945_reg[7]_0 [4]),
        .Q(src_9_read_1_reg_945[4]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_1_reg_945_reg[7]_0 [5]),
        .Q(src_9_read_1_reg_945[5]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_1_reg_945_reg[7]_0 [6]),
        .Q(src_9_read_1_reg_945[6]),
        .R(1'b0));
  FDRE \src_9_read_1_reg_945_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_1_reg_945_reg[7]_0 [7]),
        .Q(src_9_read_1_reg_945[7]),
        .R(1'b0));
  FDRE \tmp_51_reg_1042_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg[5]),
        .Q(or_ln_fu_757_p3[0]),
        .R(1'b0));
  FDRE \tmp_65_reg_1074_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg_0[5]),
        .Q(or_ln134_7_fu_769_p3[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_24_reg_1037[1]_i_1 
       (.I0(q1_reg[5]),
        .I1(q1_reg[7]),
        .O(\trunc_ln134_24_reg_1037[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_24_reg_1037[2]_i_1 
       (.I0(q1_reg[5]),
        .I1(q1_reg[0]),
        .I2(q1_reg[6]),
        .O(\trunc_ln134_24_reg_1037[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_24_reg_1037[3]_i_1 
       (.I0(q1_reg[5]),
        .I1(q1_reg[7]),
        .I2(q1_reg[1]),
        .I3(q1_reg[6]),
        .O(\trunc_ln134_24_reg_1037[3]_i_1_n_0 ));
  FDRE \trunc_ln134_24_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg[6]),
        .Q(or_ln_fu_757_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1037_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_24_reg_1037[1]_i_1_n_0 ),
        .Q(or_ln_fu_757_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1037_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_24_reg_1037[2]_i_1_n_0 ),
        .Q(or_ln_fu_757_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1037_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_24_reg_1037[3]_i_1_n_0 ),
        .Q(or_ln_fu_757_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1037_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_6_fu_355_p3),
        .Q(or_ln_fu_757_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1037_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln131_fu_293_p3_n_0),
        .Q(or_ln_fu_757_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1037_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg[4]),
        .Q(or_ln_fu_757_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_28_reg_1059[1]_i_1 
       (.I0(q0_reg__0[5]),
        .I1(q0_reg__0[7]),
        .O(\trunc_ln134_28_reg_1059[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_28_reg_1059[2]_i_1 
       (.I0(q0_reg__0[5]),
        .I1(q0_reg__0[0]),
        .I2(q0_reg__0[6]),
        .O(\trunc_ln134_28_reg_1059[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_28_reg_1059[3]_i_1 
       (.I0(q0_reg__0[5]),
        .I1(q0_reg__0[7]),
        .I2(q0_reg__0[1]),
        .I3(q0_reg__0[6]),
        .O(\trunc_ln134_28_reg_1059[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_28_reg_1059[5]_i_1 
       (.I0(q0_reg__0[7]),
        .I1(q0_reg__0[3]),
        .O(x_assign_8_fu_473_p3[4]));
  FDRE \trunc_ln134_28_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_28_reg_1059[1]_i_1_n_0 ),
        .Q(or_ln134_4_fu_763_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_28_reg_1059[2]_i_1_n_0 ),
        .Q(or_ln134_4_fu_763_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_28_reg_1059[3]_i_1_n_0 ),
        .Q(or_ln134_4_fu_763_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_9_fu_515_p3),
        .Q(or_ln134_4_fu_763_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_8_fu_473_p3[4]),
        .Q(or_ln134_4_fu_763_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0[4]),
        .Q(or_ln134_4_fu_763_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_31_reg_1069[1]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[7]),
        .O(\trunc_ln134_31_reg_1069[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_31_reg_1069[2]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[0]),
        .I2(q1_reg_0[6]),
        .O(\trunc_ln134_31_reg_1069[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_31_reg_1069[3]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg_0[1]),
        .I3(q1_reg_0[6]),
        .O(\trunc_ln134_31_reg_1069[3]_i_1_n_0 ));
  FDRE \trunc_ln134_31_reg_1069_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg_0[6]),
        .Q(or_ln134_7_fu_769_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1069_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_31_reg_1069[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_769_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1069_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_31_reg_1069[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_769_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1069_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_31_reg_1069[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_769_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1069_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_11_fu_633_p3),
        .Q(or_ln134_7_fu_769_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1069_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln131_29_fu_571_p3_n_0),
        .Q(or_ln134_7_fu_769_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1069_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q1_reg_0[4]),
        .Q(or_ln134_7_fu_769_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_33_reg_1079[1]_i_1 
       (.I0(q0_reg__0_1[5]),
        .I1(q0_reg__0_1[7]),
        .O(\trunc_ln134_33_reg_1079[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_33_reg_1079[2]_i_1 
       (.I0(q0_reg__0_1[5]),
        .I1(q0_reg__0_1[0]),
        .I2(q0_reg__0_1[6]),
        .O(\trunc_ln134_33_reg_1079[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_33_reg_1079[3]_i_1 
       (.I0(q0_reg__0_1[5]),
        .I1(q0_reg__0_1[7]),
        .I2(q0_reg__0_1[1]),
        .I3(q0_reg__0_1[6]),
        .O(\trunc_ln134_33_reg_1079[3]_i_1_n_0 ));
  FDRE \trunc_ln134_33_reg_1079_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_33_reg_1079[1]_i_1_n_0 ),
        .Q(or_ln134_9_fu_775_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_33_reg_1079_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_33_reg_1079[2]_i_1_n_0 ),
        .Q(or_ln134_9_fu_775_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_33_reg_1079_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln134_33_reg_1079[3]_i_1_n_0 ),
        .Q(or_ln134_9_fu_775_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_33_reg_1079_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_12_fu_709_p3),
        .Q(or_ln134_9_fu_775_p3[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_7_reg_1047[2]_i_1 
       (.I0(q0_reg__0_1[7]),
        .I1(q0_reg__0_1[1]),
        .O(x_assign_7_fu_431_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_7_reg_1047[3]_i_1 
       (.I0(q0_reg__0_1[7]),
        .I1(q0_reg__0_1[2]),
        .O(x_assign_7_fu_431_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_7_reg_1047[4]_i_1 
       (.I0(q0_reg__0_1[7]),
        .I1(q0_reg__0_1[3]),
        .O(x_assign_7_fu_431_p3[4]));
  FDRE \x_assign_7_reg_1047_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0_1[7]),
        .Q(x_assign_7_reg_1047[0]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1047_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0_1[0]),
        .Q(x_assign_7_reg_1047[1]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1047_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_7_fu_431_p3[2]),
        .Q(x_assign_7_reg_1047[2]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1047_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_7_fu_431_p3[3]),
        .Q(x_assign_7_reg_1047[3]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1047_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_7_fu_431_p3[4]),
        .Q(x_assign_7_reg_1047[4]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1047_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0_1[4]),
        .Q(x_assign_7_reg_1047[5]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1047_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0_1[5]),
        .Q(x_assign_7_reg_1047[6]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1047_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0_1[6]),
        .Q(x_assign_7_reg_1047[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_8_reg_1053[2]_i_1 
       (.I0(q0_reg__0[7]),
        .I1(q0_reg__0[1]),
        .O(x_assign_8_fu_473_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_8_reg_1053[3]_i_1 
       (.I0(q0_reg__0[7]),
        .I1(q0_reg__0[2]),
        .O(x_assign_8_fu_473_p3[3]));
  FDRE \x_assign_8_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0[7]),
        .Q(x_assign_8_reg_1053[0]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0[0]),
        .Q(x_assign_8_reg_1053[1]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_8_fu_473_p3[2]),
        .Q(x_assign_8_reg_1053[2]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_assign_8_fu_473_p3[3]),
        .Q(x_assign_8_reg_1053[3]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0[5]),
        .Q(x_assign_8_reg_1053[6]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1053_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0_reg__0[6]),
        .Q(x_assign_8_reg_1053[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_576_reg_1089[0]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg[7]),
        .O(xor_ln124_576_fu_751_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_576_reg_1089[1]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(q1_reg[0]),
        .O(xor_ln124_576_fu_751_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_576_reg_1089[2]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg[1]),
        .I3(q1_reg[7]),
        .O(xor_ln124_576_fu_751_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_576_reg_1089[3]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg[2]),
        .I3(q1_reg[7]),
        .O(xor_ln124_576_fu_751_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_576_reg_1089[4]_i_1 
       (.I0(q1_reg_0[3]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg[3]),
        .I3(q1_reg[7]),
        .O(xor_ln124_576_fu_751_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_576_reg_1089[5]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(q1_reg[4]),
        .O(xor_ln124_576_fu_751_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_576_reg_1089[6]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg[5]),
        .O(xor_ln124_576_fu_751_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_576_reg_1089[7]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg[6]),
        .O(xor_ln124_576_fu_751_p2[7]));
  FDRE \xor_ln124_576_reg_1089_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_576_fu_751_p2[0]),
        .Q(xor_ln124_576_reg_1089[0]),
        .R(1'b0));
  FDRE \xor_ln124_576_reg_1089_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_576_fu_751_p2[1]),
        .Q(xor_ln124_576_reg_1089[1]),
        .R(1'b0));
  FDRE \xor_ln124_576_reg_1089_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_576_fu_751_p2[2]),
        .Q(xor_ln124_576_reg_1089[2]),
        .R(1'b0));
  FDRE \xor_ln124_576_reg_1089_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_576_fu_751_p2[3]),
        .Q(xor_ln124_576_reg_1089[3]),
        .R(1'b0));
  FDRE \xor_ln124_576_reg_1089_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_576_fu_751_p2[4]),
        .Q(xor_ln124_576_reg_1089[4]),
        .R(1'b0));
  FDRE \xor_ln124_576_reg_1089_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_576_fu_751_p2[5]),
        .Q(xor_ln124_576_reg_1089[5]),
        .R(1'b0));
  FDRE \xor_ln124_576_reg_1089_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_576_fu_751_p2[6]),
        .Q(xor_ln124_576_reg_1089[6]),
        .R(1'b0));
  FDRE \xor_ln124_576_reg_1089_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_576_fu_751_p2[7]),
        .Q(xor_ln124_576_reg_1089[7]),
        .R(1'b0));
  FDRE \z_7_reg_1022_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg[0]),
        .Q(z_7_reg_1022[0]),
        .R(1'b0));
  FDRE \z_7_reg_1022_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg[1]),
        .Q(z_7_reg_1022[1]),
        .R(1'b0));
  FDRE \z_7_reg_1022_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg[2]),
        .Q(z_7_reg_1022[2]),
        .R(1'b0));
  FDRE \z_7_reg_1022_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg[3]),
        .Q(z_7_reg_1022[3]),
        .R(1'b0));
  FDRE \z_7_reg_1022_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg[4]),
        .Q(z_7_reg_1022[4]),
        .R(1'b0));
  FDRE \z_7_reg_1022_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg[5]),
        .Q(z_7_reg_1022[5]),
        .R(1'b0));
  FDRE \z_7_reg_1022_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg[6]),
        .Q(z_7_reg_1022[6]),
        .R(1'b0));
  FDRE \z_7_reg_1022_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg[7]),
        .Q(z_7_reg_1022[7]),
        .R(1'b0));
  FDRE \z_8_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0_1[0]),
        .Q(z_8_reg_1027[0]),
        .R(1'b0));
  FDRE \z_8_reg_1027_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0_1[1]),
        .Q(z_8_reg_1027[1]),
        .R(1'b0));
  FDRE \z_8_reg_1027_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0_1[2]),
        .Q(z_8_reg_1027[2]),
        .R(1'b0));
  FDRE \z_8_reg_1027_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0_1[3]),
        .Q(z_8_reg_1027[3]),
        .R(1'b0));
  FDRE \z_8_reg_1027_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0_1[4]),
        .Q(z_8_reg_1027[4]),
        .R(1'b0));
  FDRE \z_8_reg_1027_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0_1[5]),
        .Q(z_8_reg_1027[5]),
        .R(1'b0));
  FDRE \z_8_reg_1027_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0_1[6]),
        .Q(z_8_reg_1027[6]),
        .R(1'b0));
  FDRE \z_8_reg_1027_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0_1[7]),
        .Q(z_8_reg_1027[7]),
        .R(1'b0));
  FDRE \z_9_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0[0]),
        .Q(z_9_reg_1032[0]),
        .R(1'b0));
  FDRE \z_9_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0[1]),
        .Q(z_9_reg_1032[1]),
        .R(1'b0));
  FDRE \z_9_reg_1032_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0[2]),
        .Q(z_9_reg_1032[2]),
        .R(1'b0));
  FDRE \z_9_reg_1032_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0[3]),
        .Q(z_9_reg_1032[3]),
        .R(1'b0));
  FDRE \z_9_reg_1032_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0[4]),
        .Q(z_9_reg_1032[4]),
        .R(1'b0));
  FDRE \z_9_reg_1032_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0[5]),
        .Q(z_9_reg_1032[5]),
        .R(1'b0));
  FDRE \z_9_reg_1032_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0[6]),
        .Q(z_9_reg_1032[6]),
        .R(1'b0));
  FDRE \z_9_reg_1032_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q0_reg__0[7]),
        .Q(z_9_reg_1032[7]),
        .R(1'b0));
  FDRE \z_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg_0[0]),
        .Q(z_reg_1017[0]),
        .R(1'b0));
  FDRE \z_reg_1017_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg_0[1]),
        .Q(z_reg_1017[1]),
        .R(1'b0));
  FDRE \z_reg_1017_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg_0[2]),
        .Q(z_reg_1017[2]),
        .R(1'b0));
  FDRE \z_reg_1017_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg_0[3]),
        .Q(z_reg_1017[3]),
        .R(1'b0));
  FDRE \z_reg_1017_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg_0[4]),
        .Q(z_reg_1017[4]),
        .R(1'b0));
  FDRE \z_reg_1017_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg_0[5]),
        .Q(z_reg_1017[5]),
        .R(1'b0));
  FDRE \z_reg_1017_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg_0[6]),
        .Q(z_reg_1017[6]),
        .R(1'b0));
  FDRE \z_reg_1017_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter3),
        .D(q1_reg_0[7]),
        .Q(z_reg_1017[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    q0_reg_0,
    q0_reg_1,
    ap_clk,
    con128_ce0,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    ADDRARDADDR,
    Q,
    q0_reg_2,
    grp_ClefiaF0Xor_126_fu_138_ap_start_reg);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  input ap_clk;
  input con128_ce0;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input [3:0]ADDRARDADDR;
  input [3:0]Q;
  input [2:0]q0_reg_2;
  input grp_ClefiaF0Xor_126_fu_138_ap_start_reg;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire con128_ce0;
  wire con128_ce2;
  wire grp_ClefiaF0Xor_126_fu_138_ap_start_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [2:0]q0_reg_2;
  wire q1_reg_i_10_n_0;
  wire q1_reg_i_11_n_0;
  wire q1_reg_i_7_n_0;
  wire q1_reg_i_8_n_0;
  wire q1_reg_i_9_n_0;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/con128_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00210045008500FA007500BD00A400960042008A004A009900EB007A006B00F5),
    .INIT_01(256'h0062005D009D00B90045003B00BC00D500C400BA007A001F008A0076005B0073),
    .INIT_02(256'h0072009B005B00A900C9001A007A00C500E5003600F6003E0092003500D70052),
    .INIT_03(256'h00A200B200720079009A00BA0053001500ED0055009500360054002500B4005A),
    .INIT_04(256'h00FC00B400740027009600060055004B005100590099008A004D005D00B800E6),
    .INIT_05(256'h003F002D00ED00E400A5008100CC0088007E005A009A00A5004B000300BB00C9),
    .INIT_06(256'h006500C7000700BE00710034002600D200CB008E004E001000E20068006F007C),
    .INIT_07(256'h00A7006500A5007C003400B10084001000E600FB003B003D00080032001A0051),
    .INIT_08(256'h004300D50015009800550078003400F4008700AA006A005C00AA00F0004B0030),
    .INIT_09(256'h007A00F9003900A1000D000A001800CD00F500F20032002E001A001400130042),
    .INIT_0A(256'h007400B2007200AF009B0016005300C300E9006400A400320036002D0085005E),
    .INIT_0B(256'h00C9003400F400120096006D00D5007E003A0059009900E1004D008B00B8008D),
    .INIT_0C(256'h0032004D008D00E90065009B00AC00850064009A005A00BF00CB0036007B00D3),
    .INIT_0D(256'h0066009F005F00BD00C10032007E00D100CD003E00FE00160082006500DF007A),
    .INIT_0E(256'h00A700B30073007C009800B00052001000E700570097003C0050003100B60050),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,q1_reg_i_11_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,q1_reg_i_7_n_0,q1_reg_i_8_n_0,q1_reg_i_9_n_0,q1_reg_i_10_n_0,1'b0,q1_reg_i_11_n_0,q1_reg_i_11_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con128_ce0),
        .ENBWREN(con128_ce2),
        .REGCEAREGCE(ap_enable_reg_pp0_iter2),
        .REGCEB(ap_enable_reg_pp0_iter1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/con128_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00210045008500FA007500BD00A400960042008A004A009900EB007A006B00F5),
    .INIT_01(256'h0062005D009D00B90045003B00BC00D500C400BA007A001F008A0076005B0073),
    .INIT_02(256'h0072009B005B00A900C9001A007A00C500E5003600F6003E0092003500D70052),
    .INIT_03(256'h00A200B200720079009A00BA0053001500ED0055009500360054002500B4005A),
    .INIT_04(256'h00FC00B400740027009600060055004B005100590099008A004D005D00B800E6),
    .INIT_05(256'h003F002D00ED00E400A5008100CC0088007E005A009A00A5004B000300BB00C9),
    .INIT_06(256'h006500C7000700BE00710034002600D200CB008E004E001000E20068006F007C),
    .INIT_07(256'h00A7006500A5007C003400B10084001000E600FB003B003D00080032001A0051),
    .INIT_08(256'h004300D50015009800550078003400F4008700AA006A005C00AA00F0004B0030),
    .INIT_09(256'h007A00F9003900A1000D000A001800CD00F500F20032002E001A001400130042),
    .INIT_0A(256'h007400B2007200AF009B0016005300C300E9006400A400320036002D0085005E),
    .INIT_0B(256'h00C9003400F400120096006D00D5007E003A0059009900E1004D008B00B8008D),
    .INIT_0C(256'h0032004D008D00E90065009B00AC00850064009A005A00BF00CB0036007B00D3),
    .INIT_0D(256'h0066009F005F00BD00C10032007E00D100CD003E00FE00160082006500DF007A),
    .INIT_0E(256'h00A700B30073007C009800B00052001000E700570097003C0050003100B60050),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,q1_reg_i_7_n_0,q1_reg_i_8_n_0,q1_reg_i_9_n_0,q1_reg_i_10_n_0,1'b0,q1_reg_i_11_n_0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con128_ce0),
        .ENBWREN(con128_ce2),
        .REGCEAREGCE(ap_enable_reg_pp0_iter2),
        .REGCEB(ap_enable_reg_pp0_iter1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    q1_reg_i_10
       (.I0(Q[0]),
        .I1(q0_reg_2[1]),
        .I2(q0_reg_2[2]),
        .O(q1_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    q1_reg_i_11
       (.I0(q0_reg_2[1]),
        .I1(q0_reg_2[2]),
        .O(q1_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    q1_reg_i_2
       (.I0(q0_reg_2[2]),
        .I1(q0_reg_2[1]),
        .I2(q0_reg_2[0]),
        .I3(grp_ClefiaF0Xor_126_fu_138_ap_start_reg),
        .O(con128_ce2));
  LUT3 #(
    .INIT(8'h02)) 
    q1_reg_i_7
       (.I0(Q[3]),
        .I1(q0_reg_2[1]),
        .I2(q0_reg_2[2]),
        .O(q1_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    q1_reg_i_8
       (.I0(Q[2]),
        .I1(q0_reg_2[1]),
        .I2(q0_reg_2[2]),
        .O(q1_reg_i_8_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    q1_reg_i_9
       (.I0(Q[1]),
        .I1(q0_reg_2[1]),
        .I2(q0_reg_2[2]),
        .O(q1_reg_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R_8
   (DOADO,
    DOBDO,
    q0_reg_0,
    q0_reg_1,
    ap_clk,
    grp_ClefiaF1Xor_2_fu_157_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    q0_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  input ap_clk;
  input grp_ClefiaF1Xor_2_fu_157_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input [3:0]q0_reg_2;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire grp_ClefiaF1Xor_2_fu_157_ap_start_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [3:0]q0_reg_2;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/con128_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00210045008500FA007500BD00A400960042008A004A009900EB007A006B00F5),
    .INIT_01(256'h0062005D009D00B90045003B00BC00D500C400BA007A001F008A0076005B0073),
    .INIT_02(256'h0072009B005B00A900C9001A007A00C500E5003600F6003E0092003500D70052),
    .INIT_03(256'h00A200B200720079009A00BA0053001500ED0055009500360054002500B4005A),
    .INIT_04(256'h00FC00B400740027009600060055004B005100590099008A004D005D00B800E6),
    .INIT_05(256'h003F002D00ED00E400A5008100CC0088007E005A009A00A5004B000300BB00C9),
    .INIT_06(256'h006500C7000700BE00710034002600D200CB008E004E001000E20068006F007C),
    .INIT_07(256'h00A7006500A5007C003400B10084001000E600FB003B003D00080032001A0051),
    .INIT_08(256'h004300D50015009800550078003400F4008700AA006A005C00AA00F0004B0030),
    .INIT_09(256'h007A00F9003900A1000D000A001800CD00F500F20032002E001A001400130042),
    .INIT_0A(256'h007400B2007200AF009B0016005300C300E9006400A400320036002D0085005E),
    .INIT_0B(256'h00C9003400F400120096006D00D5007E003A0059009900E1004D008B00B8008D),
    .INIT_0C(256'h0032004D008D00E90065009B00AC00850064009A005A00BF00CB0036007B00D3),
    .INIT_0D(256'h0066009F005F00BD00C10032007E00D100CD003E00FE00160082006500DF007A),
    .INIT_0E(256'h00A700B30073007C009800B00052001000E700570097003C0050003100B60050),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,q0_reg_2,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,q0_reg_2,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_ClefiaF1Xor_2_fu_157_ap_start_reg),
        .ENBWREN(grp_ClefiaF1Xor_2_fu_157_ap_start_reg),
        .REGCEAREGCE(ap_enable_reg_pp0_iter1),
        .REGCEB(ap_enable_reg_pp0_iter1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_343/grp_ClefiaGfn4_fu_2035/grp_ClefiaF1Xor_2_fu_157/con128_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00210045008500FA007500BD00A400960042008A004A009900EB007A006B00F5),
    .INIT_01(256'h0062005D009D00B90045003B00BC00D500C400BA007A001F008A0076005B0073),
    .INIT_02(256'h0072009B005B00A900C9001A007A00C500E5003600F6003E0092003500D70052),
    .INIT_03(256'h00A200B200720079009A00BA0053001500ED0055009500360054002500B4005A),
    .INIT_04(256'h00FC00B400740027009600060055004B005100590099008A004D005D00B800E6),
    .INIT_05(256'h003F002D00ED00E400A5008100CC0088007E005A009A00A5004B000300BB00C9),
    .INIT_06(256'h006500C7000700BE00710034002600D200CB008E004E001000E20068006F007C),
    .INIT_07(256'h00A7006500A5007C003400B10084001000E600FB003B003D00080032001A0051),
    .INIT_08(256'h004300D50015009800550078003400F4008700AA006A005C00AA00F0004B0030),
    .INIT_09(256'h007A00F9003900A1000D000A001800CD00F500F20032002E001A001400130042),
    .INIT_0A(256'h007400B2007200AF009B0016005300C300E9006400A400320036002D0085005E),
    .INIT_0B(256'h00C9003400F400120096006D00D5007E003A0059009900E1004D008B00B8008D),
    .INIT_0C(256'h0032004D008D00E90065009B00AC00850064009A005A00BF00CB0036007B00D3),
    .INIT_0D(256'h0066009F005F00BD00C10032007E00D100CD003E00FE00160082006500DF007A),
    .INIT_0E(256'h00A700B30073007C009800B00052001000E700570097003C0050003100B60050),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,q0_reg_2,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,q0_reg_2,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_ClefiaF1Xor_2_fu_157_ap_start_reg),
        .ENBWREN(grp_ClefiaF1Xor_2_fu_157_ap_start_reg),
        .REGCEAREGCE(ap_enable_reg_pp0_iter1),
        .REGCEB(ap_enable_reg_pp0_iter1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3
   (Q,
    ADDRARDADDR,
    clefia_s0_ce0,
    clefia_s1_ce0,
    \src_offset_read_reg_1128_reg[4]_0 ,
    \reg_308_reg[7]_0 ,
    ADDRBWRADDR,
    grp_ClefiaF1Xor_3_fu_1113_dst_d0,
    grp_ClefiaF1Xor_3_fu_1113_dst_d1,
    \ap_CS_fsm_reg[3]_0 ,
    fout_ce1,
    WEA,
    \ap_CS_fsm_reg[10] ,
    con256_ce0,
    fin_ce1,
    \ap_CS_fsm_reg[628] ,
    \ap_CS_fsm_reg[372] ,
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_reg,
    \reg_297_reg[7]_0 ,
    \src_load_3_reg_1188_reg[7]_0 ,
    SR,
    ap_clk,
    D,
    x_assign_9_fu_718_p3,
    \z_4_reg_1234_reg[7]_0 ,
    x_assign_1_fu_836_p3,
    ram_reg,
    \rk_offset_read_reg_1121_reg[7]_0 ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_rst_n,
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg,
    DOBDO,
    DOADO,
    \rk_offset_read_reg_1121_reg[6]_0 ,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    q0_reg,
    q0_reg_0,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    grp_ClefiaF0Xor_1_fu_1074_dst_address1,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37,
    ram_reg_38,
    ram_reg_39,
    ram_reg_40,
    ram_reg_41,
    ram_reg_i_42_0,
    grp_ClefiaF0Xor_1_fu_1074_con256_address0,
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg0,
    \reg_308_reg[7]_1 ,
    \x_6_reg_1229_reg[7]_0 ,
    \x_reg_1168_reg[7]_0 ,
    \trunc_ln134_22_reg_1276_reg[4]_0 ,
    \trunc_ln134_17_reg_1297_reg[4]_0 ,
    \reg_297_reg[7]_1 );
  output [1:0]Q;
  output [2:0]ADDRARDADDR;
  output clefia_s0_ce0;
  output clefia_s1_ce0;
  output [0:0]\src_offset_read_reg_1128_reg[4]_0 ;
  output [7:0]\reg_308_reg[7]_0 ;
  output [7:0]ADDRBWRADDR;
  output [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d0;
  output [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d1;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output fout_ce1;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[10] ;
  output con256_ce0;
  output fin_ce1;
  output [4:0]\ap_CS_fsm_reg[628] ;
  output \ap_CS_fsm_reg[372] ;
  output grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_reg;
  output [7:0]\reg_297_reg[7]_0 ;
  output [7:0]\src_load_3_reg_1188_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [7:0]D;
  input [2:0]x_assign_9_fu_718_p3;
  input [7:0]\z_4_reg_1234_reg[7]_0 ;
  input [2:0]x_assign_1_fu_836_p3;
  input ram_reg;
  input [18:0]\rk_offset_read_reg_1121_reg[7]_0 ;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ap_rst_n;
  input grp_ClefiaF1Xor_3_fu_1113_ap_start_reg;
  input [7:0]DOBDO;
  input [7:0]DOADO;
  input [3:0]\rk_offset_read_reg_1121_reg[6]_0 ;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [1:0]ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input q0_reg;
  input q0_reg_0;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input [2:0]grp_ClefiaF0Xor_1_fu_1074_dst_address1;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input ram_reg_35;
  input ram_reg_36;
  input ram_reg_37;
  input ram_reg_38;
  input ram_reg_39;
  input ram_reg_40;
  input ram_reg_41;
  input ram_reg_i_42_0;
  input [4:0]grp_ClefiaF0Xor_1_fu_1074_con256_address0;
  input grp_ClefiaF1Xor_3_fu_1113_ap_start_reg0;
  input [7:0]\reg_308_reg[7]_1 ;
  input [7:0]\x_6_reg_1229_reg[7]_0 ;
  input [7:0]\x_reg_1168_reg[7]_0 ;
  input [3:0]\trunc_ln134_22_reg_1276_reg[4]_0 ;
  input [3:0]\trunc_ln134_17_reg_1297_reg[4]_0 ;
  input [7:0]\reg_297_reg[7]_1 ;

  wire [2:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_CS_fsm_pp0_stage1;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[372] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [4:0]\ap_CS_fsm_reg[628] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire [4:4]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[4]_i_1__0_n_0 ;
  wire ap_rst_n;
  wire ce0111_out;
  wire ce012_out;
  wire clefia_s0_address01;
  wire clefia_s0_ce0;
  wire clefia_s1_ce0;
  wire con256_ce0;
  wire [4:4]dst_offset_read_reg_1153;
  wire [4:4]dst_offset_read_reg_1153_pp0_iter1_reg;
  wire fin_ce1;
  wire fout_ce1;
  wire [4:0]grp_ClefiaF0Xor_1_fu_1074_con256_address0;
  wire [2:0]grp_ClefiaF0Xor_1_fu_1074_dst_address1;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_ready;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_start_reg;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_start_reg0;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_reg;
  wire [4:2]grp_ClefiaF1Xor_3_fu_1113_dst_address1;
  wire [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d1;
  wire grp_ClefiaF1Xor_3_fu_1113_dst_offset1;
  wire [7:3]grp_ClefiaF1Xor_3_fu_1113_rk_address0;
  wire grp_ClefiaF1Xor_3_fu_1113_rk_ce0;
  wire [2:1]grp_ClefiaF1Xor_3_fu_1113_src_address1;
  wire [7:2]or_ln134_4_fu_964_p3;
  wire [5:2]or_ln134_7_fu_920_p3;
  wire [5:2]or_ln134_9_fu_926_p3;
  wire [7:2]or_ln_fu_958_p3;
  wire [7:0]p_0_in;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_i_31_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire [1:0]ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire ram_reg_40;
  wire ram_reg_41;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_104__0_n_0;
  wire ram_reg_i_117_n_0;
  wire ram_reg_i_123_n_0;
  wire ram_reg_i_132_n_0;
  wire ram_reg_i_133__0_n_0;
  wire ram_reg_i_134__0_n_0;
  wire ram_reg_i_134_n_0;
  wire ram_reg_i_137_n_0;
  wire ram_reg_i_138_n_0;
  wire ram_reg_i_141_n_0;
  wire ram_reg_i_142__0_n_0;
  wire ram_reg_i_145_n_0;
  wire ram_reg_i_146_n_0;
  wire ram_reg_i_149_n_0;
  wire ram_reg_i_150_n_0;
  wire ram_reg_i_153__0_n_0;
  wire ram_reg_i_154_n_0;
  wire ram_reg_i_157_n_0;
  wire ram_reg_i_158_n_0;
  wire ram_reg_i_161_n_0;
  wire ram_reg_i_162_n_0;
  wire ram_reg_i_165_n_0;
  wire ram_reg_i_166_n_0;
  wire ram_reg_i_169_n_0;
  wire ram_reg_i_170_n_0;
  wire ram_reg_i_173_n_0;
  wire ram_reg_i_174_n_0;
  wire ram_reg_i_177_n_0;
  wire ram_reg_i_178_n_0;
  wire ram_reg_i_181_n_0;
  wire ram_reg_i_182_n_0;
  wire ram_reg_i_185_n_0;
  wire ram_reg_i_186_n_0;
  wire ram_reg_i_189_n_0;
  wire ram_reg_i_190_n_0;
  wire ram_reg_i_193_n_0;
  wire ram_reg_i_194_n_0;
  wire ram_reg_i_227_n_0;
  wire ram_reg_i_228_n_0;
  wire ram_reg_i_229_n_0;
  wire ram_reg_i_230__0_n_0;
  wire ram_reg_i_27__0_n_0;
  wire ram_reg_i_33__0_n_0;
  wire ram_reg_i_37_n_0;
  wire ram_reg_i_41__0_n_0;
  wire ram_reg_i_42_0;
  wire ram_reg_i_42_n_0;
  wire ram_reg_i_46__4_n_0;
  wire ram_reg_i_83__0_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]\reg_297_reg[7]_1 ;
  wire [7:0]reg_308;
  wire reg_3080;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [7:0]\reg_308_reg[7]_1 ;
  wire [7:3]rk_offset_read_reg_1121;
  wire \rk_offset_read_reg_1121[7]_i_1_n_0 ;
  wire [3:0]\rk_offset_read_reg_1121_reg[6]_0 ;
  wire [18:0]\rk_offset_read_reg_1121_reg[7]_0 ;
  wire [7:0]\src_load_3_reg_1188_reg[7]_0 ;
  wire [4:4]src_offset_read_reg_1128;
  wire \src_offset_read_reg_1128[4]_i_3_n_0 ;
  wire [4:4]src_offset_read_reg_1128_pp0_iter1_reg;
  wire [0:0]\src_offset_read_reg_1128_reg[4]_0 ;
  wire [3:0]\trunc_ln134_17_reg_1297_reg[4]_0 ;
  wire [3:0]\trunc_ln134_22_reg_1276_reg[4]_0 ;
  wire [7:0]x_6_reg_1229;
  wire [7:0]\x_6_reg_1229_reg[7]_0 ;
  wire [2:0]x_assign_1_fu_836_p3;
  wire [7:0]x_assign_1_reg_1291;
  wire [7:0]x_assign_3_reg_1213;
  wire [7:0]x_assign_3_reg_1213_pp0_iter1_reg;
  wire [2:0]x_assign_9_fu_718_p3;
  wire [7:0]x_assign_9_reg_1270;
  wire [7:0]x_assign_s_reg_1244;
  wire [7:0]x_reg_1168;
  wire [7:0]\x_reg_1168_reg[7]_0 ;
  wire [7:0]xor_ln124_551_reg_1323;
  wire [7:0]xor_ln124_555_fu_952_p2;
  wire [7:0]xor_ln124_555_reg_1317;
  wire [7:0]z_4_reg_1234;
  wire [7:0]\z_4_reg_1234_reg[7]_0 ;
  wire [7:0]z_5_reg_1260;
  wire [7:0]z_6_reg_1286;
  wire z_6_reg_12860;
  wire [7:0]z_reg_1203;

  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[1]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_port_reg_dst_offset[4]_i_1__0 
       (.I0(grp_ClefiaF1Xor_3_fu_1113_dst_offset1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I3(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[4]_i_1__0_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[4]_i_1__0_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1153_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dst_offset_read_reg_1153),
        .Q(dst_offset_read_reg_1153_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1153_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_1153),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_1
       (.I0(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg0),
        .I1(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFE000000FE00)) 
    q0_reg_i_11
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .O(grp_ClefiaF1Xor_3_fu_1113_rk_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11__0
       (.I0(reg_308[7]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[7]),
        .O(\reg_308_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_11__1
       (.I0(reg_308[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_6_reg_1229[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12
       (.I0(reg_308[6]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[6]),
        .O(\reg_308_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_12__0
       (.I0(reg_308[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_6_reg_1229[6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13
       (.I0(reg_308[5]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[5]),
        .O(\reg_308_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_13__0
       (.I0(reg_308[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_6_reg_1229[5]),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    q0_reg_i_13__1
       (.I0(\rk_offset_read_reg_1121_reg[7]_0 [18]),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [16]),
        .I2(\rk_offset_read_reg_1121_reg[7]_0 [15]),
        .I3(\rk_offset_read_reg_1121_reg[7]_0 [17]),
        .I4(q0_reg_i_31_n_0),
        .I5(rk_offset_read_reg_1121[7]),
        .O(grp_ClefiaF1Xor_3_fu_1113_rk_address0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14__0
       (.I0(reg_308[4]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[4]),
        .O(\reg_308_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_14__1
       (.I0(reg_308[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_6_reg_1229[4]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15
       (.I0(reg_308[3]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[3]),
        .O(\reg_308_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_15__0
       (.I0(reg_308[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_6_reg_1229[3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_15__1
       (.I0(\rk_offset_read_reg_1121_reg[6]_0 [3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rk_offset_read_reg_1121[6]),
        .O(grp_ClefiaF1Xor_3_fu_1113_rk_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__0
       (.I0(reg_308[2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[2]),
        .O(\reg_308_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_16__1
       (.I0(reg_308[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_6_reg_1229[2]),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17
       (.I0(reg_308[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[1]),
        .O(\reg_308_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_17__0
       (.I0(reg_308[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_6_reg_1229[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_17__1
       (.I0(\rk_offset_read_reg_1121_reg[6]_0 [2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rk_offset_read_reg_1121[5]),
        .O(grp_ClefiaF1Xor_3_fu_1113_rk_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18__0
       (.I0(reg_308[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[0]),
        .O(\reg_308_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_18__1
       (.I0(reg_308[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_6_reg_1229[0]),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_19
       (.I0(\rk_offset_read_reg_1121_reg[6]_0 [1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rk_offset_read_reg_1121[4]),
        .O(grp_ClefiaF1Xor_3_fu_1113_rk_address0[4]));
  MUXF7 q0_reg_i_1__0
       (.I0(grp_ClefiaF1Xor_3_fu_1113_rk_ce0),
        .I1(q0_reg_0),
        .O(con256_ce0),
        .S(q0_reg));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    q0_reg_i_2
       (.I0(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_ce0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_21
       (.I0(\rk_offset_read_reg_1121_reg[6]_0 [0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rk_offset_read_reg_1121[3]),
        .O(grp_ClefiaF1Xor_3_fu_1113_rk_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    q0_reg_i_23
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFA0C0C0)) 
    q0_reg_i_2__0
       (.I0(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(clefia_s1_ce0));
  MUXF7 q0_reg_i_2__1
       (.I0(grp_ClefiaF1Xor_3_fu_1113_rk_address0[7]),
        .I1(grp_ClefiaF0Xor_1_fu_1074_con256_address0[4]),
        .O(\ap_CS_fsm_reg[628] [4]),
        .S(q0_reg));
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_31
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(q0_reg_i_31_n_0));
  MUXF7 q0_reg_i_3__1
       (.I0(grp_ClefiaF1Xor_3_fu_1113_rk_address0[6]),
        .I1(grp_ClefiaF0Xor_1_fu_1074_con256_address0[3]),
        .O(\ap_CS_fsm_reg[628] [3]),
        .S(q0_reg));
  MUXF7 q0_reg_i_4__1
       (.I0(grp_ClefiaF1Xor_3_fu_1113_rk_address0[5]),
        .I1(grp_ClefiaF0Xor_1_fu_1074_con256_address0[2]),
        .O(\ap_CS_fsm_reg[628] [2]),
        .S(q0_reg));
  MUXF7 q0_reg_i_5__1
       (.I0(grp_ClefiaF1Xor_3_fu_1113_rk_address0[4]),
        .I1(grp_ClefiaF0Xor_1_fu_1074_con256_address0[1]),
        .O(\ap_CS_fsm_reg[628] [1]),
        .S(q0_reg));
  MUXF7 q0_reg_i_6__1
       (.I0(grp_ClefiaF1Xor_3_fu_1113_rk_address0[3]),
        .I1(grp_ClefiaF0Xor_1_fu_1074_con256_address0[0]),
        .O(\ap_CS_fsm_reg[628] [0]),
        .S(q0_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEAAAEA)) 
    ram_reg_i_104
       (.I0(ram_reg_i_83__0_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I5(z_6_reg_12860),
        .O(grp_ClefiaF1Xor_3_fu_1113_src_address1[1]));
  LUT4 #(
    .INIT(16'hDCDF)) 
    ram_reg_i_104__0
       (.I0(grp_ClefiaF1Xor_3_fu_1113_dst_address1[4]),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [1]),
        .I2(ram_reg_10),
        .I3(grp_ClefiaF0Xor_1_fu_1074_dst_address1[2]),
        .O(ram_reg_i_104__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF1013)) 
    ram_reg_i_117
       (.I0(grp_ClefiaF1Xor_3_fu_1113_dst_address1[2]),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [1]),
        .I2(ram_reg_10),
        .I3(grp_ClefiaF0Xor_1_fu_1074_dst_address1[1]),
        .I4(ram_reg_i_42_0),
        .I5(\rk_offset_read_reg_1121_reg[7]_0 [2]),
        .O(ram_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'hFF45FF00FF45FFFF)) 
    ram_reg_i_123
       (.I0(ram_reg_i_132_n_0),
        .I1(ram_reg_i_83__0_n_0),
        .I2(ce0111_out),
        .I3(\rk_offset_read_reg_1121_reg[7]_0 [1]),
        .I4(ram_reg_10),
        .I5(grp_ClefiaF0Xor_1_fu_1074_dst_address1[0]),
        .O(ram_reg_i_123_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_132
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_133__0
       (.I0(x_assign_1_reg_1291[7]),
        .I1(x_assign_9_reg_1270[7]),
        .I2(z_reg_1203[7]),
        .I3(p_0_in[7]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOADO[7]),
        .O(ram_reg_i_133__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_i_134
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .O(ram_reg_i_134_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_134__0
       (.I0(xor_ln124_551_reg_1323[7]),
        .I1(z_5_reg_1260[7]),
        .I2(x_assign_s_reg_1244[7]),
        .I3(x_assign_3_reg_1213_pp0_iter1_reg[7]),
        .I4(DOADO[7]),
        .O(ram_reg_i_134__0_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_137
       (.I0(x_assign_1_reg_1291[6]),
        .I1(x_assign_9_reg_1270[6]),
        .I2(z_reg_1203[6]),
        .I3(p_0_in[6]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOADO[6]),
        .O(ram_reg_i_137_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_138
       (.I0(xor_ln124_551_reg_1323[6]),
        .I1(z_5_reg_1260[6]),
        .I2(x_assign_s_reg_1244[6]),
        .I3(x_assign_3_reg_1213_pp0_iter1_reg[6]),
        .I4(DOADO[6]),
        .O(ram_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_141
       (.I0(z_reg_1203[5]),
        .I1(ram_reg_i_227_n_0),
        .I2(or_ln_fu_958_p3[5]),
        .I3(or_ln134_4_fu_964_p3[5]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOADO[5]),
        .O(ram_reg_i_141_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_142__0
       (.I0(xor_ln124_551_reg_1323[5]),
        .I1(z_5_reg_1260[5]),
        .I2(or_ln_fu_958_p3[7]),
        .I3(x_assign_3_reg_1213_pp0_iter1_reg[5]),
        .I4(DOADO[5]),
        .O(ram_reg_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_145
       (.I0(z_reg_1203[4]),
        .I1(ram_reg_i_228_n_0),
        .I2(or_ln_fu_958_p3[4]),
        .I3(or_ln134_4_fu_964_p3[4]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOADO[4]),
        .O(ram_reg_i_145_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_146
       (.I0(xor_ln124_551_reg_1323[4]),
        .I1(z_5_reg_1260[4]),
        .I2(or_ln_fu_958_p3[6]),
        .I3(x_assign_3_reg_1213_pp0_iter1_reg[4]),
        .I4(DOADO[4]),
        .O(ram_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_149
       (.I0(x_assign_9_reg_1270[3]),
        .I1(x_assign_1_reg_1291[3]),
        .I2(z_reg_1203[3]),
        .I3(p_0_in[3]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOADO[3]),
        .O(ram_reg_i_149_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_150
       (.I0(xor_ln124_551_reg_1323[3]),
        .I1(z_5_reg_1260[3]),
        .I2(x_assign_s_reg_1244[3]),
        .I3(x_assign_3_reg_1213_pp0_iter1_reg[3]),
        .I4(DOADO[3]),
        .O(ram_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_153__0
       (.I0(x_assign_9_reg_1270[2]),
        .I1(x_assign_1_reg_1291[2]),
        .I2(z_reg_1203[2]),
        .I3(p_0_in[2]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOADO[2]),
        .O(ram_reg_i_153__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_154
       (.I0(xor_ln124_551_reg_1323[2]),
        .I1(z_5_reg_1260[2]),
        .I2(x_assign_s_reg_1244[2]),
        .I3(x_assign_3_reg_1213_pp0_iter1_reg[2]),
        .I4(DOADO[2]),
        .O(ram_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_157
       (.I0(z_reg_1203[1]),
        .I1(ram_reg_i_229_n_0),
        .I2(x_assign_1_reg_1291[7]),
        .I3(x_assign_s_reg_1244[7]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOADO[1]),
        .O(ram_reg_i_157_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_158
       (.I0(xor_ln124_551_reg_1323[1]),
        .I1(z_5_reg_1260[1]),
        .I2(x_assign_s_reg_1244[1]),
        .I3(x_assign_3_reg_1213_pp0_iter1_reg[1]),
        .I4(DOADO[1]),
        .O(ram_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_161
       (.I0(z_reg_1203[0]),
        .I1(ram_reg_i_230__0_n_0),
        .I2(x_assign_1_reg_1291[6]),
        .I3(x_assign_s_reg_1244[6]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOADO[0]),
        .O(ram_reg_i_161_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_162
       (.I0(xor_ln124_551_reg_1323[0]),
        .I1(z_5_reg_1260[0]),
        .I2(x_assign_s_reg_1244[0]),
        .I3(x_assign_3_reg_1213_pp0_iter1_reg[0]),
        .I4(DOADO[0]),
        .O(ram_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_165
       (.I0(z_4_reg_1234[7]),
        .I1(xor_ln124_555_reg_1317[7]),
        .I2(x_assign_9_reg_1270[7]),
        .I3(x_assign_1_reg_1291[7]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOBDO[7]),
        .O(ram_reg_i_165_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_166
       (.I0(z_6_reg_1286[7]),
        .I1(x_assign_s_reg_1244[7]),
        .I2(x_assign_3_reg_1213_pp0_iter1_reg[7]),
        .I3(DOBDO[7]),
        .I4(xor_ln124_555_reg_1317[7]),
        .O(ram_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_169
       (.I0(z_4_reg_1234[6]),
        .I1(xor_ln124_555_reg_1317[6]),
        .I2(x_assign_9_reg_1270[6]),
        .I3(x_assign_1_reg_1291[6]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOBDO[6]),
        .O(ram_reg_i_169_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_170
       (.I0(z_6_reg_1286[6]),
        .I1(x_assign_s_reg_1244[6]),
        .I2(x_assign_3_reg_1213_pp0_iter1_reg[6]),
        .I3(DOBDO[6]),
        .I4(xor_ln124_555_reg_1317[6]),
        .O(ram_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_173
       (.I0(z_4_reg_1234[5]),
        .I1(xor_ln124_555_reg_1317[5]),
        .I2(x_assign_9_reg_1270[5]),
        .I3(or_ln134_4_fu_964_p3[7]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOBDO[5]),
        .O(ram_reg_i_173_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_174
       (.I0(z_6_reg_1286[5]),
        .I1(or_ln_fu_958_p3[7]),
        .I2(x_assign_3_reg_1213_pp0_iter1_reg[5]),
        .I3(DOBDO[5]),
        .I4(xor_ln124_555_reg_1317[5]),
        .O(ram_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_177
       (.I0(z_4_reg_1234[4]),
        .I1(xor_ln124_555_reg_1317[4]),
        .I2(x_assign_9_reg_1270[4]),
        .I3(or_ln134_4_fu_964_p3[6]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOBDO[4]),
        .O(ram_reg_i_177_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_178
       (.I0(z_6_reg_1286[4]),
        .I1(or_ln_fu_958_p3[6]),
        .I2(x_assign_3_reg_1213_pp0_iter1_reg[4]),
        .I3(DOBDO[4]),
        .I4(xor_ln124_555_reg_1317[4]),
        .O(ram_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_181
       (.I0(z_4_reg_1234[3]),
        .I1(xor_ln124_555_reg_1317[3]),
        .I2(x_assign_1_reg_1291[3]),
        .I3(x_assign_9_reg_1270[3]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOBDO[3]),
        .O(ram_reg_i_181_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_182
       (.I0(z_6_reg_1286[3]),
        .I1(x_assign_s_reg_1244[3]),
        .I2(x_assign_3_reg_1213_pp0_iter1_reg[3]),
        .I3(DOBDO[3]),
        .I4(xor_ln124_555_reg_1317[3]),
        .O(ram_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_185
       (.I0(z_4_reg_1234[2]),
        .I1(xor_ln124_555_reg_1317[2]),
        .I2(x_assign_1_reg_1291[2]),
        .I3(x_assign_9_reg_1270[2]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOBDO[2]),
        .O(ram_reg_i_185_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_186
       (.I0(z_6_reg_1286[2]),
        .I1(x_assign_s_reg_1244[2]),
        .I2(x_assign_3_reg_1213_pp0_iter1_reg[2]),
        .I3(DOBDO[2]),
        .I4(xor_ln124_555_reg_1317[2]),
        .O(ram_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_189
       (.I0(z_4_reg_1234[1]),
        .I1(xor_ln124_555_reg_1317[1]),
        .I2(x_assign_1_reg_1291[1]),
        .I3(x_assign_9_reg_1270[1]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOBDO[1]),
        .O(ram_reg_i_189_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_190
       (.I0(z_6_reg_1286[1]),
        .I1(x_assign_s_reg_1244[1]),
        .I2(x_assign_3_reg_1213_pp0_iter1_reg[1]),
        .I3(DOBDO[1]),
        .I4(xor_ln124_555_reg_1317[1]),
        .O(ram_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_193
       (.I0(z_4_reg_1234[0]),
        .I1(xor_ln124_555_reg_1317[0]),
        .I2(x_assign_1_reg_1291[0]),
        .I3(x_assign_9_reg_1270[0]),
        .I4(ram_reg_i_83__0_n_0),
        .I5(DOBDO[0]),
        .O(ram_reg_i_193_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_194
       (.I0(z_6_reg_1286[0]),
        .I1(x_assign_s_reg_1244[0]),
        .I2(x_assign_3_reg_1213_pp0_iter1_reg[0]),
        .I3(DOBDO[0]),
        .I4(xor_ln124_555_reg_1317[0]),
        .O(ram_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1__0
       (.I0(WEA),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(ram_reg_9),
        .O(fout_ce1));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEEEFE)) 
    ram_reg_i_1__1
       (.I0(ram_reg_21),
        .I1(ram_reg_22),
        .I2(ram_reg_23),
        .I3(ram_reg_19),
        .I4(ram_reg_i_27__0_n_0),
        .I5(grp_ClefiaF1Xor_3_fu_1113_src_address1[2]),
        .O(fin_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_209
       (.I0(dst_offset_read_reg_1153),
        .I1(ce0111_out),
        .I2(ap_port_reg_dst_offset),
        .I3(ram_reg_i_132_n_0),
        .I4(ram_reg_i_83__0_n_0),
        .I5(dst_offset_read_reg_1153_pp0_iter1_reg),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_216
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_227
       (.I0(x_assign_9_reg_1270[5]),
        .I1(or_ln134_4_fu_964_p3[7]),
        .O(ram_reg_i_227_n_0));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_228
       (.I0(x_assign_9_reg_1270[4]),
        .I1(or_ln134_4_fu_964_p3[6]),
        .O(ram_reg_i_228_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_229
       (.I0(x_assign_1_reg_1291[1]),
        .I1(x_assign_9_reg_1270[1]),
        .O(ram_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    ram_reg_i_22__0
       (.I0(reg_297),
        .I1(ram_reg_i_83__0_n_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_10),
        .I5(ram_reg_11),
        .O(WEA));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_230__0
       (.I0(x_assign_1_reg_1291[0]),
        .I1(x_assign_9_reg_1270[0]),
        .O(ram_reg_i_230__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_27__0
       (.I0(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_i_27__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    ram_reg_i_28__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .O(grp_ClefiaF1Xor_3_fu_1113_src_address1[2]));
  LUT6 #(
    .INIT(64'hAAAA2AAA2AAA2AAA)) 
    ram_reg_i_2__1
       (.I0(ram_reg_4),
        .I1(ram_reg_24),
        .I2(ram_reg_25),
        .I3(ram_reg_26),
        .I4(ram_reg_27),
        .I5(ram_reg_i_33__0_n_0),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFABFFAA)) 
    ram_reg_i_33__0
       (.I0(ram_reg_28),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [5]),
        .I2(\rk_offset_read_reg_1121_reg[7]_0 [6]),
        .I3(\rk_offset_read_reg_1121_reg[7]_0 [7]),
        .I4(ram_reg_29),
        .I5(ram_reg_i_104__0_n_0),
        .O(ram_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF0A0CFFFFFFFF)) 
    ram_reg_i_37
       (.I0(grp_ClefiaF1Xor_3_fu_1113_src_address1[2]),
        .I1(ram_reg_17[1]),
        .I2(ram_reg_18),
        .I3(ram_reg_19),
        .I4(ram_reg_39),
        .I5(ram_reg_12),
        .O(ram_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFF0A0CFFFFFFFF)) 
    ram_reg_i_41__0
       (.I0(grp_ClefiaF1Xor_3_fu_1113_src_address1[1]),
        .I1(ram_reg_17[0]),
        .I2(ram_reg_18),
        .I3(ram_reg_19),
        .I4(ram_reg_20),
        .I5(ram_reg_12),
        .O(ram_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FF230023)) 
    ram_reg_i_42
       (.I0(ram_reg_40),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [7]),
        .I2(ram_reg_i_117_n_0),
        .I3(ram_reg_28),
        .I4(ram_reg_41),
        .I5(ram_reg_33),
        .O(ram_reg_i_42_n_0));
  LUT5 #(
    .INIT(32'h51505151)) 
    ram_reg_i_46__4
       (.I0(ram_reg),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [3]),
        .I2(\rk_offset_read_reg_1121_reg[7]_0 [4]),
        .I3(\rk_offset_read_reg_1121_reg[7]_0 [2]),
        .I4(ram_reg_i_123_n_0),
        .O(ram_reg_i_46__4_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00A2)) 
    ram_reg_i_4__0
       (.I0(ram_reg_i_37_n_0),
        .I1(ram_reg_35),
        .I2(ram_reg_36),
        .I3(ram_reg_14),
        .I4(ram_reg_37),
        .I5(ram_reg_38),
        .O(\ap_CS_fsm_reg[10] [1]));
  LUT6 #(
    .INIT(64'h2220FFF000000000)) 
    ram_reg_i_4__5
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ram_reg_i_42_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ADDRARDADDR[1]));
  MUXF7 ram_reg_i_52
       (.I0(ram_reg_i_133__0_n_0),
        .I1(ram_reg_i_134__0_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d1[7]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_54__0
       (.I0(ram_reg_i_137_n_0),
        .I1(ram_reg_i_138_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d1[6]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_56
       (.I0(ram_reg_i_141_n_0),
        .I1(ram_reg_i_142__0_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d1[5]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_58__0
       (.I0(ram_reg_i_145_n_0),
        .I1(ram_reg_i_146_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d1[4]),
        .S(ram_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00A8)) 
    ram_reg_i_5__0
       (.I0(ram_reg_i_41__0_n_0),
        .I1(ram_reg_12),
        .I2(ram_reg_13),
        .I3(ram_reg_14),
        .I4(ram_reg_15),
        .I5(ram_reg_16),
        .O(\ap_CS_fsm_reg[10] [0]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    ram_reg_i_5__1
       (.I0(ram_reg_30),
        .I1(ram_reg_31),
        .I2(ram_reg_i_46__4_n_0),
        .I3(ram_reg_32),
        .I4(ram_reg_33),
        .I5(ram_reg_34),
        .O(ADDRARDADDR[0]));
  MUXF7 ram_reg_i_60
       (.I0(ram_reg_i_149_n_0),
        .I1(ram_reg_i_150_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d1[3]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_62__0
       (.I0(ram_reg_i_153__0_n_0),
        .I1(ram_reg_i_154_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d1[2]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_64
       (.I0(ram_reg_i_157_n_0),
        .I1(ram_reg_i_158_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d1[1]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_66__0
       (.I0(ram_reg_i_161_n_0),
        .I1(ram_reg_i_162_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d1[0]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_68__0
       (.I0(ram_reg_i_165_n_0),
        .I1(ram_reg_i_166_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d0[7]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_70__1
       (.I0(ram_reg_i_169_n_0),
        .I1(ram_reg_i_170_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d0[6]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_72__0
       (.I0(ram_reg_i_173_n_0),
        .I1(ram_reg_i_174_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d0[5]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_74
       (.I0(ram_reg_i_177_n_0),
        .I1(ram_reg_i_178_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d0[4]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_76__0
       (.I0(ram_reg_i_181_n_0),
        .I1(ram_reg_i_182_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d0[3]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_78__0
       (.I0(ram_reg_i_185_n_0),
        .I1(ram_reg_i_186_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d0[2]),
        .S(ram_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_79__1
       (.I0(grp_ClefiaF1Xor_3_fu_1113_dst_offset1),
        .I1(ram_reg_i_134_n_0),
        .I2(src_offset_read_reg_1128),
        .I3(z_6_reg_12860),
        .I4(ram_reg_i_83__0_n_0),
        .I5(src_offset_read_reg_1128_pp0_iter1_reg),
        .O(\src_offset_read_reg_1128_reg[4]_0 ));
  MUXF7 ram_reg_i_80__0
       (.I0(ram_reg_i_189_n_0),
        .I1(ram_reg_i_190_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d0[1]),
        .S(ram_reg_i_132_n_0));
  MUXF7 ram_reg_i_82__0
       (.I0(ram_reg_i_193_n_0),
        .I1(ram_reg_i_194_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_d0[0]),
        .S(ram_reg_i_132_n_0));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_83__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_83__0_n_0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_297[7]_i_1__0 
       (.I0(Q[0]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [0]),
        .Q(\reg_297_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [1]),
        .Q(\reg_297_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [2]),
        .Q(\reg_297_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [3]),
        .Q(\reg_297_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [4]),
        .Q(\reg_297_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [5]),
        .Q(\reg_297_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [6]),
        .Q(\reg_297_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [7]),
        .Q(\reg_297_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_308[7]_i_1__0 
       (.I0(Q[1]),
        .I1(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[0]),
        .O(reg_3080));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [7]),
        .Q(reg_308[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rk_offset_read_reg_1121[7]_i_1 
       (.I0(\rk_offset_read_reg_1121_reg[7]_0 [18]),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [16]),
        .I2(\rk_offset_read_reg_1121_reg[7]_0 [15]),
        .I3(\rk_offset_read_reg_1121_reg[7]_0 [17]),
        .O(\rk_offset_read_reg_1121[7]_i_1_n_0 ));
  FDRE \rk_offset_read_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121_reg[6]_0 [0]),
        .Q(rk_offset_read_reg_1121[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121_reg[6]_0 [1]),
        .Q(rk_offset_read_reg_1121[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121_reg[6]_0 [2]),
        .Q(rk_offset_read_reg_1121[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121_reg[6]_0 [3]),
        .Q(rk_offset_read_reg_1121[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121[7]_i_1_n_0 ),
        .Q(rk_offset_read_reg_1121[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_load_3_reg_1188[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .O(ce0111_out));
  FDRE \src_load_3_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[0]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[1] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[1]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[2] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[2]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[3] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[3]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[4] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[4]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[5] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[5]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[6] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[6]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[7] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[7]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \src_offset_read_reg_1128[4]_i_1 
       (.I0(\ap_CS_fsm_reg[372] ),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [0]),
        .I2(\rk_offset_read_reg_1121_reg[7]_0 [18]),
        .O(grp_ClefiaF1Xor_3_fu_1113_dst_offset1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \src_offset_read_reg_1128[4]_i_2 
       (.I0(\rk_offset_read_reg_1121_reg[7]_0 [12]),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [11]),
        .I2(\rk_offset_read_reg_1121_reg[7]_0 [8]),
        .I3(\rk_offset_read_reg_1121_reg[7]_0 [16]),
        .I4(\src_offset_read_reg_1128[4]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[372] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \src_offset_read_reg_1128[4]_i_3 
       (.I0(\rk_offset_read_reg_1121_reg[7]_0 [13]),
        .I1(\rk_offset_read_reg_1121_reg[7]_0 [14]),
        .I2(\rk_offset_read_reg_1121_reg[7]_0 [9]),
        .I3(\rk_offset_read_reg_1121_reg[7]_0 [10]),
        .O(\src_offset_read_reg_1128[4]_i_3_n_0 ));
  FDRE \src_offset_read_reg_1128_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(src_offset_read_reg_1128),
        .Q(src_offset_read_reg_1128_pp0_iter1_reg),
        .R(1'b0));
  FDRE \src_offset_read_reg_1128_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(grp_ClefiaF1Xor_3_fu_1113_dst_offset1),
        .Q(src_offset_read_reg_1128),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1250_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_17_reg_1297_reg[4]_0 [0]),
        .Q(or_ln_fu_958_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1250_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_17_reg_1297_reg[4]_0 [1]),
        .Q(or_ln_fu_958_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1250_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_17_reg_1297_reg[4]_0 [2]),
        .Q(or_ln_fu_958_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1250_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_17_reg_1297_reg[4]_0 [3]),
        .Q(or_ln_fu_958_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1250_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_1_fu_836_p3[2]),
        .Q(or_ln_fu_958_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1250_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_4_reg_1234_reg[7]_0 [4]),
        .Q(or_ln_fu_958_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1297_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_17_reg_1297_reg[4]_0 [0]),
        .Q(or_ln134_4_fu_964_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1297_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_17_reg_1297_reg[4]_0 [1]),
        .Q(or_ln134_4_fu_964_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1297_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_17_reg_1297_reg[4]_0 [2]),
        .Q(or_ln134_4_fu_964_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1297_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_17_reg_1297_reg[4]_0 [3]),
        .Q(or_ln134_4_fu_964_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1297_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_1_fu_836_p3[2]),
        .Q(or_ln134_4_fu_964_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1297_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_4_reg_1234_reg[7]_0 [4]),
        .Q(or_ln134_4_fu_964_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1219_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_22_reg_1276_reg[4]_0 [0]),
        .Q(or_ln134_7_fu_920_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1219_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_22_reg_1276_reg[4]_0 [1]),
        .Q(or_ln134_7_fu_920_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1219_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_22_reg_1276_reg[4]_0 [2]),
        .Q(or_ln134_7_fu_920_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1219_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_22_reg_1276_reg[4]_0 [3]),
        .Q(or_ln134_7_fu_920_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_22_reg_1276_reg[4]_0 [0]),
        .Q(or_ln134_9_fu_926_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_22_reg_1276_reg[4]_0 [1]),
        .Q(or_ln134_9_fu_926_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_22_reg_1276_reg[4]_0 [2]),
        .Q(or_ln134_9_fu_926_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_1276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_22_reg_1276_reg[4]_0 [3]),
        .Q(or_ln134_9_fu_926_p3[5]),
        .R(1'b0));
  FDRE \x_6_reg_1229_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_6_reg_1229_reg[7]_0 [0]),
        .Q(x_6_reg_1229[0]),
        .R(1'b0));
  FDRE \x_6_reg_1229_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_6_reg_1229_reg[7]_0 [1]),
        .Q(x_6_reg_1229[1]),
        .R(1'b0));
  FDRE \x_6_reg_1229_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_6_reg_1229_reg[7]_0 [2]),
        .Q(x_6_reg_1229[2]),
        .R(1'b0));
  FDRE \x_6_reg_1229_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_6_reg_1229_reg[7]_0 [3]),
        .Q(x_6_reg_1229[3]),
        .R(1'b0));
  FDRE \x_6_reg_1229_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_6_reg_1229_reg[7]_0 [4]),
        .Q(x_6_reg_1229[4]),
        .R(1'b0));
  FDRE \x_6_reg_1229_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_6_reg_1229_reg[7]_0 [5]),
        .Q(x_6_reg_1229[5]),
        .R(1'b0));
  FDRE \x_6_reg_1229_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_6_reg_1229_reg[7]_0 [6]),
        .Q(x_6_reg_1229[6]),
        .R(1'b0));
  FDRE \x_6_reg_1229_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_6_reg_1229_reg[7]_0 [7]),
        .Q(x_6_reg_1229[7]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_4_reg_1234_reg[7]_0 [7]),
        .Q(x_assign_1_reg_1291[0]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_4_reg_1234_reg[7]_0 [0]),
        .Q(x_assign_1_reg_1291[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_1_fu_836_p3[0]),
        .Q(x_assign_1_reg_1291[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_1_fu_836_p3[1]),
        .Q(x_assign_1_reg_1291[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_4_reg_1234_reg[7]_0 [5]),
        .Q(x_assign_1_reg_1291[6]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_4_reg_1234_reg[7]_0 [6]),
        .Q(x_assign_1_reg_1291[7]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_3_reg_1213[0]),
        .Q(x_assign_3_reg_1213_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_3_reg_1213[1]),
        .Q(x_assign_3_reg_1213_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_3_reg_1213[2]),
        .Q(x_assign_3_reg_1213_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_3_reg_1213[3]),
        .Q(x_assign_3_reg_1213_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_3_reg_1213[4]),
        .Q(x_assign_3_reg_1213_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_3_reg_1213[5]),
        .Q(x_assign_3_reg_1213_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_3_reg_1213[6]),
        .Q(x_assign_3_reg_1213_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_3_reg_1213[7]),
        .Q(x_assign_3_reg_1213_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[7]),
        .Q(x_assign_3_reg_1213[0]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[0]),
        .Q(x_assign_3_reg_1213[1]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_fu_718_p3[0]),
        .Q(x_assign_3_reg_1213[2]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_fu_718_p3[1]),
        .Q(x_assign_3_reg_1213[3]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_fu_718_p3[2]),
        .Q(x_assign_3_reg_1213[4]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[4]),
        .Q(x_assign_3_reg_1213[5]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[5]),
        .Q(x_assign_3_reg_1213[6]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1213_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[6]),
        .Q(x_assign_3_reg_1213[7]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1270_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[7]),
        .Q(x_assign_9_reg_1270[0]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1270_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[0]),
        .Q(x_assign_9_reg_1270[1]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1270_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_9_fu_718_p3[0]),
        .Q(x_assign_9_reg_1270[2]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1270_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_9_fu_718_p3[1]),
        .Q(x_assign_9_reg_1270[3]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1270_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_9_fu_718_p3[2]),
        .Q(x_assign_9_reg_1270[4]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1270_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[4]),
        .Q(x_assign_9_reg_1270[5]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1270_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[5]),
        .Q(x_assign_9_reg_1270[6]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1270_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[6]),
        .Q(x_assign_9_reg_1270[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1244_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_4_reg_1234_reg[7]_0 [7]),
        .Q(x_assign_s_reg_1244[0]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1244_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_4_reg_1234_reg[7]_0 [0]),
        .Q(x_assign_s_reg_1244[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1244_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_1_fu_836_p3[0]),
        .Q(x_assign_s_reg_1244[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1244_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_1_fu_836_p3[1]),
        .Q(x_assign_s_reg_1244[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1244_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_4_reg_1234_reg[7]_0 [5]),
        .Q(x_assign_s_reg_1244[6]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1244_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_4_reg_1234_reg[7]_0 [6]),
        .Q(x_assign_s_reg_1244[7]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [0]),
        .Q(x_reg_1168[0]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [1]),
        .Q(x_reg_1168[1]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [2]),
        .Q(x_reg_1168[2]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [3]),
        .Q(x_reg_1168[3]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [4]),
        .Q(x_reg_1168[4]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [5]),
        .Q(x_reg_1168[5]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [6]),
        .Q(x_reg_1168[6]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [7]),
        .Q(x_reg_1168[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_551_reg_1323[0]_i_1 
       (.I0(x_assign_1_reg_1291[6]),
        .I1(x_assign_s_reg_1244[6]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_551_reg_1323[1]_i_1 
       (.I0(x_assign_1_reg_1291[7]),
        .I1(x_assign_s_reg_1244[7]),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_551_reg_1323[2]_i_1 
       (.I0(or_ln_fu_958_p3[2]),
        .I1(or_ln134_4_fu_964_p3[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_551_reg_1323[3]_i_1 
       (.I0(or_ln_fu_958_p3[3]),
        .I1(or_ln134_4_fu_964_p3[3]),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_551_reg_1323[4]_i_1 
       (.I0(or_ln_fu_958_p3[4]),
        .I1(or_ln134_4_fu_964_p3[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_551_reg_1323[5]_i_1 
       (.I0(or_ln_fu_958_p3[5]),
        .I1(or_ln134_4_fu_964_p3[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_551_reg_1323[6]_i_1 
       (.I0(or_ln134_4_fu_964_p3[6]),
        .I1(or_ln_fu_958_p3[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_551_reg_1323[7]_i_1 
       (.I0(or_ln134_4_fu_964_p3[7]),
        .I1(or_ln_fu_958_p3[7]),
        .O(p_0_in[7]));
  FDRE \xor_ln124_551_reg_1323_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[0]),
        .Q(xor_ln124_551_reg_1323[0]),
        .R(1'b0));
  FDRE \xor_ln124_551_reg_1323_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[1]),
        .Q(xor_ln124_551_reg_1323[1]),
        .R(1'b0));
  FDRE \xor_ln124_551_reg_1323_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[2]),
        .Q(xor_ln124_551_reg_1323[2]),
        .R(1'b0));
  FDRE \xor_ln124_551_reg_1323_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[3]),
        .Q(xor_ln124_551_reg_1323[3]),
        .R(1'b0));
  FDRE \xor_ln124_551_reg_1323_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[4]),
        .Q(xor_ln124_551_reg_1323[4]),
        .R(1'b0));
  FDRE \xor_ln124_551_reg_1323_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[5]),
        .Q(xor_ln124_551_reg_1323[5]),
        .R(1'b0));
  FDRE \xor_ln124_551_reg_1323_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[6]),
        .Q(xor_ln124_551_reg_1323[6]),
        .R(1'b0));
  FDRE \xor_ln124_551_reg_1323_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[7]),
        .Q(xor_ln124_551_reg_1323[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_555_reg_1317[0]_i_1 
       (.I0(x_assign_3_reg_1213[6]),
        .I1(x_assign_9_reg_1270[6]),
        .O(xor_ln124_555_fu_952_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_555_reg_1317[1]_i_1 
       (.I0(x_assign_3_reg_1213[7]),
        .I1(x_assign_9_reg_1270[7]),
        .O(xor_ln124_555_fu_952_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_555_reg_1317[2]_i_1 
       (.I0(or_ln134_7_fu_920_p3[2]),
        .I1(or_ln134_9_fu_926_p3[2]),
        .O(xor_ln124_555_fu_952_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_555_reg_1317[3]_i_1 
       (.I0(or_ln134_7_fu_920_p3[3]),
        .I1(or_ln134_9_fu_926_p3[3]),
        .O(xor_ln124_555_fu_952_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_555_reg_1317[4]_i_1 
       (.I0(or_ln134_7_fu_920_p3[4]),
        .I1(or_ln134_9_fu_926_p3[4]),
        .O(xor_ln124_555_fu_952_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_555_reg_1317[5]_i_1 
       (.I0(or_ln134_7_fu_920_p3[5]),
        .I1(or_ln134_9_fu_926_p3[5]),
        .O(xor_ln124_555_fu_952_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_555_reg_1317[6]_i_1 
       (.I0(x_assign_3_reg_1213[4]),
        .I1(x_assign_9_reg_1270[4]),
        .O(xor_ln124_555_fu_952_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_555_reg_1317[7]_i_1 
       (.I0(x_assign_3_reg_1213[5]),
        .I1(x_assign_9_reg_1270[5]),
        .O(xor_ln124_555_fu_952_p2[7]));
  FDRE \xor_ln124_555_reg_1317_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_555_fu_952_p2[0]),
        .Q(xor_ln124_555_reg_1317[0]),
        .R(1'b0));
  FDRE \xor_ln124_555_reg_1317_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_555_fu_952_p2[1]),
        .Q(xor_ln124_555_reg_1317[1]),
        .R(1'b0));
  FDRE \xor_ln124_555_reg_1317_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_555_fu_952_p2[2]),
        .Q(xor_ln124_555_reg_1317[2]),
        .R(1'b0));
  FDRE \xor_ln124_555_reg_1317_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_555_fu_952_p2[3]),
        .Q(xor_ln124_555_reg_1317[3]),
        .R(1'b0));
  FDRE \xor_ln124_555_reg_1317_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_555_fu_952_p2[4]),
        .Q(xor_ln124_555_reg_1317[4]),
        .R(1'b0));
  FDRE \xor_ln124_555_reg_1317_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_555_fu_952_p2[5]),
        .Q(xor_ln124_555_reg_1317[5]),
        .R(1'b0));
  FDRE \xor_ln124_555_reg_1317_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_555_fu_952_p2[6]),
        .Q(xor_ln124_555_reg_1317[6]),
        .R(1'b0));
  FDRE \xor_ln124_555_reg_1317_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_555_fu_952_p2[7]),
        .Q(xor_ln124_555_reg_1317[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_4_reg_1234[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ce012_out));
  FDRE \z_4_reg_1234_reg[0] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_4_reg_1234_reg[7]_0 [0]),
        .Q(z_4_reg_1234[0]),
        .R(1'b0));
  FDRE \z_4_reg_1234_reg[1] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_4_reg_1234_reg[7]_0 [1]),
        .Q(z_4_reg_1234[1]),
        .R(1'b0));
  FDRE \z_4_reg_1234_reg[2] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_4_reg_1234_reg[7]_0 [2]),
        .Q(z_4_reg_1234[2]),
        .R(1'b0));
  FDRE \z_4_reg_1234_reg[3] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_4_reg_1234_reg[7]_0 [3]),
        .Q(z_4_reg_1234[3]),
        .R(1'b0));
  FDRE \z_4_reg_1234_reg[4] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_4_reg_1234_reg[7]_0 [4]),
        .Q(z_4_reg_1234[4]),
        .R(1'b0));
  FDRE \z_4_reg_1234_reg[5] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_4_reg_1234_reg[7]_0 [5]),
        .Q(z_4_reg_1234[5]),
        .R(1'b0));
  FDRE \z_4_reg_1234_reg[6] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_4_reg_1234_reg[7]_0 [6]),
        .Q(z_4_reg_1234[6]),
        .R(1'b0));
  FDRE \z_4_reg_1234_reg[7] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_4_reg_1234_reg[7]_0 [7]),
        .Q(z_4_reg_1234[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_5_reg_1260[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_address01));
  FDRE \z_5_reg_1260_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[0]),
        .Q(z_5_reg_1260[0]),
        .R(1'b0));
  FDRE \z_5_reg_1260_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[1]),
        .Q(z_5_reg_1260[1]),
        .R(1'b0));
  FDRE \z_5_reg_1260_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[2]),
        .Q(z_5_reg_1260[2]),
        .R(1'b0));
  FDRE \z_5_reg_1260_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[3]),
        .Q(z_5_reg_1260[3]),
        .R(1'b0));
  FDRE \z_5_reg_1260_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[4]),
        .Q(z_5_reg_1260[4]),
        .R(1'b0));
  FDRE \z_5_reg_1260_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[5]),
        .Q(z_5_reg_1260[5]),
        .R(1'b0));
  FDRE \z_5_reg_1260_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[6]),
        .Q(z_5_reg_1260[6]),
        .R(1'b0));
  FDRE \z_5_reg_1260_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[7]),
        .Q(z_5_reg_1260[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_6_reg_1286[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .O(z_6_reg_12860));
  FDRE \z_6_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(z_6_reg_12860),
        .D(\z_4_reg_1234_reg[7]_0 [0]),
        .Q(z_6_reg_1286[0]),
        .R(1'b0));
  FDRE \z_6_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(z_6_reg_12860),
        .D(\z_4_reg_1234_reg[7]_0 [1]),
        .Q(z_6_reg_1286[1]),
        .R(1'b0));
  FDRE \z_6_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(z_6_reg_12860),
        .D(\z_4_reg_1234_reg[7]_0 [2]),
        .Q(z_6_reg_1286[2]),
        .R(1'b0));
  FDRE \z_6_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(z_6_reg_12860),
        .D(\z_4_reg_1234_reg[7]_0 [3]),
        .Q(z_6_reg_1286[3]),
        .R(1'b0));
  FDRE \z_6_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(z_6_reg_12860),
        .D(\z_4_reg_1234_reg[7]_0 [4]),
        .Q(z_6_reg_1286[4]),
        .R(1'b0));
  FDRE \z_6_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(z_6_reg_12860),
        .D(\z_4_reg_1234_reg[7]_0 [5]),
        .Q(z_6_reg_1286[5]),
        .R(1'b0));
  FDRE \z_6_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(z_6_reg_12860),
        .D(\z_4_reg_1234_reg[7]_0 [6]),
        .Q(z_6_reg_1286[6]),
        .R(1'b0));
  FDRE \z_6_reg_1286_reg[7] 
       (.C(ap_clk),
        .CE(z_6_reg_12860),
        .D(\z_4_reg_1234_reg[7]_0 [7]),
        .Q(z_6_reg_1286[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \z_reg_1203[7]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .O(grp_ClefiaF1Xor_3_fu_1113_ap_ready));
  FDRE \z_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_1113_ap_ready),
        .D(D[0]),
        .Q(z_reg_1203[0]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_1113_ap_ready),
        .D(D[1]),
        .Q(z_reg_1203[1]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_1113_ap_ready),
        .D(D[2]),
        .Q(z_reg_1203[2]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_1113_ap_ready),
        .D(D[3]),
        .Q(z_reg_1203[3]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_1113_ap_ready),
        .D(D[4]),
        .Q(z_reg_1203[4]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_1113_ap_ready),
        .D(D[5]),
        .Q(z_reg_1203[5]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_1113_ap_ready),
        .D(D[6]),
        .Q(z_reg_1203[6]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_1113_ap_ready),
        .D(D[7]),
        .Q(z_reg_1203[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_4
   (Q,
    E,
    clefia_s0_ce0,
    clefia_s1_ce0,
    \dst_offset_read_reg_1153_reg[4]_0 ,
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg,
    \src_offset_read_reg_1128_reg[4]_0 ,
    \reg_308_reg[7]_0 ,
    ADDRBWRADDR,
    grp_ClefiaF1Xor_4_fu_1114_dst_d0,
    grp_ClefiaF1Xor_4_fu_1114_dst_d1,
    grp_ClefiaF1Xor_4_fu_1114_rk_address0,
    fout_ce1,
    WEA,
    ADDRARDADDR,
    fin_ce1,
    \ap_CS_fsm_reg[64] ,
    \ap_CS_fsm_reg[116] ,
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg_0,
    \reg_297_reg[7]_0 ,
    \src_load_3_reg_1188_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    D,
    x_assign_4_fu_468_p3,
    \z_1_reg_1234_reg[7]_0 ,
    x_assign_1_fu_836_p3,
    ap_rst_n,
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg,
    DOBDO,
    DOADO,
    \rk_offset_read_reg_1121_reg[6]_0 ,
    \src_offset_read_reg_1128_reg[4]_1 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg0,
    \reg_308_reg[7]_1 ,
    \x_3_reg_1229_reg[7]_0 ,
    \x_reg_1168_reg[7]_0 ,
    \trunc_ln134_11_reg_1276_reg[4]_0 ,
    \trunc_ln134_6_reg_1297_reg[4]_0 ,
    \reg_297_reg[7]_1 );
  output [1:0]Q;
  output [0:0]E;
  output clefia_s0_ce0;
  output clefia_s1_ce0;
  output [0:0]\dst_offset_read_reg_1153_reg[4]_0 ;
  output grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg;
  output [0:0]\src_offset_read_reg_1128_reg[4]_0 ;
  output [7:0]\reg_308_reg[7]_0 ;
  output [7:0]ADDRBWRADDR;
  output [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d0;
  output [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d1;
  output [5:0]grp_ClefiaF1Xor_4_fu_1114_rk_address0;
  output fout_ce1;
  output [0:0]WEA;
  output [1:0]ADDRARDADDR;
  output fin_ce1;
  output [1:0]\ap_CS_fsm_reg[64] ;
  output \ap_CS_fsm_reg[116] ;
  output grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg_0;
  output [7:0]\reg_297_reg[7]_0 ;
  output [7:0]\src_load_3_reg_1188_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input [2:0]x_assign_4_fu_468_p3;
  input [7:0]\z_1_reg_1234_reg[7]_0 ;
  input [2:0]x_assign_1_fu_836_p3;
  input ap_rst_n;
  input grp_ClefiaF1Xor_4_fu_1114_ap_start_reg;
  input [7:0]DOBDO;
  input [7:0]DOADO;
  input [3:0]\rk_offset_read_reg_1121_reg[6]_0 ;
  input [15:0]\src_offset_read_reg_1128_reg[4]_1 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [1:0]ram_reg_13;
  input ram_reg_14;
  input [0:0]ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input [1:0]ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input grp_ClefiaF1Xor_4_fu_1114_ap_start_reg0;
  input [7:0]\reg_308_reg[7]_1 ;
  input [7:0]\x_3_reg_1229_reg[7]_0 ;
  input [7:0]\x_reg_1168_reg[7]_0 ;
  input [3:0]\trunc_ln134_11_reg_1276_reg[4]_0 ;
  input [3:0]\trunc_ln134_6_reg_1297_reg[4]_0 ;
  input [7:0]\reg_297_reg[7]_1 ;

  wire [1:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[116] ;
  wire [1:0]\ap_CS_fsm_reg[64] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire [4:4]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[4]_i_1__2_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce0111_out;
  wire ce012_out;
  wire clefia_s0_address01;
  wire clefia_s0_ce0;
  wire clefia_s1_ce0;
  wire [4:4]dst_offset_read_reg_1153;
  wire [4:4]dst_offset_read_reg_1153_pp0_iter1_reg;
  wire [0:0]\dst_offset_read_reg_1153_reg[4]_0 ;
  wire fin_ce1;
  wire fout_ce1;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_ready;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg0;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg_0;
  wire [2:1]grp_ClefiaF1Xor_4_fu_1114_dst_address1;
  wire [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d1;
  wire grp_ClefiaF1Xor_4_fu_1114_dst_offset1;
  wire [5:0]grp_ClefiaF1Xor_4_fu_1114_rk_address0;
  wire [2:1]grp_ClefiaF1Xor_4_fu_1114_src_address1;
  wire [7:2]or_ln134_4_fu_964_p3;
  wire [5:2]or_ln134_7_fu_920_p3;
  wire [5:2]or_ln134_9_fu_926_p3;
  wire [7:2]or_ln_fu_958_p3;
  wire [7:0]p_0_in;
  wire q0_reg_i_27__0_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire [1:0]ram_reg_13;
  wire ram_reg_14;
  wire [0:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire [1:0]ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_129__1_n_0;
  wire ram_reg_i_130__3_n_0;
  wire ram_reg_i_131__2_n_0;
  wire ram_reg_i_134__3_n_0;
  wire ram_reg_i_135__2_n_0;
  wire ram_reg_i_138__3_n_0;
  wire ram_reg_i_139__2_n_0;
  wire ram_reg_i_139__3_n_0;
  wire ram_reg_i_142__3_n_0;
  wire ram_reg_i_143__1_n_0;
  wire ram_reg_i_146__2_n_0;
  wire ram_reg_i_147__1_n_0;
  wire ram_reg_i_150__2_n_0;
  wire ram_reg_i_151__1_n_0;
  wire ram_reg_i_154__2_n_0;
  wire ram_reg_i_155__2_n_0;
  wire ram_reg_i_158__2_n_0;
  wire ram_reg_i_159__3_n_0;
  wire ram_reg_i_162__2_n_0;
  wire ram_reg_i_163__2_n_0;
  wire ram_reg_i_166__2_n_0;
  wire ram_reg_i_167__2_n_0;
  wire ram_reg_i_170__2_n_0;
  wire ram_reg_i_171__2_n_0;
  wire ram_reg_i_174__1_n_0;
  wire ram_reg_i_175__1_n_0;
  wire ram_reg_i_178__2_n_0;
  wire ram_reg_i_179__1_n_0;
  wire ram_reg_i_182__1_n_0;
  wire ram_reg_i_183__1_n_0;
  wire ram_reg_i_186__1_n_0;
  wire ram_reg_i_187__1_n_0;
  wire ram_reg_i_190__1_n_0;
  wire ram_reg_i_191__1_n_0;
  wire ram_reg_i_216__1_n_0;
  wire ram_reg_i_217__1_n_0;
  wire ram_reg_i_218__1_n_0;
  wire ram_reg_i_219__1_n_0;
  wire ram_reg_i_26__3_n_0;
  wire ram_reg_i_39__2_n_0;
  wire ram_reg_i_40__2_n_0;
  wire ram_reg_i_44__1_n_0;
  wire ram_reg_i_45__2_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]\reg_297_reg[7]_1 ;
  wire [7:0]reg_308;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [7:0]\reg_308_reg[7]_1 ;
  wire [7:3]rk_offset_read_reg_1121;
  wire \rk_offset_read_reg_1121[7]_i_1__0_n_0 ;
  wire [3:0]\rk_offset_read_reg_1121_reg[6]_0 ;
  wire [7:0]\src_load_3_reg_1188_reg[7]_0 ;
  wire [4:4]src_offset_read_reg_1128;
  wire \src_offset_read_reg_1128[4]_i_3__0_n_0 ;
  wire [4:4]src_offset_read_reg_1128_pp0_iter1_reg;
  wire [0:0]\src_offset_read_reg_1128_reg[4]_0 ;
  wire [15:0]\src_offset_read_reg_1128_reg[4]_1 ;
  wire [3:0]\trunc_ln134_11_reg_1276_reg[4]_0 ;
  wire [3:0]\trunc_ln134_6_reg_1297_reg[4]_0 ;
  wire [7:0]x_3_reg_1229;
  wire [7:0]\x_3_reg_1229_reg[7]_0 ;
  wire [2:0]x_assign_1_fu_836_p3;
  wire [7:0]x_assign_1_reg_1291;
  wire [7:0]x_assign_3_reg_1244;
  wire [2:0]x_assign_4_fu_468_p3;
  wire [7:0]x_assign_4_reg_1213;
  wire [7:0]x_assign_4_reg_1213_pp0_iter1_reg;
  wire [7:0]x_assign_s_reg_1270;
  wire [7:0]x_reg_1168;
  wire [7:0]\x_reg_1168_reg[7]_0 ;
  wire [7:0]xor_ln124_533_reg_1323;
  wire [7:0]xor_ln124_537_fu_952_p2;
  wire [7:0]xor_ln124_537_reg_1317;
  wire [7:0]z_1_reg_1234;
  wire [7:0]\z_1_reg_1234_reg[7]_0 ;
  wire [7:0]z_2_reg_1260;
  wire [7:0]z_3_reg_1286;
  wire z_3_reg_12860;
  wire [7:0]z_reg_1203;

  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(Q[1]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__2
       (.I0(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_port_reg_dst_offset[4]_i_1__2 
       (.I0(grp_ClefiaF1Xor_4_fu_1114_dst_offset1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I3(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[4]_i_1__2_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[4]_i_1__2_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1153_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dst_offset_read_reg_1153),
        .Q(dst_offset_read_reg_1153_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1153_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_1153),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_1
       (.I0(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg0),
        .I1(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11__2
       (.I0(reg_308[7]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[7]),
        .O(\reg_308_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_11__3
       (.I0(reg_308[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_3_reg_1229[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12__2
       (.I0(reg_308[6]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[6]),
        .O(\reg_308_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_12__3
       (.I0(reg_308[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_3_reg_1229[6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13__2
       (.I0(reg_308[5]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[5]),
        .O(\reg_308_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_13__3
       (.I0(reg_308[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_3_reg_1229[5]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14__2
       (.I0(reg_308[4]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[4]),
        .O(\reg_308_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_14__3
       (.I0(reg_308[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_3_reg_1229[4]),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    q0_reg_i_14__4
       (.I0(\src_offset_read_reg_1128_reg[4]_1 [15]),
        .I1(\src_offset_read_reg_1128_reg[4]_1 [14]),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [13]),
        .I3(\src_offset_read_reg_1128_reg[4]_1 [12]),
        .I4(q0_reg_i_27__0_n_0),
        .I5(rk_offset_read_reg_1121[7]),
        .O(grp_ClefiaF1Xor_4_fu_1114_rk_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15__2
       (.I0(reg_308[3]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[3]),
        .O(\reg_308_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_15__3
       (.I0(reg_308[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_3_reg_1229[3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_15__4
       (.I0(\rk_offset_read_reg_1121_reg[6]_0 [3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rk_offset_read_reg_1121[6]),
        .O(grp_ClefiaF1Xor_4_fu_1114_rk_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__2
       (.I0(reg_308[2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[2]),
        .O(\reg_308_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_16__3
       (.I0(reg_308[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_3_reg_1229[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_16__4
       (.I0(\rk_offset_read_reg_1121_reg[6]_0 [2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rk_offset_read_reg_1121[5]),
        .O(grp_ClefiaF1Xor_4_fu_1114_rk_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17__2
       (.I0(reg_308[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[1]),
        .O(\reg_308_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_17__3
       (.I0(reg_308[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_3_reg_1229[1]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_17__4
       (.I0(\rk_offset_read_reg_1121_reg[6]_0 [1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rk_offset_read_reg_1121[4]),
        .O(grp_ClefiaF1Xor_4_fu_1114_rk_address0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18__2
       (.I0(reg_308[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(x_reg_1168[0]),
        .O(\reg_308_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    q0_reg_i_18__3
       (.I0(reg_308[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(x_3_reg_1229[0]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    q0_reg_i_18__4
       (.I0(\rk_offset_read_reg_1121_reg[6]_0 [0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rk_offset_read_reg_1121[3]),
        .O(grp_ClefiaF1Xor_4_fu_1114_rk_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    q0_reg_i_19__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(grp_ClefiaF1Xor_4_fu_1114_rk_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_27__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(q0_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    q0_reg_i_2__2
       (.I0(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[1]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_ce0));
  LUT5 #(
    .INIT(32'hFFA0C0C0)) 
    q0_reg_i_2__3
       (.I0(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(clefia_s1_ce0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEAAAEA)) 
    ram_reg_i_102__3
       (.I0(ram_reg_i_26__3_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I5(z_3_reg_12860),
        .O(grp_ClefiaF1Xor_4_fu_1114_src_address1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_108__2
       (.I0(dst_offset_read_reg_1153),
        .I1(ce0111_out),
        .I2(ap_port_reg_dst_offset),
        .I3(ram_reg_i_129__1_n_0),
        .I4(ram_reg_i_26__3_n_0),
        .I5(dst_offset_read_reg_1153_pp0_iter1_reg),
        .O(\dst_offset_read_reg_1153_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_115__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_address1[2]));
  LUT6 #(
    .INIT(64'hBABA3000AAAA3000)) 
    ram_reg_i_122__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_i_26__3_n_0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_address1[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_129__1
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_129__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_130__3
       (.I0(x_assign_1_reg_1291[7]),
        .I1(x_assign_s_reg_1270[7]),
        .I2(z_reg_1203[7]),
        .I3(p_0_in[7]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOADO[7]),
        .O(ram_reg_i_130__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_131__2
       (.I0(xor_ln124_533_reg_1323[7]),
        .I1(z_2_reg_1260[7]),
        .I2(x_assign_3_reg_1244[7]),
        .I3(x_assign_4_reg_1213_pp0_iter1_reg[7]),
        .I4(DOADO[7]),
        .O(ram_reg_i_131__2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_134__3
       (.I0(x_assign_1_reg_1291[6]),
        .I1(x_assign_s_reg_1270[6]),
        .I2(z_reg_1203[6]),
        .I3(p_0_in[6]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOADO[6]),
        .O(ram_reg_i_134__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_135__2
       (.I0(xor_ln124_533_reg_1323[6]),
        .I1(z_2_reg_1260[6]),
        .I2(x_assign_3_reg_1244[6]),
        .I3(x_assign_4_reg_1213_pp0_iter1_reg[6]),
        .I4(DOADO[6]),
        .O(ram_reg_i_135__2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_138__3
       (.I0(z_reg_1203[5]),
        .I1(ram_reg_i_216__1_n_0),
        .I2(or_ln_fu_958_p3[5]),
        .I3(or_ln134_4_fu_964_p3[5]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOADO[5]),
        .O(ram_reg_i_138__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_i_139__2
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .O(ram_reg_i_139__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_139__3
       (.I0(xor_ln124_533_reg_1323[5]),
        .I1(z_2_reg_1260[5]),
        .I2(or_ln_fu_958_p3[7]),
        .I3(x_assign_4_reg_1213_pp0_iter1_reg[5]),
        .I4(DOADO[5]),
        .O(ram_reg_i_139__3_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_142__3
       (.I0(z_reg_1203[4]),
        .I1(ram_reg_i_217__1_n_0),
        .I2(or_ln_fu_958_p3[4]),
        .I3(or_ln134_4_fu_964_p3[4]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOADO[4]),
        .O(ram_reg_i_142__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_143__1
       (.I0(xor_ln124_533_reg_1323[4]),
        .I1(z_2_reg_1260[4]),
        .I2(or_ln_fu_958_p3[6]),
        .I3(x_assign_4_reg_1213_pp0_iter1_reg[4]),
        .I4(DOADO[4]),
        .O(ram_reg_i_143__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_146__2
       (.I0(x_assign_s_reg_1270[3]),
        .I1(x_assign_1_reg_1291[3]),
        .I2(z_reg_1203[3]),
        .I3(p_0_in[3]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOADO[3]),
        .O(ram_reg_i_146__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_147__1
       (.I0(xor_ln124_533_reg_1323[3]),
        .I1(z_2_reg_1260[3]),
        .I2(x_assign_3_reg_1244[3]),
        .I3(x_assign_4_reg_1213_pp0_iter1_reg[3]),
        .I4(DOADO[3]),
        .O(ram_reg_i_147__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_150__2
       (.I0(x_assign_s_reg_1270[2]),
        .I1(x_assign_1_reg_1291[2]),
        .I2(z_reg_1203[2]),
        .I3(p_0_in[2]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOADO[2]),
        .O(ram_reg_i_150__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_151__1
       (.I0(xor_ln124_533_reg_1323[2]),
        .I1(z_2_reg_1260[2]),
        .I2(x_assign_3_reg_1244[2]),
        .I3(x_assign_4_reg_1213_pp0_iter1_reg[2]),
        .I4(DOADO[2]),
        .O(ram_reg_i_151__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_154__2
       (.I0(z_reg_1203[1]),
        .I1(ram_reg_i_218__1_n_0),
        .I2(x_assign_1_reg_1291[7]),
        .I3(x_assign_3_reg_1244[7]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOADO[1]),
        .O(ram_reg_i_154__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_155__2
       (.I0(xor_ln124_533_reg_1323[1]),
        .I1(z_2_reg_1260[1]),
        .I2(x_assign_3_reg_1244[1]),
        .I3(x_assign_4_reg_1213_pp0_iter1_reg[1]),
        .I4(DOADO[1]),
        .O(ram_reg_i_155__2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_158__2
       (.I0(z_reg_1203[0]),
        .I1(ram_reg_i_219__1_n_0),
        .I2(x_assign_1_reg_1291[6]),
        .I3(x_assign_3_reg_1244[6]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOADO[0]),
        .O(ram_reg_i_158__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_159__3
       (.I0(xor_ln124_533_reg_1323[0]),
        .I1(z_2_reg_1260[0]),
        .I2(x_assign_3_reg_1244[0]),
        .I3(x_assign_4_reg_1213_pp0_iter1_reg[0]),
        .I4(DOADO[0]),
        .O(ram_reg_i_159__3_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_162__2
       (.I0(z_1_reg_1234[7]),
        .I1(xor_ln124_537_reg_1317[7]),
        .I2(x_assign_s_reg_1270[7]),
        .I3(x_assign_1_reg_1291[7]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOBDO[7]),
        .O(ram_reg_i_162__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_163__2
       (.I0(z_3_reg_1286[7]),
        .I1(x_assign_3_reg_1244[7]),
        .I2(x_assign_4_reg_1213_pp0_iter1_reg[7]),
        .I3(DOBDO[7]),
        .I4(xor_ln124_537_reg_1317[7]),
        .O(ram_reg_i_163__2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_166__2
       (.I0(z_1_reg_1234[6]),
        .I1(xor_ln124_537_reg_1317[6]),
        .I2(x_assign_s_reg_1270[6]),
        .I3(x_assign_1_reg_1291[6]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOBDO[6]),
        .O(ram_reg_i_166__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_167__2
       (.I0(z_3_reg_1286[6]),
        .I1(x_assign_3_reg_1244[6]),
        .I2(x_assign_4_reg_1213_pp0_iter1_reg[6]),
        .I3(DOBDO[6]),
        .I4(xor_ln124_537_reg_1317[6]),
        .O(ram_reg_i_167__2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_170__2
       (.I0(z_1_reg_1234[5]),
        .I1(xor_ln124_537_reg_1317[5]),
        .I2(x_assign_s_reg_1270[5]),
        .I3(or_ln134_4_fu_964_p3[7]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOBDO[5]),
        .O(ram_reg_i_170__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_171__2
       (.I0(z_3_reg_1286[5]),
        .I1(or_ln_fu_958_p3[7]),
        .I2(x_assign_4_reg_1213_pp0_iter1_reg[5]),
        .I3(DOBDO[5]),
        .I4(xor_ln124_537_reg_1317[5]),
        .O(ram_reg_i_171__2_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_174__1
       (.I0(z_1_reg_1234[4]),
        .I1(xor_ln124_537_reg_1317[4]),
        .I2(x_assign_s_reg_1270[4]),
        .I3(or_ln134_4_fu_964_p3[6]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOBDO[4]),
        .O(ram_reg_i_174__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_175__1
       (.I0(z_3_reg_1286[4]),
        .I1(or_ln_fu_958_p3[6]),
        .I2(x_assign_4_reg_1213_pp0_iter1_reg[4]),
        .I3(DOBDO[4]),
        .I4(xor_ln124_537_reg_1317[4]),
        .O(ram_reg_i_175__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_178__2
       (.I0(z_1_reg_1234[3]),
        .I1(xor_ln124_537_reg_1317[3]),
        .I2(x_assign_1_reg_1291[3]),
        .I3(x_assign_s_reg_1270[3]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOBDO[3]),
        .O(ram_reg_i_178__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_179__1
       (.I0(z_3_reg_1286[3]),
        .I1(x_assign_3_reg_1244[3]),
        .I2(x_assign_4_reg_1213_pp0_iter1_reg[3]),
        .I3(DOBDO[3]),
        .I4(xor_ln124_537_reg_1317[3]),
        .O(ram_reg_i_179__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_182__1
       (.I0(z_1_reg_1234[2]),
        .I1(xor_ln124_537_reg_1317[2]),
        .I2(x_assign_1_reg_1291[2]),
        .I3(x_assign_s_reg_1270[2]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOBDO[2]),
        .O(ram_reg_i_182__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_183__1
       (.I0(z_3_reg_1286[2]),
        .I1(x_assign_3_reg_1244[2]),
        .I2(x_assign_4_reg_1213_pp0_iter1_reg[2]),
        .I3(DOBDO[2]),
        .I4(xor_ln124_537_reg_1317[2]),
        .O(ram_reg_i_183__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_186__1
       (.I0(z_1_reg_1234[1]),
        .I1(xor_ln124_537_reg_1317[1]),
        .I2(x_assign_1_reg_1291[1]),
        .I3(x_assign_s_reg_1270[1]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOBDO[1]),
        .O(ram_reg_i_186__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_187__1
       (.I0(z_3_reg_1286[1]),
        .I1(x_assign_3_reg_1244[1]),
        .I2(x_assign_4_reg_1213_pp0_iter1_reg[1]),
        .I3(DOBDO[1]),
        .I4(xor_ln124_537_reg_1317[1]),
        .O(ram_reg_i_187__1_n_0));
  LUT6 #(
    .INIT(64'h9669FFFF69960000)) 
    ram_reg_i_190__1
       (.I0(z_1_reg_1234[0]),
        .I1(xor_ln124_537_reg_1317[0]),
        .I2(x_assign_1_reg_1291[0]),
        .I3(x_assign_s_reg_1270[0]),
        .I4(ram_reg_i_26__3_n_0),
        .I5(DOBDO[0]),
        .O(ram_reg_i_190__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_191__1
       (.I0(z_3_reg_1286[0]),
        .I1(x_assign_3_reg_1244[0]),
        .I2(x_assign_4_reg_1213_pp0_iter1_reg[0]),
        .I3(DOBDO[0]),
        .I4(xor_ln124_537_reg_1317[0]),
        .O(ram_reg_i_191__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1__3
       (.I0(WEA),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(fout_ce1));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEAE)) 
    ram_reg_i_1__4
       (.I0(ram_reg_15),
        .I1(ram_reg_16),
        .I2(ram_reg_11),
        .I3(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg),
        .I4(z_3_reg_12860),
        .I5(ram_reg_i_26__3_n_0),
        .O(fin_ce1));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_216__1
       (.I0(x_assign_s_reg_1270[5]),
        .I1(or_ln134_4_fu_964_p3[7]),
        .O(ram_reg_i_216__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_217__1
       (.I0(x_assign_s_reg_1270[4]),
        .I1(or_ln134_4_fu_964_p3[6]),
        .O(ram_reg_i_217__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_218__1
       (.I0(x_assign_1_reg_1291[1]),
        .I1(x_assign_s_reg_1270[1]),
        .O(ram_reg_i_218__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_219__1
       (.I0(x_assign_1_reg_1291[0]),
        .I1(x_assign_s_reg_1270[0]),
        .O(ram_reg_i_219__1_n_0));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    ram_reg_i_22__3
       (.I0(reg_297),
        .I1(ram_reg_i_26__3_n_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_25__3
       (.I0(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__3
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_26__3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFAFC)) 
    ram_reg_i_39__2
       (.I0(grp_ClefiaF1Xor_4_fu_1114_dst_address1[2]),
        .I1(ram_reg_22[1]),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [3]),
        .I3(ram_reg_4),
        .I4(\src_offset_read_reg_1128_reg[4]_1 [2]),
        .I5(ram_reg_33),
        .O(ram_reg_i_39__2_n_0));
  LUT6 #(
    .INIT(64'h00000000F4FFF7FF)) 
    ram_reg_i_40__2
       (.I0(grp_ClefiaF1Xor_4_fu_1114_src_address1[2]),
        .I1(ram_reg_11),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [0]),
        .I3(ram_reg_12),
        .I4(ram_reg_13[1]),
        .I5(ram_reg_27),
        .O(ram_reg_i_40__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B000800)) 
    ram_reg_i_44__1
       (.I0(grp_ClefiaF1Xor_4_fu_1114_src_address1[1]),
        .I1(ram_reg_11),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [0]),
        .I3(ram_reg_12),
        .I4(ram_reg_13[0]),
        .I5(ram_reg_14),
        .O(ram_reg_i_44__1_n_0));
  LUT6 #(
    .INIT(64'hFCFCFCFCFEFEFFFC)) 
    ram_reg_i_45__2
       (.I0(grp_ClefiaF1Xor_4_fu_1114_dst_address1[1]),
        .I1(\src_offset_read_reg_1128_reg[4]_1 [3]),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [4]),
        .I3(ram_reg_22[0]),
        .I4(ram_reg_4),
        .I5(\src_offset_read_reg_1128_reg[4]_1 [2]),
        .O(ram_reg_i_45__2_n_0));
  LUT6 #(
    .INIT(64'hCAFACACACACACACA)) 
    ram_reg_i_4__2
       (.I0(ram_reg_23),
        .I1(ram_reg_24),
        .I2(ram_reg_8),
        .I3(ram_reg_i_40__2_n_0),
        .I4(ram_reg_25),
        .I5(ram_reg_26),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    ram_reg_i_4__3
       (.I0(ram_reg_28),
        .I1(ram_reg_i_39__2_n_0),
        .I2(ram_reg_29),
        .I3(ram_reg_30),
        .I4(ram_reg_31),
        .I5(ram_reg_32),
        .O(\ap_CS_fsm_reg[64] [1]));
  MUXF7 ram_reg_i_51__1
       (.I0(ram_reg_i_130__3_n_0),
        .I1(ram_reg_i_131__2_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d1[7]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_53__2
       (.I0(ram_reg_i_134__3_n_0),
        .I1(ram_reg_i_135__2_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d1[6]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_55__3
       (.I0(ram_reg_i_138__3_n_0),
        .I1(ram_reg_i_139__3_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d1[5]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_57__2
       (.I0(ram_reg_i_142__3_n_0),
        .I1(ram_reg_i_143__1_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d1[4]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_59__2
       (.I0(ram_reg_i_146__2_n_0),
        .I1(ram_reg_i_147__1_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d1[3]),
        .S(ram_reg_i_129__1_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    ram_reg_i_5__3
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(ram_reg_i_44__1_n_0),
        .I4(ram_reg_9),
        .I5(ram_reg_10),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_5__4
       (.I0(ram_reg_17),
        .I1(ram_reg_18),
        .I2(ram_reg_i_45__2_n_0),
        .I3(ram_reg_19),
        .I4(ram_reg_20),
        .I5(ram_reg_21),
        .O(\ap_CS_fsm_reg[64] [0]));
  MUXF7 ram_reg_i_61__3
       (.I0(ram_reg_i_150__2_n_0),
        .I1(ram_reg_i_151__1_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d1[2]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_63__1
       (.I0(ram_reg_i_154__2_n_0),
        .I1(ram_reg_i_155__2_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d1[1]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_65__3
       (.I0(ram_reg_i_158__2_n_0),
        .I1(ram_reg_i_159__3_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d1[0]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_67__2
       (.I0(ram_reg_i_162__2_n_0),
        .I1(ram_reg_i_163__2_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d0[7]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_69__3
       (.I0(ram_reg_i_166__2_n_0),
        .I1(ram_reg_i_167__2_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d0[6]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_71__3
       (.I0(ram_reg_i_170__2_n_0),
        .I1(ram_reg_i_171__2_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d0[5]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_73__3
       (.I0(ram_reg_i_174__1_n_0),
        .I1(ram_reg_i_175__1_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d0[4]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_75__3
       (.I0(ram_reg_i_178__2_n_0),
        .I1(ram_reg_i_179__1_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d0[3]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_77__3
       (.I0(ram_reg_i_182__1_n_0),
        .I1(ram_reg_i_183__1_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d0[2]),
        .S(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_79__3
       (.I0(ram_reg_i_186__1_n_0),
        .I1(ram_reg_i_187__1_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d0[1]),
        .S(ram_reg_i_129__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_81__2
       (.I0(grp_ClefiaF1Xor_4_fu_1114_dst_offset1),
        .I1(ram_reg_i_139__2_n_0),
        .I2(src_offset_read_reg_1128),
        .I3(z_3_reg_12860),
        .I4(ram_reg_i_26__3_n_0),
        .I5(src_offset_read_reg_1128_pp0_iter1_reg),
        .O(\src_offset_read_reg_1128_reg[4]_0 ));
  MUXF7 ram_reg_i_81__3
       (.I0(ram_reg_i_190__1_n_0),
        .I1(ram_reg_i_191__1_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_d0[0]),
        .S(ram_reg_i_129__1_n_0));
  LUT3 #(
    .INIT(8'hC8)) 
    ram_reg_i_94__3
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .O(grp_ClefiaF1Xor_4_fu_1114_src_address1[2]));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_297[7]_i_1__2 
       (.I0(Q[0]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [0]),
        .Q(\reg_297_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [1]),
        .Q(\reg_297_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [2]),
        .Q(\reg_297_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [3]),
        .Q(\reg_297_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [4]),
        .Q(\reg_297_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [5]),
        .Q(\reg_297_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [6]),
        .Q(\reg_297_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [7]),
        .Q(\reg_297_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_308[7]_i_1__2 
       (.I0(Q[1]),
        .I1(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[0]),
        .O(E));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_1 [0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_1 [1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_1 [2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_1 [3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_1 [4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_1 [5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_1 [6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_1 [7]),
        .Q(reg_308[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rk_offset_read_reg_1121[7]_i_1__0 
       (.I0(\src_offset_read_reg_1128_reg[4]_1 [15]),
        .I1(\src_offset_read_reg_1128_reg[4]_1 [14]),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [13]),
        .I3(\src_offset_read_reg_1128_reg[4]_1 [12]),
        .O(\rk_offset_read_reg_1121[7]_i_1__0_n_0 ));
  FDRE \rk_offset_read_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121_reg[6]_0 [0]),
        .Q(rk_offset_read_reg_1121[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121_reg[6]_0 [1]),
        .Q(rk_offset_read_reg_1121[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121_reg[6]_0 [2]),
        .Q(rk_offset_read_reg_1121[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121_reg[6]_0 [3]),
        .Q(rk_offset_read_reg_1121[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1121[7]_i_1__0_n_0 ),
        .Q(rk_offset_read_reg_1121[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_load_3_reg_1188[7]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .O(ce0111_out));
  FDRE \src_load_3_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[0]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[1] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[1]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[2] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[2]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[3] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[3]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[4] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[4]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[5] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[5]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[6] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[6]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_3_reg_1188_reg[7] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(DOBDO[7]),
        .Q(\src_load_3_reg_1188_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \src_offset_read_reg_1128[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[116] ),
        .I1(\src_offset_read_reg_1128_reg[4]_1 [1]),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [15]),
        .O(grp_ClefiaF1Xor_4_fu_1114_dst_offset1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \src_offset_read_reg_1128[4]_i_2__0 
       (.I0(\src_offset_read_reg_1128_reg[4]_1 [5]),
        .I1(\src_offset_read_reg_1128_reg[4]_1 [10]),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [9]),
        .I3(\src_offset_read_reg_1128_reg[4]_1 [8]),
        .I4(\src_offset_read_reg_1128[4]_i_3__0_n_0 ),
        .O(\ap_CS_fsm_reg[116] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \src_offset_read_reg_1128[4]_i_3__0 
       (.I0(\src_offset_read_reg_1128_reg[4]_1 [13]),
        .I1(\src_offset_read_reg_1128_reg[4]_1 [11]),
        .I2(\src_offset_read_reg_1128_reg[4]_1 [7]),
        .I3(\src_offset_read_reg_1128_reg[4]_1 [6]),
        .O(\src_offset_read_reg_1128[4]_i_3__0_n_0 ));
  FDRE \src_offset_read_reg_1128_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(src_offset_read_reg_1128),
        .Q(src_offset_read_reg_1128_pp0_iter1_reg),
        .R(1'b0));
  FDRE \src_offset_read_reg_1128_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(grp_ClefiaF1Xor_4_fu_1114_dst_offset1),
        .Q(src_offset_read_reg_1128),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_11_reg_1276_reg[4]_0 [0]),
        .Q(or_ln134_9_fu_926_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_11_reg_1276_reg[4]_0 [1]),
        .Q(or_ln134_9_fu_926_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_11_reg_1276_reg[4]_0 [2]),
        .Q(or_ln134_9_fu_926_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_11_reg_1276_reg[4]_0 [3]),
        .Q(or_ln134_9_fu_926_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1250_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_6_reg_1297_reg[4]_0 [0]),
        .Q(or_ln_fu_958_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1250_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_6_reg_1297_reg[4]_0 [1]),
        .Q(or_ln_fu_958_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1250_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_6_reg_1297_reg[4]_0 [2]),
        .Q(or_ln_fu_958_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1250_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_6_reg_1297_reg[4]_0 [3]),
        .Q(or_ln_fu_958_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1250_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_1_fu_836_p3[2]),
        .Q(or_ln_fu_958_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1250_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_1_reg_1234_reg[7]_0 [4]),
        .Q(or_ln_fu_958_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1297_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_6_reg_1297_reg[4]_0 [0]),
        .Q(or_ln134_4_fu_964_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1297_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_6_reg_1297_reg[4]_0 [1]),
        .Q(or_ln134_4_fu_964_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1297_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_6_reg_1297_reg[4]_0 [2]),
        .Q(or_ln134_4_fu_964_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1297_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_6_reg_1297_reg[4]_0 [3]),
        .Q(or_ln134_4_fu_964_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1297_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_1_fu_836_p3[2]),
        .Q(or_ln134_4_fu_964_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1297_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_1_reg_1234_reg[7]_0 [4]),
        .Q(or_ln134_4_fu_964_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1219_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_11_reg_1276_reg[4]_0 [0]),
        .Q(or_ln134_7_fu_920_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1219_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_11_reg_1276_reg[4]_0 [1]),
        .Q(or_ln134_7_fu_920_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1219_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_11_reg_1276_reg[4]_0 [2]),
        .Q(or_ln134_7_fu_920_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1219_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_11_reg_1276_reg[4]_0 [3]),
        .Q(or_ln134_7_fu_920_p3[5]),
        .R(1'b0));
  FDRE \x_3_reg_1229_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_3_reg_1229_reg[7]_0 [0]),
        .Q(x_3_reg_1229[0]),
        .R(1'b0));
  FDRE \x_3_reg_1229_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_3_reg_1229_reg[7]_0 [1]),
        .Q(x_3_reg_1229[1]),
        .R(1'b0));
  FDRE \x_3_reg_1229_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_3_reg_1229_reg[7]_0 [2]),
        .Q(x_3_reg_1229[2]),
        .R(1'b0));
  FDRE \x_3_reg_1229_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_3_reg_1229_reg[7]_0 [3]),
        .Q(x_3_reg_1229[3]),
        .R(1'b0));
  FDRE \x_3_reg_1229_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_3_reg_1229_reg[7]_0 [4]),
        .Q(x_3_reg_1229[4]),
        .R(1'b0));
  FDRE \x_3_reg_1229_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_3_reg_1229_reg[7]_0 [5]),
        .Q(x_3_reg_1229[5]),
        .R(1'b0));
  FDRE \x_3_reg_1229_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_3_reg_1229_reg[7]_0 [6]),
        .Q(x_3_reg_1229[6]),
        .R(1'b0));
  FDRE \x_3_reg_1229_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\x_3_reg_1229_reg[7]_0 [7]),
        .Q(x_3_reg_1229[7]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_1_reg_1234_reg[7]_0 [7]),
        .Q(x_assign_1_reg_1291[0]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_1_reg_1234_reg[7]_0 [0]),
        .Q(x_assign_1_reg_1291[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_1_fu_836_p3[0]),
        .Q(x_assign_1_reg_1291[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_1_fu_836_p3[1]),
        .Q(x_assign_1_reg_1291[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_1_reg_1234_reg[7]_0 [5]),
        .Q(x_assign_1_reg_1291[6]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1291_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\z_1_reg_1234_reg[7]_0 [6]),
        .Q(x_assign_1_reg_1291[7]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1244_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_1_reg_1234_reg[7]_0 [7]),
        .Q(x_assign_3_reg_1244[0]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1244_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_1_reg_1234_reg[7]_0 [0]),
        .Q(x_assign_3_reg_1244[1]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1244_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_1_fu_836_p3[0]),
        .Q(x_assign_3_reg_1244[2]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1244_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_1_fu_836_p3[1]),
        .Q(x_assign_3_reg_1244[3]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1244_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_1_reg_1234_reg[7]_0 [5]),
        .Q(x_assign_3_reg_1244[6]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1244_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\z_1_reg_1234_reg[7]_0 [6]),
        .Q(x_assign_3_reg_1244[7]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_reg_1213[0]),
        .Q(x_assign_4_reg_1213_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_reg_1213[1]),
        .Q(x_assign_4_reg_1213_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_reg_1213[2]),
        .Q(x_assign_4_reg_1213_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_reg_1213[3]),
        .Q(x_assign_4_reg_1213_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_reg_1213[4]),
        .Q(x_assign_4_reg_1213_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_reg_1213[5]),
        .Q(x_assign_4_reg_1213_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_reg_1213[6]),
        .Q(x_assign_4_reg_1213_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_reg_1213[7]),
        .Q(x_assign_4_reg_1213_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[7]),
        .Q(x_assign_4_reg_1213[0]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[0]),
        .Q(x_assign_4_reg_1213[1]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_fu_468_p3[0]),
        .Q(x_assign_4_reg_1213[2]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_fu_468_p3[1]),
        .Q(x_assign_4_reg_1213[3]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_4_fu_468_p3[2]),
        .Q(x_assign_4_reg_1213[4]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[4]),
        .Q(x_assign_4_reg_1213[5]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[5]),
        .Q(x_assign_4_reg_1213[6]),
        .R(1'b0));
  FDRE \x_assign_4_reg_1213_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D[6]),
        .Q(x_assign_4_reg_1213[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1270_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[7]),
        .Q(x_assign_s_reg_1270[0]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1270_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[0]),
        .Q(x_assign_s_reg_1270[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1270_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_4_fu_468_p3[0]),
        .Q(x_assign_s_reg_1270[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1270_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_4_fu_468_p3[1]),
        .Q(x_assign_s_reg_1270[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1270_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_4_fu_468_p3[2]),
        .Q(x_assign_s_reg_1270[4]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1270_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[4]),
        .Q(x_assign_s_reg_1270[5]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1270_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[5]),
        .Q(x_assign_s_reg_1270[6]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1270_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(D[6]),
        .Q(x_assign_s_reg_1270[7]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [0]),
        .Q(x_reg_1168[0]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [1]),
        .Q(x_reg_1168[1]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [2]),
        .Q(x_reg_1168[2]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [3]),
        .Q(x_reg_1168[3]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [4]),
        .Q(x_reg_1168[4]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [5]),
        .Q(x_reg_1168[5]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [6]),
        .Q(x_reg_1168[6]),
        .R(1'b0));
  FDRE \x_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\x_reg_1168_reg[7]_0 [7]),
        .Q(x_reg_1168[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_533_reg_1323[0]_i_1 
       (.I0(x_assign_1_reg_1291[6]),
        .I1(x_assign_3_reg_1244[6]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_533_reg_1323[1]_i_1 
       (.I0(x_assign_1_reg_1291[7]),
        .I1(x_assign_3_reg_1244[7]),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_533_reg_1323[2]_i_1 
       (.I0(or_ln_fu_958_p3[2]),
        .I1(or_ln134_4_fu_964_p3[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_533_reg_1323[3]_i_1 
       (.I0(or_ln_fu_958_p3[3]),
        .I1(or_ln134_4_fu_964_p3[3]),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_533_reg_1323[4]_i_1 
       (.I0(or_ln_fu_958_p3[4]),
        .I1(or_ln134_4_fu_964_p3[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_533_reg_1323[5]_i_1 
       (.I0(or_ln_fu_958_p3[5]),
        .I1(or_ln134_4_fu_964_p3[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_533_reg_1323[6]_i_1 
       (.I0(or_ln134_4_fu_964_p3[6]),
        .I1(or_ln_fu_958_p3[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_533_reg_1323[7]_i_1 
       (.I0(or_ln134_4_fu_964_p3[7]),
        .I1(or_ln_fu_958_p3[7]),
        .O(p_0_in[7]));
  FDRE \xor_ln124_533_reg_1323_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[0]),
        .Q(xor_ln124_533_reg_1323[0]),
        .R(1'b0));
  FDRE \xor_ln124_533_reg_1323_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[1]),
        .Q(xor_ln124_533_reg_1323[1]),
        .R(1'b0));
  FDRE \xor_ln124_533_reg_1323_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[2]),
        .Q(xor_ln124_533_reg_1323[2]),
        .R(1'b0));
  FDRE \xor_ln124_533_reg_1323_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[3]),
        .Q(xor_ln124_533_reg_1323[3]),
        .R(1'b0));
  FDRE \xor_ln124_533_reg_1323_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[4]),
        .Q(xor_ln124_533_reg_1323[4]),
        .R(1'b0));
  FDRE \xor_ln124_533_reg_1323_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[5]),
        .Q(xor_ln124_533_reg_1323[5]),
        .R(1'b0));
  FDRE \xor_ln124_533_reg_1323_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[6]),
        .Q(xor_ln124_533_reg_1323[6]),
        .R(1'b0));
  FDRE \xor_ln124_533_reg_1323_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in[7]),
        .Q(xor_ln124_533_reg_1323[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_537_reg_1317[0]_i_1 
       (.I0(x_assign_4_reg_1213[6]),
        .I1(x_assign_s_reg_1270[6]),
        .O(xor_ln124_537_fu_952_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_537_reg_1317[1]_i_1 
       (.I0(x_assign_4_reg_1213[7]),
        .I1(x_assign_s_reg_1270[7]),
        .O(xor_ln124_537_fu_952_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_537_reg_1317[2]_i_1 
       (.I0(or_ln134_7_fu_920_p3[2]),
        .I1(or_ln134_9_fu_926_p3[2]),
        .O(xor_ln124_537_fu_952_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_537_reg_1317[3]_i_1 
       (.I0(or_ln134_7_fu_920_p3[3]),
        .I1(or_ln134_9_fu_926_p3[3]),
        .O(xor_ln124_537_fu_952_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_537_reg_1317[4]_i_1 
       (.I0(or_ln134_7_fu_920_p3[4]),
        .I1(or_ln134_9_fu_926_p3[4]),
        .O(xor_ln124_537_fu_952_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_537_reg_1317[5]_i_1 
       (.I0(or_ln134_7_fu_920_p3[5]),
        .I1(or_ln134_9_fu_926_p3[5]),
        .O(xor_ln124_537_fu_952_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_537_reg_1317[6]_i_1 
       (.I0(x_assign_4_reg_1213[4]),
        .I1(x_assign_s_reg_1270[4]),
        .O(xor_ln124_537_fu_952_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_537_reg_1317[7]_i_1 
       (.I0(x_assign_4_reg_1213[5]),
        .I1(x_assign_s_reg_1270[5]),
        .O(xor_ln124_537_fu_952_p2[7]));
  FDRE \xor_ln124_537_reg_1317_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_537_fu_952_p2[0]),
        .Q(xor_ln124_537_reg_1317[0]),
        .R(1'b0));
  FDRE \xor_ln124_537_reg_1317_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_537_fu_952_p2[1]),
        .Q(xor_ln124_537_reg_1317[1]),
        .R(1'b0));
  FDRE \xor_ln124_537_reg_1317_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_537_fu_952_p2[2]),
        .Q(xor_ln124_537_reg_1317[2]),
        .R(1'b0));
  FDRE \xor_ln124_537_reg_1317_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_537_fu_952_p2[3]),
        .Q(xor_ln124_537_reg_1317[3]),
        .R(1'b0));
  FDRE \xor_ln124_537_reg_1317_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_537_fu_952_p2[4]),
        .Q(xor_ln124_537_reg_1317[4]),
        .R(1'b0));
  FDRE \xor_ln124_537_reg_1317_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_537_fu_952_p2[5]),
        .Q(xor_ln124_537_reg_1317[5]),
        .R(1'b0));
  FDRE \xor_ln124_537_reg_1317_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_537_fu_952_p2[6]),
        .Q(xor_ln124_537_reg_1317[6]),
        .R(1'b0));
  FDRE \xor_ln124_537_reg_1317_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xor_ln124_537_fu_952_p2[7]),
        .Q(xor_ln124_537_reg_1317[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_1_reg_1234[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ce012_out));
  FDRE \z_1_reg_1234_reg[0] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_1_reg_1234_reg[7]_0 [0]),
        .Q(z_1_reg_1234[0]),
        .R(1'b0));
  FDRE \z_1_reg_1234_reg[1] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_1_reg_1234_reg[7]_0 [1]),
        .Q(z_1_reg_1234[1]),
        .R(1'b0));
  FDRE \z_1_reg_1234_reg[2] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_1_reg_1234_reg[7]_0 [2]),
        .Q(z_1_reg_1234[2]),
        .R(1'b0));
  FDRE \z_1_reg_1234_reg[3] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_1_reg_1234_reg[7]_0 [3]),
        .Q(z_1_reg_1234[3]),
        .R(1'b0));
  FDRE \z_1_reg_1234_reg[4] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_1_reg_1234_reg[7]_0 [4]),
        .Q(z_1_reg_1234[4]),
        .R(1'b0));
  FDRE \z_1_reg_1234_reg[5] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_1_reg_1234_reg[7]_0 [5]),
        .Q(z_1_reg_1234[5]),
        .R(1'b0));
  FDRE \z_1_reg_1234_reg[6] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_1_reg_1234_reg[7]_0 [6]),
        .Q(z_1_reg_1234[6]),
        .R(1'b0));
  FDRE \z_1_reg_1234_reg[7] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(\z_1_reg_1234_reg[7]_0 [7]),
        .Q(z_1_reg_1234[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_2_reg_1260[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_address01));
  FDRE \z_2_reg_1260_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[0]),
        .Q(z_2_reg_1260[0]),
        .R(1'b0));
  FDRE \z_2_reg_1260_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[1]),
        .Q(z_2_reg_1260[1]),
        .R(1'b0));
  FDRE \z_2_reg_1260_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[2]),
        .Q(z_2_reg_1260[2]),
        .R(1'b0));
  FDRE \z_2_reg_1260_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[3]),
        .Q(z_2_reg_1260[3]),
        .R(1'b0));
  FDRE \z_2_reg_1260_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[4]),
        .Q(z_2_reg_1260[4]),
        .R(1'b0));
  FDRE \z_2_reg_1260_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[5]),
        .Q(z_2_reg_1260[5]),
        .R(1'b0));
  FDRE \z_2_reg_1260_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[6]),
        .Q(z_2_reg_1260[6]),
        .R(1'b0));
  FDRE \z_2_reg_1260_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(D[7]),
        .Q(z_2_reg_1260[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_3_reg_1286[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .O(z_3_reg_12860));
  FDRE \z_3_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(z_3_reg_12860),
        .D(\z_1_reg_1234_reg[7]_0 [0]),
        .Q(z_3_reg_1286[0]),
        .R(1'b0));
  FDRE \z_3_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(z_3_reg_12860),
        .D(\z_1_reg_1234_reg[7]_0 [1]),
        .Q(z_3_reg_1286[1]),
        .R(1'b0));
  FDRE \z_3_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(z_3_reg_12860),
        .D(\z_1_reg_1234_reg[7]_0 [2]),
        .Q(z_3_reg_1286[2]),
        .R(1'b0));
  FDRE \z_3_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(z_3_reg_12860),
        .D(\z_1_reg_1234_reg[7]_0 [3]),
        .Q(z_3_reg_1286[3]),
        .R(1'b0));
  FDRE \z_3_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(z_3_reg_12860),
        .D(\z_1_reg_1234_reg[7]_0 [4]),
        .Q(z_3_reg_1286[4]),
        .R(1'b0));
  FDRE \z_3_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(z_3_reg_12860),
        .D(\z_1_reg_1234_reg[7]_0 [5]),
        .Q(z_3_reg_1286[5]),
        .R(1'b0));
  FDRE \z_3_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(z_3_reg_12860),
        .D(\z_1_reg_1234_reg[7]_0 [6]),
        .Q(z_3_reg_1286[6]),
        .R(1'b0));
  FDRE \z_3_reg_1286_reg[7] 
       (.C(ap_clk),
        .CE(z_3_reg_12860),
        .D(\z_1_reg_1234_reg[7]_0 [7]),
        .Q(z_3_reg_1286[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \z_reg_1203[7]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .O(grp_ClefiaF1Xor_4_fu_1114_ap_ready));
  FDRE \z_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_4_fu_1114_ap_ready),
        .D(D[0]),
        .Q(z_reg_1203[0]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_4_fu_1114_ap_ready),
        .D(D[1]),
        .Q(z_reg_1203[1]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_4_fu_1114_ap_ready),
        .D(D[2]),
        .Q(z_reg_1203[2]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_4_fu_1114_ap_ready),
        .D(D[3]),
        .Q(z_reg_1203[3]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_4_fu_1114_ap_ready),
        .D(D[4]),
        .Q(z_reg_1203[4]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_4_fu_1114_ap_ready),
        .D(D[5]),
        .Q(z_reg_1203[5]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_4_fu_1114_ap_ready),
        .D(D[6]),
        .Q(z_reg_1203[6]),
        .R(1'b0));
  FDRE \z_reg_1203_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_4_fu_1114_ap_ready),
        .D(D[7]),
        .Q(z_reg_1203[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn4
   (DIBDI,
    DIADI,
    WEA,
    D,
    \ap_CS_fsm_reg[55] ,
    \ap_CS_fsm_reg[8] ,
    \fin_12_reg_883_reg[7]_0 ,
    grp_ClefiaKeySet128_fu_343_rk_d1,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_return_15_preg_reg[7]_0 ,
    \ap_return_13_preg_reg[7]_0 ,
    \src_11_read_1_reg_933_pp0_iter3_reg_reg[7] ,
    \src_9_read_1_reg_945_pp0_iter3_reg_reg[7] ,
    \fin_3_reg_925_reg[7]_0 ,
    \fin_1_reg_913_reg[7]_0 ,
    \fin_15_reg_901_reg[7]_0 ,
    \fin_14_reg_895_reg[7]_0 ,
    \fin_0_reg_907_reg[7]_0 ,
    \fin_2_reg_919_reg[7]_0 ,
    \src_8_read_1_reg_951_pp0_iter3_reg_reg[7] ,
    \src_10_read_1_reg_939_pp0_iter3_reg_reg[7] ,
    \ap_return_12_preg_reg[7]_0 ,
    \ap_return_14_preg_reg[7]_0 ,
    ap_clk,
    grp_ClefiaKeySet192_fu_331_rk_d0,
    ram_reg,
    grp_ClefiaKeySet256_fu_319_rk_d0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    grp_ClefiaKeySet192_fu_331_rk_d1,
    grp_ClefiaKeySet256_fu_319_rk_d1,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    grp_ClefiaKeySet192_fu_331_rk_ce1,
    ram_reg_16,
    grp_ClefiaKeySet256_fu_319_rk_ce0,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_i_112__3_0,
    ram_reg_i_112__3_1,
    ram_reg_i_112__3_2,
    ram_reg_i_128__4_0,
    ram_reg_i_116__5_0,
    ram_reg_i_116__5_1,
    ram_reg_i_132__3_0,
    ram_reg_i_116__5_2,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_i_124__4_0,
    ram_reg_i_124__4_1,
    ram_reg_i_124__4_2,
    ram_reg_i_128__4_1,
    ram_reg_i_128__4_2,
    ram_reg_i_128__4_3,
    ram_reg_i_132__3_1,
    ram_reg_i_132__3_2,
    ram_reg_i_132__3_3,
    Q,
    ram_reg_i_586_0,
    ram_reg_i_489_0,
    grp_ClefiaGfn4_fu_2035_ap_start_reg,
    ram_reg_i_489_1,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_i_161__5_0,
    ram_reg_i_161__5_1,
    ram_reg_i_145__4_0,
    ram_reg_32,
    ram_reg_i_161__5_2,
    ram_reg_i_577_0,
    ram_reg_i_514_0,
    ram_reg_i_514_1,
    ram_reg_i_514_2,
    ram_reg_i_1420_0,
    ram_reg_i_1275_0,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_i_141__4_0,
    ram_reg_i_154__4_0,
    ram_reg_37,
    ram_reg_38,
    ram_reg_39,
    ram_reg_40,
    ram_reg_i_151__4_0,
    ram_reg_i_151__4_1,
    ram_reg_i_151__4_2,
    ram_reg_41,
    ram_reg_42,
    ram_reg_43,
    ram_reg_i_149__4_0,
    ram_reg_i_149__4_1,
    ram_reg_i_149__4_2,
    ram_reg_44,
    ram_reg_45,
    ram_reg_i_145__4_1,
    ram_reg_i_145__4_2,
    ram_reg_i_145__4_3,
    ram_reg_i_514_3,
    ram_reg_i_1275_1,
    ram_reg_46,
    ram_reg_47,
    ram_reg_48,
    ram_reg_i_141__4_1,
    ram_reg_i_141__4_2,
    ram_reg_49,
    ram_reg_50,
    ram_reg_51,
    ram_reg_52,
    ram_reg_i_140__4_0,
    ram_reg_i_140__4_1,
    ram_reg_i_140__4_2,
    ram_reg_53,
    ram_reg_54,
    ram_reg_55,
    ram_reg_i_136__4_0,
    ram_reg_i_136__4_1,
    ram_reg_i_136__4_2,
    ram_reg_56,
    ram_reg_57,
    ram_reg_58,
    ram_reg_59,
    ram_reg_60,
    ram_reg_i_162__5_0,
    ram_reg_i_162__5_1,
    grp_ClefiaKeySet128_fu_343_ap_start_reg,
    ram_reg_i_162__5_2,
    ram_reg_i_586_1,
    ram_reg_i_103__5_0,
    ram_reg_i_103__5_1,
    ram_reg_i_103__5_2,
    ram_reg_i_429_0,
    ram_reg_i_404_0,
    ram_reg_i_429_1,
    ram_reg_i_107__5_0,
    ram_reg_61,
    ram_reg_62,
    ram_reg_63,
    ram_reg_64,
    ram_reg_65,
    ram_reg_66,
    ram_reg_67,
    ram_reg_68,
    ram_reg_69,
    ram_reg_i_461_0,
    ram_reg_i_461_1,
    ram_reg_i_119__5_0,
    ram_reg_70,
    ram_reg_i_119__5_1,
    ram_reg_i_119__5_2,
    ram_reg_71,
    ram_reg_72,
    ram_reg_73,
    ram_reg_74,
    ram_reg_75,
    ram_reg_76,
    ram_reg_77,
    ram_reg_78,
    ram_reg_79,
    ram_reg_80,
    ram_reg_81,
    ram_reg_82,
    ram_reg_i_532_0,
    ap_rst_n_inv);
  output [5:0]DIBDI;
  output [5:0]DIADI;
  output [0:0]WEA;
  output [7:0]D;
  output [1:0]\ap_CS_fsm_reg[55] ;
  output [1:0]\ap_CS_fsm_reg[8] ;
  output [7:0]\fin_12_reg_883_reg[7]_0 ;
  output [1:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  output \ap_CS_fsm_reg[7]_0 ;
  output [7:0]\ap_return_15_preg_reg[7]_0 ;
  output [7:0]\ap_return_13_preg_reg[7]_0 ;
  output [7:0]\src_11_read_1_reg_933_pp0_iter3_reg_reg[7] ;
  output [7:0]\src_9_read_1_reg_945_pp0_iter3_reg_reg[7] ;
  output [7:0]\fin_3_reg_925_reg[7]_0 ;
  output [7:0]\fin_1_reg_913_reg[7]_0 ;
  output [7:0]\fin_15_reg_901_reg[7]_0 ;
  output [7:0]\fin_14_reg_895_reg[7]_0 ;
  output [7:0]\fin_0_reg_907_reg[7]_0 ;
  output [7:0]\fin_2_reg_919_reg[7]_0 ;
  output [7:0]\src_8_read_1_reg_951_pp0_iter3_reg_reg[7] ;
  output [7:0]\src_10_read_1_reg_939_pp0_iter3_reg_reg[7] ;
  output [7:0]\ap_return_12_preg_reg[7]_0 ;
  output [7:0]\ap_return_14_preg_reg[7]_0 ;
  input ap_clk;
  input [2:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  input ram_reg;
  input [2:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input [5:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  input [5:0]grp_ClefiaKeySet256_fu_319_rk_d1;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input grp_ClefiaKeySet192_fu_331_rk_ce1;
  input ram_reg_16;
  input grp_ClefiaKeySet256_fu_319_rk_ce0;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_i_112__3_0;
  input ram_reg_i_112__3_1;
  input ram_reg_i_112__3_2;
  input ram_reg_i_128__4_0;
  input ram_reg_i_116__5_0;
  input ram_reg_i_116__5_1;
  input ram_reg_i_132__3_0;
  input ram_reg_i_116__5_2;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_i_124__4_0;
  input ram_reg_i_124__4_1;
  input ram_reg_i_124__4_2;
  input ram_reg_i_128__4_1;
  input ram_reg_i_128__4_2;
  input ram_reg_i_128__4_3;
  input ram_reg_i_132__3_1;
  input ram_reg_i_132__3_2;
  input ram_reg_i_132__3_3;
  input [7:0]Q;
  input [9:0]ram_reg_i_586_0;
  input ram_reg_i_489_0;
  input grp_ClefiaGfn4_fu_2035_ap_start_reg;
  input ram_reg_i_489_1;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_i_161__5_0;
  input ram_reg_i_161__5_1;
  input ram_reg_i_145__4_0;
  input ram_reg_32;
  input ram_reg_i_161__5_2;
  input ram_reg_i_577_0;
  input [1:0]ram_reg_i_514_0;
  input ram_reg_i_514_1;
  input [1:0]ram_reg_i_514_2;
  input ram_reg_i_1420_0;
  input ram_reg_i_1275_0;
  input ram_reg_33;
  input ram_reg_34;
  input ram_reg_35;
  input ram_reg_36;
  input ram_reg_i_141__4_0;
  input ram_reg_i_154__4_0;
  input ram_reg_37;
  input ram_reg_38;
  input ram_reg_39;
  input ram_reg_40;
  input ram_reg_i_151__4_0;
  input ram_reg_i_151__4_1;
  input ram_reg_i_151__4_2;
  input ram_reg_41;
  input ram_reg_42;
  input ram_reg_43;
  input ram_reg_i_149__4_0;
  input ram_reg_i_149__4_1;
  input ram_reg_i_149__4_2;
  input ram_reg_44;
  input ram_reg_45;
  input ram_reg_i_145__4_1;
  input ram_reg_i_145__4_2;
  input ram_reg_i_145__4_3;
  input ram_reg_i_514_3;
  input ram_reg_i_1275_1;
  input ram_reg_46;
  input ram_reg_47;
  input ram_reg_48;
  input ram_reg_i_141__4_1;
  input ram_reg_i_141__4_2;
  input ram_reg_49;
  input ram_reg_50;
  input ram_reg_51;
  input ram_reg_52;
  input ram_reg_i_140__4_0;
  input ram_reg_i_140__4_1;
  input ram_reg_i_140__4_2;
  input ram_reg_53;
  input ram_reg_54;
  input ram_reg_55;
  input ram_reg_i_136__4_0;
  input ram_reg_i_136__4_1;
  input ram_reg_i_136__4_2;
  input ram_reg_56;
  input ram_reg_57;
  input ram_reg_58;
  input ram_reg_59;
  input ram_reg_60;
  input ram_reg_i_162__5_0;
  input ram_reg_i_162__5_1;
  input grp_ClefiaKeySet128_fu_343_ap_start_reg;
  input ram_reg_i_162__5_2;
  input ram_reg_i_586_1;
  input ram_reg_i_103__5_0;
  input ram_reg_i_103__5_1;
  input ram_reg_i_103__5_2;
  input ram_reg_i_429_0;
  input ram_reg_i_404_0;
  input ram_reg_i_429_1;
  input ram_reg_i_107__5_0;
  input ram_reg_61;
  input ram_reg_62;
  input ram_reg_63;
  input ram_reg_64;
  input ram_reg_65;
  input ram_reg_66;
  input ram_reg_67;
  input ram_reg_68;
  input ram_reg_69;
  input ram_reg_i_461_0;
  input ram_reg_i_461_1;
  input ram_reg_i_119__5_0;
  input ram_reg_70;
  input ram_reg_i_119__5_1;
  input ram_reg_i_119__5_2;
  input ram_reg_71;
  input ram_reg_72;
  input ram_reg_73;
  input ram_reg_74;
  input ram_reg_75;
  input ram_reg_76;
  input ram_reg_77;
  input ram_reg_78;
  input ram_reg_79;
  input ram_reg_80;
  input ram_reg_81;
  input ram_reg_82;
  input ram_reg_i_532_0;
  input ap_rst_n_inv;

  wire [7:0]D;
  wire [5:0]DIADI;
  wire [5:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [3:0]add_ln188_fu_375_p2;
  wire [6:3]add_ln196_fu_413_p2;
  wire [1:0]\ap_CS_fsm_reg[55] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]ap_return_0_preg;
  wire [7:0]ap_return_10_preg;
  wire [7:0]ap_return_11_preg;
  wire [7:0]ap_return_12_preg;
  wire [7:0]\ap_return_12_preg_reg[7]_0 ;
  wire [7:0]ap_return_13_preg;
  wire [7:0]\ap_return_13_preg_reg[7]_0 ;
  wire [7:0]ap_return_14_preg;
  wire [7:0]\ap_return_14_preg_reg[7]_0 ;
  wire [7:0]ap_return_15_preg;
  wire [7:0]\ap_return_15_preg_reg[7]_0 ;
  wire [7:0]ap_return_1_preg;
  wire [7:0]ap_return_2_preg;
  wire [7:0]ap_return_3_preg;
  wire [7:0]ap_return_4_preg;
  wire [7:0]ap_return_5_preg;
  wire [7:0]ap_return_6_preg;
  wire [7:0]ap_return_7_preg;
  wire [7:0]ap_return_8_preg;
  wire [7:0]ap_return_9_preg;
  wire ap_rst_n_inv;
  wire con128_ce0;
  wire [3:0]dec51_in_fu_70_reg;
  wire \fin_0_0_fu_74[7]_i_2_n_0 ;
  wire \fin_0_0_fu_74_reg_n_0_[0] ;
  wire \fin_0_0_fu_74_reg_n_0_[1] ;
  wire \fin_0_0_fu_74_reg_n_0_[2] ;
  wire \fin_0_0_fu_74_reg_n_0_[3] ;
  wire \fin_0_0_fu_74_reg_n_0_[4] ;
  wire \fin_0_0_fu_74_reg_n_0_[5] ;
  wire \fin_0_0_fu_74_reg_n_0_[6] ;
  wire \fin_0_0_fu_74_reg_n_0_[7] ;
  wire [7:0]fin_0_reg_907;
  wire [7:0]\fin_0_reg_907_reg[7]_0 ;
  wire [7:0]fin_10_0_fu_114;
  wire [7:0]fin_11_0_fu_118;
  wire [7:0]fin_12_0_fu_122;
  wire [7:0]fin_12_reg_883;
  wire [7:0]\fin_12_reg_883_reg[7]_0 ;
  wire [7:0]fin_13_0_fu_126;
  wire [7:0]fin_13_reg_889;
  wire [7:0]fin_14_0_fu_130;
  wire [7:0]fin_14_reg_895;
  wire [7:0]\fin_14_reg_895_reg[7]_0 ;
  wire [7:0]fin_15_0_fu_134;
  wire [7:0]fin_15_reg_901;
  wire [7:0]\fin_15_reg_901_reg[7]_0 ;
  wire [7:0]fin_1_0_fu_78;
  wire [7:0]fin_1_reg_913;
  wire [7:0]\fin_1_reg_913_reg[7]_0 ;
  wire [7:0]fin_2_0_fu_82;
  wire [7:0]fin_2_reg_919;
  wire [7:0]\fin_2_reg_919_reg[7]_0 ;
  wire [7:0]fin_3_0_fu_86;
  wire [7:0]fin_3_reg_925;
  wire [7:0]\fin_3_reg_925_reg[7]_0 ;
  wire [7:0]fin_4_0_fu_90;
  wire [7:0]fin_5_0_fu_94;
  wire [7:0]fin_6_0_fu_98;
  wire [7:0]fin_7_0_fu_102;
  wire [7:0]fin_8_0_fu_106;
  wire [7:0]fin_9_0_fu_110;
  wire [7:0]grp_ClefiaF0Xor_126_fu_138_ap_return_4;
  wire [7:0]grp_ClefiaF0Xor_126_fu_138_ap_return_5;
  wire [7:0]grp_ClefiaF0Xor_126_fu_138_ap_return_6;
  wire [7:0]grp_ClefiaF0Xor_126_fu_138_ap_return_7;
  wire grp_ClefiaF0Xor_126_fu_138_ap_start_reg;
  wire grp_ClefiaF0Xor_126_fu_138_n_2;
  wire grp_ClefiaF0Xor_126_fu_138_n_3;
  wire grp_ClefiaF0Xor_126_fu_138_n_4;
  wire grp_ClefiaF0Xor_126_fu_138_n_5;
  wire [7:0]grp_ClefiaF1Xor_2_fu_157_ap_return_4;
  wire [7:0]grp_ClefiaF1Xor_2_fu_157_ap_return_5;
  wire [7:0]grp_ClefiaF1Xor_2_fu_157_ap_return_6;
  wire [7:0]grp_ClefiaF1Xor_2_fu_157_ap_return_7;
  wire grp_ClefiaF1Xor_2_fu_157_ap_start_reg;
  wire grp_ClefiaGfn4_fu_2035_ap_ready;
  wire grp_ClefiaGfn4_fu_2035_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_343_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_343_rk_ce1;
  wire [5:2]grp_ClefiaKeySet128_fu_343_rk_d0;
  wire [1:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  wire grp_ClefiaKeySet192_fu_331_rk_ce1;
  wire [2:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  wire [5:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  wire grp_ClefiaKeySet256_fu_319_rk_ce0;
  wire [2:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  wire [5:0]grp_ClefiaKeySet256_fu_319_rk_d1;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire ram_reg_40;
  wire ram_reg_41;
  wire ram_reg_42;
  wire ram_reg_43;
  wire ram_reg_44;
  wire ram_reg_45;
  wire ram_reg_46;
  wire ram_reg_47;
  wire ram_reg_48;
  wire ram_reg_49;
  wire ram_reg_5;
  wire ram_reg_50;
  wire ram_reg_51;
  wire ram_reg_52;
  wire ram_reg_53;
  wire ram_reg_54;
  wire ram_reg_55;
  wire ram_reg_56;
  wire ram_reg_57;
  wire ram_reg_58;
  wire ram_reg_59;
  wire ram_reg_6;
  wire ram_reg_60;
  wire ram_reg_61;
  wire ram_reg_62;
  wire ram_reg_63;
  wire ram_reg_64;
  wire ram_reg_65;
  wire ram_reg_66;
  wire ram_reg_67;
  wire ram_reg_68;
  wire ram_reg_69;
  wire ram_reg_7;
  wire ram_reg_70;
  wire ram_reg_71;
  wire ram_reg_72;
  wire ram_reg_73;
  wire ram_reg_74;
  wire ram_reg_75;
  wire ram_reg_76;
  wire ram_reg_77;
  wire ram_reg_78;
  wire ram_reg_79;
  wire ram_reg_8;
  wire ram_reg_80;
  wire ram_reg_81;
  wire ram_reg_82;
  wire ram_reg_9;
  wire ram_reg_i_1037_n_0;
  wire ram_reg_i_103__5_0;
  wire ram_reg_i_103__5_1;
  wire ram_reg_i_103__5_2;
  wire ram_reg_i_103__5_n_0;
  wire ram_reg_i_1071_n_0;
  wire ram_reg_i_107__5_0;
  wire ram_reg_i_107__5_n_0;
  wire ram_reg_i_1110_n_0;
  wire ram_reg_i_112__3_0;
  wire ram_reg_i_112__3_1;
  wire ram_reg_i_112__3_2;
  wire ram_reg_i_112__3_n_0;
  wire ram_reg_i_1154_n_0;
  wire ram_reg_i_116__5_0;
  wire ram_reg_i_116__5_1;
  wire ram_reg_i_116__5_2;
  wire ram_reg_i_1191_n_0;
  wire ram_reg_i_119__5_0;
  wire ram_reg_i_119__5_1;
  wire ram_reg_i_119__5_2;
  wire ram_reg_i_119__5_n_0;
  wire ram_reg_i_1219_n_0;
  wire ram_reg_i_124__4_0;
  wire ram_reg_i_124__4_1;
  wire ram_reg_i_124__4_2;
  wire ram_reg_i_124__4_n_0;
  wire ram_reg_i_1275_0;
  wire ram_reg_i_1275_1;
  wire ram_reg_i_1275_n_0;
  wire ram_reg_i_128__4_0;
  wire ram_reg_i_128__4_1;
  wire ram_reg_i_128__4_2;
  wire ram_reg_i_128__4_3;
  wire ram_reg_i_128__4_n_0;
  wire ram_reg_i_1319_n_0;
  wire ram_reg_i_1328_n_0;
  wire ram_reg_i_132__3_0;
  wire ram_reg_i_132__3_1;
  wire ram_reg_i_132__3_2;
  wire ram_reg_i_132__3_3;
  wire ram_reg_i_1367_n_0;
  wire ram_reg_i_136__4_0;
  wire ram_reg_i_136__4_1;
  wire ram_reg_i_136__4_2;
  wire ram_reg_i_140__4_0;
  wire ram_reg_i_140__4_1;
  wire ram_reg_i_140__4_2;
  wire ram_reg_i_141__4_0;
  wire ram_reg_i_141__4_1;
  wire ram_reg_i_141__4_2;
  wire ram_reg_i_1420_0;
  wire ram_reg_i_1420_n_0;
  wire ram_reg_i_1431_n_0;
  wire ram_reg_i_145__4_0;
  wire ram_reg_i_145__4_1;
  wire ram_reg_i_145__4_2;
  wire ram_reg_i_145__4_3;
  wire ram_reg_i_145__4_n_0;
  wire ram_reg_i_149__4_0;
  wire ram_reg_i_149__4_1;
  wire ram_reg_i_149__4_2;
  wire ram_reg_i_149__4_n_0;
  wire ram_reg_i_151__4_0;
  wire ram_reg_i_151__4_1;
  wire ram_reg_i_151__4_2;
  wire ram_reg_i_154__4_0;
  wire ram_reg_i_154__4_n_0;
  wire ram_reg_i_161__5_0;
  wire ram_reg_i_161__5_1;
  wire ram_reg_i_161__5_2;
  wire ram_reg_i_161__5_n_0;
  wire ram_reg_i_162__5_0;
  wire ram_reg_i_162__5_1;
  wire ram_reg_i_162__5_2;
  wire ram_reg_i_2098_n_0;
  wire ram_reg_i_2256_n_0;
  wire ram_reg_i_331_n_0;
  wire ram_reg_i_349_n_0;
  wire ram_reg_i_376_n_0;
  wire ram_reg_i_393_n_0;
  wire ram_reg_i_404_0;
  wire ram_reg_i_404_n_0;
  wire ram_reg_i_429_0;
  wire ram_reg_i_429_1;
  wire ram_reg_i_429_n_0;
  wire ram_reg_i_443_n_0;
  wire ram_reg_i_461_0;
  wire ram_reg_i_461_1;
  wire ram_reg_i_461_n_0;
  wire ram_reg_i_477_n_0;
  wire ram_reg_i_489_0;
  wire ram_reg_i_489_1;
  wire ram_reg_i_489_n_0;
  wire ram_reg_i_497_n_0;
  wire [1:0]ram_reg_i_514_0;
  wire ram_reg_i_514_1;
  wire [1:0]ram_reg_i_514_2;
  wire ram_reg_i_514_3;
  wire ram_reg_i_514_n_0;
  wire ram_reg_i_532_0;
  wire ram_reg_i_532_n_0;
  wire ram_reg_i_538_n_0;
  wire ram_reg_i_549_n_0;
  wire ram_reg_i_577_0;
  wire ram_reg_i_577_n_0;
  wire [9:0]ram_reg_i_586_0;
  wire ram_reg_i_586_1;
  wire ram_reg_i_586_n_0;
  wire ram_reg_i_820_n_0;
  wire ram_reg_i_916_n_0;
  wire ram_reg_i_957_n_0;
  wire ram_reg_i_987_n_0;
  wire [7:0]rk_load_4_reg_840;
  wire [7:0]rk_load_5_reg_825;
  wire [7:0]rk_load_6_reg_830;
  wire [7:0]rk_load_reg_835;
  wire [6:3]rk_offset;
  wire [7:0]src_0_read_1_reg_799_pp0_iter3_reg;
  wire [7:0]src_10_read_1_reg_939_pp0_iter3_reg;
  wire [7:0]\src_10_read_1_reg_939_pp0_iter3_reg_reg[7] ;
  wire [7:0]src_11_read_1_reg_933_pp0_iter3_reg;
  wire [7:0]\src_11_read_1_reg_933_pp0_iter3_reg_reg[7] ;
  wire [7:0]src_1_read_1_reg_793_pp0_iter3_reg;
  wire [7:0]src_2_read_1_reg_787_pp0_iter3_reg;
  wire [7:0]src_3_read_1_reg_781_pp0_iter3_reg;
  wire [7:0]src_8_read_1_reg_951_pp0_iter3_reg;
  wire [7:0]\src_8_read_1_reg_951_pp0_iter3_reg_reg[7] ;
  wire [7:0]src_9_read_1_reg_945_pp0_iter3_reg;
  wire [7:0]\src_9_read_1_reg_945_pp0_iter3_reg_reg[7] ;

  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__19 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaGfn4_fu_2035_ap_start_reg),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I3(ap_CS_fsm_state8),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1__19 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaGfn4_fu_2035_ap_start_reg),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I3(ap_CS_fsm_state8),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ram_reg_i_586_0[2]),
        .I1(grp_ClefiaGfn4_fu_2035_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I4(ram_reg_i_586_0[3]),
        .O(\ap_CS_fsm_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ram_reg_i_586_0[3]),
        .I1(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaGfn4_fu_2035_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] [1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(dec51_in_fu_70_reg[1]),
        .I2(dec51_in_fu_70_reg[0]),
        .I3(dec51_in_fu_70_reg[3]),
        .I4(dec51_in_fu_70_reg[2]),
        .O(grp_ClefiaGfn4_fu_2035_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_12_reg_883[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_12_reg_883[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_12_reg_883[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_12_reg_883[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_12_reg_883[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_12_reg_883[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_12_reg_883[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_12_reg_883[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[0]),
        .Q(ap_return_10_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[1]),
        .Q(ap_return_10_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[2]),
        .Q(ap_return_10_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[3]),
        .Q(ap_return_10_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[4]),
        .Q(ap_return_10_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[5]),
        .Q(ap_return_10_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[6]),
        .Q(ap_return_10_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[7]),
        .Q(ap_return_10_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[0]),
        .Q(ap_return_11_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[1]),
        .Q(ap_return_11_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[2]),
        .Q(ap_return_11_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[3]),
        .Q(ap_return_11_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[4]),
        .Q(ap_return_11_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[5]),
        .Q(ap_return_11_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[6]),
        .Q(ap_return_11_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[7]),
        .Q(ap_return_11_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[0]),
        .Q(ap_return_12_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[1]),
        .Q(ap_return_12_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[2]),
        .Q(ap_return_12_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[3]),
        .Q(ap_return_12_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[4]),
        .Q(ap_return_12_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[5]),
        .Q(ap_return_12_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[6]),
        .Q(ap_return_12_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[7]),
        .Q(ap_return_12_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[0]),
        .Q(ap_return_13_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[1]),
        .Q(ap_return_13_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[2]),
        .Q(ap_return_13_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[3]),
        .Q(ap_return_13_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[4]),
        .Q(ap_return_13_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[5]),
        .Q(ap_return_13_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[6]),
        .Q(ap_return_13_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[7]),
        .Q(ap_return_13_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[0]),
        .Q(ap_return_14_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[1]),
        .Q(ap_return_14_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[2]),
        .Q(ap_return_14_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[3]),
        .Q(ap_return_14_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[4]),
        .Q(ap_return_14_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[5]),
        .Q(ap_return_14_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[6]),
        .Q(ap_return_14_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[7]),
        .Q(ap_return_14_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[0]),
        .Q(ap_return_15_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[1]),
        .Q(ap_return_15_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[2]),
        .Q(ap_return_15_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[3]),
        .Q(ap_return_15_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[4]),
        .Q(ap_return_15_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[5]),
        .Q(ap_return_15_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[6]),
        .Q(ap_return_15_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[7]),
        .Q(ap_return_15_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_13_reg_889[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_13_reg_889[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_13_reg_889[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_13_reg_889[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_13_reg_889[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_13_reg_889[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_13_reg_889[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_13_reg_889[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_14_reg_895[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_14_reg_895[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_14_reg_895[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_14_reg_895[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_14_reg_895[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_14_reg_895[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_14_reg_895[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_14_reg_895[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_15_reg_901[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_15_reg_901[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_15_reg_901[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_15_reg_901[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_15_reg_901[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_15_reg_901[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_15_reg_901[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_15_reg_901[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_0_reg_907[0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_0_reg_907[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_0_reg_907[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_0_reg_907[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_0_reg_907[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_0_reg_907[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_0_reg_907[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_0_reg_907[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_1_reg_913[0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_1_reg_913[1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_1_reg_913[2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_1_reg_913[3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_1_reg_913[4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_1_reg_913[5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_1_reg_913[6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_1_reg_913[7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_2_reg_919[0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_2_reg_919[1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_2_reg_919[2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_2_reg_919[3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_2_reg_919[4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_2_reg_919[5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_2_reg_919[6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_2_reg_919[7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_3_reg_925[0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_3_reg_925[1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_3_reg_925[2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_3_reg_925[3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_3_reg_925[4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_3_reg_925[5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_3_reg_925[6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(fin_3_reg_925[7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[0]),
        .Q(ap_return_8_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[1]),
        .Q(ap_return_8_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[2]),
        .Q(ap_return_8_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[3]),
        .Q(ap_return_8_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[4]),
        .Q(ap_return_8_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[5]),
        .Q(ap_return_8_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[6]),
        .Q(ap_return_8_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[7]),
        .Q(ap_return_8_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[0]),
        .Q(ap_return_9_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[1]),
        .Q(ap_return_9_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[2]),
        .Q(ap_return_9_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[3]),
        .Q(ap_return_9_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[4]),
        .Q(ap_return_9_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[5]),
        .Q(ap_return_9_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[6]),
        .Q(ap_return_9_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaGfn4_fu_2035_ap_ready),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[7]),
        .Q(ap_return_9_preg[7]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R con128_U
       (.ADDRARDADDR({grp_ClefiaF0Xor_126_fu_138_n_2,grp_ClefiaF0Xor_126_fu_138_n_3,grp_ClefiaF0Xor_126_fu_138_n_4,grp_ClefiaF0Xor_126_fu_138_n_5}),
        .DOADO(rk_load_reg_835),
        .DOBDO(rk_load_5_reg_825),
        .Q(rk_offset),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .con128_ce0(con128_ce0),
        .grp_ClefiaF0Xor_126_fu_138_ap_start_reg(grp_ClefiaF0Xor_126_fu_138_ap_start_reg),
        .q0_reg_0(rk_load_4_reg_840),
        .q0_reg_1(rk_load_6_reg_830),
        .q0_reg_2({\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state4,ap_CS_fsm_state3}));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dec51_in_fu_70[0]_i_1 
       (.I0(dec51_in_fu_70_reg[0]),
        .O(add_ln188_fu_375_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \dec51_in_fu_70[1]_i_1 
       (.I0(dec51_in_fu_70_reg[1]),
        .I1(dec51_in_fu_70_reg[0]),
        .O(add_ln188_fu_375_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \dec51_in_fu_70[2]_i_1 
       (.I0(dec51_in_fu_70_reg[2]),
        .I1(dec51_in_fu_70_reg[0]),
        .I2(dec51_in_fu_70_reg[1]),
        .O(add_ln188_fu_375_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \dec51_in_fu_70[3]_i_1 
       (.I0(dec51_in_fu_70_reg[3]),
        .I1(dec51_in_fu_70_reg[1]),
        .I2(dec51_in_fu_70_reg[0]),
        .I3(dec51_in_fu_70_reg[2]),
        .O(add_ln188_fu_375_p2[3]));
  FDRE \dec51_in_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(add_ln188_fu_375_p2[0]),
        .Q(dec51_in_fu_70_reg[0]),
        .R(ap_NS_fsm1));
  FDRE \dec51_in_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(add_ln188_fu_375_p2[1]),
        .Q(dec51_in_fu_70_reg[1]),
        .R(ap_NS_fsm1));
  FDSE \dec51_in_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(add_ln188_fu_375_p2[2]),
        .Q(dec51_in_fu_70_reg[2]),
        .S(ap_NS_fsm1));
  FDSE \dec51_in_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(add_ln188_fu_375_p2[3]),
        .Q(dec51_in_fu_70_reg[3]),
        .S(ap_NS_fsm1));
  LUT2 #(
    .INIT(4'h8)) 
    \fin_0_0_fu_74[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaGfn4_fu_2035_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \fin_0_0_fu_74[7]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(dec51_in_fu_70_reg[1]),
        .I2(dec51_in_fu_70_reg[0]),
        .I3(dec51_in_fu_70_reg[3]),
        .I4(dec51_in_fu_70_reg[2]),
        .O(\fin_0_0_fu_74[7]_i_2_n_0 ));
  FDSE \fin_0_0_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_0_reg_907[0]),
        .Q(\fin_0_0_fu_74_reg_n_0_[0] ),
        .S(ap_NS_fsm1));
  FDSE \fin_0_0_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_0_reg_907[1]),
        .Q(\fin_0_0_fu_74_reg_n_0_[1] ),
        .S(ap_NS_fsm1));
  FDSE \fin_0_0_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_0_reg_907[2]),
        .Q(\fin_0_0_fu_74_reg_n_0_[2] ),
        .S(ap_NS_fsm1));
  FDSE \fin_0_0_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_0_reg_907[3]),
        .Q(\fin_0_0_fu_74_reg_n_0_[3] ),
        .S(ap_NS_fsm1));
  FDSE \fin_0_0_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_0_reg_907[4]),
        .Q(\fin_0_0_fu_74_reg_n_0_[4] ),
        .S(ap_NS_fsm1));
  FDSE \fin_0_0_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_0_reg_907[5]),
        .Q(\fin_0_0_fu_74_reg_n_0_[5] ),
        .S(ap_NS_fsm1));
  FDSE \fin_0_0_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_0_reg_907[6]),
        .Q(\fin_0_0_fu_74_reg_n_0_[6] ),
        .S(ap_NS_fsm1));
  FDSE \fin_0_0_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_0_reg_907[7]),
        .Q(\fin_0_0_fu_74_reg_n_0_[7] ),
        .S(ap_NS_fsm1));
  FDRE \fin_0_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4[0]),
        .Q(fin_0_reg_907[0]),
        .R(1'b0));
  FDRE \fin_0_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4[1]),
        .Q(fin_0_reg_907[1]),
        .R(1'b0));
  FDRE \fin_0_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4[2]),
        .Q(fin_0_reg_907[2]),
        .R(1'b0));
  FDRE \fin_0_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4[3]),
        .Q(fin_0_reg_907[3]),
        .R(1'b0));
  FDRE \fin_0_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4[4]),
        .Q(fin_0_reg_907[4]),
        .R(1'b0));
  FDRE \fin_0_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4[5]),
        .Q(fin_0_reg_907[5]),
        .R(1'b0));
  FDRE \fin_0_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4[6]),
        .Q(fin_0_reg_907[6]),
        .R(1'b0));
  FDRE \fin_0_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4[7]),
        .Q(fin_0_reg_907[7]),
        .R(1'b0));
  FDSE \fin_10_0_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[0]),
        .Q(fin_10_0_fu_114[0]),
        .S(ap_NS_fsm1));
  FDRE \fin_10_0_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[1]),
        .Q(fin_10_0_fu_114[1]),
        .R(ap_NS_fsm1));
  FDSE \fin_10_0_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[2]),
        .Q(fin_10_0_fu_114[2]),
        .S(ap_NS_fsm1));
  FDRE \fin_10_0_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[3]),
        .Q(fin_10_0_fu_114[3]),
        .R(ap_NS_fsm1));
  FDSE \fin_10_0_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[4]),
        .Q(fin_10_0_fu_114[4]),
        .S(ap_NS_fsm1));
  FDRE \fin_10_0_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[5]),
        .Q(fin_10_0_fu_114[5]),
        .R(ap_NS_fsm1));
  FDSE \fin_10_0_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[6]),
        .Q(fin_10_0_fu_114[6]),
        .S(ap_NS_fsm1));
  FDRE \fin_10_0_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_6[7]),
        .Q(fin_10_0_fu_114[7]),
        .R(ap_NS_fsm1));
  FDRE \fin_11_0_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[0]),
        .Q(fin_11_0_fu_118[0]),
        .R(ap_NS_fsm1));
  FDRE \fin_11_0_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[1]),
        .Q(fin_11_0_fu_118[1]),
        .R(ap_NS_fsm1));
  FDSE \fin_11_0_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[2]),
        .Q(fin_11_0_fu_118[2]),
        .S(ap_NS_fsm1));
  FDRE \fin_11_0_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[3]),
        .Q(fin_11_0_fu_118[3]),
        .R(ap_NS_fsm1));
  FDRE \fin_11_0_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[4]),
        .Q(fin_11_0_fu_118[4]),
        .R(ap_NS_fsm1));
  FDRE \fin_11_0_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[5]),
        .Q(fin_11_0_fu_118[5]),
        .R(ap_NS_fsm1));
  FDSE \fin_11_0_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[6]),
        .Q(fin_11_0_fu_118[6]),
        .S(ap_NS_fsm1));
  FDRE \fin_11_0_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_7[7]),
        .Q(fin_11_0_fu_118[7]),
        .R(ap_NS_fsm1));
  FDSE \fin_12_0_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_12_reg_883[0]),
        .Q(fin_12_0_fu_122[0]),
        .S(ap_NS_fsm1));
  FDSE \fin_12_0_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_12_reg_883[1]),
        .Q(fin_12_0_fu_122[1]),
        .S(ap_NS_fsm1));
  FDRE \fin_12_0_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_12_reg_883[2]),
        .Q(fin_12_0_fu_122[2]),
        .R(ap_NS_fsm1));
  FDRE \fin_12_0_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_12_reg_883[3]),
        .Q(fin_12_0_fu_122[3]),
        .R(ap_NS_fsm1));
  FDSE \fin_12_0_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_12_reg_883[4]),
        .Q(fin_12_0_fu_122[4]),
        .S(ap_NS_fsm1));
  FDSE \fin_12_0_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_12_reg_883[5]),
        .Q(fin_12_0_fu_122[5]),
        .S(ap_NS_fsm1));
  FDRE \fin_12_0_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_12_reg_883[6]),
        .Q(fin_12_0_fu_122[6]),
        .R(ap_NS_fsm1));
  FDRE \fin_12_0_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_12_reg_883[7]),
        .Q(fin_12_0_fu_122[7]),
        .R(ap_NS_fsm1));
  FDRE \fin_12_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_1_reg_799_pp0_iter3_reg[0]),
        .Q(fin_12_reg_883[0]),
        .R(1'b0));
  FDRE \fin_12_reg_883_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_1_reg_799_pp0_iter3_reg[1]),
        .Q(fin_12_reg_883[1]),
        .R(1'b0));
  FDRE \fin_12_reg_883_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_1_reg_799_pp0_iter3_reg[2]),
        .Q(fin_12_reg_883[2]),
        .R(1'b0));
  FDRE \fin_12_reg_883_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_1_reg_799_pp0_iter3_reg[3]),
        .Q(fin_12_reg_883[3]),
        .R(1'b0));
  FDRE \fin_12_reg_883_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_1_reg_799_pp0_iter3_reg[4]),
        .Q(fin_12_reg_883[4]),
        .R(1'b0));
  FDRE \fin_12_reg_883_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_1_reg_799_pp0_iter3_reg[5]),
        .Q(fin_12_reg_883[5]),
        .R(1'b0));
  FDRE \fin_12_reg_883_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_1_reg_799_pp0_iter3_reg[6]),
        .Q(fin_12_reg_883[6]),
        .R(1'b0));
  FDRE \fin_12_reg_883_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_1_reg_799_pp0_iter3_reg[7]),
        .Q(fin_12_reg_883[7]),
        .R(1'b0));
  FDRE \fin_13_0_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_13_reg_889[0]),
        .Q(fin_13_0_fu_126[0]),
        .R(ap_NS_fsm1));
  FDSE \fin_13_0_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_13_reg_889[1]),
        .Q(fin_13_0_fu_126[1]),
        .S(ap_NS_fsm1));
  FDRE \fin_13_0_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_13_reg_889[2]),
        .Q(fin_13_0_fu_126[2]),
        .R(ap_NS_fsm1));
  FDRE \fin_13_0_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_13_reg_889[3]),
        .Q(fin_13_0_fu_126[3]),
        .R(ap_NS_fsm1));
  FDRE \fin_13_0_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_13_reg_889[4]),
        .Q(fin_13_0_fu_126[4]),
        .R(ap_NS_fsm1));
  FDSE \fin_13_0_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_13_reg_889[5]),
        .Q(fin_13_0_fu_126[5]),
        .S(ap_NS_fsm1));
  FDRE \fin_13_0_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_13_reg_889[6]),
        .Q(fin_13_0_fu_126[6]),
        .R(ap_NS_fsm1));
  FDRE \fin_13_0_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_13_reg_889[7]),
        .Q(fin_13_0_fu_126[7]),
        .R(ap_NS_fsm1));
  FDRE \fin_13_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_1_reg_793_pp0_iter3_reg[0]),
        .Q(fin_13_reg_889[0]),
        .R(1'b0));
  FDRE \fin_13_reg_889_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_1_reg_793_pp0_iter3_reg[1]),
        .Q(fin_13_reg_889[1]),
        .R(1'b0));
  FDRE \fin_13_reg_889_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_1_reg_793_pp0_iter3_reg[2]),
        .Q(fin_13_reg_889[2]),
        .R(1'b0));
  FDRE \fin_13_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_1_reg_793_pp0_iter3_reg[3]),
        .Q(fin_13_reg_889[3]),
        .R(1'b0));
  FDRE \fin_13_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_1_reg_793_pp0_iter3_reg[4]),
        .Q(fin_13_reg_889[4]),
        .R(1'b0));
  FDRE \fin_13_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_1_reg_793_pp0_iter3_reg[5]),
        .Q(fin_13_reg_889[5]),
        .R(1'b0));
  FDRE \fin_13_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_1_reg_793_pp0_iter3_reg[6]),
        .Q(fin_13_reg_889[6]),
        .R(1'b0));
  FDRE \fin_13_reg_889_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_1_reg_793_pp0_iter3_reg[7]),
        .Q(fin_13_reg_889[7]),
        .R(1'b0));
  FDSE \fin_14_0_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_14_reg_895[0]),
        .Q(fin_14_0_fu_130[0]),
        .S(ap_NS_fsm1));
  FDRE \fin_14_0_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_14_reg_895[1]),
        .Q(fin_14_0_fu_130[1]),
        .R(ap_NS_fsm1));
  FDRE \fin_14_0_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_14_reg_895[2]),
        .Q(fin_14_0_fu_130[2]),
        .R(ap_NS_fsm1));
  FDRE \fin_14_0_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_14_reg_895[3]),
        .Q(fin_14_0_fu_130[3]),
        .R(ap_NS_fsm1));
  FDSE \fin_14_0_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_14_reg_895[4]),
        .Q(fin_14_0_fu_130[4]),
        .S(ap_NS_fsm1));
  FDRE \fin_14_0_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_14_reg_895[5]),
        .Q(fin_14_0_fu_130[5]),
        .R(ap_NS_fsm1));
  FDRE \fin_14_0_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_14_reg_895[6]),
        .Q(fin_14_0_fu_130[6]),
        .R(ap_NS_fsm1));
  FDRE \fin_14_0_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_14_reg_895[7]),
        .Q(fin_14_0_fu_130[7]),
        .R(ap_NS_fsm1));
  FDRE \fin_14_reg_895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_1_reg_787_pp0_iter3_reg[0]),
        .Q(fin_14_reg_895[0]),
        .R(1'b0));
  FDRE \fin_14_reg_895_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_1_reg_787_pp0_iter3_reg[1]),
        .Q(fin_14_reg_895[1]),
        .R(1'b0));
  FDRE \fin_14_reg_895_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_1_reg_787_pp0_iter3_reg[2]),
        .Q(fin_14_reg_895[2]),
        .R(1'b0));
  FDRE \fin_14_reg_895_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_1_reg_787_pp0_iter3_reg[3]),
        .Q(fin_14_reg_895[3]),
        .R(1'b0));
  FDRE \fin_14_reg_895_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_1_reg_787_pp0_iter3_reg[4]),
        .Q(fin_14_reg_895[4]),
        .R(1'b0));
  FDRE \fin_14_reg_895_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_1_reg_787_pp0_iter3_reg[5]),
        .Q(fin_14_reg_895[5]),
        .R(1'b0));
  FDRE \fin_14_reg_895_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_1_reg_787_pp0_iter3_reg[6]),
        .Q(fin_14_reg_895[6]),
        .R(1'b0));
  FDRE \fin_14_reg_895_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_1_reg_787_pp0_iter3_reg[7]),
        .Q(fin_14_reg_895[7]),
        .R(1'b0));
  FDRE \fin_15_0_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_15_reg_901[0]),
        .Q(fin_15_0_fu_134[0]),
        .R(ap_NS_fsm1));
  FDRE \fin_15_0_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_15_reg_901[1]),
        .Q(fin_15_0_fu_134[1]),
        .R(ap_NS_fsm1));
  FDRE \fin_15_0_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_15_reg_901[2]),
        .Q(fin_15_0_fu_134[2]),
        .R(ap_NS_fsm1));
  FDRE \fin_15_0_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_15_reg_901[3]),
        .Q(fin_15_0_fu_134[3]),
        .R(ap_NS_fsm1));
  FDRE \fin_15_0_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_15_reg_901[4]),
        .Q(fin_15_0_fu_134[4]),
        .R(ap_NS_fsm1));
  FDRE \fin_15_0_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_15_reg_901[5]),
        .Q(fin_15_0_fu_134[5]),
        .R(ap_NS_fsm1));
  FDRE \fin_15_0_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_15_reg_901[6]),
        .Q(fin_15_0_fu_134[6]),
        .R(ap_NS_fsm1));
  FDRE \fin_15_0_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_15_reg_901[7]),
        .Q(fin_15_0_fu_134[7]),
        .R(ap_NS_fsm1));
  FDRE \fin_15_reg_901_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_1_reg_781_pp0_iter3_reg[0]),
        .Q(fin_15_reg_901[0]),
        .R(1'b0));
  FDRE \fin_15_reg_901_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_1_reg_781_pp0_iter3_reg[1]),
        .Q(fin_15_reg_901[1]),
        .R(1'b0));
  FDRE \fin_15_reg_901_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_1_reg_781_pp0_iter3_reg[2]),
        .Q(fin_15_reg_901[2]),
        .R(1'b0));
  FDRE \fin_15_reg_901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_1_reg_781_pp0_iter3_reg[3]),
        .Q(fin_15_reg_901[3]),
        .R(1'b0));
  FDRE \fin_15_reg_901_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_1_reg_781_pp0_iter3_reg[4]),
        .Q(fin_15_reg_901[4]),
        .R(1'b0));
  FDRE \fin_15_reg_901_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_1_reg_781_pp0_iter3_reg[5]),
        .Q(fin_15_reg_901[5]),
        .R(1'b0));
  FDRE \fin_15_reg_901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_1_reg_781_pp0_iter3_reg[6]),
        .Q(fin_15_reg_901[6]),
        .R(1'b0));
  FDRE \fin_15_reg_901_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_1_reg_781_pp0_iter3_reg[7]),
        .Q(fin_15_reg_901[7]),
        .R(1'b0));
  FDRE \fin_1_0_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_1_reg_913[0]),
        .Q(fin_1_0_fu_78[0]),
        .R(ap_NS_fsm1));
  FDSE \fin_1_0_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_1_reg_913[1]),
        .Q(fin_1_0_fu_78[1]),
        .S(ap_NS_fsm1));
  FDSE \fin_1_0_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_1_reg_913[2]),
        .Q(fin_1_0_fu_78[2]),
        .S(ap_NS_fsm1));
  FDSE \fin_1_0_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_1_reg_913[3]),
        .Q(fin_1_0_fu_78[3]),
        .S(ap_NS_fsm1));
  FDRE \fin_1_0_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_1_reg_913[4]),
        .Q(fin_1_0_fu_78[4]),
        .R(ap_NS_fsm1));
  FDSE \fin_1_0_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_1_reg_913[5]),
        .Q(fin_1_0_fu_78[5]),
        .S(ap_NS_fsm1));
  FDSE \fin_1_0_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_1_reg_913[6]),
        .Q(fin_1_0_fu_78[6]),
        .S(ap_NS_fsm1));
  FDSE \fin_1_0_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_1_reg_913[7]),
        .Q(fin_1_0_fu_78[7]),
        .S(ap_NS_fsm1));
  FDRE \fin_1_reg_913_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_5[0]),
        .Q(fin_1_reg_913[0]),
        .R(1'b0));
  FDRE \fin_1_reg_913_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_5[1]),
        .Q(fin_1_reg_913[1]),
        .R(1'b0));
  FDRE \fin_1_reg_913_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_5[2]),
        .Q(fin_1_reg_913[2]),
        .R(1'b0));
  FDRE \fin_1_reg_913_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_5[3]),
        .Q(fin_1_reg_913[3]),
        .R(1'b0));
  FDRE \fin_1_reg_913_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_5[4]),
        .Q(fin_1_reg_913[4]),
        .R(1'b0));
  FDRE \fin_1_reg_913_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_5[5]),
        .Q(fin_1_reg_913[5]),
        .R(1'b0));
  FDRE \fin_1_reg_913_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_5[6]),
        .Q(fin_1_reg_913[6]),
        .R(1'b0));
  FDRE \fin_1_reg_913_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_5[7]),
        .Q(fin_1_reg_913[7]),
        .R(1'b0));
  FDSE \fin_2_0_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_2_reg_919[0]),
        .Q(fin_2_0_fu_82[0]),
        .S(ap_NS_fsm1));
  FDRE \fin_2_0_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_2_reg_919[1]),
        .Q(fin_2_0_fu_82[1]),
        .R(ap_NS_fsm1));
  FDSE \fin_2_0_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_2_reg_919[2]),
        .Q(fin_2_0_fu_82[2]),
        .S(ap_NS_fsm1));
  FDSE \fin_2_0_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_2_reg_919[3]),
        .Q(fin_2_0_fu_82[3]),
        .S(ap_NS_fsm1));
  FDSE \fin_2_0_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_2_reg_919[4]),
        .Q(fin_2_0_fu_82[4]),
        .S(ap_NS_fsm1));
  FDRE \fin_2_0_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_2_reg_919[5]),
        .Q(fin_2_0_fu_82[5]),
        .R(ap_NS_fsm1));
  FDSE \fin_2_0_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_2_reg_919[6]),
        .Q(fin_2_0_fu_82[6]),
        .S(ap_NS_fsm1));
  FDSE \fin_2_0_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_2_reg_919[7]),
        .Q(fin_2_0_fu_82[7]),
        .S(ap_NS_fsm1));
  FDRE \fin_2_reg_919_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_6[0]),
        .Q(fin_2_reg_919[0]),
        .R(1'b0));
  FDRE \fin_2_reg_919_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_6[1]),
        .Q(fin_2_reg_919[1]),
        .R(1'b0));
  FDRE \fin_2_reg_919_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_6[2]),
        .Q(fin_2_reg_919[2]),
        .R(1'b0));
  FDRE \fin_2_reg_919_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_6[3]),
        .Q(fin_2_reg_919[3]),
        .R(1'b0));
  FDRE \fin_2_reg_919_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_6[4]),
        .Q(fin_2_reg_919[4]),
        .R(1'b0));
  FDRE \fin_2_reg_919_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_6[5]),
        .Q(fin_2_reg_919[5]),
        .R(1'b0));
  FDRE \fin_2_reg_919_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_6[6]),
        .Q(fin_2_reg_919[6]),
        .R(1'b0));
  FDRE \fin_2_reg_919_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_6[7]),
        .Q(fin_2_reg_919[7]),
        .R(1'b0));
  FDRE \fin_3_0_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_3_reg_925[0]),
        .Q(fin_3_0_fu_86[0]),
        .R(ap_NS_fsm1));
  FDRE \fin_3_0_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_3_reg_925[1]),
        .Q(fin_3_0_fu_86[1]),
        .R(ap_NS_fsm1));
  FDSE \fin_3_0_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_3_reg_925[2]),
        .Q(fin_3_0_fu_86[2]),
        .S(ap_NS_fsm1));
  FDSE \fin_3_0_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_3_reg_925[3]),
        .Q(fin_3_0_fu_86[3]),
        .S(ap_NS_fsm1));
  FDRE \fin_3_0_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_3_reg_925[4]),
        .Q(fin_3_0_fu_86[4]),
        .R(ap_NS_fsm1));
  FDRE \fin_3_0_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_3_reg_925[5]),
        .Q(fin_3_0_fu_86[5]),
        .R(ap_NS_fsm1));
  FDSE \fin_3_0_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_3_reg_925[6]),
        .Q(fin_3_0_fu_86[6]),
        .S(ap_NS_fsm1));
  FDSE \fin_3_0_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(fin_3_reg_925[7]),
        .Q(fin_3_0_fu_86[7]),
        .S(ap_NS_fsm1));
  FDRE \fin_3_reg_925_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_7[0]),
        .Q(fin_3_reg_925[0]),
        .R(1'b0));
  FDRE \fin_3_reg_925_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_7[1]),
        .Q(fin_3_reg_925[1]),
        .R(1'b0));
  FDRE \fin_3_reg_925_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_7[2]),
        .Q(fin_3_reg_925[2]),
        .R(1'b0));
  FDRE \fin_3_reg_925_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_7[3]),
        .Q(fin_3_reg_925[3]),
        .R(1'b0));
  FDRE \fin_3_reg_925_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_7[4]),
        .Q(fin_3_reg_925[4]),
        .R(1'b0));
  FDRE \fin_3_reg_925_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_7[5]),
        .Q(fin_3_reg_925[5]),
        .R(1'b0));
  FDRE \fin_3_reg_925_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_7[6]),
        .Q(fin_3_reg_925[6]),
        .R(1'b0));
  FDRE \fin_3_reg_925_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_7[7]),
        .Q(fin_3_reg_925[7]),
        .R(1'b0));
  FDSE \fin_4_0_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[0]),
        .Q(fin_4_0_fu_90[0]),
        .S(ap_NS_fsm1));
  FDSE \fin_4_0_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[1]),
        .Q(fin_4_0_fu_90[1]),
        .S(ap_NS_fsm1));
  FDRE \fin_4_0_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[2]),
        .Q(fin_4_0_fu_90[2]),
        .R(ap_NS_fsm1));
  FDSE \fin_4_0_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[3]),
        .Q(fin_4_0_fu_90[3]),
        .S(ap_NS_fsm1));
  FDSE \fin_4_0_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[4]),
        .Q(fin_4_0_fu_90[4]),
        .S(ap_NS_fsm1));
  FDSE \fin_4_0_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[5]),
        .Q(fin_4_0_fu_90[5]),
        .S(ap_NS_fsm1));
  FDRE \fin_4_0_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[6]),
        .Q(fin_4_0_fu_90[6]),
        .R(ap_NS_fsm1));
  FDSE \fin_4_0_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_8_read_1_reg_951_pp0_iter3_reg[7]),
        .Q(fin_4_0_fu_90[7]),
        .S(ap_NS_fsm1));
  FDRE \fin_5_0_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[0]),
        .Q(fin_5_0_fu_94[0]),
        .R(ap_NS_fsm1));
  FDSE \fin_5_0_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[1]),
        .Q(fin_5_0_fu_94[1]),
        .S(ap_NS_fsm1));
  FDRE \fin_5_0_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[2]),
        .Q(fin_5_0_fu_94[2]),
        .R(ap_NS_fsm1));
  FDSE \fin_5_0_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[3]),
        .Q(fin_5_0_fu_94[3]),
        .S(ap_NS_fsm1));
  FDRE \fin_5_0_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[4]),
        .Q(fin_5_0_fu_94[4]),
        .R(ap_NS_fsm1));
  FDSE \fin_5_0_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[5]),
        .Q(fin_5_0_fu_94[5]),
        .S(ap_NS_fsm1));
  FDRE \fin_5_0_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[6]),
        .Q(fin_5_0_fu_94[6]),
        .R(ap_NS_fsm1));
  FDSE \fin_5_0_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_9_read_1_reg_945_pp0_iter3_reg[7]),
        .Q(fin_5_0_fu_94[7]),
        .S(ap_NS_fsm1));
  FDSE \fin_6_0_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[0]),
        .Q(fin_6_0_fu_98[0]),
        .S(ap_NS_fsm1));
  FDRE \fin_6_0_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[1]),
        .Q(fin_6_0_fu_98[1]),
        .R(ap_NS_fsm1));
  FDRE \fin_6_0_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[2]),
        .Q(fin_6_0_fu_98[2]),
        .R(ap_NS_fsm1));
  FDSE \fin_6_0_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[3]),
        .Q(fin_6_0_fu_98[3]),
        .S(ap_NS_fsm1));
  FDSE \fin_6_0_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[4]),
        .Q(fin_6_0_fu_98[4]),
        .S(ap_NS_fsm1));
  FDRE \fin_6_0_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[5]),
        .Q(fin_6_0_fu_98[5]),
        .R(ap_NS_fsm1));
  FDRE \fin_6_0_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[6]),
        .Q(fin_6_0_fu_98[6]),
        .R(ap_NS_fsm1));
  FDSE \fin_6_0_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_10_read_1_reg_939_pp0_iter3_reg[7]),
        .Q(fin_6_0_fu_98[7]),
        .S(ap_NS_fsm1));
  FDRE \fin_7_0_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[0]),
        .Q(fin_7_0_fu_102[0]),
        .R(ap_NS_fsm1));
  FDRE \fin_7_0_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[1]),
        .Q(fin_7_0_fu_102[1]),
        .R(ap_NS_fsm1));
  FDRE \fin_7_0_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[2]),
        .Q(fin_7_0_fu_102[2]),
        .R(ap_NS_fsm1));
  FDSE \fin_7_0_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[3]),
        .Q(fin_7_0_fu_102[3]),
        .S(ap_NS_fsm1));
  FDRE \fin_7_0_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[4]),
        .Q(fin_7_0_fu_102[4]),
        .R(ap_NS_fsm1));
  FDRE \fin_7_0_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[5]),
        .Q(fin_7_0_fu_102[5]),
        .R(ap_NS_fsm1));
  FDRE \fin_7_0_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[6]),
        .Q(fin_7_0_fu_102[6]),
        .R(ap_NS_fsm1));
  FDSE \fin_7_0_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(src_11_read_1_reg_933_pp0_iter3_reg[7]),
        .Q(fin_7_0_fu_102[7]),
        .S(ap_NS_fsm1));
  FDSE \fin_8_0_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[0]),
        .Q(fin_8_0_fu_106[0]),
        .S(ap_NS_fsm1));
  FDSE \fin_8_0_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[1]),
        .Q(fin_8_0_fu_106[1]),
        .S(ap_NS_fsm1));
  FDSE \fin_8_0_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[2]),
        .Q(fin_8_0_fu_106[2]),
        .S(ap_NS_fsm1));
  FDRE \fin_8_0_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[3]),
        .Q(fin_8_0_fu_106[3]),
        .R(ap_NS_fsm1));
  FDSE \fin_8_0_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[4]),
        .Q(fin_8_0_fu_106[4]),
        .S(ap_NS_fsm1));
  FDSE \fin_8_0_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[5]),
        .Q(fin_8_0_fu_106[5]),
        .S(ap_NS_fsm1));
  FDSE \fin_8_0_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[6]),
        .Q(fin_8_0_fu_106[6]),
        .S(ap_NS_fsm1));
  FDRE \fin_8_0_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_4[7]),
        .Q(fin_8_0_fu_106[7]),
        .R(ap_NS_fsm1));
  FDRE \fin_9_0_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[0]),
        .Q(fin_9_0_fu_110[0]),
        .R(ap_NS_fsm1));
  FDSE \fin_9_0_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[1]),
        .Q(fin_9_0_fu_110[1]),
        .S(ap_NS_fsm1));
  FDSE \fin_9_0_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[2]),
        .Q(fin_9_0_fu_110[2]),
        .S(ap_NS_fsm1));
  FDRE \fin_9_0_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[3]),
        .Q(fin_9_0_fu_110[3]),
        .R(ap_NS_fsm1));
  FDRE \fin_9_0_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[4]),
        .Q(fin_9_0_fu_110[4]),
        .R(ap_NS_fsm1));
  FDSE \fin_9_0_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[5]),
        .Q(fin_9_0_fu_110[5]),
        .S(ap_NS_fsm1));
  FDSE \fin_9_0_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[6]),
        .Q(fin_9_0_fu_110[6]),
        .S(ap_NS_fsm1));
  FDRE \fin_9_0_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(grp_ClefiaF1Xor_2_fu_157_ap_return_5[7]),
        .Q(fin_9_0_fu_110[7]),
        .R(ap_NS_fsm1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_126 grp_ClefiaF0Xor_126_fu_138
       (.ADDRARDADDR({grp_ClefiaF0Xor_126_fu_138_n_2,grp_ClefiaF0Xor_126_fu_138_n_3,grp_ClefiaF0Xor_126_fu_138_n_4,grp_ClefiaF0Xor_126_fu_138_n_5}),
        .D(grp_ClefiaF0Xor_126_fu_138_ap_return_4),
        .DOADO(rk_load_reg_835),
        .DOBDO(rk_load_5_reg_825),
        .Q({\fin_0_0_fu_74_reg_n_0_[7] ,\fin_0_0_fu_74_reg_n_0_[6] ,\fin_0_0_fu_74_reg_n_0_[5] ,\fin_0_0_fu_74_reg_n_0_[4] ,\fin_0_0_fu_74_reg_n_0_[3] ,\fin_0_0_fu_74_reg_n_0_[2] ,\fin_0_0_fu_74_reg_n_0_[1] ,\fin_0_0_fu_74_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .con128_ce0(con128_ce0),
        .grp_ClefiaF0Xor_126_fu_138_ap_start_reg(grp_ClefiaF0Xor_126_fu_138_ap_start_reg),
        .q1_reg(grp_ClefiaF0Xor_126_fu_138_ap_return_5),
        .q1_reg_0({\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .q1_reg_1(rk_load_4_reg_840),
        .q1_reg_2(rk_load_6_reg_830),
        .\rk_offset_read_reg_755_reg[6]_0 (rk_offset),
        .\src_0_read_1_reg_799_pp0_iter3_reg_reg[7]_0 (src_0_read_1_reg_799_pp0_iter3_reg),
        .\src_1_read_1_reg_793_pp0_iter2_reg_reg[7]__0_0 (fin_1_0_fu_78),
        .\src_1_read_1_reg_793_pp0_iter3_reg_reg[7]_0 (src_1_read_1_reg_793_pp0_iter3_reg),
        .\src_2_read_1_reg_787_pp0_iter3_reg_reg[7]_0 (src_2_read_1_reg_787_pp0_iter3_reg),
        .\src_2_read_1_reg_787_reg[7]_0 (fin_2_0_fu_82),
        .\src_3_read_1_reg_781_pp0_iter3_reg_reg[7]_0 (src_3_read_1_reg_781_pp0_iter3_reg),
        .\src_3_read_1_reg_781_reg[7]_0 (fin_3_0_fu_86),
        .\src_4_read_1_reg_776_pp0_iter3_reg_reg[7]__0_0 (fin_4_0_fu_90),
        .\src_5_read_1_reg_771_pp0_iter3_reg_reg[7]__0_0 (fin_5_0_fu_94),
        .\src_6_read_1_reg_766_pp0_iter3_reg_reg[7]__0_0 (fin_6_0_fu_98),
        .\src_7_read_1_reg_761_pp0_iter3_reg_reg[7]__0_0 (fin_7_0_fu_102),
        .\z_17_reg_865_reg[7]_0 (grp_ClefiaF0Xor_126_fu_138_ap_return_6),
        .\z_18_reg_870_reg[7]_0 (grp_ClefiaF0Xor_126_fu_138_ap_return_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_126_fu_138_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(grp_ClefiaF0Xor_126_fu_138_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2 grp_ClefiaF1Xor_2_fu_157
       (.D(grp_ClefiaF1Xor_2_fu_157_ap_return_7),
        .Q(fin_12_0_fu_122),
        .ap_clk(ap_clk),
        .ap_return_10_preg(ap_return_10_preg),
        .ap_return_11_preg(ap_return_11_preg),
        .ap_return_12_preg(ap_return_12_preg),
        .\ap_return_12_preg_reg[7] (\ap_return_12_preg_reg[7]_0 ),
        .ap_return_13_preg(ap_return_13_preg),
        .\ap_return_13_preg_reg[7] (\ap_return_13_preg_reg[7]_0 ),
        .ap_return_14_preg(ap_return_14_preg),
        .\ap_return_14_preg_reg[7] (\ap_return_14_preg_reg[7]_0 ),
        .ap_return_15_preg(ap_return_15_preg),
        .\ap_return_15_preg_reg[7] (\ap_return_15_preg_reg[7]_0 ),
        .ap_return_8_preg(ap_return_8_preg),
        .ap_return_9_preg(ap_return_9_preg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaF1Xor_2_fu_157_ap_start_reg(grp_ClefiaF1Xor_2_fu_157_ap_start_reg),
        .grp_ClefiaGfn4_fu_2035_ap_ready(grp_ClefiaGfn4_fu_2035_ap_ready),
        .q0_reg(rk_offset),
        .\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_0 (\src_10_read_1_reg_939_pp0_iter3_reg_reg[7] ),
        .\src_10_read_1_reg_939_pp0_iter3_reg_reg[7]_1 (src_10_read_1_reg_939_pp0_iter3_reg),
        .\src_10_read_1_reg_939_reg[7]_0 (fin_10_0_fu_114),
        .\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_0 (\src_11_read_1_reg_933_pp0_iter3_reg_reg[7] ),
        .\src_11_read_1_reg_933_pp0_iter3_reg_reg[7]_1 (src_11_read_1_reg_933_pp0_iter3_reg),
        .\src_11_read_1_reg_933_reg[7]_0 (fin_11_0_fu_118),
        .\src_12_read_1_reg_928_pp0_iter3_reg_reg[7]__0_0 (grp_ClefiaF1Xor_2_fu_157_ap_return_4),
        .\src_13_read_1_reg_923_pp0_iter3_reg_reg[7]__0_0 (fin_13_0_fu_126),
        .\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_0 (grp_ClefiaF1Xor_2_fu_157_ap_return_6),
        .\src_14_read_1_reg_918_pp0_iter3_reg_reg[7]__0_1 (fin_14_0_fu_130),
        .\src_15_read_1_reg_913_pp0_iter3_reg_reg[7]__0_0 (fin_15_0_fu_134),
        .\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_0 (\src_8_read_1_reg_951_pp0_iter3_reg_reg[7] ),
        .\src_8_read_1_reg_951_pp0_iter3_reg_reg[7]_1 (src_8_read_1_reg_951_pp0_iter3_reg),
        .\src_8_read_1_reg_951_reg[7]_0 (fin_8_0_fu_106),
        .\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_0 (\src_9_read_1_reg_945_pp0_iter3_reg_reg[7] ),
        .\src_9_read_1_reg_945_pp0_iter3_reg_reg[7]_1 (src_9_read_1_reg_945_pp0_iter3_reg),
        .\src_9_read_1_reg_945_reg[7]_0 (fin_9_0_fu_110),
        .\x_assign_8_reg_1053_reg[7]_0 (grp_ClefiaF1Xor_2_fu_157_ap_return_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_2_fu_157_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(grp_ClefiaF1Xor_2_fu_157_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaGfn4_fu_2035_ap_start_reg_i_1
       (.I0(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I1(ram_reg_i_586_0[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_66[3]_i_1 
       (.I0(rk_offset[3]),
        .O(add_ln196_fu_413_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_66[4]_i_1 
       (.I0(rk_offset[3]),
        .I1(rk_offset[4]),
        .O(add_ln196_fu_413_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_66[5]_i_1 
       (.I0(rk_offset[3]),
        .I1(rk_offset[4]),
        .I2(rk_offset[5]),
        .O(add_ln196_fu_413_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_66[6]_i_1 
       (.I0(rk_offset[4]),
        .I1(rk_offset[3]),
        .I2(rk_offset[5]),
        .I3(rk_offset[6]),
        .O(add_ln196_fu_413_p2[6]));
  FDRE \idx_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(add_ln196_fu_413_p2[3]),
        .Q(rk_offset[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(add_ln196_fu_413_p2[4]),
        .Q(rk_offset[4]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(add_ln196_fu_413_p2[5]),
        .Q(rk_offset[5]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(\fin_0_0_fu_74[7]_i_2_n_0 ),
        .D(add_ln196_fu_413_p2[6]),
        .Q(rk_offset[6]),
        .R(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_0_reg_3303[0]_i_1 
       (.I0(fin_12_reg_883[0]),
        .I1(ap_return_0_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_12_reg_883_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_0_reg_3303[1]_i_1 
       (.I0(fin_12_reg_883[1]),
        .I1(ap_return_0_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_12_reg_883_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_0_reg_3303[2]_i_1 
       (.I0(fin_12_reg_883[2]),
        .I1(ap_return_0_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_12_reg_883_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_0_reg_3303[3]_i_1 
       (.I0(fin_12_reg_883[3]),
        .I1(ap_return_0_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_12_reg_883_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_0_reg_3303[4]_i_1 
       (.I0(fin_12_reg_883[4]),
        .I1(ap_return_0_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_12_reg_883_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_0_reg_3303[5]_i_1 
       (.I0(fin_12_reg_883[5]),
        .I1(ap_return_0_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_12_reg_883_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_0_reg_3303[6]_i_1 
       (.I0(fin_12_reg_883[6]),
        .I1(ap_return_0_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_12_reg_883_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_0_reg_3303[7]_i_1 
       (.I0(fin_12_reg_883[7]),
        .I1(ap_return_0_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_12_reg_883_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_1_reg_3308[0]_i_1 
       (.I0(fin_13_reg_889[0]),
        .I1(ap_return_1_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_1_reg_3308[1]_i_1 
       (.I0(fin_13_reg_889[1]),
        .I1(ap_return_1_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_1_reg_3308[2]_i_1 
       (.I0(fin_13_reg_889[2]),
        .I1(ap_return_1_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_1_reg_3308[3]_i_1 
       (.I0(fin_13_reg_889[3]),
        .I1(ap_return_1_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_1_reg_3308[4]_i_1 
       (.I0(fin_13_reg_889[4]),
        .I1(ap_return_1_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_1_reg_3308[5]_i_1 
       (.I0(fin_13_reg_889[5]),
        .I1(ap_return_1_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_1_reg_3308[6]_i_1 
       (.I0(fin_13_reg_889[6]),
        .I1(ap_return_1_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_1_reg_3308[7]_i_1 
       (.I0(fin_13_reg_889[7]),
        .I1(ap_return_1_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_2_reg_3313[0]_i_1 
       (.I0(fin_14_reg_895[0]),
        .I1(ap_return_2_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_14_reg_895_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_2_reg_3313[1]_i_1 
       (.I0(fin_14_reg_895[1]),
        .I1(ap_return_2_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_14_reg_895_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_2_reg_3313[2]_i_1 
       (.I0(fin_14_reg_895[2]),
        .I1(ap_return_2_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_14_reg_895_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_2_reg_3313[3]_i_1 
       (.I0(fin_14_reg_895[3]),
        .I1(ap_return_2_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_14_reg_895_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_2_reg_3313[4]_i_1 
       (.I0(fin_14_reg_895[4]),
        .I1(ap_return_2_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_14_reg_895_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_2_reg_3313[5]_i_1 
       (.I0(fin_14_reg_895[5]),
        .I1(ap_return_2_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_14_reg_895_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_2_reg_3313[6]_i_1 
       (.I0(fin_14_reg_895[6]),
        .I1(ap_return_2_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_14_reg_895_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_2_reg_3313[7]_i_1 
       (.I0(fin_14_reg_895[7]),
        .I1(ap_return_2_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_14_reg_895_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_3_reg_3319[0]_i_1 
       (.I0(fin_15_reg_901[0]),
        .I1(ap_return_3_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_15_reg_901_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_3_reg_3319[1]_i_1 
       (.I0(fin_15_reg_901[1]),
        .I1(ap_return_3_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_15_reg_901_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_3_reg_3319[2]_i_1 
       (.I0(fin_15_reg_901[2]),
        .I1(ap_return_3_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_15_reg_901_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_3_reg_3319[3]_i_1 
       (.I0(fin_15_reg_901[3]),
        .I1(ap_return_3_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_15_reg_901_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_3_reg_3319[4]_i_1 
       (.I0(fin_15_reg_901[4]),
        .I1(ap_return_3_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_15_reg_901_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_3_reg_3319[5]_i_1 
       (.I0(fin_15_reg_901[5]),
        .I1(ap_return_3_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_15_reg_901_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_3_reg_3319[6]_i_1 
       (.I0(fin_15_reg_901[6]),
        .I1(ap_return_3_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_15_reg_901_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_3_reg_3319[7]_i_1 
       (.I0(fin_15_reg_901[7]),
        .I1(ap_return_3_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_15_reg_901_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_4_reg_3325[0]_i_1 
       (.I0(fin_0_reg_907[0]),
        .I1(ap_return_4_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_0_reg_907_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_4_reg_3325[1]_i_1 
       (.I0(fin_0_reg_907[1]),
        .I1(ap_return_4_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_0_reg_907_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_4_reg_3325[2]_i_1 
       (.I0(fin_0_reg_907[2]),
        .I1(ap_return_4_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_0_reg_907_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_4_reg_3325[3]_i_1 
       (.I0(fin_0_reg_907[3]),
        .I1(ap_return_4_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_0_reg_907_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_4_reg_3325[4]_i_1 
       (.I0(fin_0_reg_907[4]),
        .I1(ap_return_4_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_0_reg_907_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_4_reg_3325[5]_i_1 
       (.I0(fin_0_reg_907[5]),
        .I1(ap_return_4_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_0_reg_907_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_4_reg_3325[6]_i_1 
       (.I0(fin_0_reg_907[6]),
        .I1(ap_return_4_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_0_reg_907_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_4_reg_3325[7]_i_1 
       (.I0(fin_0_reg_907[7]),
        .I1(ap_return_4_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_0_reg_907_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_5_reg_3331[0]_i_1 
       (.I0(fin_1_reg_913[0]),
        .I1(ap_return_5_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_1_reg_913_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_5_reg_3331[1]_i_1 
       (.I0(fin_1_reg_913[1]),
        .I1(ap_return_5_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_1_reg_913_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_5_reg_3331[2]_i_1 
       (.I0(fin_1_reg_913[2]),
        .I1(ap_return_5_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_1_reg_913_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_5_reg_3331[3]_i_1 
       (.I0(fin_1_reg_913[3]),
        .I1(ap_return_5_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_1_reg_913_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_5_reg_3331[4]_i_1 
       (.I0(fin_1_reg_913[4]),
        .I1(ap_return_5_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_1_reg_913_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_5_reg_3331[5]_i_1 
       (.I0(fin_1_reg_913[5]),
        .I1(ap_return_5_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_1_reg_913_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_5_reg_3331[6]_i_1 
       (.I0(fin_1_reg_913[6]),
        .I1(ap_return_5_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_1_reg_913_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_5_reg_3331[7]_i_1 
       (.I0(fin_1_reg_913[7]),
        .I1(ap_return_5_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_1_reg_913_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_6_reg_3337[0]_i_1 
       (.I0(fin_2_reg_919[0]),
        .I1(ap_return_6_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_2_reg_919_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_6_reg_3337[1]_i_1 
       (.I0(fin_2_reg_919[1]),
        .I1(ap_return_6_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_2_reg_919_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_6_reg_3337[2]_i_1 
       (.I0(fin_2_reg_919[2]),
        .I1(ap_return_6_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_2_reg_919_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_6_reg_3337[3]_i_1 
       (.I0(fin_2_reg_919[3]),
        .I1(ap_return_6_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_2_reg_919_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_6_reg_3337[4]_i_1 
       (.I0(fin_2_reg_919[4]),
        .I1(ap_return_6_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_2_reg_919_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_6_reg_3337[5]_i_1 
       (.I0(fin_2_reg_919[5]),
        .I1(ap_return_6_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_2_reg_919_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_6_reg_3337[6]_i_1 
       (.I0(fin_2_reg_919[6]),
        .I1(ap_return_6_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_2_reg_919_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_6_reg_3337[7]_i_1 
       (.I0(fin_2_reg_919[7]),
        .I1(ap_return_6_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_2_reg_919_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_7_reg_3343[0]_i_1 
       (.I0(fin_3_reg_925[0]),
        .I1(ap_return_7_preg[0]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_3_reg_925_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_7_reg_3343[1]_i_1 
       (.I0(fin_3_reg_925[1]),
        .I1(ap_return_7_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_3_reg_925_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_7_reg_3343[2]_i_1 
       (.I0(fin_3_reg_925[2]),
        .I1(ap_return_7_preg[2]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_3_reg_925_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_7_reg_3343[3]_i_1 
       (.I0(fin_3_reg_925[3]),
        .I1(ap_return_7_preg[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_3_reg_925_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_7_reg_3343[4]_i_1 
       (.I0(fin_3_reg_925[4]),
        .I1(ap_return_7_preg[4]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_3_reg_925_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_7_reg_3343[5]_i_1 
       (.I0(fin_3_reg_925[5]),
        .I1(ap_return_7_preg[5]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_3_reg_925_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_7_reg_3343[6]_i_1 
       (.I0(fin_3_reg_925[6]),
        .I1(ap_return_7_preg[6]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_3_reg_925_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lk_7_reg_3343[7]_i_1 
       (.I0(fin_3_reg_925[7]),
        .I1(ap_return_7_preg[7]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .O(\fin_3_reg_925_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hA820AAAA00000000)) 
    ram_reg_i_1037
       (.I0(ram_reg_i_429_1),
        .I1(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I2(ap_return_0_preg[2]),
        .I3(fin_12_reg_883[2]),
        .I4(ram_reg_i_586_0[3]),
        .I5(ram_reg_i_429_0),
        .O(ram_reg_i_1037_n_0));
  LUT6 #(
    .INIT(64'h55550100FFFFFFFF)) 
    ram_reg_i_103__5
       (.I0(ram_reg_i_331_n_0),
        .I1(ram_reg_17),
        .I2(ram_reg_18),
        .I3(ram_reg_19),
        .I4(ram_reg_20),
        .I5(ram_reg_21),
        .O(ram_reg_i_103__5_n_0));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    ram_reg_i_1071
       (.I0(fin_12_reg_883[1]),
        .I1(ap_return_0_preg[1]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I3(ram_reg_i_586_0[3]),
        .I4(ram_reg_i_586_0[1]),
        .I5(ram_reg_i_586_0[2]),
        .O(ram_reg_i_1071_n_0));
  LUT5 #(
    .INIT(32'hF100FFFF)) 
    ram_reg_i_107__5
       (.I0(ram_reg_i_349_n_0),
        .I1(ram_reg_22),
        .I2(ram_reg_23),
        .I3(ram_reg_24),
        .I4(ram_reg_21),
        .O(ram_reg_i_107__5_n_0));
  LUT6 #(
    .INIT(64'h020202A2A202A2A2)) 
    ram_reg_i_1110
       (.I0(ram_reg_i_461_0),
        .I1(ram_reg_i_461_1),
        .I2(ram_reg_i_586_0[3]),
        .I3(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I4(ap_return_0_preg[0]),
        .I5(fin_12_reg_883[0]),
        .O(ram_reg_i_1110_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFB)) 
    ram_reg_i_112__3
       (.I0(ram_reg_61),
        .I1(ram_reg_62),
        .I2(ram_reg_63),
        .I3(ram_reg_64),
        .I4(ram_reg_17),
        .I5(ram_reg_i_376_n_0),
        .O(ram_reg_i_112__3_n_0));
  LUT5 #(
    .INIT(32'h88880AAA)) 
    ram_reg_i_1154
       (.I0(ram_reg_i_532_0),
        .I1(Q[7]),
        .I2(ram_reg_i_586_0[3]),
        .I3(D[7]),
        .I4(ram_reg_i_586_0[4]),
        .O(ram_reg_i_1154_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFEFE)) 
    ram_reg_i_116__5
       (.I0(ram_reg_65),
        .I1(ram_reg_66),
        .I2(ram_reg_67),
        .I3(ram_reg_i_393_n_0),
        .I4(ram_reg_68),
        .I5(ram_reg_69),
        .O(grp_ClefiaKeySet128_fu_343_rk_d1[1]));
  LUT6 #(
    .INIT(64'hAAA800A8AA080008)) 
    ram_reg_i_1191
       (.I0(ram_reg_i_489_0),
        .I1(ram_reg_i_489_1),
        .I2(ram_reg_i_586_0[3]),
        .I3(ram_reg_i_586_0[4]),
        .I4(Q[6]),
        .I5(D[6]),
        .O(ram_reg_i_1191_n_0));
  LUT5 #(
    .INIT(32'hDDD0FFFF)) 
    ram_reg_i_119__5
       (.I0(ram_reg_25),
        .I1(ram_reg_i_404_n_0),
        .I2(ram_reg_26),
        .I3(ram_reg_27),
        .I4(ram_reg_21),
        .O(ram_reg_i_119__5_n_0));
  LUT5 #(
    .INIT(32'h550CFFFF)) 
    ram_reg_i_1219
       (.I0(Q[5]),
        .I1(ram_reg_i_586_0[3]),
        .I2(D[5]),
        .I3(ram_reg_i_586_0[4]),
        .I4(ram_reg_i_489_0),
        .O(ram_reg_i_1219_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF4)) 
    ram_reg_i_124__4
       (.I0(ram_reg_71),
        .I1(ram_reg_72),
        .I2(ram_reg_73),
        .I3(ram_reg_70),
        .I4(ram_reg_74),
        .I5(ram_reg_i_429_n_0),
        .O(ram_reg_i_124__4_n_0));
  LUT6 #(
    .INIT(64'h00000000FFAAEAEA)) 
    ram_reg_i_1275
       (.I0(ram_reg_i_514_3),
        .I1(ram_reg_i_514_0[1]),
        .I2(ram_reg_i_514_1),
        .I3(ram_reg_i_514_2[1]),
        .I4(ram_reg_i_586_0[5]),
        .I5(ram_reg_i_2098_n_0),
        .O(ram_reg_i_1275_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF000D)) 
    ram_reg_i_128__4
       (.I0(ram_reg_62),
        .I1(ram_reg_75),
        .I2(ram_reg_76),
        .I3(ram_reg_17),
        .I4(ram_reg_77),
        .I5(ram_reg_i_443_n_0),
        .O(ram_reg_i_128__4_n_0));
  LUT5 #(
    .INIT(32'h2222AA0A)) 
    ram_reg_i_1319
       (.I0(ram_reg_i_532_0),
        .I1(Q[3]),
        .I2(ram_reg_i_586_0[3]),
        .I3(D[3]),
        .I4(ram_reg_i_586_0[4]),
        .O(ram_reg_i_1319_n_0));
  LUT6 #(
    .INIT(64'h00A8AAA80008AA08)) 
    ram_reg_i_1328
       (.I0(ram_reg_i_489_0),
        .I1(ram_reg_i_489_1),
        .I2(ram_reg_i_586_0[3]),
        .I3(ram_reg_i_586_0[4]),
        .I4(Q[2]),
        .I5(D[2]),
        .O(ram_reg_i_1328_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFEFE)) 
    ram_reg_i_132__3
       (.I0(ram_reg_78),
        .I1(ram_reg_79),
        .I2(ram_reg_80),
        .I3(ram_reg_i_461_n_0),
        .I4(ram_reg_81),
        .I5(ram_reg_82),
        .O(grp_ClefiaKeySet128_fu_343_rk_d1[0]));
  LUT6 #(
    .INIT(64'h0303003311111111)) 
    ram_reg_i_1367
       (.I0(ram_reg_i_586_0[2]),
        .I1(ram_reg_i_586_0[4]),
        .I2(fin_13_reg_889[1]),
        .I3(ap_return_1_preg[1]),
        .I4(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I5(ram_reg_i_586_0[3]),
        .O(ram_reg_i_1367_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    ram_reg_i_136__4
       (.I0(ram_reg_i_477_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_53),
        .I3(ram_reg_38),
        .I4(ram_reg_54),
        .I5(ram_reg_55),
        .O(\ap_CS_fsm_reg[55] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    ram_reg_i_140__4
       (.I0(ram_reg_i_489_n_0),
        .I1(ram_reg_49),
        .I2(ram_reg_38),
        .I3(ram_reg_50),
        .I4(ram_reg_51),
        .I5(ram_reg_52),
        .O(\ap_CS_fsm_reg[55] [0]));
  LUT6 #(
    .INIT(64'hFCFF555500005555)) 
    ram_reg_i_141__4
       (.I0(ram_reg_46),
        .I1(ram_reg_36),
        .I2(ram_reg_47),
        .I3(ram_reg_i_497_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_48),
        .O(grp_ClefiaKeySet128_fu_343_rk_d0[5]));
  LUT6 #(
    .INIT(64'h00000000FFAAEAEA)) 
    ram_reg_i_1420
       (.I0(ram_reg_i_577_0),
        .I1(ram_reg_i_514_0[0]),
        .I2(ram_reg_i_514_1),
        .I3(ram_reg_i_514_2[0]),
        .I4(ram_reg_i_586_0[5]),
        .I5(ram_reg_i_2256_n_0),
        .O(ram_reg_i_1420_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_1431
       (.I0(ram_reg_i_586_0[9]),
        .I1(ram_reg_i_586_0[8]),
        .I2(ram_reg_i_586_1),
        .I3(\ap_CS_fsm_reg[8] [1]),
        .I4(ram_reg_i_586_0[7]),
        .I5(ram_reg_i_586_0[6]),
        .O(ram_reg_i_1431_n_0));
  LUT5 #(
    .INIT(32'h0000D000)) 
    ram_reg_i_145__4
       (.I0(ram_reg_28),
        .I1(ram_reg_i_514_n_0),
        .I2(ram_reg_3),
        .I3(ram_reg_44),
        .I4(ram_reg_45),
        .O(ram_reg_i_145__4_n_0));
  LUT6 #(
    .INIT(64'h00000000BBFB0000)) 
    ram_reg_i_149__4
       (.I0(ram_reg_28),
        .I1(ram_reg_41),
        .I2(ram_reg_42),
        .I3(ram_reg_43),
        .I4(ram_reg_3),
        .I5(ram_reg_i_532_n_0),
        .O(ram_reg_i_149__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    ram_reg_i_151__4
       (.I0(ram_reg_i_538_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_37),
        .I3(ram_reg_38),
        .I4(ram_reg_39),
        .I5(ram_reg_40),
        .O(grp_ClefiaKeySet128_fu_343_rk_d0[2]));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    ram_reg_i_154__4
       (.I0(ram_reg_i_549_n_0),
        .I1(ram_reg_32),
        .I2(ram_reg_33),
        .I3(ram_reg_34),
        .I4(ram_reg_35),
        .I5(ram_reg_36),
        .O(ram_reg_i_154__4_n_0));
  LUT6 #(
    .INIT(64'h0D000D0000000D00)) 
    ram_reg_i_161__5
       (.I0(ram_reg_28),
        .I1(ram_reg_i_577_n_0),
        .I2(ram_reg_29),
        .I3(ram_reg_3),
        .I4(ram_reg_30),
        .I5(ram_reg_31),
        .O(ram_reg_i_161__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    ram_reg_i_162__5
       (.I0(ram_reg_56),
        .I1(ram_reg_57),
        .I2(ram_reg_58),
        .I3(ram_reg_59),
        .I4(ram_reg_60),
        .I5(ram_reg_i_586_n_0),
        .O(grp_ClefiaKeySet128_fu_343_rk_ce1));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    ram_reg_i_19
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d1[5]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d1[5]),
        .I3(ram_reg_0),
        .I4(ram_reg_i_103__5_n_0),
        .I5(ram_reg_15),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    ram_reg_i_20
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d1[4]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d1[4]),
        .I3(ram_reg_0),
        .I4(ram_reg_i_107__5_n_0),
        .I5(ram_reg_14),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hBABFBFBFAAAAAAAA)) 
    ram_reg_i_2098
       (.I0(ram_reg_i_1275_1),
        .I1(Q[4]),
        .I2(ram_reg_i_586_0[4]),
        .I3(ram_reg_i_586_0[3]),
        .I4(D[4]),
        .I5(ram_reg_i_1275_0),
        .O(ram_reg_i_2098_n_0));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    ram_reg_i_21
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d1[3]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d1[3]),
        .I3(ram_reg_0),
        .I4(ram_reg_13),
        .I5(ram_reg_i_112__3_n_0),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hBFBFBABFAAAAAAAA)) 
    ram_reg_i_2256
       (.I0(ram_reg_i_1420_0),
        .I1(Q[0]),
        .I2(ram_reg_i_586_0[4]),
        .I3(ram_reg_i_586_0[3]),
        .I4(D[0]),
        .I5(ram_reg_i_1275_0),
        .O(ram_reg_i_2256_n_0));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    ram_reg_i_23
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d1[2]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d1[2]),
        .I3(ram_reg_0),
        .I4(ram_reg_i_119__5_n_0),
        .I5(ram_reg_12),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    ram_reg_i_24
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d1[1]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d1[1]),
        .I3(ram_reg_0),
        .I4(ram_reg_11),
        .I5(ram_reg_i_124__4_n_0),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    ram_reg_i_25
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d1[0]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d1[0]),
        .I3(ram_reg_0),
        .I4(ram_reg_10),
        .I5(ram_reg_i_128__4_n_0),
        .O(DIADI[0]));
  MUXF7 ram_reg_i_29
       (.I0(grp_ClefiaKeySet128_fu_343_rk_d0[5]),
        .I1(ram_reg_9),
        .O(DIBDI[5]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    ram_reg_i_30
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d0[2]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d0[2]),
        .I3(ram_reg_0),
        .I4(ram_reg_i_145__4_n_0),
        .I5(ram_reg_8),
        .O(DIBDI[4]));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    ram_reg_i_31
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d0[1]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d0[1]),
        .I3(ram_reg_0),
        .I4(ram_reg_i_149__4_n_0),
        .I5(ram_reg_7),
        .O(DIBDI[3]));
  MUXF7 ram_reg_i_32
       (.I0(grp_ClefiaKeySet128_fu_343_rk_d0[2]),
        .I1(ram_reg_6),
        .O(DIBDI[2]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_33
       (.I0(ram_reg_2),
        .I1(ram_reg_0),
        .I2(ram_reg_i_154__4_n_0),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(DIBDI[1]));
  LUT5 #(
    .INIT(32'h0000EEFE)) 
    ram_reg_i_331
       (.I0(ram_reg_i_820_n_0),
        .I1(ram_reg_i_132__3_0),
        .I2(ram_reg_i_103__5_0),
        .I3(ram_reg_i_103__5_1),
        .I4(ram_reg_i_103__5_2),
        .O(ram_reg_i_331_n_0));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    ram_reg_i_34
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d0[0]),
        .I1(ram_reg),
        .I2(grp_ClefiaKeySet256_fu_319_rk_d0[0]),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_i_161__5_n_0),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA200)) 
    ram_reg_i_349
       (.I0(ram_reg_i_429_0),
        .I1(ram_reg_i_586_0[3]),
        .I2(\fin_12_reg_883_reg[7]_0 [6]),
        .I3(ram_reg_i_429_1),
        .I4(ram_reg_i_107__5_0),
        .I5(ram_reg_i_132__3_0),
        .O(ram_reg_i_349_n_0));
  LUT6 #(
    .INIT(64'hC0AACFAAC0AAC0AA)) 
    ram_reg_i_35
       (.I0(grp_ClefiaKeySet128_fu_343_rk_ce1),
        .I1(grp_ClefiaKeySet192_fu_331_rk_ce1),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_16),
        .I5(grp_ClefiaKeySet256_fu_319_rk_ce0),
        .O(WEA));
  LUT6 #(
    .INIT(64'h54545554FFFFFFFF)) 
    ram_reg_i_376
       (.I0(ram_reg_i_112__3_0),
        .I1(ram_reg_i_112__3_1),
        .I2(ram_reg_i_112__3_2),
        .I3(ram_reg_i_128__4_0),
        .I4(ram_reg_i_916_n_0),
        .I5(ram_reg_21),
        .O(ram_reg_i_376_n_0));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    ram_reg_i_393
       (.I0(ram_reg_i_116__5_0),
        .I1(ram_reg_i_116__5_1),
        .I2(ram_reg_i_132__3_0),
        .I3(ram_reg_i_957_n_0),
        .I4(ram_reg_i_116__5_2),
        .I5(ram_reg_21),
        .O(ram_reg_i_393_n_0));
  LUT6 #(
    .INIT(64'h4FFF4FFF4FFF4F4F)) 
    ram_reg_i_404
       (.I0(ram_reg_i_119__5_0),
        .I1(ram_reg_59),
        .I2(ram_reg_70),
        .I3(ram_reg_i_987_n_0),
        .I4(ram_reg_i_119__5_1),
        .I5(ram_reg_i_119__5_2),
        .O(ram_reg_i_404_n_0));
  LUT6 #(
    .INIT(64'h55555510FFFFFFFF)) 
    ram_reg_i_429
       (.I0(ram_reg_i_124__4_0),
        .I1(ram_reg_i_124__4_1),
        .I2(ram_reg_i_124__4_2),
        .I3(ram_reg_i_1037_n_0),
        .I4(ram_reg_i_132__3_0),
        .I5(ram_reg_21),
        .O(ram_reg_i_429_n_0));
  LUT6 #(
    .INIT(64'h55554454FFFFFFFF)) 
    ram_reg_i_443
       (.I0(ram_reg_i_128__4_1),
        .I1(ram_reg_i_128__4_2),
        .I2(ram_reg_i_128__4_0),
        .I3(ram_reg_i_1071_n_0),
        .I4(ram_reg_i_128__4_3),
        .I5(ram_reg_21),
        .O(ram_reg_i_443_n_0));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    ram_reg_i_461
       (.I0(ram_reg_i_132__3_1),
        .I1(ram_reg_i_132__3_2),
        .I2(ram_reg_i_132__3_0),
        .I3(ram_reg_i_1110_n_0),
        .I4(ram_reg_i_132__3_3),
        .I5(ram_reg_21),
        .O(ram_reg_i_461_n_0));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    ram_reg_i_477
       (.I0(ram_reg_i_1154_n_0),
        .I1(ram_reg_32),
        .I2(ram_reg_i_136__4_0),
        .I3(ram_reg_i_136__4_1),
        .I4(ram_reg_36),
        .I5(ram_reg_i_136__4_2),
        .O(ram_reg_i_477_n_0));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    ram_reg_i_489
       (.I0(ram_reg_i_1191_n_0),
        .I1(ram_reg_32),
        .I2(ram_reg_i_140__4_0),
        .I3(ram_reg_i_140__4_1),
        .I4(ram_reg_i_140__4_2),
        .I5(ram_reg_36),
        .O(ram_reg_i_489_n_0));
  LUT5 #(
    .INIT(32'hEFEFFFEF)) 
    ram_reg_i_497
       (.I0(ram_reg_i_141__4_1),
        .I1(ram_reg_i_141__4_2),
        .I2(ram_reg_32),
        .I3(ram_reg_i_141__4_0),
        .I4(ram_reg_i_1219_n_0),
        .O(ram_reg_i_497_n_0));
  LUT6 #(
    .INIT(64'hFEFFEEEEEEEEEEEE)) 
    ram_reg_i_514
       (.I0(ram_reg_i_145__4_1),
        .I1(ram_reg_i_145__4_2),
        .I2(ram_reg_i_1275_n_0),
        .I3(ram_reg_i_145__4_0),
        .I4(ram_reg_32),
        .I5(ram_reg_i_145__4_3),
        .O(ram_reg_i_514_n_0));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    ram_reg_i_532
       (.I0(ram_reg_i_1319_n_0),
        .I1(ram_reg_32),
        .I2(ram_reg_i_149__4_0),
        .I3(ram_reg_i_149__4_1),
        .I4(ram_reg_i_149__4_2),
        .I5(ram_reg_36),
        .O(ram_reg_i_532_n_0));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    ram_reg_i_538
       (.I0(ram_reg_i_1328_n_0),
        .I1(ram_reg_32),
        .I2(ram_reg_i_151__4_0),
        .I3(ram_reg_i_151__4_1),
        .I4(ram_reg_i_151__4_2),
        .I5(ram_reg_36),
        .O(ram_reg_i_538_n_0));
  LUT6 #(
    .INIT(64'h8088808080888088)) 
    ram_reg_i_549
       (.I0(ram_reg_i_141__4_0),
        .I1(ram_reg_i_489_0),
        .I2(ram_reg_i_154__4_0),
        .I3(ram_reg_i_1367_n_0),
        .I4(Q[1]),
        .I5(ram_reg_i_586_0[4]),
        .O(ram_reg_i_549_n_0));
  LUT6 #(
    .INIT(64'hFEFFEEEEEEEEEEEE)) 
    ram_reg_i_577
       (.I0(ram_reg_i_161__5_0),
        .I1(ram_reg_i_161__5_1),
        .I2(ram_reg_i_1420_n_0),
        .I3(ram_reg_i_145__4_0),
        .I4(ram_reg_32),
        .I5(ram_reg_i_161__5_2),
        .O(ram_reg_i_577_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    ram_reg_i_586
       (.I0(ram_reg_i_162__5_0),
        .I1(ram_reg_i_162__5_1),
        .I2(ram_reg_i_586_0[0]),
        .I3(grp_ClefiaKeySet128_fu_343_ap_start_reg),
        .I4(ram_reg_i_162__5_2),
        .I5(ram_reg_i_1431_n_0),
        .O(ram_reg_i_586_n_0));
  LUT6 #(
    .INIT(64'h00000000222AA2AA)) 
    ram_reg_i_820
       (.I0(ram_reg_i_429_0),
        .I1(ram_reg_i_586_0[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I3(ap_return_0_preg[7]),
        .I4(fin_12_reg_883[7]),
        .I5(ram_reg_i_404_0),
        .O(ram_reg_i_820_n_0));
  LUT6 #(
    .INIT(64'h0F0F00FF22222222)) 
    ram_reg_i_916
       (.I0(ram_reg_i_586_0[1]),
        .I1(ram_reg_i_586_0[2]),
        .I2(fin_12_reg_883[5]),
        .I3(ap_return_0_preg[5]),
        .I4(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I5(ram_reg_i_586_0[3]),
        .O(ram_reg_i_916_n_0));
  LUT6 #(
    .INIT(64'h88800800AAA22A22)) 
    ram_reg_i_957
       (.I0(ram_reg_i_461_0),
        .I1(ram_reg_i_586_0[3]),
        .I2(grp_ClefiaGfn4_fu_2035_ap_ready),
        .I3(ap_return_0_preg[4]),
        .I4(fin_12_reg_883[4]),
        .I5(ram_reg_i_461_1),
        .O(ram_reg_i_957_n_0));
  LUT5 #(
    .INIT(32'hBABAAABA)) 
    ram_reg_i_987
       (.I0(ram_reg_i_132__3_0),
        .I1(ram_reg_i_404_0),
        .I2(ram_reg_i_429_0),
        .I3(ram_reg_i_586_0[3]),
        .I4(\fin_12_reg_883_reg[7]_0 [3]),
        .O(ram_reg_i_987_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn4Inv
   (\ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    \ap_CS_fsm_reg[25]_2 ,
    \ap_CS_fsm_reg[25]_3 ,
    \ap_CS_fsm_reg[25]_4 ,
    \ap_CS_fsm_reg[25]_5 ,
    grp_ClefiaDecrypt_1_fu_370_rk_ce1,
    D,
    \ap_return_10_preg_reg[7]_0 ,
    \ap_return_9_preg_reg[7]_0 ,
    \ap_return_8_preg_reg[7]_0 ,
    \ap_return_7_preg_reg[7]_0 ,
    \ap_return_6_preg_reg[7]_0 ,
    \ap_return_5_preg_reg[7]_0 ,
    \ap_return_4_preg_reg[7]_0 ,
    \ap_return_3_preg_reg[7]_0 ,
    \ap_return_2_preg_reg[7]_0 ,
    \ap_return_1_preg_reg[7]_0 ,
    grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \fout_13_1_reg_280_reg[7]_0 ,
    \fout_12_1_reg_291_reg[7]_0 ,
    \fout_14_1_reg_269_reg[7]_0 ,
    \fout_15_1_reg_258_reg[7]_0 ,
    p_0_in0_out,
    \ap_CS_fsm_reg[14] ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    mem_reg_0_3_24_24_i_2__0_0,
    ram_reg,
    shl_ln_reg_808,
    ram_reg_0,
    ram_reg_i_58,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_rst_n,
    ram_reg_4,
    grp_ClefiaGfn4Inv_fu_514_ap_start_reg,
    r_1_reg_297,
    \fin_0_0_fu_92_reg[7]_0 ,
    \fin_1_0_fu_96_reg[7]_0 ,
    \fin_2_0_fu_100_reg[7]_0 ,
    \fin_3_0_fu_104_reg[7]_0 ,
    \fin_4_0_fu_108_reg[7]_0 ,
    \fin_5_0_fu_112_reg[7]_0 ,
    \fin_6_0_fu_116_reg[7]_0 ,
    \fin_7_0_fu_120_reg[7]_0 ,
    \fin_8_0_fu_124_reg[7]_0 ,
    \fin_9_0_fu_128_reg[7]_0 ,
    \fin_10_0_fu_132_reg[7]_0 ,
    \fin_11_0_fu_136_reg[7]_0 ,
    \fin_12_0_fu_140_reg[7]_0 ,
    \fin_13_0_fu_144_reg[7]_0 ,
    \fin_14_0_fu_148_reg[7]_0 ,
    \fin_15_0_fu_152_reg[7]_0 ,
    \q1_reg[16] ,
    \q1_reg[16]_0 ,
    \q1_reg[16]_1 ,
    \q1_reg[16]_2 ,
    \q1_reg[16]_3 ,
    mem_reg_0_3_7_7_i_1_0,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_7_7_i_1_2,
    \q1_reg[17] ,
    \q1_reg[17]_0 ,
    \q1_reg[17]_1 ,
    \q1_reg[18] ,
    \q1_reg[18]_0 ,
    \q1_reg[18]_1 ,
    \q1_reg[19] ,
    \q1_reg[19]_0 ,
    \q1_reg[19]_1 ,
    \q1_reg[20] ,
    \q1_reg[20]_0 ,
    \q1_reg[20]_1 ,
    \q1_reg[21] ,
    \q1_reg[21]_0 ,
    \q1_reg[21]_1 ,
    \q1_reg[22] ,
    \q1_reg[22]_0 ,
    \q1_reg[22]_1 ,
    \q1_reg[23] ,
    \q1_reg[23]_0 ,
    \q1_reg[23]_1 ,
    mem_reg_0_3_24_24_i_2__0_1,
    mem_reg_0_3_24_24_i_2__0_2,
    grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0,
    DOADO,
    DOBDO);
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[25]_1 ;
  output \ap_CS_fsm_reg[25]_2 ;
  output \ap_CS_fsm_reg[25]_3 ;
  output \ap_CS_fsm_reg[25]_4 ;
  output \ap_CS_fsm_reg[25]_5 ;
  output grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  output [7:0]D;
  output [7:0]\ap_return_10_preg_reg[7]_0 ;
  output [7:0]\ap_return_9_preg_reg[7]_0 ;
  output [7:0]\ap_return_8_preg_reg[7]_0 ;
  output [7:0]\ap_return_7_preg_reg[7]_0 ;
  output [7:0]\ap_return_6_preg_reg[7]_0 ;
  output [7:0]\ap_return_5_preg_reg[7]_0 ;
  output [7:0]\ap_return_4_preg_reg[7]_0 ;
  output [7:0]\ap_return_3_preg_reg[7]_0 ;
  output [7:0]\ap_return_2_preg_reg[7]_0 ;
  output [7:0]\ap_return_1_preg_reg[7]_0 ;
  output [7:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0;
  output [1:0]\ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [7:0]\fout_13_1_reg_280_reg[7]_0 ;
  output [7:0]\fout_12_1_reg_291_reg[7]_0 ;
  output [7:0]\fout_14_1_reg_269_reg[7]_0 ;
  output [7:0]\fout_15_1_reg_258_reg[7]_0 ;
  output [3:0]p_0_in0_out;
  output [7:0]\ap_CS_fsm_reg[14] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input [11:0]mem_reg_0_3_24_24_i_2__0_0;
  input ram_reg;
  input [2:0]shl_ln_reg_808;
  input ram_reg_0;
  input ram_reg_i_58;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ap_rst_n;
  input ram_reg_4;
  input grp_ClefiaGfn4Inv_fu_514_ap_start_reg;
  input [2:0]r_1_reg_297;
  input [7:0]\fin_0_0_fu_92_reg[7]_0 ;
  input [7:0]\fin_1_0_fu_96_reg[7]_0 ;
  input [7:0]\fin_2_0_fu_100_reg[7]_0 ;
  input [7:0]\fin_3_0_fu_104_reg[7]_0 ;
  input [7:0]\fin_4_0_fu_108_reg[7]_0 ;
  input [7:0]\fin_5_0_fu_112_reg[7]_0 ;
  input [7:0]\fin_6_0_fu_116_reg[7]_0 ;
  input [7:0]\fin_7_0_fu_120_reg[7]_0 ;
  input [7:0]\fin_8_0_fu_124_reg[7]_0 ;
  input [7:0]\fin_9_0_fu_128_reg[7]_0 ;
  input [7:0]\fin_10_0_fu_132_reg[7]_0 ;
  input [7:0]\fin_11_0_fu_136_reg[7]_0 ;
  input [7:0]\fin_12_0_fu_140_reg[7]_0 ;
  input [7:0]\fin_13_0_fu_144_reg[7]_0 ;
  input [7:0]\fin_14_0_fu_148_reg[7]_0 ;
  input [7:0]\fin_15_0_fu_152_reg[7]_0 ;
  input \q1_reg[16] ;
  input \q1_reg[16]_0 ;
  input \q1_reg[16]_1 ;
  input \q1_reg[16]_2 ;
  input \q1_reg[16]_3 ;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input mem_reg_0_3_7_7_i_1_2;
  input \q1_reg[17] ;
  input \q1_reg[17]_0 ;
  input \q1_reg[17]_1 ;
  input \q1_reg[18] ;
  input \q1_reg[18]_0 ;
  input \q1_reg[18]_1 ;
  input \q1_reg[19] ;
  input \q1_reg[19]_0 ;
  input \q1_reg[19]_1 ;
  input \q1_reg[20] ;
  input \q1_reg[20]_0 ;
  input \q1_reg[20]_1 ;
  input \q1_reg[21] ;
  input \q1_reg[21]_0 ;
  input \q1_reg[21]_1 ;
  input \q1_reg[22] ;
  input \q1_reg[22]_0 ;
  input \q1_reg[22]_1 ;
  input \q1_reg[23] ;
  input \q1_reg[23]_0 ;
  input \q1_reg[23]_1 ;
  input mem_reg_0_3_24_24_i_2__0_1;
  input mem_reg_0_3_24_24_i_2__0_2;
  input [1:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0;
  input [7:0]DOADO;
  input [7:0]DOBDO;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [31:0]add_ln224_1_fu_715_p2;
  wire [31:0]add_ln224_1_reg_1309;
  wire \add_ln224_1_reg_1309[12]_i_2_n_0 ;
  wire \add_ln224_1_reg_1309[12]_i_3_n_0 ;
  wire \add_ln224_1_reg_1309[12]_i_4_n_0 ;
  wire \add_ln224_1_reg_1309[12]_i_5_n_0 ;
  wire \add_ln224_1_reg_1309[16]_i_2_n_0 ;
  wire \add_ln224_1_reg_1309[16]_i_3_n_0 ;
  wire \add_ln224_1_reg_1309[16]_i_4_n_0 ;
  wire \add_ln224_1_reg_1309[16]_i_5_n_0 ;
  wire \add_ln224_1_reg_1309[20]_i_2_n_0 ;
  wire \add_ln224_1_reg_1309[20]_i_3_n_0 ;
  wire \add_ln224_1_reg_1309[20]_i_4_n_0 ;
  wire \add_ln224_1_reg_1309[20]_i_5_n_0 ;
  wire \add_ln224_1_reg_1309[24]_i_2_n_0 ;
  wire \add_ln224_1_reg_1309[24]_i_3_n_0 ;
  wire \add_ln224_1_reg_1309[24]_i_4_n_0 ;
  wire \add_ln224_1_reg_1309[24]_i_5_n_0 ;
  wire \add_ln224_1_reg_1309[28]_i_2_n_0 ;
  wire \add_ln224_1_reg_1309[28]_i_3_n_0 ;
  wire \add_ln224_1_reg_1309[28]_i_4_n_0 ;
  wire \add_ln224_1_reg_1309[28]_i_5_n_0 ;
  wire \add_ln224_1_reg_1309[31]_i_2_n_0 ;
  wire \add_ln224_1_reg_1309[31]_i_3_n_0 ;
  wire \add_ln224_1_reg_1309[31]_i_4_n_0 ;
  wire \add_ln224_1_reg_1309[4]_i_2_n_0 ;
  wire \add_ln224_1_reg_1309[4]_i_3_n_0 ;
  wire \add_ln224_1_reg_1309[4]_i_4_n_0 ;
  wire \add_ln224_1_reg_1309[4]_i_5_n_0 ;
  wire \add_ln224_1_reg_1309[8]_i_2_n_0 ;
  wire \add_ln224_1_reg_1309[8]_i_3_n_0 ;
  wire \add_ln224_1_reg_1309[8]_i_4_n_0 ;
  wire \add_ln224_1_reg_1309[8]_i_5_n_0 ;
  wire \add_ln224_1_reg_1309_reg[12]_i_1_n_0 ;
  wire \add_ln224_1_reg_1309_reg[12]_i_1_n_1 ;
  wire \add_ln224_1_reg_1309_reg[12]_i_1_n_2 ;
  wire \add_ln224_1_reg_1309_reg[12]_i_1_n_3 ;
  wire \add_ln224_1_reg_1309_reg[16]_i_1_n_0 ;
  wire \add_ln224_1_reg_1309_reg[16]_i_1_n_1 ;
  wire \add_ln224_1_reg_1309_reg[16]_i_1_n_2 ;
  wire \add_ln224_1_reg_1309_reg[16]_i_1_n_3 ;
  wire \add_ln224_1_reg_1309_reg[20]_i_1_n_0 ;
  wire \add_ln224_1_reg_1309_reg[20]_i_1_n_1 ;
  wire \add_ln224_1_reg_1309_reg[20]_i_1_n_2 ;
  wire \add_ln224_1_reg_1309_reg[20]_i_1_n_3 ;
  wire \add_ln224_1_reg_1309_reg[24]_i_1_n_0 ;
  wire \add_ln224_1_reg_1309_reg[24]_i_1_n_1 ;
  wire \add_ln224_1_reg_1309_reg[24]_i_1_n_2 ;
  wire \add_ln224_1_reg_1309_reg[24]_i_1_n_3 ;
  wire \add_ln224_1_reg_1309_reg[28]_i_1_n_0 ;
  wire \add_ln224_1_reg_1309_reg[28]_i_1_n_1 ;
  wire \add_ln224_1_reg_1309_reg[28]_i_1_n_2 ;
  wire \add_ln224_1_reg_1309_reg[28]_i_1_n_3 ;
  wire \add_ln224_1_reg_1309_reg[31]_i_1_n_2 ;
  wire \add_ln224_1_reg_1309_reg[31]_i_1_n_3 ;
  wire \add_ln224_1_reg_1309_reg[4]_i_1_n_0 ;
  wire \add_ln224_1_reg_1309_reg[4]_i_1_n_1 ;
  wire \add_ln224_1_reg_1309_reg[4]_i_1_n_2 ;
  wire \add_ln224_1_reg_1309_reg[4]_i_1_n_3 ;
  wire \add_ln224_1_reg_1309_reg[8]_i_1_n_0 ;
  wire \add_ln224_1_reg_1309_reg[8]_i_1_n_1 ;
  wire \add_ln224_1_reg_1309_reg[8]_i_1_n_2 ;
  wire \add_ln224_1_reg_1309_reg[8]_i_1_n_3 ;
  wire [7:3]add_ln224_fu_625_p2;
  wire add_ln224_fu_625_p2_carry_i_1_n_0;
  wire add_ln224_fu_625_p2_carry_i_2_n_0;
  wire add_ln224_fu_625_p2_carry_i_3_n_0;
  wire add_ln224_fu_625_p2_carry_i_4_n_0;
  wire add_ln224_fu_625_p2_carry_n_1;
  wire add_ln224_fu_625_p2_carry_n_2;
  wire add_ln224_fu_625_p2_carry_n_3;
  wire [7:4]add_ln228_fu_484_p2;
  wire \add_ln228_reg_1070[5]_i_1_n_0 ;
  wire [4:1]add_ln228_reg_1070_reg;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire [7:0]\ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire \ap_CS_fsm_reg[25]_2 ;
  wire \ap_CS_fsm_reg[25]_3 ;
  wire \ap_CS_fsm_reg[25]_4 ;
  wire \ap_CS_fsm_reg[25]_5 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [1:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [13:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire [7:0]ap_phi_mux_fout_0_1_phi_fu_427_p4;
  wire [7:0]ap_phi_mux_fout_10_1_phi_fu_317_p4;
  wire [7:0]ap_phi_mux_fout_11_1_phi_fu_306_p4;
  wire [7:0]ap_phi_mux_fout_12_1_phi_fu_295_p4;
  wire [7:0]ap_phi_mux_fout_13_1_phi_fu_284_p4;
  wire [7:0]ap_phi_mux_fout_14_1_phi_fu_273_p4;
  wire [7:0]ap_phi_mux_fout_15_1_phi_fu_262_p4;
  wire [7:0]ap_phi_mux_fout_1_1_phi_fu_416_p4;
  wire [7:0]ap_phi_mux_fout_2_1_phi_fu_405_p4;
  wire [7:0]ap_phi_mux_fout_3_1_phi_fu_394_p4;
  wire [7:0]ap_phi_mux_fout_4_1_phi_fu_383_p4;
  wire [7:0]ap_phi_mux_fout_5_1_phi_fu_372_p4;
  wire [7:0]ap_phi_mux_fout_6_1_phi_fu_361_p4;
  wire [7:0]ap_phi_mux_fout_7_1_phi_fu_350_p4;
  wire [7:0]ap_phi_mux_fout_8_1_phi_fu_339_p4;
  wire [7:0]ap_phi_mux_fout_9_1_phi_fu_328_p4;
  wire [7:0]ap_return_0_preg;
  wire \ap_return_0_preg[2]_i_2_n_0 ;
  wire \ap_return_0_preg[7]_i_2__0_n_0 ;
  wire [7:0]ap_return_10_preg;
  wire [7:0]\ap_return_10_preg_reg[7]_0 ;
  wire [7:0]ap_return_11_preg;
  wire [7:0]ap_return_12_preg;
  wire [7:0]ap_return_13_preg;
  wire [7:0]ap_return_14_preg;
  wire [7:0]ap_return_15_preg;
  wire [7:0]ap_return_1_preg;
  wire \ap_return_1_preg[7]_i_1__0_n_0 ;
  wire [7:0]\ap_return_1_preg_reg[7]_0 ;
  wire [7:0]ap_return_2_preg;
  wire [7:0]\ap_return_2_preg_reg[7]_0 ;
  wire [7:0]ap_return_3_preg;
  wire [7:0]\ap_return_3_preg_reg[7]_0 ;
  wire [7:0]ap_return_4_preg;
  wire [7:0]\ap_return_4_preg_reg[7]_0 ;
  wire [7:0]ap_return_5_preg;
  wire [7:0]\ap_return_5_preg_reg[7]_0 ;
  wire [7:0]ap_return_6_preg;
  wire [7:0]\ap_return_6_preg_reg[7]_0 ;
  wire [7:0]ap_return_7_preg;
  wire [7:0]\ap_return_7_preg_reg[7]_0 ;
  wire [7:0]ap_return_8_preg;
  wire [7:0]\ap_return_8_preg_reg[7]_0 ;
  wire [7:0]ap_return_9_preg;
  wire [7:0]\ap_return_9_preg_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\clefia_s0_U/q0_reg ;
  wire clefia_s0_ce0;
  wire [7:0]\clefia_s1_U/q0_reg ;
  wire [31:0]dec51_in_fu_88;
  wire dec51_in_fu_880;
  wire [7:0]fin_0_0_fu_92;
  wire \fin_0_0_fu_92[7]_i_10_n_0 ;
  wire \fin_0_0_fu_92[7]_i_11_n_0 ;
  wire \fin_0_0_fu_92[7]_i_12_n_0 ;
  wire \fin_0_0_fu_92[7]_i_13_n_0 ;
  wire \fin_0_0_fu_92[7]_i_14_n_0 ;
  wire \fin_0_0_fu_92[7]_i_15_n_0 ;
  wire \fin_0_0_fu_92[7]_i_3_n_0 ;
  wire \fin_0_0_fu_92[7]_i_4_n_0 ;
  wire \fin_0_0_fu_92[7]_i_5_n_0 ;
  wire \fin_0_0_fu_92[7]_i_6_n_0 ;
  wire \fin_0_0_fu_92[7]_i_8_n_0 ;
  wire \fin_0_0_fu_92[7]_i_9_n_0 ;
  wire [7:0]\fin_0_0_fu_92_reg[7]_0 ;
  wire [7:0]fin_10_0_fu_132;
  wire \fin_10_0_fu_132[0]_i_1_n_0 ;
  wire \fin_10_0_fu_132[1]_i_1_n_0 ;
  wire \fin_10_0_fu_132[2]_i_1_n_0 ;
  wire \fin_10_0_fu_132[3]_i_1_n_0 ;
  wire \fin_10_0_fu_132[4]_i_1_n_0 ;
  wire \fin_10_0_fu_132[5]_i_1_n_0 ;
  wire \fin_10_0_fu_132[6]_i_1_n_0 ;
  wire \fin_10_0_fu_132[7]_i_1_n_0 ;
  wire [7:0]\fin_10_0_fu_132_reg[7]_0 ;
  wire [7:0]fin_10_reg_1273;
  wire [7:0]fin_11_0_fu_136;
  wire \fin_11_0_fu_136[0]_i_1_n_0 ;
  wire \fin_11_0_fu_136[1]_i_1_n_0 ;
  wire \fin_11_0_fu_136[2]_i_1_n_0 ;
  wire \fin_11_0_fu_136[3]_i_1_n_0 ;
  wire \fin_11_0_fu_136[4]_i_1_n_0 ;
  wire \fin_11_0_fu_136[5]_i_1_n_0 ;
  wire \fin_11_0_fu_136[6]_i_1_n_0 ;
  wire \fin_11_0_fu_136[7]_i_1_n_0 ;
  wire [7:0]\fin_11_0_fu_136_reg[7]_0 ;
  wire [7:0]fin_11_reg_1279;
  wire [7:0]fin_12_0_fu_140;
  wire [7:0]\fin_12_0_fu_140_reg[7]_0 ;
  wire [7:0]fin_13_0_fu_144;
  wire [7:0]\fin_13_0_fu_144_reg[7]_0 ;
  wire [7:0]fin_14_0_fu_148;
  wire [7:0]\fin_14_0_fu_148_reg[7]_0 ;
  wire [7:0]fin_15_0_fu_152;
  wire [7:0]\fin_15_0_fu_152_reg[7]_0 ;
  wire [7:0]fin_1_0_fu_96;
  wire [7:0]\fin_1_0_fu_96_reg[7]_0 ;
  wire [7:0]fin_2_0_fu_100;
  wire [7:0]\fin_2_0_fu_100_reg[7]_0 ;
  wire [7:0]fin_3_0_fu_104;
  wire [7:0]\fin_3_0_fu_104_reg[7]_0 ;
  wire [7:0]fin_4_0_fu_108;
  wire \fin_4_0_fu_108[0]_i_1_n_0 ;
  wire \fin_4_0_fu_108[1]_i_1_n_0 ;
  wire \fin_4_0_fu_108[2]_i_1_n_0 ;
  wire \fin_4_0_fu_108[3]_i_1_n_0 ;
  wire \fin_4_0_fu_108[4]_i_1_n_0 ;
  wire \fin_4_0_fu_108[5]_i_1_n_0 ;
  wire \fin_4_0_fu_108[6]_i_1_n_0 ;
  wire \fin_4_0_fu_108[7]_i_1_n_0 ;
  wire [7:0]\fin_4_0_fu_108_reg[7]_0 ;
  wire [7:0]fin_4_reg_1237;
  wire [7:0]fin_5_0_fu_112;
  wire \fin_5_0_fu_112[0]_i_1_n_0 ;
  wire \fin_5_0_fu_112[1]_i_1_n_0 ;
  wire \fin_5_0_fu_112[2]_i_1_n_0 ;
  wire \fin_5_0_fu_112[3]_i_1_n_0 ;
  wire \fin_5_0_fu_112[4]_i_1_n_0 ;
  wire \fin_5_0_fu_112[5]_i_1_n_0 ;
  wire \fin_5_0_fu_112[6]_i_1_n_0 ;
  wire \fin_5_0_fu_112[7]_i_1_n_0 ;
  wire [7:0]\fin_5_0_fu_112_reg[7]_0 ;
  wire [7:0]fin_5_reg_1243;
  wire [7:0]fin_6_0_fu_116;
  wire \fin_6_0_fu_116[0]_i_1_n_0 ;
  wire \fin_6_0_fu_116[1]_i_1_n_0 ;
  wire \fin_6_0_fu_116[2]_i_1_n_0 ;
  wire \fin_6_0_fu_116[3]_i_1_n_0 ;
  wire \fin_6_0_fu_116[4]_i_1_n_0 ;
  wire \fin_6_0_fu_116[5]_i_1_n_0 ;
  wire \fin_6_0_fu_116[6]_i_1_n_0 ;
  wire \fin_6_0_fu_116[7]_i_1_n_0 ;
  wire [7:0]\fin_6_0_fu_116_reg[7]_0 ;
  wire [7:0]fin_6_reg_1249;
  wire [7:0]fin_7_0_fu_120;
  wire \fin_7_0_fu_120[0]_i_1_n_0 ;
  wire \fin_7_0_fu_120[1]_i_1_n_0 ;
  wire \fin_7_0_fu_120[2]_i_1_n_0 ;
  wire \fin_7_0_fu_120[3]_i_1_n_0 ;
  wire \fin_7_0_fu_120[4]_i_1_n_0 ;
  wire \fin_7_0_fu_120[5]_i_1_n_0 ;
  wire \fin_7_0_fu_120[6]_i_1_n_0 ;
  wire \fin_7_0_fu_120[7]_i_1_n_0 ;
  wire [7:0]\fin_7_0_fu_120_reg[7]_0 ;
  wire [7:0]fin_7_reg_1255;
  wire [7:0]fin_8_0_fu_124;
  wire \fin_8_0_fu_124[0]_i_1_n_0 ;
  wire \fin_8_0_fu_124[1]_i_1_n_0 ;
  wire \fin_8_0_fu_124[2]_i_1_n_0 ;
  wire \fin_8_0_fu_124[3]_i_1_n_0 ;
  wire \fin_8_0_fu_124[4]_i_1_n_0 ;
  wire \fin_8_0_fu_124[5]_i_1_n_0 ;
  wire \fin_8_0_fu_124[6]_i_1_n_0 ;
  wire \fin_8_0_fu_124[7]_i_1_n_0 ;
  wire [7:0]\fin_8_0_fu_124_reg[7]_0 ;
  wire [7:0]fin_8_reg_1261;
  wire fin_9_0_fu_128;
  wire \fin_9_0_fu_128[0]_i_1_n_0 ;
  wire \fin_9_0_fu_128[1]_i_1_n_0 ;
  wire \fin_9_0_fu_128[2]_i_1_n_0 ;
  wire \fin_9_0_fu_128[3]_i_1_n_0 ;
  wire \fin_9_0_fu_128[4]_i_1_n_0 ;
  wire \fin_9_0_fu_128[5]_i_1_n_0 ;
  wire \fin_9_0_fu_128[6]_i_1_n_0 ;
  wire \fin_9_0_fu_128[7]_i_1_n_0 ;
  wire [7:0]\fin_9_0_fu_128_reg[7]_0 ;
  wire \fin_9_0_fu_128_reg_n_0_[0] ;
  wire \fin_9_0_fu_128_reg_n_0_[1] ;
  wire \fin_9_0_fu_128_reg_n_0_[2] ;
  wire \fin_9_0_fu_128_reg_n_0_[3] ;
  wire \fin_9_0_fu_128_reg_n_0_[4] ;
  wire \fin_9_0_fu_128_reg_n_0_[5] ;
  wire \fin_9_0_fu_128_reg_n_0_[6] ;
  wire \fin_9_0_fu_128_reg_n_0_[7] ;
  wire [7:0]fin_9_reg_1267;
  wire [7:0]fout_0_1_reg_423;
  wire [7:0]fout_10_1_reg_313;
  wire [7:0]fout_11_1_reg_302;
  wire [7:0]fout_12_1_reg_291;
  wire [7:0]\fout_12_1_reg_291_reg[7]_0 ;
  wire [7:0]fout_13_1_reg_280;
  wire [7:0]\fout_13_1_reg_280_reg[7]_0 ;
  wire [7:0]fout_14_1_reg_269;
  wire [7:0]\fout_14_1_reg_269_reg[7]_0 ;
  wire [7:0]fout_15_1_reg_258;
  wire [7:0]\fout_15_1_reg_258_reg[7]_0 ;
  wire [7:0]fout_1_1_reg_412;
  wire [7:0]fout_2_1_reg_401;
  wire [7:0]fout_3_1_reg_390;
  wire [7:0]fout_4_1_reg_379;
  wire [7:0]fout_5_1_reg_368;
  wire [7:0]fout_6_1_reg_357;
  wire [7:0]fout_7_1_reg_346;
  wire [7:0]fout_8_1_reg_335;
  wire [7:0]fout_9_1_reg_324;
  wire [1:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0;
  wire [7:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0;
  wire grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  wire [7:0]grp_ClefiaF0Xor_fu_434_ap_return_4;
  wire [7:0]grp_ClefiaF0Xor_fu_434_ap_return_5;
  wire [7:0]grp_ClefiaF0Xor_fu_434_ap_return_6;
  wire [7:0]grp_ClefiaF0Xor_fu_434_ap_return_7;
  wire grp_ClefiaF0Xor_fu_434_ap_start_reg;
  wire grp_ClefiaF0Xor_fu_434_n_20;
  wire grp_ClefiaF0Xor_fu_434_n_21;
  wire grp_ClefiaF0Xor_fu_434_n_22;
  wire grp_ClefiaF0Xor_fu_434_n_23;
  wire grp_ClefiaF0Xor_fu_434_n_24;
  wire grp_ClefiaF0Xor_fu_434_n_25;
  wire grp_ClefiaF0Xor_fu_434_n_26;
  wire grp_ClefiaF0Xor_fu_434_n_27;
  wire [7:4]grp_ClefiaF0Xor_fu_434_rk_offset;
  wire grp_ClefiaF0Xor_fu_434_rk_offset_carry_n_1;
  wire grp_ClefiaF0Xor_fu_434_rk_offset_carry_n_2;
  wire grp_ClefiaF0Xor_fu_434_rk_offset_carry_n_3;
  wire grp_ClefiaF1Xor_fu_453_ap_start_reg;
  wire grp_ClefiaF1Xor_fu_453_n_10;
  wire grp_ClefiaF1Xor_fu_453_n_101;
  wire grp_ClefiaF1Xor_fu_453_n_102;
  wire grp_ClefiaF1Xor_fu_453_n_103;
  wire grp_ClefiaF1Xor_fu_453_n_11;
  wire grp_ClefiaF1Xor_fu_453_n_12;
  wire grp_ClefiaF1Xor_fu_453_n_13;
  wire grp_ClefiaF1Xor_fu_453_n_136;
  wire grp_ClefiaF1Xor_fu_453_n_137;
  wire grp_ClefiaF1Xor_fu_453_n_138;
  wire grp_ClefiaF1Xor_fu_453_n_139;
  wire grp_ClefiaF1Xor_fu_453_n_14;
  wire grp_ClefiaF1Xor_fu_453_n_140;
  wire grp_ClefiaF1Xor_fu_453_n_141;
  wire grp_ClefiaF1Xor_fu_453_n_142;
  wire grp_ClefiaF1Xor_fu_453_n_143;
  wire grp_ClefiaF1Xor_fu_453_n_144;
  wire grp_ClefiaF1Xor_fu_453_n_145;
  wire grp_ClefiaF1Xor_fu_453_n_146;
  wire grp_ClefiaF1Xor_fu_453_n_147;
  wire grp_ClefiaF1Xor_fu_453_n_148;
  wire grp_ClefiaF1Xor_fu_453_n_149;
  wire grp_ClefiaF1Xor_fu_453_n_15;
  wire grp_ClefiaF1Xor_fu_453_n_150;
  wire grp_ClefiaF1Xor_fu_453_n_151;
  wire grp_ClefiaF1Xor_fu_453_n_16;
  wire grp_ClefiaF1Xor_fu_453_n_17;
  wire grp_ClefiaF1Xor_fu_453_n_18;
  wire grp_ClefiaF1Xor_fu_453_n_184;
  wire grp_ClefiaF1Xor_fu_453_n_19;
  wire grp_ClefiaF1Xor_fu_453_n_20;
  wire grp_ClefiaF1Xor_fu_453_n_21;
  wire grp_ClefiaF1Xor_fu_453_n_22;
  wire grp_ClefiaF1Xor_fu_453_n_23;
  wire grp_ClefiaF1Xor_fu_453_n_24;
  wire grp_ClefiaF1Xor_fu_453_n_25;
  wire grp_ClefiaF1Xor_fu_453_n_26;
  wire grp_ClefiaF1Xor_fu_453_n_27;
  wire grp_ClefiaF1Xor_fu_453_n_28;
  wire grp_ClefiaF1Xor_fu_453_n_29;
  wire grp_ClefiaF1Xor_fu_453_n_30;
  wire grp_ClefiaF1Xor_fu_453_n_31;
  wire grp_ClefiaF1Xor_fu_453_n_32;
  wire grp_ClefiaF1Xor_fu_453_n_33;
  wire grp_ClefiaF1Xor_fu_453_n_34;
  wire grp_ClefiaF1Xor_fu_453_n_35;
  wire grp_ClefiaF1Xor_fu_453_n_36;
  wire grp_ClefiaF1Xor_fu_453_n_37;
  wire grp_ClefiaF1Xor_fu_453_n_38;
  wire grp_ClefiaF1Xor_fu_453_n_39;
  wire grp_ClefiaF1Xor_fu_453_n_40;
  wire grp_ClefiaF1Xor_fu_453_n_41;
  wire grp_ClefiaF1Xor_fu_453_n_42;
  wire grp_ClefiaF1Xor_fu_453_n_43;
  wire grp_ClefiaF1Xor_fu_453_n_44;
  wire grp_ClefiaF1Xor_fu_453_n_45;
  wire grp_ClefiaF1Xor_fu_453_n_46;
  wire grp_ClefiaF1Xor_fu_453_n_47;
  wire grp_ClefiaF1Xor_fu_453_n_48;
  wire grp_ClefiaF1Xor_fu_453_n_49;
  wire grp_ClefiaF1Xor_fu_453_n_5;
  wire grp_ClefiaF1Xor_fu_453_n_50;
  wire grp_ClefiaF1Xor_fu_453_n_51;
  wire grp_ClefiaF1Xor_fu_453_n_52;
  wire grp_ClefiaF1Xor_fu_453_n_53;
  wire grp_ClefiaF1Xor_fu_453_n_54;
  wire grp_ClefiaF1Xor_fu_453_n_55;
  wire grp_ClefiaF1Xor_fu_453_n_56;
  wire grp_ClefiaF1Xor_fu_453_n_57;
  wire grp_ClefiaF1Xor_fu_453_n_58;
  wire grp_ClefiaF1Xor_fu_453_n_59;
  wire grp_ClefiaF1Xor_fu_453_n_6;
  wire grp_ClefiaF1Xor_fu_453_n_60;
  wire grp_ClefiaF1Xor_fu_453_n_61;
  wire grp_ClefiaF1Xor_fu_453_n_62;
  wire grp_ClefiaF1Xor_fu_453_n_63;
  wire grp_ClefiaF1Xor_fu_453_n_64;
  wire grp_ClefiaF1Xor_fu_453_n_65;
  wire grp_ClefiaF1Xor_fu_453_n_66;
  wire grp_ClefiaF1Xor_fu_453_n_67;
  wire grp_ClefiaF1Xor_fu_453_n_68;
  wire grp_ClefiaF1Xor_fu_453_n_7;
  wire grp_ClefiaF1Xor_fu_453_n_8;
  wire grp_ClefiaF1Xor_fu_453_n_9;
  wire [7:0]grp_ClefiaGfn4Inv_fu_514_ap_return_0;
  wire grp_ClefiaGfn4Inv_fu_514_ap_start_reg;
  wire icmp_ln230_1_fu_875_p2;
  wire icmp_ln230_1_fu_875_p2_carry__0_i_1_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_i_2_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_i_3_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_i_4_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_i_5_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_i_6_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_i_7_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_i_8_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__0_n_1;
  wire icmp_ln230_1_fu_875_p2_carry__0_n_2;
  wire icmp_ln230_1_fu_875_p2_carry__0_n_3;
  wire icmp_ln230_1_fu_875_p2_carry__1_i_1_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_i_2_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_i_3_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_i_4_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_i_5_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_i_6_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_i_7_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_i_8_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__1_n_1;
  wire icmp_ln230_1_fu_875_p2_carry__1_n_2;
  wire icmp_ln230_1_fu_875_p2_carry__1_n_3;
  wire icmp_ln230_1_fu_875_p2_carry__2_i_1_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__2_i_2_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__2_i_3_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__2_i_4_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__2_i_5_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__2_i_6_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__2_i_7_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__2_i_8_n_0;
  wire icmp_ln230_1_fu_875_p2_carry__2_n_1;
  wire icmp_ln230_1_fu_875_p2_carry__2_n_2;
  wire icmp_ln230_1_fu_875_p2_carry__2_n_3;
  wire icmp_ln230_1_fu_875_p2_carry_i_1_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_i_2_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_i_3_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_i_4_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_i_5_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_i_6_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_i_7_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_i_8_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_n_0;
  wire icmp_ln230_1_fu_875_p2_carry_n_1;
  wire icmp_ln230_1_fu_875_p2_carry_n_2;
  wire icmp_ln230_1_fu_875_p2_carry_n_3;
  wire icmp_ln230_fu_490_p2;
  wire \icmp_ln230_reg_1075_reg_n_0_[0] ;
  wire \idx_fu_84[3]_i_3_n_0 ;
  wire \idx_fu_84[3]_i_4_n_0 ;
  wire \idx_fu_84[3]_i_5_n_0 ;
  wire \idx_fu_84[3]_i_6_n_0 ;
  wire \idx_fu_84[7]_i_2_n_0 ;
  wire [3:3]idx_fu_84_reg;
  wire \idx_fu_84_reg[3]_i_2_n_0 ;
  wire \idx_fu_84_reg[3]_i_2_n_1 ;
  wire \idx_fu_84_reg[3]_i_2_n_2 ;
  wire \idx_fu_84_reg[3]_i_2_n_3 ;
  wire \idx_fu_84_reg[3]_i_2_n_4 ;
  wire \idx_fu_84_reg[3]_i_2_n_5 ;
  wire \idx_fu_84_reg[3]_i_2_n_6 ;
  wire \idx_fu_84_reg[3]_i_2_n_7 ;
  wire \idx_fu_84_reg[7]_i_1_n_7 ;
  wire [7:4]idx_fu_84_reg__0;
  wire mem_reg_0_3_0_0_i_18_n_0;
  wire mem_reg_0_3_0_0_i_8_n_0;
  wire mem_reg_0_3_1_1_i_4_n_0;
  wire mem_reg_0_3_1_1_i_6_n_0;
  wire [11:0]mem_reg_0_3_24_24_i_2__0_0;
  wire mem_reg_0_3_24_24_i_2__0_1;
  wire mem_reg_0_3_24_24_i_2__0_2;
  wire mem_reg_0_3_2_2_i_4_n_0;
  wire mem_reg_0_3_2_2_i_6_n_0;
  wire mem_reg_0_3_3_3_i_4_n_0;
  wire mem_reg_0_3_3_3_i_6_n_0;
  wire mem_reg_0_3_4_4_i_4_n_0;
  wire mem_reg_0_3_4_4_i_6_n_0;
  wire mem_reg_0_3_5_5_i_4_n_0;
  wire mem_reg_0_3_5_5_i_6_n_0;
  wire mem_reg_0_3_6_6_i_4_n_0;
  wire mem_reg_0_3_6_6_i_6_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire mem_reg_0_3_7_7_i_1_2;
  wire mem_reg_0_3_7_7_i_5_n_0;
  wire mem_reg_0_3_7_7_i_8_n_0;
  wire [7:3]or_ln232_fu_700_p2;
  wire [3:0]p_0_in0_out;
  wire [4:1]p_1_in;
  wire \q1_reg[16] ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[16]_1 ;
  wire \q1_reg[16]_2 ;
  wire \q1_reg[16]_3 ;
  wire \q1_reg[17] ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[17]_1 ;
  wire \q1_reg[18] ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[18]_1 ;
  wire \q1_reg[19] ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[19]_1 ;
  wire \q1_reg[20] ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[20]_1 ;
  wire \q1_reg[21] ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[21]_1 ;
  wire \q1_reg[22] ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[22]_1 ;
  wire \q1_reg[23] ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[23]_1 ;
  wire [2:0]r_1_reg_297;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_305_n_0;
  wire ram_reg_i_58;
  wire ram_reg_i_748_n_0;
  wire [6:4]shl_ln_reg_1065;
  wire [2:0]shl_ln_reg_808;
  wire [7:0]src_0_read_2_reg_803_pp0_iter1_reg;
  wire [7:0]src_1_read_2_reg_797_pp0_iter1_reg;
  wire [7:0]src_2_read_2_reg_791_pp0_iter1_reg;
  wire [7:0]src_3_read_2_reg_785_pp0_iter1_reg;
  wire [3:2]\NLW_add_ln224_1_reg_1309_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln224_1_reg_1309_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_add_ln224_fu_625_p2_carry_CO_UNCONNECTED;
  wire [3:3]NLW_grp_ClefiaF0Xor_fu_434_rk_offset_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln230_1_fu_875_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln230_1_fu_875_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln230_1_fu_875_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln230_1_fu_875_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_idx_fu_84_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_idx_fu_84_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[0]_i_1 
       (.I0(dec51_in_fu_88[0]),
        .O(add_ln224_1_fu_715_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[12]_i_2 
       (.I0(dec51_in_fu_88[12]),
        .O(\add_ln224_1_reg_1309[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[12]_i_3 
       (.I0(dec51_in_fu_88[11]),
        .O(\add_ln224_1_reg_1309[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[12]_i_4 
       (.I0(dec51_in_fu_88[10]),
        .O(\add_ln224_1_reg_1309[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[12]_i_5 
       (.I0(dec51_in_fu_88[9]),
        .O(\add_ln224_1_reg_1309[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[16]_i_2 
       (.I0(dec51_in_fu_88[16]),
        .O(\add_ln224_1_reg_1309[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[16]_i_3 
       (.I0(dec51_in_fu_88[15]),
        .O(\add_ln224_1_reg_1309[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[16]_i_4 
       (.I0(dec51_in_fu_88[14]),
        .O(\add_ln224_1_reg_1309[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[16]_i_5 
       (.I0(dec51_in_fu_88[13]),
        .O(\add_ln224_1_reg_1309[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[20]_i_2 
       (.I0(dec51_in_fu_88[20]),
        .O(\add_ln224_1_reg_1309[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[20]_i_3 
       (.I0(dec51_in_fu_88[19]),
        .O(\add_ln224_1_reg_1309[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[20]_i_4 
       (.I0(dec51_in_fu_88[18]),
        .O(\add_ln224_1_reg_1309[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[20]_i_5 
       (.I0(dec51_in_fu_88[17]),
        .O(\add_ln224_1_reg_1309[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[24]_i_2 
       (.I0(dec51_in_fu_88[24]),
        .O(\add_ln224_1_reg_1309[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[24]_i_3 
       (.I0(dec51_in_fu_88[23]),
        .O(\add_ln224_1_reg_1309[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[24]_i_4 
       (.I0(dec51_in_fu_88[22]),
        .O(\add_ln224_1_reg_1309[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[24]_i_5 
       (.I0(dec51_in_fu_88[21]),
        .O(\add_ln224_1_reg_1309[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[28]_i_2 
       (.I0(dec51_in_fu_88[28]),
        .O(\add_ln224_1_reg_1309[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[28]_i_3 
       (.I0(dec51_in_fu_88[27]),
        .O(\add_ln224_1_reg_1309[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[28]_i_4 
       (.I0(dec51_in_fu_88[26]),
        .O(\add_ln224_1_reg_1309[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[28]_i_5 
       (.I0(dec51_in_fu_88[25]),
        .O(\add_ln224_1_reg_1309[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[31]_i_2 
       (.I0(dec51_in_fu_88[31]),
        .O(\add_ln224_1_reg_1309[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[31]_i_3 
       (.I0(dec51_in_fu_88[30]),
        .O(\add_ln224_1_reg_1309[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[31]_i_4 
       (.I0(dec51_in_fu_88[29]),
        .O(\add_ln224_1_reg_1309[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[4]_i_2 
       (.I0(dec51_in_fu_88[4]),
        .O(\add_ln224_1_reg_1309[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[4]_i_3 
       (.I0(dec51_in_fu_88[3]),
        .O(\add_ln224_1_reg_1309[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[4]_i_4 
       (.I0(dec51_in_fu_88[2]),
        .O(\add_ln224_1_reg_1309[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[4]_i_5 
       (.I0(dec51_in_fu_88[1]),
        .O(\add_ln224_1_reg_1309[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[8]_i_2 
       (.I0(dec51_in_fu_88[8]),
        .O(\add_ln224_1_reg_1309[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[8]_i_3 
       (.I0(dec51_in_fu_88[7]),
        .O(\add_ln224_1_reg_1309[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[8]_i_4 
       (.I0(dec51_in_fu_88[6]),
        .O(\add_ln224_1_reg_1309[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1309[8]_i_5 
       (.I0(dec51_in_fu_88[5]),
        .O(\add_ln224_1_reg_1309[8]_i_5_n_0 ));
  FDRE \add_ln224_1_reg_1309_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[0]),
        .Q(add_ln224_1_reg_1309[0]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[10]),
        .Q(add_ln224_1_reg_1309[10]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[11]),
        .Q(add_ln224_1_reg_1309[11]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[12]),
        .Q(add_ln224_1_reg_1309[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1309_reg[12]_i_1 
       (.CI(\add_ln224_1_reg_1309_reg[8]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1309_reg[12]_i_1_n_0 ,\add_ln224_1_reg_1309_reg[12]_i_1_n_1 ,\add_ln224_1_reg_1309_reg[12]_i_1_n_2 ,\add_ln224_1_reg_1309_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_88[12:9]),
        .O(add_ln224_1_fu_715_p2[12:9]),
        .S({\add_ln224_1_reg_1309[12]_i_2_n_0 ,\add_ln224_1_reg_1309[12]_i_3_n_0 ,\add_ln224_1_reg_1309[12]_i_4_n_0 ,\add_ln224_1_reg_1309[12]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1309_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[13]),
        .Q(add_ln224_1_reg_1309[13]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[14]),
        .Q(add_ln224_1_reg_1309[14]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[15]),
        .Q(add_ln224_1_reg_1309[15]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[16]),
        .Q(add_ln224_1_reg_1309[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1309_reg[16]_i_1 
       (.CI(\add_ln224_1_reg_1309_reg[12]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1309_reg[16]_i_1_n_0 ,\add_ln224_1_reg_1309_reg[16]_i_1_n_1 ,\add_ln224_1_reg_1309_reg[16]_i_1_n_2 ,\add_ln224_1_reg_1309_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_88[16:13]),
        .O(add_ln224_1_fu_715_p2[16:13]),
        .S({\add_ln224_1_reg_1309[16]_i_2_n_0 ,\add_ln224_1_reg_1309[16]_i_3_n_0 ,\add_ln224_1_reg_1309[16]_i_4_n_0 ,\add_ln224_1_reg_1309[16]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1309_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[17]),
        .Q(add_ln224_1_reg_1309[17]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[18]),
        .Q(add_ln224_1_reg_1309[18]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[19]),
        .Q(add_ln224_1_reg_1309[19]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[1]),
        .Q(add_ln224_1_reg_1309[1]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[20]),
        .Q(add_ln224_1_reg_1309[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1309_reg[20]_i_1 
       (.CI(\add_ln224_1_reg_1309_reg[16]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1309_reg[20]_i_1_n_0 ,\add_ln224_1_reg_1309_reg[20]_i_1_n_1 ,\add_ln224_1_reg_1309_reg[20]_i_1_n_2 ,\add_ln224_1_reg_1309_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_88[20:17]),
        .O(add_ln224_1_fu_715_p2[20:17]),
        .S({\add_ln224_1_reg_1309[20]_i_2_n_0 ,\add_ln224_1_reg_1309[20]_i_3_n_0 ,\add_ln224_1_reg_1309[20]_i_4_n_0 ,\add_ln224_1_reg_1309[20]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1309_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[21]),
        .Q(add_ln224_1_reg_1309[21]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[22]),
        .Q(add_ln224_1_reg_1309[22]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[23]),
        .Q(add_ln224_1_reg_1309[23]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[24]),
        .Q(add_ln224_1_reg_1309[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1309_reg[24]_i_1 
       (.CI(\add_ln224_1_reg_1309_reg[20]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1309_reg[24]_i_1_n_0 ,\add_ln224_1_reg_1309_reg[24]_i_1_n_1 ,\add_ln224_1_reg_1309_reg[24]_i_1_n_2 ,\add_ln224_1_reg_1309_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_88[24:21]),
        .O(add_ln224_1_fu_715_p2[24:21]),
        .S({\add_ln224_1_reg_1309[24]_i_2_n_0 ,\add_ln224_1_reg_1309[24]_i_3_n_0 ,\add_ln224_1_reg_1309[24]_i_4_n_0 ,\add_ln224_1_reg_1309[24]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1309_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[25]),
        .Q(add_ln224_1_reg_1309[25]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[26]),
        .Q(add_ln224_1_reg_1309[26]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[27]),
        .Q(add_ln224_1_reg_1309[27]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[28]),
        .Q(add_ln224_1_reg_1309[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1309_reg[28]_i_1 
       (.CI(\add_ln224_1_reg_1309_reg[24]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1309_reg[28]_i_1_n_0 ,\add_ln224_1_reg_1309_reg[28]_i_1_n_1 ,\add_ln224_1_reg_1309_reg[28]_i_1_n_2 ,\add_ln224_1_reg_1309_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_88[28:25]),
        .O(add_ln224_1_fu_715_p2[28:25]),
        .S({\add_ln224_1_reg_1309[28]_i_2_n_0 ,\add_ln224_1_reg_1309[28]_i_3_n_0 ,\add_ln224_1_reg_1309[28]_i_4_n_0 ,\add_ln224_1_reg_1309[28]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1309_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[29]),
        .Q(add_ln224_1_reg_1309[29]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[2]),
        .Q(add_ln224_1_reg_1309[2]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[30]),
        .Q(add_ln224_1_reg_1309[30]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[31]),
        .Q(add_ln224_1_reg_1309[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1309_reg[31]_i_1 
       (.CI(\add_ln224_1_reg_1309_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln224_1_reg_1309_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln224_1_reg_1309_reg[31]_i_1_n_2 ,\add_ln224_1_reg_1309_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dec51_in_fu_88[30:29]}),
        .O({\NLW_add_ln224_1_reg_1309_reg[31]_i_1_O_UNCONNECTED [3],add_ln224_1_fu_715_p2[31:29]}),
        .S({1'b0,\add_ln224_1_reg_1309[31]_i_2_n_0 ,\add_ln224_1_reg_1309[31]_i_3_n_0 ,\add_ln224_1_reg_1309[31]_i_4_n_0 }));
  FDRE \add_ln224_1_reg_1309_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[3]),
        .Q(add_ln224_1_reg_1309[3]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[4]),
        .Q(add_ln224_1_reg_1309[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1309_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln224_1_reg_1309_reg[4]_i_1_n_0 ,\add_ln224_1_reg_1309_reg[4]_i_1_n_1 ,\add_ln224_1_reg_1309_reg[4]_i_1_n_2 ,\add_ln224_1_reg_1309_reg[4]_i_1_n_3 }),
        .CYINIT(dec51_in_fu_88[0]),
        .DI(dec51_in_fu_88[4:1]),
        .O(add_ln224_1_fu_715_p2[4:1]),
        .S({\add_ln224_1_reg_1309[4]_i_2_n_0 ,\add_ln224_1_reg_1309[4]_i_3_n_0 ,\add_ln224_1_reg_1309[4]_i_4_n_0 ,\add_ln224_1_reg_1309[4]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1309_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[5]),
        .Q(add_ln224_1_reg_1309[5]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[6]),
        .Q(add_ln224_1_reg_1309[6]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[7]),
        .Q(add_ln224_1_reg_1309[7]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1309_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[8]),
        .Q(add_ln224_1_reg_1309[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1309_reg[8]_i_1 
       (.CI(\add_ln224_1_reg_1309_reg[4]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1309_reg[8]_i_1_n_0 ,\add_ln224_1_reg_1309_reg[8]_i_1_n_1 ,\add_ln224_1_reg_1309_reg[8]_i_1_n_2 ,\add_ln224_1_reg_1309_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_88[8:5]),
        .O(add_ln224_1_fu_715_p2[8:5]),
        .S({\add_ln224_1_reg_1309[8]_i_2_n_0 ,\add_ln224_1_reg_1309[8]_i_3_n_0 ,\add_ln224_1_reg_1309[8]_i_4_n_0 ,\add_ln224_1_reg_1309[8]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1309_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln224_1_fu_715_p2[9]),
        .Q(add_ln224_1_reg_1309[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_fu_625_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln224_fu_625_p2_carry_CO_UNCONNECTED[3],add_ln224_fu_625_p2_carry_n_1,add_ln224_fu_625_p2_carry_n_2,add_ln224_fu_625_p2_carry_n_3}),
        .CYINIT(idx_fu_84_reg),
        .DI({1'b0,idx_fu_84_reg__0[6:4]}),
        .O(add_ln224_fu_625_p2[7:4]),
        .S({add_ln224_fu_625_p2_carry_i_1_n_0,add_ln224_fu_625_p2_carry_i_2_n_0,add_ln224_fu_625_p2_carry_i_3_n_0,add_ln224_fu_625_p2_carry_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln224_fu_625_p2_carry_i_1
       (.I0(idx_fu_84_reg__0[7]),
        .I1(add_ln228_reg_1070_reg[4]),
        .O(add_ln224_fu_625_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln224_fu_625_p2_carry_i_2
       (.I0(idx_fu_84_reg__0[6]),
        .I1(add_ln228_reg_1070_reg[3]),
        .O(add_ln224_fu_625_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln224_fu_625_p2_carry_i_3
       (.I0(idx_fu_84_reg__0[5]),
        .I1(add_ln228_reg_1070_reg[2]),
        .O(add_ln224_fu_625_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln224_fu_625_p2_carry_i_4
       (.I0(idx_fu_84_reg__0[4]),
        .I1(add_ln228_reg_1070_reg[1]),
        .O(add_ln224_fu_625_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_reg_1232[3]_i_1 
       (.I0(idx_fu_84_reg),
        .O(add_ln224_fu_625_p2[3]));
  FDRE \add_ln224_reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln224_fu_625_p2[3]),
        .Q(or_ln232_fu_700_p2[3]),
        .R(1'b0));
  FDRE \add_ln224_reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln224_fu_625_p2[4]),
        .Q(or_ln232_fu_700_p2[4]),
        .R(1'b0));
  FDRE \add_ln224_reg_1232_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln224_fu_625_p2[5]),
        .Q(or_ln232_fu_700_p2[5]),
        .R(1'b0));
  FDRE \add_ln224_reg_1232_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln224_fu_625_p2[6]),
        .Q(or_ln232_fu_700_p2[6]),
        .R(1'b0));
  FDRE \add_ln224_reg_1232_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln224_fu_625_p2[7]),
        .Q(or_ln232_fu_700_p2[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln228_reg_1070[4]_i_1 
       (.I0(r_1_reg_297[0]),
        .O(add_ln228_fu_484_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln228_reg_1070[5]_i_1 
       (.I0(r_1_reg_297[1]),
        .I1(r_1_reg_297[0]),
        .O(\add_ln228_reg_1070[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \add_ln228_reg_1070[6]_i_1 
       (.I0(r_1_reg_297[2]),
        .I1(r_1_reg_297[0]),
        .I2(r_1_reg_297[1]),
        .O(add_ln228_fu_484_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \add_ln228_reg_1070[7]_i_1 
       (.I0(r_1_reg_297[2]),
        .I1(r_1_reg_297[1]),
        .I2(r_1_reg_297[0]),
        .O(add_ln228_fu_484_p2[7]));
  FDRE \add_ln228_reg_1070_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(add_ln228_fu_484_p2[4]),
        .Q(add_ln228_reg_1070_reg[1]),
        .R(1'b0));
  FDRE \add_ln228_reg_1070_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\add_ln228_reg_1070[5]_i_1_n_0 ),
        .Q(add_ln228_reg_1070_reg[2]),
        .R(1'b0));
  FDRE \add_ln228_reg_1070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(add_ln228_fu_484_p2[6]),
        .Q(add_ln228_reg_1070_reg[3]),
        .R(1'b0));
  FDRE \add_ln228_reg_1070_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(add_ln228_fu_484_p2[7]),
        .Q(add_ln228_reg_1070_reg[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \ap_CS_fsm[0]_i_1__15 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ClefiaGfn4Inv_fu_514_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\icmp_ln230_reg_1075_reg_n_0_[0] ),
        .I1(icmp_ln230_1_fu_875_p2),
        .I2(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \ap_CS_fsm[13]_i_1__0 
       (.I0(ap_CS_fsm_state13),
        .I1(grp_ClefiaGfn4Inv_fu_514_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(r_1_reg_297[0]),
        .I4(r_1_reg_297[1]),
        .I5(r_1_reg_297[2]),
        .O(ap_NS_fsm[13]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[1]_i_1__15 
       (.I0(ap_NS_fsm11_out),
        .I1(icmp_ln230_1_fu_875_p2),
        .I2(\icmp_ln230_reg_1075_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state14),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hEEAEAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(mem_reg_0_3_24_24_i_2__0_0[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ClefiaGfn4Inv_fu_514_ap_start_reg),
        .I4(mem_reg_0_3_24_24_i_2__0_0[5]),
        .O(\ap_CS_fsm_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h20AA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(mem_reg_0_3_24_24_i_2__0_0[5]),
        .I1(grp_ClefiaGfn4Inv_fu_514_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .O(\ap_CS_fsm_reg[6]_0 [1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ap_return_0_preg[0]_i_1__0 
       (.I0(fout_0_1_reg_423[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fin_4_reg_1237[0]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I4(ap_return_0_preg[0]),
        .O(grp_ClefiaGfn4Inv_fu_514_ap_return_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ap_return_0_preg[1]_i_1__0 
       (.I0(fout_0_1_reg_423[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fin_4_reg_1237[1]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I4(ap_return_0_preg[1]),
        .O(grp_ClefiaGfn4Inv_fu_514_ap_return_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ap_return_0_preg[2]_i_1__0 
       (.I0(fout_0_1_reg_423[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fin_4_reg_1237[2]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I4(ap_return_0_preg[2]),
        .O(grp_ClefiaGfn4Inv_fu_514_ap_return_0[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_0_preg[2]_i_2 
       (.I0(icmp_ln230_1_fu_875_p2),
        .I1(ap_CS_fsm_state14),
        .I2(\icmp_ln230_reg_1075_reg_n_0_[0] ),
        .O(\ap_return_0_preg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ap_return_0_preg[3]_i_1__0 
       (.I0(fout_0_1_reg_423[3]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[3]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I4(ap_return_0_preg[3]),
        .O(grp_ClefiaGfn4Inv_fu_514_ap_return_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ap_return_0_preg[4]_i_1__0 
       (.I0(fout_0_1_reg_423[4]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[4]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I4(ap_return_0_preg[4]),
        .O(grp_ClefiaGfn4Inv_fu_514_ap_return_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ap_return_0_preg[5]_i_1__0 
       (.I0(fout_0_1_reg_423[5]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[5]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I4(ap_return_0_preg[5]),
        .O(grp_ClefiaGfn4Inv_fu_514_ap_return_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ap_return_0_preg[6]_i_1__0 
       (.I0(fout_0_1_reg_423[6]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[6]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I4(ap_return_0_preg[6]),
        .O(grp_ClefiaGfn4Inv_fu_514_ap_return_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ap_return_0_preg[7]_i_1__1 
       (.I0(fout_0_1_reg_423[7]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[7]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I4(ap_return_0_preg[7]),
        .O(grp_ClefiaGfn4Inv_fu_514_ap_return_0[7]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_0_preg[7]_i_2__0 
       (.I0(icmp_ln230_1_fu_875_p2),
        .I1(ap_CS_fsm_state14),
        .I2(\icmp_ln230_reg_1075_reg_n_0_[0] ),
        .O(\ap_return_0_preg[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_0[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_0[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_0[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_0[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_0[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_0[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_0[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4Inv_fu_514_ap_return_0[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[0]),
        .Q(ap_return_10_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[1]),
        .Q(ap_return_10_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[2]),
        .Q(ap_return_10_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[3]),
        .Q(ap_return_10_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[4]),
        .Q(ap_return_10_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[5]),
        .Q(ap_return_10_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[6]),
        .Q(ap_return_10_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[7]),
        .Q(ap_return_10_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[0]),
        .Q(ap_return_11_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[1]),
        .Q(ap_return_11_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[2]),
        .Q(ap_return_11_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[3]),
        .Q(ap_return_11_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[4]),
        .Q(ap_return_11_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[5]),
        .Q(ap_return_11_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[6]),
        .Q(ap_return_11_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[7]),
        .Q(ap_return_11_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[0]),
        .Q(ap_return_12_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[1]),
        .Q(ap_return_12_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[2]),
        .Q(ap_return_12_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[3]),
        .Q(ap_return_12_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[4]),
        .Q(ap_return_12_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[5]),
        .Q(ap_return_12_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[6]),
        .Q(ap_return_12_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[7]),
        .Q(ap_return_12_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[0]),
        .Q(ap_return_13_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[1]),
        .Q(ap_return_13_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[2]),
        .Q(ap_return_13_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[3]),
        .Q(ap_return_13_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[4]),
        .Q(ap_return_13_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[5]),
        .Q(ap_return_13_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[6]),
        .Q(ap_return_13_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[7]),
        .Q(ap_return_13_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[0]),
        .Q(ap_return_14_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[1]),
        .Q(ap_return_14_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[2]),
        .Q(ap_return_14_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[3]),
        .Q(ap_return_14_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[4]),
        .Q(ap_return_14_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[5]),
        .Q(ap_return_14_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[6]),
        .Q(ap_return_14_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[7]),
        .Q(ap_return_14_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[0]),
        .Q(ap_return_15_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[1]),
        .Q(ap_return_15_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[2]),
        .Q(ap_return_15_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[3]),
        .Q(ap_return_15_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[4]),
        .Q(ap_return_15_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[5]),
        .Q(ap_return_15_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[6]),
        .Q(ap_return_15_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[7]),
        .Q(ap_return_15_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_preg[0]_i_1__0 
       (.I0(fin_5_reg_1243[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_1_1_reg_412[0]),
        .O(ap_phi_mux_fout_1_1_phi_fu_416_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_preg[1]_i_1__0 
       (.I0(fin_5_reg_1243[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_1_1_reg_412[1]),
        .O(ap_phi_mux_fout_1_1_phi_fu_416_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_preg[2]_i_1__0 
       (.I0(fin_5_reg_1243[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_1_1_reg_412[2]),
        .O(ap_phi_mux_fout_1_1_phi_fu_416_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_preg[3]_i_1__0 
       (.I0(fin_5_reg_1243[3]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_1_1_reg_412[3]),
        .O(ap_phi_mux_fout_1_1_phi_fu_416_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_preg[4]_i_1__0 
       (.I0(fin_5_reg_1243[4]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_1_1_reg_412[4]),
        .O(ap_phi_mux_fout_1_1_phi_fu_416_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_preg[5]_i_1__0 
       (.I0(fin_5_reg_1243[5]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_1_1_reg_412[5]),
        .O(ap_phi_mux_fout_1_1_phi_fu_416_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_preg[6]_i_1__0 
       (.I0(fin_5_reg_1243[6]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_1_1_reg_412[6]),
        .O(ap_phi_mux_fout_1_1_phi_fu_416_p4[6]));
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_return_1_preg[7]_i_1__0 
       (.I0(ap_CS_fsm_state14),
        .I1(icmp_ln230_1_fu_875_p2),
        .I2(\icmp_ln230_reg_1075_reg_n_0_[0] ),
        .O(\ap_return_1_preg[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_1_preg[7]_i_2 
       (.I0(fin_5_reg_1243[7]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_1_1_reg_412[7]),
        .O(ap_phi_mux_fout_1_1_phi_fu_416_p4[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_2_preg[0]_i_1__0 
       (.I0(fin_6_reg_1249[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_2_1_reg_401[0]),
        .O(ap_phi_mux_fout_2_1_phi_fu_405_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_2_preg[1]_i_1__0 
       (.I0(fin_6_reg_1249[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_2_1_reg_401[1]),
        .O(ap_phi_mux_fout_2_1_phi_fu_405_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_2_preg[2]_i_1__0 
       (.I0(fin_6_reg_1249[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_2_1_reg_401[2]),
        .O(ap_phi_mux_fout_2_1_phi_fu_405_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_2_preg[3]_i_1__0 
       (.I0(fin_6_reg_1249[3]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_2_1_reg_401[3]),
        .O(ap_phi_mux_fout_2_1_phi_fu_405_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_2_preg[4]_i_1__0 
       (.I0(fin_6_reg_1249[4]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_2_1_reg_401[4]),
        .O(ap_phi_mux_fout_2_1_phi_fu_405_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_2_preg[5]_i_1__0 
       (.I0(fin_6_reg_1249[5]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_2_1_reg_401[5]),
        .O(ap_phi_mux_fout_2_1_phi_fu_405_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_2_preg[6]_i_1__0 
       (.I0(fin_6_reg_1249[6]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_2_1_reg_401[6]),
        .O(ap_phi_mux_fout_2_1_phi_fu_405_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_2_preg[7]_i_1__0 
       (.I0(fin_6_reg_1249[7]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_2_1_reg_401[7]),
        .O(ap_phi_mux_fout_2_1_phi_fu_405_p4[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_3_preg[0]_i_1__0 
       (.I0(fin_7_reg_1255[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_3_1_reg_390[0]),
        .O(ap_phi_mux_fout_3_1_phi_fu_394_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_3_preg[1]_i_1__0 
       (.I0(fin_7_reg_1255[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_3_1_reg_390[1]),
        .O(ap_phi_mux_fout_3_1_phi_fu_394_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_3_preg[2]_i_1__0 
       (.I0(fin_7_reg_1255[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_3_1_reg_390[2]),
        .O(ap_phi_mux_fout_3_1_phi_fu_394_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_3_preg[3]_i_1__0 
       (.I0(fin_7_reg_1255[3]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_3_1_reg_390[3]),
        .O(ap_phi_mux_fout_3_1_phi_fu_394_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_3_preg[4]_i_1__0 
       (.I0(fin_7_reg_1255[4]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_3_1_reg_390[4]),
        .O(ap_phi_mux_fout_3_1_phi_fu_394_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_3_preg[5]_i_1__0 
       (.I0(fin_7_reg_1255[5]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_3_1_reg_390[5]),
        .O(ap_phi_mux_fout_3_1_phi_fu_394_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_3_preg[6]_i_1__0 
       (.I0(fin_7_reg_1255[6]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_3_1_reg_390[6]),
        .O(ap_phi_mux_fout_3_1_phi_fu_394_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_3_preg[7]_i_1__0 
       (.I0(fin_7_reg_1255[7]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_3_1_reg_390[7]),
        .O(ap_phi_mux_fout_3_1_phi_fu_394_p4[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_4_preg[0]_i_1__0 
       (.I0(fin_8_reg_1261[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_4_1_reg_379[0]),
        .O(ap_phi_mux_fout_4_1_phi_fu_383_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_4_preg[1]_i_1__0 
       (.I0(fin_8_reg_1261[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_4_1_reg_379[1]),
        .O(ap_phi_mux_fout_4_1_phi_fu_383_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_4_preg[2]_i_1__0 
       (.I0(fin_8_reg_1261[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_4_1_reg_379[2]),
        .O(ap_phi_mux_fout_4_1_phi_fu_383_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_4_preg[3]_i_1__0 
       (.I0(fin_8_reg_1261[3]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_4_1_reg_379[3]),
        .O(ap_phi_mux_fout_4_1_phi_fu_383_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_4_preg[4]_i_1__0 
       (.I0(fin_8_reg_1261[4]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_4_1_reg_379[4]),
        .O(ap_phi_mux_fout_4_1_phi_fu_383_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_4_preg[5]_i_1__0 
       (.I0(fin_8_reg_1261[5]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_4_1_reg_379[5]),
        .O(ap_phi_mux_fout_4_1_phi_fu_383_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_4_preg[6]_i_1__0 
       (.I0(fin_8_reg_1261[6]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_4_1_reg_379[6]),
        .O(ap_phi_mux_fout_4_1_phi_fu_383_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_4_preg[7]_i_1__0 
       (.I0(fin_8_reg_1261[7]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fout_4_1_reg_379[7]),
        .O(ap_phi_mux_fout_4_1_phi_fu_383_p4[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_5_preg[0]_i_1__0 
       (.I0(fin_9_reg_1267[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_5_1_reg_368[0]),
        .O(ap_phi_mux_fout_5_1_phi_fu_372_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_5_preg[1]_i_1__0 
       (.I0(fin_9_reg_1267[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_5_1_reg_368[1]),
        .O(ap_phi_mux_fout_5_1_phi_fu_372_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_5_preg[2]_i_1__0 
       (.I0(fin_9_reg_1267[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_5_1_reg_368[2]),
        .O(ap_phi_mux_fout_5_1_phi_fu_372_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_5_preg[3]_i_1__0 
       (.I0(fin_9_reg_1267[3]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_5_1_reg_368[3]),
        .O(ap_phi_mux_fout_5_1_phi_fu_372_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_5_preg[4]_i_1__0 
       (.I0(fin_9_reg_1267[4]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_5_1_reg_368[4]),
        .O(ap_phi_mux_fout_5_1_phi_fu_372_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_5_preg[5]_i_1__0 
       (.I0(fin_9_reg_1267[5]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_5_1_reg_368[5]),
        .O(ap_phi_mux_fout_5_1_phi_fu_372_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_5_preg[6]_i_1__0 
       (.I0(fin_9_reg_1267[6]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_5_1_reg_368[6]),
        .O(ap_phi_mux_fout_5_1_phi_fu_372_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_5_preg[7]_i_1__0 
       (.I0(fin_9_reg_1267[7]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_5_1_reg_368[7]),
        .O(ap_phi_mux_fout_5_1_phi_fu_372_p4[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_6_preg[0]_i_1__0 
       (.I0(fin_10_reg_1273[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_6_1_reg_357[0]),
        .O(ap_phi_mux_fout_6_1_phi_fu_361_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_6_preg[1]_i_1__0 
       (.I0(fin_10_reg_1273[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_6_1_reg_357[1]),
        .O(ap_phi_mux_fout_6_1_phi_fu_361_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_6_preg[2]_i_1__0 
       (.I0(fin_10_reg_1273[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_6_1_reg_357[2]),
        .O(ap_phi_mux_fout_6_1_phi_fu_361_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_6_preg[3]_i_1__0 
       (.I0(fin_10_reg_1273[3]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_6_1_reg_357[3]),
        .O(ap_phi_mux_fout_6_1_phi_fu_361_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_6_preg[4]_i_1__0 
       (.I0(fin_10_reg_1273[4]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_6_1_reg_357[4]),
        .O(ap_phi_mux_fout_6_1_phi_fu_361_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_6_preg[5]_i_1__0 
       (.I0(fin_10_reg_1273[5]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_6_1_reg_357[5]),
        .O(ap_phi_mux_fout_6_1_phi_fu_361_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_6_preg[6]_i_1__0 
       (.I0(fin_10_reg_1273[6]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_6_1_reg_357[6]),
        .O(ap_phi_mux_fout_6_1_phi_fu_361_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_6_preg[7]_i_1__0 
       (.I0(fin_10_reg_1273[7]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_6_1_reg_357[7]),
        .O(ap_phi_mux_fout_6_1_phi_fu_361_p4[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_7_preg[0]_i_1__0 
       (.I0(fin_11_reg_1279[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_7_1_reg_346[0]),
        .O(ap_phi_mux_fout_7_1_phi_fu_350_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_7_preg[1]_i_1__0 
       (.I0(fin_11_reg_1279[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_7_1_reg_346[1]),
        .O(ap_phi_mux_fout_7_1_phi_fu_350_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_7_preg[2]_i_1__0 
       (.I0(fin_11_reg_1279[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_7_1_reg_346[2]),
        .O(ap_phi_mux_fout_7_1_phi_fu_350_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_7_preg[3]_i_1__0 
       (.I0(fin_11_reg_1279[3]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_7_1_reg_346[3]),
        .O(ap_phi_mux_fout_7_1_phi_fu_350_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_7_preg[4]_i_1__0 
       (.I0(fin_11_reg_1279[4]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_7_1_reg_346[4]),
        .O(ap_phi_mux_fout_7_1_phi_fu_350_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_7_preg[5]_i_1__0 
       (.I0(fin_11_reg_1279[5]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_7_1_reg_346[5]),
        .O(ap_phi_mux_fout_7_1_phi_fu_350_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_7_preg[6]_i_1__0 
       (.I0(fin_11_reg_1279[6]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_7_1_reg_346[6]),
        .O(ap_phi_mux_fout_7_1_phi_fu_350_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_7_preg[7]_i_1__0 
       (.I0(fin_11_reg_1279[7]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fout_7_1_reg_346[7]),
        .O(ap_phi_mux_fout_7_1_phi_fu_350_p4[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[0]),
        .Q(ap_return_8_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[1]),
        .Q(ap_return_8_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[2]),
        .Q(ap_return_8_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[3]),
        .Q(ap_return_8_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[4]),
        .Q(ap_return_8_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[5]),
        .Q(ap_return_8_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[6]),
        .Q(ap_return_8_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[7]),
        .Q(ap_return_8_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[0]),
        .Q(ap_return_9_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[1]),
        .Q(ap_return_9_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[2]),
        .Q(ap_return_9_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[3]),
        .Q(ap_return_9_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[4]),
        .Q(ap_return_9_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[5]),
        .Q(ap_return_9_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[6]),
        .Q(ap_return_9_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_1_preg[7]_i_1__0_n_0 ),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[7]),
        .Q(ap_return_9_preg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_4[0]_i_1 
       (.I0(ap_return_4_preg[0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_8_reg_1261[0]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_4_1_reg_379[0]),
        .O(\ap_return_4_preg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_4[1]_i_1 
       (.I0(ap_return_4_preg[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_8_reg_1261[1]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_4_1_reg_379[1]),
        .O(\ap_return_4_preg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_4[2]_i_1 
       (.I0(ap_return_4_preg[2]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_8_reg_1261[2]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_4_1_reg_379[2]),
        .O(\ap_return_4_preg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_4[3]_i_1 
       (.I0(ap_return_4_preg[3]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_8_reg_1261[3]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_4_1_reg_379[3]),
        .O(\ap_return_4_preg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_4[4]_i_1 
       (.I0(ap_return_4_preg[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_8_reg_1261[4]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_4_1_reg_379[4]),
        .O(\ap_return_4_preg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_4[5]_i_1 
       (.I0(ap_return_4_preg[5]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_8_reg_1261[5]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_4_1_reg_379[5]),
        .O(\ap_return_4_preg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_4[6]_i_1 
       (.I0(ap_return_4_preg[6]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_8_reg_1261[6]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_4_1_reg_379[6]),
        .O(\ap_return_4_preg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_4[7]_i_1 
       (.I0(ap_return_4_preg[7]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_8_reg_1261[7]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_4_1_reg_379[7]),
        .O(\ap_return_4_preg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_5[0]_i_1 
       (.I0(ap_return_5_preg[0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_9_reg_1267[0]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_5_1_reg_368[0]),
        .O(\ap_return_5_preg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_5[1]_i_1 
       (.I0(ap_return_5_preg[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_9_reg_1267[1]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_5_1_reg_368[1]),
        .O(\ap_return_5_preg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_5[2]_i_1 
       (.I0(ap_return_5_preg[2]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_9_reg_1267[2]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_5_1_reg_368[2]),
        .O(\ap_return_5_preg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_5[3]_i_1 
       (.I0(ap_return_5_preg[3]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_9_reg_1267[3]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_5_1_reg_368[3]),
        .O(\ap_return_5_preg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_5[4]_i_1 
       (.I0(ap_return_5_preg[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_9_reg_1267[4]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_5_1_reg_368[4]),
        .O(\ap_return_5_preg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_5[5]_i_1 
       (.I0(ap_return_5_preg[5]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_9_reg_1267[5]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_5_1_reg_368[5]),
        .O(\ap_return_5_preg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_5[6]_i_1 
       (.I0(ap_return_5_preg[6]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_9_reg_1267[6]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_5_1_reg_368[6]),
        .O(\ap_return_5_preg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_5[7]_i_1 
       (.I0(ap_return_5_preg[7]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_9_reg_1267[7]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_5_1_reg_368[7]),
        .O(\ap_return_5_preg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_6[0]_i_1 
       (.I0(ap_return_6_preg[0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_10_reg_1273[0]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_6_1_reg_357[0]),
        .O(\ap_return_6_preg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_6[1]_i_1 
       (.I0(ap_return_6_preg[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_10_reg_1273[1]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_6_1_reg_357[1]),
        .O(\ap_return_6_preg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_6[2]_i_1 
       (.I0(ap_return_6_preg[2]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_10_reg_1273[2]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_6_1_reg_357[2]),
        .O(\ap_return_6_preg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_6[3]_i_1 
       (.I0(ap_return_6_preg[3]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_10_reg_1273[3]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_6_1_reg_357[3]),
        .O(\ap_return_6_preg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_6[4]_i_1 
       (.I0(ap_return_6_preg[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_10_reg_1273[4]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_6_1_reg_357[4]),
        .O(\ap_return_6_preg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_6[5]_i_1 
       (.I0(ap_return_6_preg[5]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_10_reg_1273[5]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_6_1_reg_357[5]),
        .O(\ap_return_6_preg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_6[6]_i_1 
       (.I0(ap_return_6_preg[6]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_10_reg_1273[6]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_6_1_reg_357[6]),
        .O(\ap_return_6_preg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_6[7]_i_1 
       (.I0(ap_return_6_preg[7]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_10_reg_1273[7]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_6_1_reg_357[7]),
        .O(\ap_return_6_preg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_7[0]_i_1 
       (.I0(ap_return_7_preg[0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_11_reg_1279[0]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_7_1_reg_346[0]),
        .O(\ap_return_7_preg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_7[1]_i_1 
       (.I0(ap_return_7_preg[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_11_reg_1279[1]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_7_1_reg_346[1]),
        .O(\ap_return_7_preg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_7[2]_i_1 
       (.I0(ap_return_7_preg[2]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_11_reg_1279[2]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_7_1_reg_346[2]),
        .O(\ap_return_7_preg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_7[3]_i_1 
       (.I0(ap_return_7_preg[3]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_11_reg_1279[3]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_7_1_reg_346[3]),
        .O(\ap_return_7_preg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_7[4]_i_1 
       (.I0(ap_return_7_preg[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_11_reg_1279[4]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_7_1_reg_346[4]),
        .O(\ap_return_7_preg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_7[5]_i_1 
       (.I0(ap_return_7_preg[5]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_11_reg_1279[5]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_7_1_reg_346[5]),
        .O(\ap_return_7_preg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_7[6]_i_1 
       (.I0(ap_return_7_preg[6]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_11_reg_1279[6]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_7_1_reg_346[6]),
        .O(\ap_return_7_preg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \call_ret_reg_968_7[7]_i_1 
       (.I0(ap_return_7_preg[7]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_11_reg_1279[7]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_7_1_reg_346[7]),
        .O(\ap_return_7_preg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec51_in_fu_88[1]_i_1 
       (.I0(r_1_reg_297[0]),
        .I1(ap_NS_fsm11_out),
        .I2(add_ln224_1_reg_1309[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec51_in_fu_88[2]_i_1 
       (.I0(r_1_reg_297[1]),
        .I1(ap_NS_fsm11_out),
        .I2(add_ln224_1_reg_1309[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \dec51_in_fu_88[31]_i_1 
       (.I0(r_1_reg_297[2]),
        .I1(r_1_reg_297[1]),
        .I2(r_1_reg_297[0]),
        .I3(ap_CS_fsm_state1),
        .I4(grp_ClefiaGfn4Inv_fu_514_ap_start_reg),
        .O(ap_NS_fsm11_out));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec51_in_fu_88[3]_i_1 
       (.I0(r_1_reg_297[2]),
        .I1(ap_NS_fsm11_out),
        .I2(add_ln224_1_reg_1309[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec51_in_fu_88[4]_i_1 
       (.I0(r_1_reg_297[0]),
        .I1(ap_NS_fsm11_out),
        .I2(add_ln224_1_reg_1309[4]),
        .O(p_1_in[4]));
  FDRE \dec51_in_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[0]),
        .Q(dec51_in_fu_88[0]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[10]),
        .Q(dec51_in_fu_88[10]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[11]),
        .Q(dec51_in_fu_88[11]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[12]),
        .Q(dec51_in_fu_88[12]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[13]),
        .Q(dec51_in_fu_88[13]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[14]),
        .Q(dec51_in_fu_88[14]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[15]),
        .Q(dec51_in_fu_88[15]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[16]),
        .Q(dec51_in_fu_88[16]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[17]),
        .Q(dec51_in_fu_88[17]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[18]),
        .Q(dec51_in_fu_88[18]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[19]),
        .Q(dec51_in_fu_88[19]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(p_1_in[1]),
        .Q(dec51_in_fu_88[1]),
        .R(1'b0));
  FDRE \dec51_in_fu_88_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[20]),
        .Q(dec51_in_fu_88[20]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[21]),
        .Q(dec51_in_fu_88[21]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[22]),
        .Q(dec51_in_fu_88[22]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[23]),
        .Q(dec51_in_fu_88[23]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[24]),
        .Q(dec51_in_fu_88[24]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[25]),
        .Q(dec51_in_fu_88[25]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[26]),
        .Q(dec51_in_fu_88[26]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[27]),
        .Q(dec51_in_fu_88[27]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[28]),
        .Q(dec51_in_fu_88[28]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[29]),
        .Q(dec51_in_fu_88[29]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(p_1_in[2]),
        .Q(dec51_in_fu_88[2]),
        .R(1'b0));
  FDRE \dec51_in_fu_88_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[30]),
        .Q(dec51_in_fu_88[30]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[31]),
        .Q(dec51_in_fu_88[31]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(p_1_in[3]),
        .Q(dec51_in_fu_88[3]),
        .R(1'b0));
  FDRE \dec51_in_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(p_1_in[4]),
        .Q(dec51_in_fu_88[4]),
        .R(1'b0));
  FDRE \dec51_in_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[5]),
        .Q(dec51_in_fu_88[5]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[6]),
        .Q(dec51_in_fu_88[6]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[7]),
        .Q(dec51_in_fu_88[7]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[8]),
        .Q(dec51_in_fu_88[8]),
        .R(ap_NS_fsm11_out));
  FDRE \dec51_in_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(add_ln224_1_reg_1309[9]),
        .Q(dec51_in_fu_88[9]),
        .R(ap_NS_fsm11_out));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \fin_0_0_fu_92[7]_i_1 
       (.I0(ap_NS_fsm[1]),
        .I1(ap_NS_fsm11_out),
        .I2(\fin_0_0_fu_92[7]_i_3_n_0 ),
        .I3(\fin_0_0_fu_92[7]_i_4_n_0 ),
        .I4(\fin_0_0_fu_92[7]_i_5_n_0 ),
        .I5(\fin_0_0_fu_92[7]_i_6_n_0 ),
        .O(fin_9_0_fu_128));
  LUT2 #(
    .INIT(4'h1)) 
    \fin_0_0_fu_92[7]_i_10 
       (.I0(add_ln224_1_reg_1309[22]),
        .I1(add_ln224_1_reg_1309[23]),
        .O(\fin_0_0_fu_92[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_92[7]_i_11 
       (.I0(add_ln224_1_reg_1309[24]),
        .I1(add_ln224_1_reg_1309[25]),
        .O(\fin_0_0_fu_92[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_92[7]_i_12 
       (.I0(add_ln224_1_reg_1309[10]),
        .I1(add_ln224_1_reg_1309[11]),
        .O(\fin_0_0_fu_92[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_92[7]_i_13 
       (.I0(add_ln224_1_reg_1309[16]),
        .I1(add_ln224_1_reg_1309[17]),
        .O(\fin_0_0_fu_92[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \fin_0_0_fu_92[7]_i_14 
       (.I0(add_ln224_1_reg_1309[26]),
        .I1(add_ln224_1_reg_1309[27]),
        .O(\fin_0_0_fu_92[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_92[7]_i_15 
       (.I0(add_ln224_1_reg_1309[6]),
        .I1(add_ln224_1_reg_1309[7]),
        .O(\fin_0_0_fu_92[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fin_0_0_fu_92[7]_i_3 
       (.I0(add_ln224_1_reg_1309[8]),
        .I1(add_ln224_1_reg_1309[9]),
        .I2(add_ln224_1_reg_1309[28]),
        .I3(add_ln224_1_reg_1309[29]),
        .I4(\fin_0_0_fu_92[7]_i_8_n_0 ),
        .I5(\fin_0_0_fu_92[7]_i_9_n_0 ),
        .O(\fin_0_0_fu_92[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \fin_0_0_fu_92[7]_i_4 
       (.I0(add_ln224_1_reg_1309[2]),
        .I1(add_ln224_1_reg_1309[3]),
        .I2(add_ln224_1_reg_1309[12]),
        .I3(add_ln224_1_reg_1309[13]),
        .I4(\fin_0_0_fu_92[7]_i_10_n_0 ),
        .I5(\fin_0_0_fu_92[7]_i_11_n_0 ),
        .O(\fin_0_0_fu_92[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \fin_0_0_fu_92[7]_i_5 
       (.I0(add_ln224_1_reg_1309[30]),
        .I1(add_ln224_1_reg_1309[31]),
        .I2(add_ln224_1_reg_1309[14]),
        .I3(add_ln224_1_reg_1309[15]),
        .I4(\fin_0_0_fu_92[7]_i_12_n_0 ),
        .I5(\fin_0_0_fu_92[7]_i_13_n_0 ),
        .O(\fin_0_0_fu_92[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \fin_0_0_fu_92[7]_i_6 
       (.I0(add_ln224_1_reg_1309[18]),
        .I1(add_ln224_1_reg_1309[19]),
        .I2(add_ln224_1_reg_1309[4]),
        .I3(add_ln224_1_reg_1309[5]),
        .I4(\fin_0_0_fu_92[7]_i_14_n_0 ),
        .I5(\fin_0_0_fu_92[7]_i_15_n_0 ),
        .O(\fin_0_0_fu_92[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_92[7]_i_8 
       (.I0(add_ln224_1_reg_1309[0]),
        .I1(add_ln224_1_reg_1309[1]),
        .O(\fin_0_0_fu_92[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_92[7]_i_9 
       (.I0(add_ln224_1_reg_1309[20]),
        .I1(add_ln224_1_reg_1309[21]),
        .O(\fin_0_0_fu_92[7]_i_9_n_0 ));
  FDRE \fin_0_0_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_12),
        .Q(fin_0_0_fu_92[0]),
        .R(1'b0));
  FDRE \fin_0_0_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_11),
        .Q(fin_0_0_fu_92[1]),
        .R(1'b0));
  FDRE \fin_0_0_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_10),
        .Q(fin_0_0_fu_92[2]),
        .R(1'b0));
  FDRE \fin_0_0_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_9),
        .Q(fin_0_0_fu_92[3]),
        .R(1'b0));
  FDRE \fin_0_0_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_8),
        .Q(fin_0_0_fu_92[4]),
        .R(1'b0));
  FDRE \fin_0_0_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_7),
        .Q(fin_0_0_fu_92[5]),
        .R(1'b0));
  FDRE \fin_0_0_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_6),
        .Q(fin_0_0_fu_92[6]),
        .R(1'b0));
  FDRE \fin_0_0_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_5),
        .Q(fin_0_0_fu_92[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_10_0_fu_132[0]_i_1 
       (.I0(\fin_10_0_fu_132_reg[7]_0 [0]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_10_reg_1273[0]),
        .O(\fin_10_0_fu_132[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_10_0_fu_132[1]_i_1 
       (.I0(\fin_10_0_fu_132_reg[7]_0 [1]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_10_reg_1273[1]),
        .O(\fin_10_0_fu_132[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_10_0_fu_132[2]_i_1 
       (.I0(\fin_10_0_fu_132_reg[7]_0 [2]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_10_reg_1273[2]),
        .O(\fin_10_0_fu_132[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_10_0_fu_132[3]_i_1 
       (.I0(\fin_10_0_fu_132_reg[7]_0 [3]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_10_reg_1273[3]),
        .O(\fin_10_0_fu_132[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_10_0_fu_132[4]_i_1 
       (.I0(\fin_10_0_fu_132_reg[7]_0 [4]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_10_reg_1273[4]),
        .O(\fin_10_0_fu_132[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_10_0_fu_132[5]_i_1 
       (.I0(\fin_10_0_fu_132_reg[7]_0 [5]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_10_reg_1273[5]),
        .O(\fin_10_0_fu_132[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_10_0_fu_132[6]_i_1 
       (.I0(\fin_10_0_fu_132_reg[7]_0 [6]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_10_reg_1273[6]),
        .O(\fin_10_0_fu_132[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_10_0_fu_132[7]_i_1 
       (.I0(\fin_10_0_fu_132_reg[7]_0 [7]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_10_reg_1273[7]),
        .O(\fin_10_0_fu_132[7]_i_1_n_0 ));
  FDRE \fin_10_0_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_10_0_fu_132[0]_i_1_n_0 ),
        .Q(fin_10_0_fu_132[0]),
        .R(1'b0));
  FDRE \fin_10_0_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_10_0_fu_132[1]_i_1_n_0 ),
        .Q(fin_10_0_fu_132[1]),
        .R(1'b0));
  FDRE \fin_10_0_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_10_0_fu_132[2]_i_1_n_0 ),
        .Q(fin_10_0_fu_132[2]),
        .R(1'b0));
  FDRE \fin_10_0_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_10_0_fu_132[3]_i_1_n_0 ),
        .Q(fin_10_0_fu_132[3]),
        .R(1'b0));
  FDRE \fin_10_0_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_10_0_fu_132[4]_i_1_n_0 ),
        .Q(fin_10_0_fu_132[4]),
        .R(1'b0));
  FDRE \fin_10_0_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_10_0_fu_132[5]_i_1_n_0 ),
        .Q(fin_10_0_fu_132[5]),
        .R(1'b0));
  FDRE \fin_10_0_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_10_0_fu_132[6]_i_1_n_0 ),
        .Q(fin_10_0_fu_132[6]),
        .R(1'b0));
  FDRE \fin_10_0_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_10_0_fu_132[7]_i_1_n_0 ),
        .Q(fin_10_0_fu_132[7]),
        .R(1'b0));
  FDRE \fin_10_reg_1273_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_6[0]),
        .Q(fin_10_reg_1273[0]),
        .R(1'b0));
  FDRE \fin_10_reg_1273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_6[1]),
        .Q(fin_10_reg_1273[1]),
        .R(1'b0));
  FDRE \fin_10_reg_1273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_6[2]),
        .Q(fin_10_reg_1273[2]),
        .R(1'b0));
  FDRE \fin_10_reg_1273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_6[3]),
        .Q(fin_10_reg_1273[3]),
        .R(1'b0));
  FDRE \fin_10_reg_1273_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_6[4]),
        .Q(fin_10_reg_1273[4]),
        .R(1'b0));
  FDRE \fin_10_reg_1273_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_6[5]),
        .Q(fin_10_reg_1273[5]),
        .R(1'b0));
  FDRE \fin_10_reg_1273_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_6[6]),
        .Q(fin_10_reg_1273[6]),
        .R(1'b0));
  FDRE \fin_10_reg_1273_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_6[7]),
        .Q(fin_10_reg_1273[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_11_0_fu_136[0]_i_1 
       (.I0(\fin_11_0_fu_136_reg[7]_0 [0]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_11_reg_1279[0]),
        .O(\fin_11_0_fu_136[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_11_0_fu_136[1]_i_1 
       (.I0(\fin_11_0_fu_136_reg[7]_0 [1]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_11_reg_1279[1]),
        .O(\fin_11_0_fu_136[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_11_0_fu_136[2]_i_1 
       (.I0(\fin_11_0_fu_136_reg[7]_0 [2]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_11_reg_1279[2]),
        .O(\fin_11_0_fu_136[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_11_0_fu_136[3]_i_1 
       (.I0(\fin_11_0_fu_136_reg[7]_0 [3]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_11_reg_1279[3]),
        .O(\fin_11_0_fu_136[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_11_0_fu_136[4]_i_1 
       (.I0(\fin_11_0_fu_136_reg[7]_0 [4]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_11_reg_1279[4]),
        .O(\fin_11_0_fu_136[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_11_0_fu_136[5]_i_1 
       (.I0(\fin_11_0_fu_136_reg[7]_0 [5]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_11_reg_1279[5]),
        .O(\fin_11_0_fu_136[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_11_0_fu_136[6]_i_1 
       (.I0(\fin_11_0_fu_136_reg[7]_0 [6]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_11_reg_1279[6]),
        .O(\fin_11_0_fu_136[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_11_0_fu_136[7]_i_1 
       (.I0(\fin_11_0_fu_136_reg[7]_0 [7]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_11_reg_1279[7]),
        .O(\fin_11_0_fu_136[7]_i_1_n_0 ));
  FDRE \fin_11_0_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_11_0_fu_136[0]_i_1_n_0 ),
        .Q(fin_11_0_fu_136[0]),
        .R(1'b0));
  FDRE \fin_11_0_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_11_0_fu_136[1]_i_1_n_0 ),
        .Q(fin_11_0_fu_136[1]),
        .R(1'b0));
  FDRE \fin_11_0_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_11_0_fu_136[2]_i_1_n_0 ),
        .Q(fin_11_0_fu_136[2]),
        .R(1'b0));
  FDRE \fin_11_0_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_11_0_fu_136[3]_i_1_n_0 ),
        .Q(fin_11_0_fu_136[3]),
        .R(1'b0));
  FDRE \fin_11_0_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_11_0_fu_136[4]_i_1_n_0 ),
        .Q(fin_11_0_fu_136[4]),
        .R(1'b0));
  FDRE \fin_11_0_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_11_0_fu_136[5]_i_1_n_0 ),
        .Q(fin_11_0_fu_136[5]),
        .R(1'b0));
  FDRE \fin_11_0_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_11_0_fu_136[6]_i_1_n_0 ),
        .Q(fin_11_0_fu_136[6]),
        .R(1'b0));
  FDRE \fin_11_0_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_11_0_fu_136[7]_i_1_n_0 ),
        .Q(fin_11_0_fu_136[7]),
        .R(1'b0));
  FDRE \fin_11_reg_1279_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_7[0]),
        .Q(fin_11_reg_1279[0]),
        .R(1'b0));
  FDRE \fin_11_reg_1279_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_7[1]),
        .Q(fin_11_reg_1279[1]),
        .R(1'b0));
  FDRE \fin_11_reg_1279_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_7[2]),
        .Q(fin_11_reg_1279[2]),
        .R(1'b0));
  FDRE \fin_11_reg_1279_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_7[3]),
        .Q(fin_11_reg_1279[3]),
        .R(1'b0));
  FDRE \fin_11_reg_1279_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_7[4]),
        .Q(fin_11_reg_1279[4]),
        .R(1'b0));
  FDRE \fin_11_reg_1279_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_7[5]),
        .Q(fin_11_reg_1279[5]),
        .R(1'b0));
  FDRE \fin_11_reg_1279_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_7[6]),
        .Q(fin_11_reg_1279[6]),
        .R(1'b0));
  FDRE \fin_11_reg_1279_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_7[7]),
        .Q(fin_11_reg_1279[7]),
        .R(1'b0));
  FDRE \fin_12_0_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_44),
        .Q(fin_12_0_fu_140[0]),
        .R(1'b0));
  FDRE \fin_12_0_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_43),
        .Q(fin_12_0_fu_140[1]),
        .R(1'b0));
  FDRE \fin_12_0_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_42),
        .Q(fin_12_0_fu_140[2]),
        .R(1'b0));
  FDRE \fin_12_0_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_41),
        .Q(fin_12_0_fu_140[3]),
        .R(1'b0));
  FDRE \fin_12_0_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_40),
        .Q(fin_12_0_fu_140[4]),
        .R(1'b0));
  FDRE \fin_12_0_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_39),
        .Q(fin_12_0_fu_140[5]),
        .R(1'b0));
  FDRE \fin_12_0_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_38),
        .Q(fin_12_0_fu_140[6]),
        .R(1'b0));
  FDRE \fin_12_0_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_37),
        .Q(fin_12_0_fu_140[7]),
        .R(1'b0));
  FDRE \fin_13_0_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_52),
        .Q(fin_13_0_fu_144[0]),
        .R(1'b0));
  FDRE \fin_13_0_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_51),
        .Q(fin_13_0_fu_144[1]),
        .R(1'b0));
  FDRE \fin_13_0_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_50),
        .Q(fin_13_0_fu_144[2]),
        .R(1'b0));
  FDRE \fin_13_0_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_49),
        .Q(fin_13_0_fu_144[3]),
        .R(1'b0));
  FDRE \fin_13_0_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_48),
        .Q(fin_13_0_fu_144[4]),
        .R(1'b0));
  FDRE \fin_13_0_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_47),
        .Q(fin_13_0_fu_144[5]),
        .R(1'b0));
  FDRE \fin_13_0_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_46),
        .Q(fin_13_0_fu_144[6]),
        .R(1'b0));
  FDRE \fin_13_0_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_45),
        .Q(fin_13_0_fu_144[7]),
        .R(1'b0));
  FDRE \fin_14_0_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_60),
        .Q(fin_14_0_fu_148[0]),
        .R(1'b0));
  FDRE \fin_14_0_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_59),
        .Q(fin_14_0_fu_148[1]),
        .R(1'b0));
  FDRE \fin_14_0_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_58),
        .Q(fin_14_0_fu_148[2]),
        .R(1'b0));
  FDRE \fin_14_0_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_57),
        .Q(fin_14_0_fu_148[3]),
        .R(1'b0));
  FDRE \fin_14_0_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_56),
        .Q(fin_14_0_fu_148[4]),
        .R(1'b0));
  FDRE \fin_14_0_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_55),
        .Q(fin_14_0_fu_148[5]),
        .R(1'b0));
  FDRE \fin_14_0_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_54),
        .Q(fin_14_0_fu_148[6]),
        .R(1'b0));
  FDRE \fin_14_0_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_53),
        .Q(fin_14_0_fu_148[7]),
        .R(1'b0));
  FDRE \fin_15_0_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_68),
        .Q(fin_15_0_fu_152[0]),
        .R(1'b0));
  FDRE \fin_15_0_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_67),
        .Q(fin_15_0_fu_152[1]),
        .R(1'b0));
  FDRE \fin_15_0_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_66),
        .Q(fin_15_0_fu_152[2]),
        .R(1'b0));
  FDRE \fin_15_0_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_65),
        .Q(fin_15_0_fu_152[3]),
        .R(1'b0));
  FDRE \fin_15_0_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_64),
        .Q(fin_15_0_fu_152[4]),
        .R(1'b0));
  FDRE \fin_15_0_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_63),
        .Q(fin_15_0_fu_152[5]),
        .R(1'b0));
  FDRE \fin_15_0_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_62),
        .Q(fin_15_0_fu_152[6]),
        .R(1'b0));
  FDRE \fin_15_0_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_61),
        .Q(fin_15_0_fu_152[7]),
        .R(1'b0));
  FDRE \fin_1_0_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_20),
        .Q(fin_1_0_fu_96[0]),
        .R(1'b0));
  FDRE \fin_1_0_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_19),
        .Q(fin_1_0_fu_96[1]),
        .R(1'b0));
  FDRE \fin_1_0_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_18),
        .Q(fin_1_0_fu_96[2]),
        .R(1'b0));
  FDRE \fin_1_0_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_17),
        .Q(fin_1_0_fu_96[3]),
        .R(1'b0));
  FDRE \fin_1_0_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_16),
        .Q(fin_1_0_fu_96[4]),
        .R(1'b0));
  FDRE \fin_1_0_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_15),
        .Q(fin_1_0_fu_96[5]),
        .R(1'b0));
  FDRE \fin_1_0_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_14),
        .Q(fin_1_0_fu_96[6]),
        .R(1'b0));
  FDRE \fin_1_0_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_13),
        .Q(fin_1_0_fu_96[7]),
        .R(1'b0));
  FDRE \fin_2_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_28),
        .Q(fin_2_0_fu_100[0]),
        .R(1'b0));
  FDRE \fin_2_0_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_27),
        .Q(fin_2_0_fu_100[1]),
        .R(1'b0));
  FDRE \fin_2_0_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_26),
        .Q(fin_2_0_fu_100[2]),
        .R(1'b0));
  FDRE \fin_2_0_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_25),
        .Q(fin_2_0_fu_100[3]),
        .R(1'b0));
  FDRE \fin_2_0_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_24),
        .Q(fin_2_0_fu_100[4]),
        .R(1'b0));
  FDRE \fin_2_0_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_23),
        .Q(fin_2_0_fu_100[5]),
        .R(1'b0));
  FDRE \fin_2_0_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_22),
        .Q(fin_2_0_fu_100[6]),
        .R(1'b0));
  FDRE \fin_2_0_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_21),
        .Q(fin_2_0_fu_100[7]),
        .R(1'b0));
  FDRE \fin_3_0_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_36),
        .Q(fin_3_0_fu_104[0]),
        .R(1'b0));
  FDRE \fin_3_0_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_35),
        .Q(fin_3_0_fu_104[1]),
        .R(1'b0));
  FDRE \fin_3_0_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_34),
        .Q(fin_3_0_fu_104[2]),
        .R(1'b0));
  FDRE \fin_3_0_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_33),
        .Q(fin_3_0_fu_104[3]),
        .R(1'b0));
  FDRE \fin_3_0_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_32),
        .Q(fin_3_0_fu_104[4]),
        .R(1'b0));
  FDRE \fin_3_0_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_31),
        .Q(fin_3_0_fu_104[5]),
        .R(1'b0));
  FDRE \fin_3_0_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_30),
        .Q(fin_3_0_fu_104[6]),
        .R(1'b0));
  FDRE \fin_3_0_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(grp_ClefiaF1Xor_fu_453_n_29),
        .Q(fin_3_0_fu_104[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_4_0_fu_108[0]_i_1 
       (.I0(\fin_4_0_fu_108_reg[7]_0 [0]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_4_reg_1237[0]),
        .O(\fin_4_0_fu_108[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_4_0_fu_108[1]_i_1 
       (.I0(\fin_4_0_fu_108_reg[7]_0 [1]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_4_reg_1237[1]),
        .O(\fin_4_0_fu_108[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_4_0_fu_108[2]_i_1 
       (.I0(\fin_4_0_fu_108_reg[7]_0 [2]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_4_reg_1237[2]),
        .O(\fin_4_0_fu_108[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_4_0_fu_108[3]_i_1 
       (.I0(\fin_4_0_fu_108_reg[7]_0 [3]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_4_reg_1237[3]),
        .O(\fin_4_0_fu_108[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_4_0_fu_108[4]_i_1 
       (.I0(\fin_4_0_fu_108_reg[7]_0 [4]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_4_reg_1237[4]),
        .O(\fin_4_0_fu_108[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_4_0_fu_108[5]_i_1 
       (.I0(\fin_4_0_fu_108_reg[7]_0 [5]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_4_reg_1237[5]),
        .O(\fin_4_0_fu_108[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_4_0_fu_108[6]_i_1 
       (.I0(\fin_4_0_fu_108_reg[7]_0 [6]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_4_reg_1237[6]),
        .O(\fin_4_0_fu_108[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_4_0_fu_108[7]_i_1 
       (.I0(\fin_4_0_fu_108_reg[7]_0 [7]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_4_reg_1237[7]),
        .O(\fin_4_0_fu_108[7]_i_1_n_0 ));
  FDRE \fin_4_0_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_4_0_fu_108[0]_i_1_n_0 ),
        .Q(fin_4_0_fu_108[0]),
        .R(1'b0));
  FDRE \fin_4_0_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_4_0_fu_108[1]_i_1_n_0 ),
        .Q(fin_4_0_fu_108[1]),
        .R(1'b0));
  FDRE \fin_4_0_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_4_0_fu_108[2]_i_1_n_0 ),
        .Q(fin_4_0_fu_108[2]),
        .R(1'b0));
  FDRE \fin_4_0_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_4_0_fu_108[3]_i_1_n_0 ),
        .Q(fin_4_0_fu_108[3]),
        .R(1'b0));
  FDRE \fin_4_0_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_4_0_fu_108[4]_i_1_n_0 ),
        .Q(fin_4_0_fu_108[4]),
        .R(1'b0));
  FDRE \fin_4_0_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_4_0_fu_108[5]_i_1_n_0 ),
        .Q(fin_4_0_fu_108[5]),
        .R(1'b0));
  FDRE \fin_4_0_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_4_0_fu_108[6]_i_1_n_0 ),
        .Q(fin_4_0_fu_108[6]),
        .R(1'b0));
  FDRE \fin_4_0_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_4_0_fu_108[7]_i_1_n_0 ),
        .Q(fin_4_0_fu_108[7]),
        .R(1'b0));
  FDRE \fin_4_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[0]),
        .Q(fin_4_reg_1237[0]),
        .R(1'b0));
  FDRE \fin_4_reg_1237_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[1]),
        .Q(fin_4_reg_1237[1]),
        .R(1'b0));
  FDRE \fin_4_reg_1237_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[2]),
        .Q(fin_4_reg_1237[2]),
        .R(1'b0));
  FDRE \fin_4_reg_1237_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[3]),
        .Q(fin_4_reg_1237[3]),
        .R(1'b0));
  FDRE \fin_4_reg_1237_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[4]),
        .Q(fin_4_reg_1237[4]),
        .R(1'b0));
  FDRE \fin_4_reg_1237_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[5]),
        .Q(fin_4_reg_1237[5]),
        .R(1'b0));
  FDRE \fin_4_reg_1237_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[6]),
        .Q(fin_4_reg_1237[6]),
        .R(1'b0));
  FDRE \fin_4_reg_1237_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[7]),
        .Q(fin_4_reg_1237[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_5_0_fu_112[0]_i_1 
       (.I0(\fin_5_0_fu_112_reg[7]_0 [0]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_5_reg_1243[0]),
        .O(\fin_5_0_fu_112[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_5_0_fu_112[1]_i_1 
       (.I0(\fin_5_0_fu_112_reg[7]_0 [1]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_5_reg_1243[1]),
        .O(\fin_5_0_fu_112[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_5_0_fu_112[2]_i_1 
       (.I0(\fin_5_0_fu_112_reg[7]_0 [2]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_5_reg_1243[2]),
        .O(\fin_5_0_fu_112[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_5_0_fu_112[3]_i_1 
       (.I0(\fin_5_0_fu_112_reg[7]_0 [3]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_5_reg_1243[3]),
        .O(\fin_5_0_fu_112[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_5_0_fu_112[4]_i_1 
       (.I0(\fin_5_0_fu_112_reg[7]_0 [4]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_5_reg_1243[4]),
        .O(\fin_5_0_fu_112[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_5_0_fu_112[5]_i_1 
       (.I0(\fin_5_0_fu_112_reg[7]_0 [5]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_5_reg_1243[5]),
        .O(\fin_5_0_fu_112[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_5_0_fu_112[6]_i_1 
       (.I0(\fin_5_0_fu_112_reg[7]_0 [6]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_5_reg_1243[6]),
        .O(\fin_5_0_fu_112[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_5_0_fu_112[7]_i_1 
       (.I0(\fin_5_0_fu_112_reg[7]_0 [7]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_5_reg_1243[7]),
        .O(\fin_5_0_fu_112[7]_i_1_n_0 ));
  FDRE \fin_5_0_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_5_0_fu_112[0]_i_1_n_0 ),
        .Q(fin_5_0_fu_112[0]),
        .R(1'b0));
  FDRE \fin_5_0_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_5_0_fu_112[1]_i_1_n_0 ),
        .Q(fin_5_0_fu_112[1]),
        .R(1'b0));
  FDRE \fin_5_0_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_5_0_fu_112[2]_i_1_n_0 ),
        .Q(fin_5_0_fu_112[2]),
        .R(1'b0));
  FDRE \fin_5_0_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_5_0_fu_112[3]_i_1_n_0 ),
        .Q(fin_5_0_fu_112[3]),
        .R(1'b0));
  FDRE \fin_5_0_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_5_0_fu_112[4]_i_1_n_0 ),
        .Q(fin_5_0_fu_112[4]),
        .R(1'b0));
  FDRE \fin_5_0_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_5_0_fu_112[5]_i_1_n_0 ),
        .Q(fin_5_0_fu_112[5]),
        .R(1'b0));
  FDRE \fin_5_0_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_5_0_fu_112[6]_i_1_n_0 ),
        .Q(fin_5_0_fu_112[6]),
        .R(1'b0));
  FDRE \fin_5_0_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_5_0_fu_112[7]_i_1_n_0 ),
        .Q(fin_5_0_fu_112[7]),
        .R(1'b0));
  FDRE \fin_5_reg_1243_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[0]),
        .Q(fin_5_reg_1243[0]),
        .R(1'b0));
  FDRE \fin_5_reg_1243_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[1]),
        .Q(fin_5_reg_1243[1]),
        .R(1'b0));
  FDRE \fin_5_reg_1243_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[2]),
        .Q(fin_5_reg_1243[2]),
        .R(1'b0));
  FDRE \fin_5_reg_1243_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[3]),
        .Q(fin_5_reg_1243[3]),
        .R(1'b0));
  FDRE \fin_5_reg_1243_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[4]),
        .Q(fin_5_reg_1243[4]),
        .R(1'b0));
  FDRE \fin_5_reg_1243_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[5]),
        .Q(fin_5_reg_1243[5]),
        .R(1'b0));
  FDRE \fin_5_reg_1243_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[6]),
        .Q(fin_5_reg_1243[6]),
        .R(1'b0));
  FDRE \fin_5_reg_1243_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[7]),
        .Q(fin_5_reg_1243[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_6_0_fu_116[0]_i_1 
       (.I0(\fin_6_0_fu_116_reg[7]_0 [0]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_6_reg_1249[0]),
        .O(\fin_6_0_fu_116[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_6_0_fu_116[1]_i_1 
       (.I0(\fin_6_0_fu_116_reg[7]_0 [1]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_6_reg_1249[1]),
        .O(\fin_6_0_fu_116[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_6_0_fu_116[2]_i_1 
       (.I0(\fin_6_0_fu_116_reg[7]_0 [2]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_6_reg_1249[2]),
        .O(\fin_6_0_fu_116[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_6_0_fu_116[3]_i_1 
       (.I0(\fin_6_0_fu_116_reg[7]_0 [3]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_6_reg_1249[3]),
        .O(\fin_6_0_fu_116[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_6_0_fu_116[4]_i_1 
       (.I0(\fin_6_0_fu_116_reg[7]_0 [4]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_6_reg_1249[4]),
        .O(\fin_6_0_fu_116[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_6_0_fu_116[5]_i_1 
       (.I0(\fin_6_0_fu_116_reg[7]_0 [5]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_6_reg_1249[5]),
        .O(\fin_6_0_fu_116[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_6_0_fu_116[6]_i_1 
       (.I0(\fin_6_0_fu_116_reg[7]_0 [6]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_6_reg_1249[6]),
        .O(\fin_6_0_fu_116[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_6_0_fu_116[7]_i_1 
       (.I0(\fin_6_0_fu_116_reg[7]_0 [7]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_6_reg_1249[7]),
        .O(\fin_6_0_fu_116[7]_i_1_n_0 ));
  FDRE \fin_6_0_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_6_0_fu_116[0]_i_1_n_0 ),
        .Q(fin_6_0_fu_116[0]),
        .R(1'b0));
  FDRE \fin_6_0_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_6_0_fu_116[1]_i_1_n_0 ),
        .Q(fin_6_0_fu_116[1]),
        .R(1'b0));
  FDRE \fin_6_0_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_6_0_fu_116[2]_i_1_n_0 ),
        .Q(fin_6_0_fu_116[2]),
        .R(1'b0));
  FDRE \fin_6_0_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_6_0_fu_116[3]_i_1_n_0 ),
        .Q(fin_6_0_fu_116[3]),
        .R(1'b0));
  FDRE \fin_6_0_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_6_0_fu_116[4]_i_1_n_0 ),
        .Q(fin_6_0_fu_116[4]),
        .R(1'b0));
  FDRE \fin_6_0_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_6_0_fu_116[5]_i_1_n_0 ),
        .Q(fin_6_0_fu_116[5]),
        .R(1'b0));
  FDRE \fin_6_0_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_6_0_fu_116[6]_i_1_n_0 ),
        .Q(fin_6_0_fu_116[6]),
        .R(1'b0));
  FDRE \fin_6_0_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_6_0_fu_116[7]_i_1_n_0 ),
        .Q(fin_6_0_fu_116[7]),
        .R(1'b0));
  FDRE \fin_6_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[0]),
        .Q(fin_6_reg_1249[0]),
        .R(1'b0));
  FDRE \fin_6_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[1]),
        .Q(fin_6_reg_1249[1]),
        .R(1'b0));
  FDRE \fin_6_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[2]),
        .Q(fin_6_reg_1249[2]),
        .R(1'b0));
  FDRE \fin_6_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[3]),
        .Q(fin_6_reg_1249[3]),
        .R(1'b0));
  FDRE \fin_6_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[4]),
        .Q(fin_6_reg_1249[4]),
        .R(1'b0));
  FDRE \fin_6_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[5]),
        .Q(fin_6_reg_1249[5]),
        .R(1'b0));
  FDRE \fin_6_reg_1249_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[6]),
        .Q(fin_6_reg_1249[6]),
        .R(1'b0));
  FDRE \fin_6_reg_1249_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[7]),
        .Q(fin_6_reg_1249[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_7_0_fu_120[0]_i_1 
       (.I0(\fin_7_0_fu_120_reg[7]_0 [0]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_7_reg_1255[0]),
        .O(\fin_7_0_fu_120[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_7_0_fu_120[1]_i_1 
       (.I0(\fin_7_0_fu_120_reg[7]_0 [1]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_7_reg_1255[1]),
        .O(\fin_7_0_fu_120[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_7_0_fu_120[2]_i_1 
       (.I0(\fin_7_0_fu_120_reg[7]_0 [2]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_7_reg_1255[2]),
        .O(\fin_7_0_fu_120[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_7_0_fu_120[3]_i_1 
       (.I0(\fin_7_0_fu_120_reg[7]_0 [3]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_7_reg_1255[3]),
        .O(\fin_7_0_fu_120[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_7_0_fu_120[4]_i_1 
       (.I0(\fin_7_0_fu_120_reg[7]_0 [4]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_7_reg_1255[4]),
        .O(\fin_7_0_fu_120[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_7_0_fu_120[5]_i_1 
       (.I0(\fin_7_0_fu_120_reg[7]_0 [5]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_7_reg_1255[5]),
        .O(\fin_7_0_fu_120[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_7_0_fu_120[6]_i_1 
       (.I0(\fin_7_0_fu_120_reg[7]_0 [6]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_7_reg_1255[6]),
        .O(\fin_7_0_fu_120[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_7_0_fu_120[7]_i_1 
       (.I0(\fin_7_0_fu_120_reg[7]_0 [7]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_7_reg_1255[7]),
        .O(\fin_7_0_fu_120[7]_i_1_n_0 ));
  FDRE \fin_7_0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_7_0_fu_120[0]_i_1_n_0 ),
        .Q(fin_7_0_fu_120[0]),
        .R(1'b0));
  FDRE \fin_7_0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_7_0_fu_120[1]_i_1_n_0 ),
        .Q(fin_7_0_fu_120[1]),
        .R(1'b0));
  FDRE \fin_7_0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_7_0_fu_120[2]_i_1_n_0 ),
        .Q(fin_7_0_fu_120[2]),
        .R(1'b0));
  FDRE \fin_7_0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_7_0_fu_120[3]_i_1_n_0 ),
        .Q(fin_7_0_fu_120[3]),
        .R(1'b0));
  FDRE \fin_7_0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_7_0_fu_120[4]_i_1_n_0 ),
        .Q(fin_7_0_fu_120[4]),
        .R(1'b0));
  FDRE \fin_7_0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_7_0_fu_120[5]_i_1_n_0 ),
        .Q(fin_7_0_fu_120[5]),
        .R(1'b0));
  FDRE \fin_7_0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_7_0_fu_120[6]_i_1_n_0 ),
        .Q(fin_7_0_fu_120[6]),
        .R(1'b0));
  FDRE \fin_7_0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_7_0_fu_120[7]_i_1_n_0 ),
        .Q(fin_7_0_fu_120[7]),
        .R(1'b0));
  FDRE \fin_7_reg_1255_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[0]),
        .Q(fin_7_reg_1255[0]),
        .R(1'b0));
  FDRE \fin_7_reg_1255_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[1]),
        .Q(fin_7_reg_1255[1]),
        .R(1'b0));
  FDRE \fin_7_reg_1255_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[2]),
        .Q(fin_7_reg_1255[2]),
        .R(1'b0));
  FDRE \fin_7_reg_1255_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[3]),
        .Q(fin_7_reg_1255[3]),
        .R(1'b0));
  FDRE \fin_7_reg_1255_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[4]),
        .Q(fin_7_reg_1255[4]),
        .R(1'b0));
  FDRE \fin_7_reg_1255_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[5]),
        .Q(fin_7_reg_1255[5]),
        .R(1'b0));
  FDRE \fin_7_reg_1255_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[6]),
        .Q(fin_7_reg_1255[6]),
        .R(1'b0));
  FDRE \fin_7_reg_1255_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[7]),
        .Q(fin_7_reg_1255[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_8_0_fu_124[0]_i_1 
       (.I0(\fin_8_0_fu_124_reg[7]_0 [0]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_8_reg_1261[0]),
        .O(\fin_8_0_fu_124[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_8_0_fu_124[1]_i_1 
       (.I0(\fin_8_0_fu_124_reg[7]_0 [1]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_8_reg_1261[1]),
        .O(\fin_8_0_fu_124[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_8_0_fu_124[2]_i_1 
       (.I0(\fin_8_0_fu_124_reg[7]_0 [2]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_8_reg_1261[2]),
        .O(\fin_8_0_fu_124[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_8_0_fu_124[3]_i_1 
       (.I0(\fin_8_0_fu_124_reg[7]_0 [3]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_8_reg_1261[3]),
        .O(\fin_8_0_fu_124[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_8_0_fu_124[4]_i_1 
       (.I0(\fin_8_0_fu_124_reg[7]_0 [4]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_8_reg_1261[4]),
        .O(\fin_8_0_fu_124[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_8_0_fu_124[5]_i_1 
       (.I0(\fin_8_0_fu_124_reg[7]_0 [5]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_8_reg_1261[5]),
        .O(\fin_8_0_fu_124[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_8_0_fu_124[6]_i_1 
       (.I0(\fin_8_0_fu_124_reg[7]_0 [6]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_8_reg_1261[6]),
        .O(\fin_8_0_fu_124[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_8_0_fu_124[7]_i_1 
       (.I0(\fin_8_0_fu_124_reg[7]_0 [7]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_8_reg_1261[7]),
        .O(\fin_8_0_fu_124[7]_i_1_n_0 ));
  FDRE \fin_8_0_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_8_0_fu_124[0]_i_1_n_0 ),
        .Q(fin_8_0_fu_124[0]),
        .R(1'b0));
  FDRE \fin_8_0_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_8_0_fu_124[1]_i_1_n_0 ),
        .Q(fin_8_0_fu_124[1]),
        .R(1'b0));
  FDRE \fin_8_0_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_8_0_fu_124[2]_i_1_n_0 ),
        .Q(fin_8_0_fu_124[2]),
        .R(1'b0));
  FDRE \fin_8_0_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_8_0_fu_124[3]_i_1_n_0 ),
        .Q(fin_8_0_fu_124[3]),
        .R(1'b0));
  FDRE \fin_8_0_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_8_0_fu_124[4]_i_1_n_0 ),
        .Q(fin_8_0_fu_124[4]),
        .R(1'b0));
  FDRE \fin_8_0_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_8_0_fu_124[5]_i_1_n_0 ),
        .Q(fin_8_0_fu_124[5]),
        .R(1'b0));
  FDRE \fin_8_0_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_8_0_fu_124[6]_i_1_n_0 ),
        .Q(fin_8_0_fu_124[6]),
        .R(1'b0));
  FDRE \fin_8_0_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_8_0_fu_124[7]_i_1_n_0 ),
        .Q(fin_8_0_fu_124[7]),
        .R(1'b0));
  FDRE \fin_8_reg_1261_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_4[0]),
        .Q(fin_8_reg_1261[0]),
        .R(1'b0));
  FDRE \fin_8_reg_1261_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_4[1]),
        .Q(fin_8_reg_1261[1]),
        .R(1'b0));
  FDRE \fin_8_reg_1261_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_4[2]),
        .Q(fin_8_reg_1261[2]),
        .R(1'b0));
  FDRE \fin_8_reg_1261_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_4[3]),
        .Q(fin_8_reg_1261[3]),
        .R(1'b0));
  FDRE \fin_8_reg_1261_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_4[4]),
        .Q(fin_8_reg_1261[4]),
        .R(1'b0));
  FDRE \fin_8_reg_1261_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_4[5]),
        .Q(fin_8_reg_1261[5]),
        .R(1'b0));
  FDRE \fin_8_reg_1261_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_4[6]),
        .Q(fin_8_reg_1261[6]),
        .R(1'b0));
  FDRE \fin_8_reg_1261_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_4[7]),
        .Q(fin_8_reg_1261[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_9_0_fu_128[0]_i_1 
       (.I0(\fin_9_0_fu_128_reg[7]_0 [0]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_9_reg_1267[0]),
        .O(\fin_9_0_fu_128[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_9_0_fu_128[1]_i_1 
       (.I0(\fin_9_0_fu_128_reg[7]_0 [1]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_9_reg_1267[1]),
        .O(\fin_9_0_fu_128[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_9_0_fu_128[2]_i_1 
       (.I0(\fin_9_0_fu_128_reg[7]_0 [2]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_9_reg_1267[2]),
        .O(\fin_9_0_fu_128[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_9_0_fu_128[3]_i_1 
       (.I0(\fin_9_0_fu_128_reg[7]_0 [3]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_9_reg_1267[3]),
        .O(\fin_9_0_fu_128[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_9_0_fu_128[4]_i_1 
       (.I0(\fin_9_0_fu_128_reg[7]_0 [4]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_9_reg_1267[4]),
        .O(\fin_9_0_fu_128[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_9_0_fu_128[5]_i_1 
       (.I0(\fin_9_0_fu_128_reg[7]_0 [5]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_9_reg_1267[5]),
        .O(\fin_9_0_fu_128[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_9_0_fu_128[6]_i_1 
       (.I0(\fin_9_0_fu_128_reg[7]_0 [6]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_9_reg_1267[6]),
        .O(\fin_9_0_fu_128[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fin_9_0_fu_128[7]_i_1 
       (.I0(\fin_9_0_fu_128_reg[7]_0 [7]),
        .I1(ap_NS_fsm11_out),
        .I2(fin_9_reg_1267[7]),
        .O(\fin_9_0_fu_128[7]_i_1_n_0 ));
  FDRE \fin_9_0_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_9_0_fu_128[0]_i_1_n_0 ),
        .Q(\fin_9_0_fu_128_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_9_0_fu_128[1]_i_1_n_0 ),
        .Q(\fin_9_0_fu_128_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_9_0_fu_128[2]_i_1_n_0 ),
        .Q(\fin_9_0_fu_128_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_9_0_fu_128[3]_i_1_n_0 ),
        .Q(\fin_9_0_fu_128_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_9_0_fu_128[4]_i_1_n_0 ),
        .Q(\fin_9_0_fu_128_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_9_0_fu_128[5]_i_1_n_0 ),
        .Q(\fin_9_0_fu_128_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_9_0_fu_128[6]_i_1_n_0 ),
        .Q(\fin_9_0_fu_128_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_128),
        .D(\fin_9_0_fu_128[7]_i_1_n_0 ),
        .Q(\fin_9_0_fu_128_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \fin_9_reg_1267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_5[0]),
        .Q(fin_9_reg_1267[0]),
        .R(1'b0));
  FDRE \fin_9_reg_1267_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_5[1]),
        .Q(fin_9_reg_1267[1]),
        .R(1'b0));
  FDRE \fin_9_reg_1267_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_5[2]),
        .Q(fin_9_reg_1267[2]),
        .R(1'b0));
  FDRE \fin_9_reg_1267_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_5[3]),
        .Q(fin_9_reg_1267[3]),
        .R(1'b0));
  FDRE \fin_9_reg_1267_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_5[4]),
        .Q(fin_9_reg_1267[4]),
        .R(1'b0));
  FDRE \fin_9_reg_1267_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_5[5]),
        .Q(fin_9_reg_1267[5]),
        .R(1'b0));
  FDRE \fin_9_reg_1267_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_5[6]),
        .Q(fin_9_reg_1267[6]),
        .R(1'b0));
  FDRE \fin_9_reg_1267_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_434_ap_return_5[7]),
        .Q(fin_9_reg_1267[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \fout_0_1_reg_423[0]_i_1 
       (.I0(fout_0_1_reg_423[0]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fin_4_reg_1237[0]),
        .O(ap_phi_mux_fout_0_1_phi_fu_427_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \fout_0_1_reg_423[1]_i_1 
       (.I0(fout_0_1_reg_423[1]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fin_4_reg_1237[1]),
        .O(ap_phi_mux_fout_0_1_phi_fu_427_p4[1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \fout_0_1_reg_423[2]_i_1 
       (.I0(fout_0_1_reg_423[2]),
        .I1(\ap_return_0_preg[2]_i_2_n_0 ),
        .I2(fin_4_reg_1237[2]),
        .O(ap_phi_mux_fout_0_1_phi_fu_427_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \fout_0_1_reg_423[3]_i_1 
       (.I0(fout_0_1_reg_423[3]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[3]),
        .O(ap_phi_mux_fout_0_1_phi_fu_427_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \fout_0_1_reg_423[4]_i_1 
       (.I0(fout_0_1_reg_423[4]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[4]),
        .O(ap_phi_mux_fout_0_1_phi_fu_427_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \fout_0_1_reg_423[5]_i_1 
       (.I0(fout_0_1_reg_423[5]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[5]),
        .O(ap_phi_mux_fout_0_1_phi_fu_427_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \fout_0_1_reg_423[6]_i_1 
       (.I0(fout_0_1_reg_423[6]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[6]),
        .O(ap_phi_mux_fout_0_1_phi_fu_427_p4[6]));
  LUT3 #(
    .INIT(8'hE2)) 
    \fout_0_1_reg_423[7]_i_1 
       (.I0(fout_0_1_reg_423[7]),
        .I1(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[7]),
        .O(ap_phi_mux_fout_0_1_phi_fu_427_p4[7]));
  FDRE \fout_0_1_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_0_1_phi_fu_427_p4[0]),
        .Q(fout_0_1_reg_423[0]),
        .R(1'b0));
  FDRE \fout_0_1_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_0_1_phi_fu_427_p4[1]),
        .Q(fout_0_1_reg_423[1]),
        .R(1'b0));
  FDRE \fout_0_1_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_0_1_phi_fu_427_p4[2]),
        .Q(fout_0_1_reg_423[2]),
        .R(1'b0));
  FDRE \fout_0_1_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_0_1_phi_fu_427_p4[3]),
        .Q(fout_0_1_reg_423[3]),
        .R(1'b0));
  FDRE \fout_0_1_reg_423_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_0_1_phi_fu_427_p4[4]),
        .Q(fout_0_1_reg_423[4]),
        .R(1'b0));
  FDRE \fout_0_1_reg_423_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_0_1_phi_fu_427_p4[5]),
        .Q(fout_0_1_reg_423[5]),
        .R(1'b0));
  FDRE \fout_0_1_reg_423_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_0_1_phi_fu_427_p4[6]),
        .Q(fout_0_1_reg_423[6]),
        .R(1'b0));
  FDRE \fout_0_1_reg_423_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_0_1_phi_fu_427_p4[7]),
        .Q(fout_0_1_reg_423[7]),
        .R(1'b0));
  FDRE \fout_10_1_reg_313_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[0]),
        .Q(fout_10_1_reg_313[0]),
        .R(1'b0));
  FDRE \fout_10_1_reg_313_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[1]),
        .Q(fout_10_1_reg_313[1]),
        .R(1'b0));
  FDRE \fout_10_1_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[2]),
        .Q(fout_10_1_reg_313[2]),
        .R(1'b0));
  FDRE \fout_10_1_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[3]),
        .Q(fout_10_1_reg_313[3]),
        .R(1'b0));
  FDRE \fout_10_1_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[4]),
        .Q(fout_10_1_reg_313[4]),
        .R(1'b0));
  FDRE \fout_10_1_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[5]),
        .Q(fout_10_1_reg_313[5]),
        .R(1'b0));
  FDRE \fout_10_1_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[6]),
        .Q(fout_10_1_reg_313[6]),
        .R(1'b0));
  FDRE \fout_10_1_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_10_1_phi_fu_317_p4[7]),
        .Q(fout_10_1_reg_313[7]),
        .R(1'b0));
  FDRE \fout_11_1_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[0]),
        .Q(fout_11_1_reg_302[0]),
        .R(1'b0));
  FDRE \fout_11_1_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[1]),
        .Q(fout_11_1_reg_302[1]),
        .R(1'b0));
  FDRE \fout_11_1_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[2]),
        .Q(fout_11_1_reg_302[2]),
        .R(1'b0));
  FDRE \fout_11_1_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[3]),
        .Q(fout_11_1_reg_302[3]),
        .R(1'b0));
  FDRE \fout_11_1_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[4]),
        .Q(fout_11_1_reg_302[4]),
        .R(1'b0));
  FDRE \fout_11_1_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[5]),
        .Q(fout_11_1_reg_302[5]),
        .R(1'b0));
  FDRE \fout_11_1_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[6]),
        .Q(fout_11_1_reg_302[6]),
        .R(1'b0));
  FDRE \fout_11_1_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_11_1_phi_fu_306_p4[7]),
        .Q(fout_11_1_reg_302[7]),
        .R(1'b0));
  FDRE \fout_12_1_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[0]),
        .Q(fout_12_1_reg_291[0]),
        .R(1'b0));
  FDRE \fout_12_1_reg_291_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[1]),
        .Q(fout_12_1_reg_291[1]),
        .R(1'b0));
  FDRE \fout_12_1_reg_291_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[2]),
        .Q(fout_12_1_reg_291[2]),
        .R(1'b0));
  FDRE \fout_12_1_reg_291_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[3]),
        .Q(fout_12_1_reg_291[3]),
        .R(1'b0));
  FDRE \fout_12_1_reg_291_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[4]),
        .Q(fout_12_1_reg_291[4]),
        .R(1'b0));
  FDRE \fout_12_1_reg_291_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[5]),
        .Q(fout_12_1_reg_291[5]),
        .R(1'b0));
  FDRE \fout_12_1_reg_291_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[6]),
        .Q(fout_12_1_reg_291[6]),
        .R(1'b0));
  FDRE \fout_12_1_reg_291_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_12_1_phi_fu_295_p4[7]),
        .Q(fout_12_1_reg_291[7]),
        .R(1'b0));
  FDRE \fout_13_1_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[0]),
        .Q(fout_13_1_reg_280[0]),
        .R(1'b0));
  FDRE \fout_13_1_reg_280_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[1]),
        .Q(fout_13_1_reg_280[1]),
        .R(1'b0));
  FDRE \fout_13_1_reg_280_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[2]),
        .Q(fout_13_1_reg_280[2]),
        .R(1'b0));
  FDRE \fout_13_1_reg_280_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[3]),
        .Q(fout_13_1_reg_280[3]),
        .R(1'b0));
  FDRE \fout_13_1_reg_280_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[4]),
        .Q(fout_13_1_reg_280[4]),
        .R(1'b0));
  FDRE \fout_13_1_reg_280_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[5]),
        .Q(fout_13_1_reg_280[5]),
        .R(1'b0));
  FDRE \fout_13_1_reg_280_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[6]),
        .Q(fout_13_1_reg_280[6]),
        .R(1'b0));
  FDRE \fout_13_1_reg_280_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_13_1_phi_fu_284_p4[7]),
        .Q(fout_13_1_reg_280[7]),
        .R(1'b0));
  FDRE \fout_14_1_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[0]),
        .Q(fout_14_1_reg_269[0]),
        .R(1'b0));
  FDRE \fout_14_1_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[1]),
        .Q(fout_14_1_reg_269[1]),
        .R(1'b0));
  FDRE \fout_14_1_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[2]),
        .Q(fout_14_1_reg_269[2]),
        .R(1'b0));
  FDRE \fout_14_1_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[3]),
        .Q(fout_14_1_reg_269[3]),
        .R(1'b0));
  FDRE \fout_14_1_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[4]),
        .Q(fout_14_1_reg_269[4]),
        .R(1'b0));
  FDRE \fout_14_1_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[5]),
        .Q(fout_14_1_reg_269[5]),
        .R(1'b0));
  FDRE \fout_14_1_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[6]),
        .Q(fout_14_1_reg_269[6]),
        .R(1'b0));
  FDRE \fout_14_1_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_14_1_phi_fu_273_p4[7]),
        .Q(fout_14_1_reg_269[7]),
        .R(1'b0));
  FDRE \fout_15_1_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[0]),
        .Q(fout_15_1_reg_258[0]),
        .R(1'b0));
  FDRE \fout_15_1_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[1]),
        .Q(fout_15_1_reg_258[1]),
        .R(1'b0));
  FDRE \fout_15_1_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[2]),
        .Q(fout_15_1_reg_258[2]),
        .R(1'b0));
  FDRE \fout_15_1_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[3]),
        .Q(fout_15_1_reg_258[3]),
        .R(1'b0));
  FDRE \fout_15_1_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[4]),
        .Q(fout_15_1_reg_258[4]),
        .R(1'b0));
  FDRE \fout_15_1_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[5]),
        .Q(fout_15_1_reg_258[5]),
        .R(1'b0));
  FDRE \fout_15_1_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[6]),
        .Q(fout_15_1_reg_258[6]),
        .R(1'b0));
  FDRE \fout_15_1_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_15_1_phi_fu_262_p4[7]),
        .Q(fout_15_1_reg_258[7]),
        .R(1'b0));
  FDRE \fout_1_1_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[0]),
        .Q(fout_1_1_reg_412[0]),
        .R(1'b0));
  FDRE \fout_1_1_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[1]),
        .Q(fout_1_1_reg_412[1]),
        .R(1'b0));
  FDRE \fout_1_1_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[2]),
        .Q(fout_1_1_reg_412[2]),
        .R(1'b0));
  FDRE \fout_1_1_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[3]),
        .Q(fout_1_1_reg_412[3]),
        .R(1'b0));
  FDRE \fout_1_1_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[4]),
        .Q(fout_1_1_reg_412[4]),
        .R(1'b0));
  FDRE \fout_1_1_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[5]),
        .Q(fout_1_1_reg_412[5]),
        .R(1'b0));
  FDRE \fout_1_1_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[6]),
        .Q(fout_1_1_reg_412[6]),
        .R(1'b0));
  FDRE \fout_1_1_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_1_1_phi_fu_416_p4[7]),
        .Q(fout_1_1_reg_412[7]),
        .R(1'b0));
  FDRE \fout_2_1_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[0]),
        .Q(fout_2_1_reg_401[0]),
        .R(1'b0));
  FDRE \fout_2_1_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[1]),
        .Q(fout_2_1_reg_401[1]),
        .R(1'b0));
  FDRE \fout_2_1_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[2]),
        .Q(fout_2_1_reg_401[2]),
        .R(1'b0));
  FDRE \fout_2_1_reg_401_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[3]),
        .Q(fout_2_1_reg_401[3]),
        .R(1'b0));
  FDRE \fout_2_1_reg_401_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[4]),
        .Q(fout_2_1_reg_401[4]),
        .R(1'b0));
  FDRE \fout_2_1_reg_401_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[5]),
        .Q(fout_2_1_reg_401[5]),
        .R(1'b0));
  FDRE \fout_2_1_reg_401_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[6]),
        .Q(fout_2_1_reg_401[6]),
        .R(1'b0));
  FDRE \fout_2_1_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_2_1_phi_fu_405_p4[7]),
        .Q(fout_2_1_reg_401[7]),
        .R(1'b0));
  FDRE \fout_3_1_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[0]),
        .Q(fout_3_1_reg_390[0]),
        .R(1'b0));
  FDRE \fout_3_1_reg_390_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[1]),
        .Q(fout_3_1_reg_390[1]),
        .R(1'b0));
  FDRE \fout_3_1_reg_390_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[2]),
        .Q(fout_3_1_reg_390[2]),
        .R(1'b0));
  FDRE \fout_3_1_reg_390_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[3]),
        .Q(fout_3_1_reg_390[3]),
        .R(1'b0));
  FDRE \fout_3_1_reg_390_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[4]),
        .Q(fout_3_1_reg_390[4]),
        .R(1'b0));
  FDRE \fout_3_1_reg_390_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[5]),
        .Q(fout_3_1_reg_390[5]),
        .R(1'b0));
  FDRE \fout_3_1_reg_390_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[6]),
        .Q(fout_3_1_reg_390[6]),
        .R(1'b0));
  FDRE \fout_3_1_reg_390_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_3_1_phi_fu_394_p4[7]),
        .Q(fout_3_1_reg_390[7]),
        .R(1'b0));
  FDRE \fout_4_1_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[0]),
        .Q(fout_4_1_reg_379[0]),
        .R(1'b0));
  FDRE \fout_4_1_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[1]),
        .Q(fout_4_1_reg_379[1]),
        .R(1'b0));
  FDRE \fout_4_1_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[2]),
        .Q(fout_4_1_reg_379[2]),
        .R(1'b0));
  FDRE \fout_4_1_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[3]),
        .Q(fout_4_1_reg_379[3]),
        .R(1'b0));
  FDRE \fout_4_1_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[4]),
        .Q(fout_4_1_reg_379[4]),
        .R(1'b0));
  FDRE \fout_4_1_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[5]),
        .Q(fout_4_1_reg_379[5]),
        .R(1'b0));
  FDRE \fout_4_1_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[6]),
        .Q(fout_4_1_reg_379[6]),
        .R(1'b0));
  FDRE \fout_4_1_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_4_1_phi_fu_383_p4[7]),
        .Q(fout_4_1_reg_379[7]),
        .R(1'b0));
  FDRE \fout_5_1_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[0]),
        .Q(fout_5_1_reg_368[0]),
        .R(1'b0));
  FDRE \fout_5_1_reg_368_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[1]),
        .Q(fout_5_1_reg_368[1]),
        .R(1'b0));
  FDRE \fout_5_1_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[2]),
        .Q(fout_5_1_reg_368[2]),
        .R(1'b0));
  FDRE \fout_5_1_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[3]),
        .Q(fout_5_1_reg_368[3]),
        .R(1'b0));
  FDRE \fout_5_1_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[4]),
        .Q(fout_5_1_reg_368[4]),
        .R(1'b0));
  FDRE \fout_5_1_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[5]),
        .Q(fout_5_1_reg_368[5]),
        .R(1'b0));
  FDRE \fout_5_1_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[6]),
        .Q(fout_5_1_reg_368[6]),
        .R(1'b0));
  FDRE \fout_5_1_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_5_1_phi_fu_372_p4[7]),
        .Q(fout_5_1_reg_368[7]),
        .R(1'b0));
  FDRE \fout_6_1_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[0]),
        .Q(fout_6_1_reg_357[0]),
        .R(1'b0));
  FDRE \fout_6_1_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[1]),
        .Q(fout_6_1_reg_357[1]),
        .R(1'b0));
  FDRE \fout_6_1_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[2]),
        .Q(fout_6_1_reg_357[2]),
        .R(1'b0));
  FDRE \fout_6_1_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[3]),
        .Q(fout_6_1_reg_357[3]),
        .R(1'b0));
  FDRE \fout_6_1_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[4]),
        .Q(fout_6_1_reg_357[4]),
        .R(1'b0));
  FDRE \fout_6_1_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[5]),
        .Q(fout_6_1_reg_357[5]),
        .R(1'b0));
  FDRE \fout_6_1_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[6]),
        .Q(fout_6_1_reg_357[6]),
        .R(1'b0));
  FDRE \fout_6_1_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_6_1_phi_fu_361_p4[7]),
        .Q(fout_6_1_reg_357[7]),
        .R(1'b0));
  FDRE \fout_7_1_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[0]),
        .Q(fout_7_1_reg_346[0]),
        .R(1'b0));
  FDRE \fout_7_1_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[1]),
        .Q(fout_7_1_reg_346[1]),
        .R(1'b0));
  FDRE \fout_7_1_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[2]),
        .Q(fout_7_1_reg_346[2]),
        .R(1'b0));
  FDRE \fout_7_1_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[3]),
        .Q(fout_7_1_reg_346[3]),
        .R(1'b0));
  FDRE \fout_7_1_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[4]),
        .Q(fout_7_1_reg_346[4]),
        .R(1'b0));
  FDRE \fout_7_1_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[5]),
        .Q(fout_7_1_reg_346[5]),
        .R(1'b0));
  FDRE \fout_7_1_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[6]),
        .Q(fout_7_1_reg_346[6]),
        .R(1'b0));
  FDRE \fout_7_1_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_7_1_phi_fu_350_p4[7]),
        .Q(fout_7_1_reg_346[7]),
        .R(1'b0));
  FDRE \fout_8_1_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[0]),
        .Q(fout_8_1_reg_335[0]),
        .R(1'b0));
  FDRE \fout_8_1_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[1]),
        .Q(fout_8_1_reg_335[1]),
        .R(1'b0));
  FDRE \fout_8_1_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[2]),
        .Q(fout_8_1_reg_335[2]),
        .R(1'b0));
  FDRE \fout_8_1_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[3]),
        .Q(fout_8_1_reg_335[3]),
        .R(1'b0));
  FDRE \fout_8_1_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[4]),
        .Q(fout_8_1_reg_335[4]),
        .R(1'b0));
  FDRE \fout_8_1_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[5]),
        .Q(fout_8_1_reg_335[5]),
        .R(1'b0));
  FDRE \fout_8_1_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[6]),
        .Q(fout_8_1_reg_335[6]),
        .R(1'b0));
  FDRE \fout_8_1_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_8_1_phi_fu_339_p4[7]),
        .Q(fout_8_1_reg_335[7]),
        .R(1'b0));
  FDRE \fout_9_1_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[0]),
        .Q(fout_9_1_reg_324[0]),
        .R(1'b0));
  FDRE \fout_9_1_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[1]),
        .Q(fout_9_1_reg_324[1]),
        .R(1'b0));
  FDRE \fout_9_1_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[2]),
        .Q(fout_9_1_reg_324[2]),
        .R(1'b0));
  FDRE \fout_9_1_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[3]),
        .Q(fout_9_1_reg_324[3]),
        .R(1'b0));
  FDRE \fout_9_1_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[4]),
        .Q(fout_9_1_reg_324[4]),
        .R(1'b0));
  FDRE \fout_9_1_reg_324_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[5]),
        .Q(fout_9_1_reg_324[5]),
        .R(1'b0));
  FDRE \fout_9_1_reg_324_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[6]),
        .Q(fout_9_1_reg_324[6]),
        .R(1'b0));
  FDRE \fout_9_1_reg_324_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_fout_9_1_phi_fu_328_p4[7]),
        .Q(fout_9_1_reg_324[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_13 grp_ClefiaF0Xor_fu_434
       (.ADDRBWRADDR({grp_ClefiaF1Xor_fu_453_n_144,grp_ClefiaF1Xor_fu_453_n_145,grp_ClefiaF1Xor_fu_453_n_146,grp_ClefiaF1Xor_fu_453_n_147,grp_ClefiaF1Xor_fu_453_n_148,grp_ClefiaF1Xor_fu_453_n_149,grp_ClefiaF1Xor_fu_453_n_150,grp_ClefiaF1Xor_fu_453_n_151}),
        .D({grp_ClefiaF0Xor_fu_434_rk_offset,idx_fu_84_reg}),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q(Q),
        .S({grp_ClefiaF0Xor_fu_434_n_21,grp_ClefiaF0Xor_fu_434_n_22,grp_ClefiaF0Xor_fu_434_n_23,grp_ClefiaF0Xor_fu_434_n_24}),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_pp0_stage1),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaF0Xor_fu_434_n_25),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_1 ),
        .\ap_CS_fsm_reg[25]_1 (\ap_CS_fsm_reg[25]_3 ),
        .\ap_CS_fsm_reg[4] (grp_ClefiaF0Xor_fu_434_n_20),
        .ap_clk(ap_clk),
        .\ap_port_reg_src_0_read_reg[7]_0 (fin_0_0_fu_92),
        .\ap_port_reg_src_1_read_reg[7]_0 (fin_1_0_fu_96),
        .\ap_port_reg_src_2_read_reg[7]_0 (fin_2_0_fu_100),
        .\ap_port_reg_src_3_read_reg[7]_0 (fin_3_0_fu_104),
        .\ap_port_reg_src_4_read_reg[7]_0 (fin_4_0_fu_108),
        .\ap_port_reg_src_5_read_reg[7]_0 (fin_5_0_fu_112),
        .\ap_port_reg_src_6_read_reg[7]_0 (fin_6_0_fu_116),
        .\ap_port_reg_src_7_read_reg[7]_0 (fin_7_0_fu_120),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ClefiaF0Xor_fu_434_ap_start_reg(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .idx_fu_84_reg__0(idx_fu_84_reg__0),
        .q0_reg(\clefia_s1_U/q0_reg ),
        .q0_reg_0(grp_ClefiaF0Xor_fu_434_ap_return_4),
        .q0_reg_1({grp_ClefiaF1Xor_fu_453_n_136,grp_ClefiaF1Xor_fu_453_n_137,grp_ClefiaF1Xor_fu_453_n_138,grp_ClefiaF1Xor_fu_453_n_139,grp_ClefiaF1Xor_fu_453_n_140,grp_ClefiaF1Xor_fu_453_n_141,grp_ClefiaF1Xor_fu_453_n_142,grp_ClefiaF1Xor_fu_453_n_143}),
        .r_1_reg_297(r_1_reg_297[2:1]),
        .ram_reg(mem_reg_0_3_24_24_i_2__0_0[3:0]),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_i_168__5({ap_CS_fsm_state5,\ap_CS_fsm_reg_n_0_[3] ,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ram_reg_i_279(ram_reg_i_305_n_0),
        .ram_reg_i_284_0(grp_ClefiaF1Xor_fu_453_n_102),
        .ram_reg_i_648_0(grp_ClefiaF1Xor_fu_453_n_101),
        .ram_reg_i_91_0(grp_ClefiaF1Xor_fu_453_n_103),
        .\reg_187_reg[7]_0 (DOBDO),
        .\rk_offset_read_reg_749_reg[4]_0 (grp_ClefiaF0Xor_fu_434_n_26),
        .\rk_offset_read_reg_749_reg[7]_0 (grp_ClefiaF0Xor_fu_434_n_27),
        .\rk_offset_read_reg_749_reg[7]_1 (shl_ln_reg_1065),
        .shl_ln_reg_808(shl_ln_reg_808[1:0]),
        .\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 (src_0_read_2_reg_803_pp0_iter1_reg),
        .\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 (src_1_read_2_reg_797_pp0_iter1_reg),
        .\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 (src_2_read_2_reg_791_pp0_iter1_reg),
        .\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 (src_3_read_2_reg_785_pp0_iter1_reg),
        .\src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 (grp_ClefiaF0Xor_fu_434_ap_return_5),
        .\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 (grp_ClefiaF0Xor_fu_434_ap_return_6),
        .\src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 (grp_ClefiaF0Xor_fu_434_ap_return_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_fu_434_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_fu_434_n_25),
        .Q(grp_ClefiaF0Xor_fu_434_ap_start_reg),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grp_ClefiaF0Xor_fu_434_rk_offset_carry
       (.CI(1'b0),
        .CO({NLW_grp_ClefiaF0Xor_fu_434_rk_offset_carry_CO_UNCONNECTED[3],grp_ClefiaF0Xor_fu_434_rk_offset_carry_n_1,grp_ClefiaF0Xor_fu_434_rk_offset_carry_n_2,grp_ClefiaF0Xor_fu_434_rk_offset_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,idx_fu_84_reg__0[6:4]}),
        .O(grp_ClefiaF0Xor_fu_434_rk_offset),
        .S({grp_ClefiaF0Xor_fu_434_n_21,grp_ClefiaF0Xor_fu_434_n_22,grp_ClefiaF0Xor_fu_434_n_23,grp_ClefiaF0Xor_fu_434_n_24}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_14 grp_ClefiaF1Xor_fu_453
       (.ADDRBWRADDR({grp_ClefiaF1Xor_fu_453_n_144,grp_ClefiaF1Xor_fu_453_n_145,grp_ClefiaF1Xor_fu_453_n_146,grp_ClefiaF1Xor_fu_453_n_147,grp_ClefiaF1Xor_fu_453_n_148,grp_ClefiaF1Xor_fu_453_n_149,grp_ClefiaF1Xor_fu_453_n_150,grp_ClefiaF1Xor_fu_453_n_151}),
        .D({grp_ClefiaF1Xor_fu_453_n_5,grp_ClefiaF1Xor_fu_453_n_6,grp_ClefiaF1Xor_fu_453_n_7,grp_ClefiaF1Xor_fu_453_n_8,grp_ClefiaF1Xor_fu_453_n_9,grp_ClefiaF1Xor_fu_453_n_10,grp_ClefiaF1Xor_fu_453_n_11,grp_ClefiaF1Xor_fu_453_n_12}),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q(Q),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_2 ),
        .\ap_CS_fsm_reg[25]_1 (\ap_CS_fsm_reg[25]_5 ),
        .\ap_CS_fsm_reg[7] (grp_ClefiaF1Xor_fu_453_n_184),
        .ap_NS_fsm11_out(ap_NS_fsm11_out),
        .ap_clk(ap_clk),
        .\ap_port_reg_src_10_read_reg[7]_0 (fin_10_0_fu_132),
        .\ap_port_reg_src_11_read_reg[7]_0 (fin_11_0_fu_136),
        .\ap_port_reg_src_12_read_reg[7]_0 (fin_12_0_fu_140),
        .\ap_port_reg_src_13_read_reg[7]_0 (fin_13_0_fu_144),
        .\ap_port_reg_src_14_read_reg[7]_0 (fin_14_0_fu_148),
        .\ap_port_reg_src_15_read_reg[7]_0 (fin_15_0_fu_152),
        .\ap_port_reg_src_8_read_reg[7]_0 (fin_8_0_fu_124),
        .\ap_port_reg_src_9_read_reg[7]_0 ({\fin_9_0_fu_128_reg_n_0_[7] ,\fin_9_0_fu_128_reg_n_0_[6] ,\fin_9_0_fu_128_reg_n_0_[5] ,\fin_9_0_fu_128_reg_n_0_[4] ,\fin_9_0_fu_128_reg_n_0_[3] ,\fin_9_0_fu_128_reg_n_0_[2] ,\fin_9_0_fu_128_reg_n_0_[1] ,\fin_9_0_fu_128_reg_n_0_[0] }),
        .ap_return_10_preg(ap_return_10_preg),
        .\ap_return_10_preg_reg[7] (\ap_return_10_preg_reg[7]_0 ),
        .ap_return_11_preg(ap_return_11_preg),
        .\ap_return_11_preg_reg[7] (D),
        .ap_return_12_preg(ap_return_12_preg),
        .\ap_return_12_preg_reg[3] (\ap_return_0_preg[7]_i_2__0_n_0 ),
        .\ap_return_12_preg_reg[7] (fout_12_1_reg_291),
        .ap_return_13_preg(ap_return_13_preg),
        .\ap_return_13_preg_reg[7] (fout_13_1_reg_280),
        .ap_return_14_preg(ap_return_14_preg),
        .\ap_return_14_preg_reg[7] (fout_14_1_reg_269),
        .ap_return_15_preg(ap_return_15_preg),
        .\ap_return_15_preg_reg[7] (fout_15_1_reg_258),
        .ap_return_8_preg(ap_return_8_preg),
        .\ap_return_8_preg_reg[7] (\ap_return_8_preg_reg[7]_0 ),
        .ap_return_9_preg(ap_return_9_preg),
        .\ap_return_9_preg_reg[7] (\ap_return_9_preg_reg[7]_0 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .\ct_1_reg_450_reg[7] ({grp_ClefiaF1Xor_fu_453_n_13,grp_ClefiaF1Xor_fu_453_n_14,grp_ClefiaF1Xor_fu_453_n_15,grp_ClefiaF1Xor_fu_453_n_16,grp_ClefiaF1Xor_fu_453_n_17,grp_ClefiaF1Xor_fu_453_n_18,grp_ClefiaF1Xor_fu_453_n_19,grp_ClefiaF1Xor_fu_453_n_20}),
        .\ct_2_reg_460_reg[7] ({grp_ClefiaF1Xor_fu_453_n_21,grp_ClefiaF1Xor_fu_453_n_22,grp_ClefiaF1Xor_fu_453_n_23,grp_ClefiaF1Xor_fu_453_n_24,grp_ClefiaF1Xor_fu_453_n_25,grp_ClefiaF1Xor_fu_453_n_26,grp_ClefiaF1Xor_fu_453_n_27,grp_ClefiaF1Xor_fu_453_n_28}),
        .\ct_3_reg_470_reg[7] ({grp_ClefiaF1Xor_fu_453_n_29,grp_ClefiaF1Xor_fu_453_n_30,grp_ClefiaF1Xor_fu_453_n_31,grp_ClefiaF1Xor_fu_453_n_32,grp_ClefiaF1Xor_fu_453_n_33,grp_ClefiaF1Xor_fu_453_n_34,grp_ClefiaF1Xor_fu_453_n_35,grp_ClefiaF1Xor_fu_453_n_36}),
        .\fin_0_0_fu_92_reg[7] (\fin_0_0_fu_92_reg[7]_0 ),
        .\fin_12_0_fu_140_reg[7] (\fin_12_0_fu_140_reg[7]_0 ),
        .\fin_13_0_fu_144_reg[7] (\fin_13_0_fu_144_reg[7]_0 ),
        .\fin_14_0_fu_148_reg[7] (\fin_14_0_fu_148_reg[7]_0 ),
        .\fin_15_0_fu_152_reg[7] (\fin_15_0_fu_152_reg[7]_0 ),
        .\fin_1_0_fu_96_reg[7] (\fin_1_0_fu_96_reg[7]_0 ),
        .\fin_2_0_fu_100_reg[7] (\fin_2_0_fu_100_reg[7]_0 ),
        .\fin_3_0_fu_104_reg[7] (\fin_3_0_fu_104_reg[7]_0 ),
        .\fout_12_1_reg_291_reg[7] (ap_phi_mux_fout_12_1_phi_fu_295_p4),
        .\fout_12_1_reg_291_reg[7]_0 (\fout_12_1_reg_291_reg[7]_0 ),
        .\fout_13_1_reg_280_reg[7] (ap_phi_mux_fout_13_1_phi_fu_284_p4),
        .\fout_13_1_reg_280_reg[7]_0 (\fout_13_1_reg_280_reg[7]_0 ),
        .\fout_14_1_reg_269_reg[7] (ap_phi_mux_fout_14_1_phi_fu_273_p4),
        .\fout_14_1_reg_269_reg[7]_0 (\fout_14_1_reg_269_reg[7]_0 ),
        .\fout_15_1_reg_258_reg[7] (ap_phi_mux_fout_15_1_phi_fu_262_p4),
        .\fout_15_1_reg_258_reg[7]_0 (\fout_15_1_reg_258_reg[7]_0 ),
        .grp_ClefiaDecrypt_1_fu_370_rk_ce1(grp_ClefiaDecrypt_1_fu_370_rk_ce1),
        .grp_ClefiaF1Xor_fu_453_ap_start_reg(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .ram_reg({mem_reg_0_3_24_24_i_2__0_0[9:5],mem_reg_0_3_24_24_i_2__0_0[3:0]}),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_4),
        .ram_reg_i_230_0(grp_ClefiaF0Xor_fu_434_n_26),
        .ram_reg_i_266_0({\ap_CS_fsm_reg_n_0_[10] ,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .ram_reg_i_266_1(ap_CS_fsm_pp0_stage1),
        .ram_reg_i_38__2_0(grp_ClefiaF0Xor_fu_434_n_20),
        .ram_reg_i_58(ram_reg_0),
        .ram_reg_i_58_0(ram_reg_i_58),
        .ram_reg_i_75_0(ram_reg_i_305_n_0),
        .ram_reg_i_75_1(ram_reg_i_748_n_0),
        .ram_reg_i_75_2(grp_ClefiaF0Xor_fu_434_n_27),
        .\reg_183_reg[7]_0 ({grp_ClefiaF1Xor_fu_453_n_136,grp_ClefiaF1Xor_fu_453_n_137,grp_ClefiaF1Xor_fu_453_n_138,grp_ClefiaF1Xor_fu_453_n_139,grp_ClefiaF1Xor_fu_453_n_140,grp_ClefiaF1Xor_fu_453_n_141,grp_ClefiaF1Xor_fu_453_n_142,grp_ClefiaF1Xor_fu_453_n_143}),
        .\reg_187_reg[7]_0 (DOBDO),
        .\rin_12_reg_948_reg[7] ({grp_ClefiaF1Xor_fu_453_n_37,grp_ClefiaF1Xor_fu_453_n_38,grp_ClefiaF1Xor_fu_453_n_39,grp_ClefiaF1Xor_fu_453_n_40,grp_ClefiaF1Xor_fu_453_n_41,grp_ClefiaF1Xor_fu_453_n_42,grp_ClefiaF1Xor_fu_453_n_43,grp_ClefiaF1Xor_fu_453_n_44}),
        .\rin_13_reg_953_reg[7] ({grp_ClefiaF1Xor_fu_453_n_45,grp_ClefiaF1Xor_fu_453_n_46,grp_ClefiaF1Xor_fu_453_n_47,grp_ClefiaF1Xor_fu_453_n_48,grp_ClefiaF1Xor_fu_453_n_49,grp_ClefiaF1Xor_fu_453_n_50,grp_ClefiaF1Xor_fu_453_n_51,grp_ClefiaF1Xor_fu_453_n_52}),
        .\rin_14_reg_958_reg[7] ({grp_ClefiaF1Xor_fu_453_n_53,grp_ClefiaF1Xor_fu_453_n_54,grp_ClefiaF1Xor_fu_453_n_55,grp_ClefiaF1Xor_fu_453_n_56,grp_ClefiaF1Xor_fu_453_n_57,grp_ClefiaF1Xor_fu_453_n_58,grp_ClefiaF1Xor_fu_453_n_59,grp_ClefiaF1Xor_fu_453_n_60}),
        .\rin_15_reg_963_reg[7] ({grp_ClefiaF1Xor_fu_453_n_61,grp_ClefiaF1Xor_fu_453_n_62,grp_ClefiaF1Xor_fu_453_n_63,grp_ClefiaF1Xor_fu_453_n_64,grp_ClefiaF1Xor_fu_453_n_65,grp_ClefiaF1Xor_fu_453_n_66,grp_ClefiaF1Xor_fu_453_n_67,grp_ClefiaF1Xor_fu_453_n_68}),
        .\rk_offset_read_reg_901_reg[3]_0 (grp_ClefiaF1Xor_fu_453_n_103),
        .\rk_offset_read_reg_901_reg[5]_0 (grp_ClefiaF1Xor_fu_453_n_101),
        .\rk_offset_read_reg_901_reg[6]_0 (grp_ClefiaF1Xor_fu_453_n_102),
        .\rk_offset_read_reg_901_reg[7]_0 (or_ln232_fu_700_p2),
        .\rout_10_reg_1005_reg[7] (fout_10_1_reg_313),
        .\rout_11_reg_1010_reg[0] (\ap_CS_fsm[0]_i_2__0_n_0 ),
        .\rout_11_reg_1010_reg[0]_0 (\ap_return_0_preg[2]_i_2_n_0 ),
        .\rout_11_reg_1010_reg[7] (fout_11_1_reg_302),
        .\rout_8_reg_995_reg[7] (fout_8_1_reg_335),
        .\rout_9_reg_1000_reg[7] (fout_9_1_reg_324),
        .shl_ln_reg_808(shl_ln_reg_808[2]),
        .\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 (ap_phi_mux_fout_10_1_phi_fu_317_p4),
        .\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 (ap_phi_mux_fout_11_1_phi_fu_306_p4),
        .\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 (ap_phi_mux_fout_8_1_phi_fu_339_p4),
        .\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 (ap_phi_mux_fout_9_1_phi_fu_328_p4),
        .\z_reg_981_reg[7]_0 (\clefia_s1_U/q0_reg ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_fu_453_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_fu_453_n_184),
        .Q(grp_ClefiaF1Xor_fu_453_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    grp_ClefiaGfn4Inv_fu_514_ap_start_reg_i_1
       (.I0(mem_reg_0_3_24_24_i_2__0_0[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(grp_ClefiaGfn4Inv_fu_514_ap_start_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln230_1_fu_875_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln230_1_fu_875_p2_carry_n_0,icmp_ln230_1_fu_875_p2_carry_n_1,icmp_ln230_1_fu_875_p2_carry_n_2,icmp_ln230_1_fu_875_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln230_1_fu_875_p2_carry_i_1_n_0,icmp_ln230_1_fu_875_p2_carry_i_2_n_0,icmp_ln230_1_fu_875_p2_carry_i_3_n_0,icmp_ln230_1_fu_875_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln230_1_fu_875_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln230_1_fu_875_p2_carry_i_5_n_0,icmp_ln230_1_fu_875_p2_carry_i_6_n_0,icmp_ln230_1_fu_875_p2_carry_i_7_n_0,icmp_ln230_1_fu_875_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln230_1_fu_875_p2_carry__0
       (.CI(icmp_ln230_1_fu_875_p2_carry_n_0),
        .CO({icmp_ln230_1_fu_875_p2_carry__0_n_0,icmp_ln230_1_fu_875_p2_carry__0_n_1,icmp_ln230_1_fu_875_p2_carry__0_n_2,icmp_ln230_1_fu_875_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln230_1_fu_875_p2_carry__0_i_1_n_0,icmp_ln230_1_fu_875_p2_carry__0_i_2_n_0,icmp_ln230_1_fu_875_p2_carry__0_i_3_n_0,icmp_ln230_1_fu_875_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln230_1_fu_875_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln230_1_fu_875_p2_carry__0_i_5_n_0,icmp_ln230_1_fu_875_p2_carry__0_i_6_n_0,icmp_ln230_1_fu_875_p2_carry__0_i_7_n_0,icmp_ln230_1_fu_875_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__0_i_1
       (.I0(add_ln224_1_reg_1309[15]),
        .I1(add_ln224_1_reg_1309[14]),
        .O(icmp_ln230_1_fu_875_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__0_i_2
       (.I0(add_ln224_1_reg_1309[12]),
        .I1(add_ln224_1_reg_1309[13]),
        .O(icmp_ln230_1_fu_875_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__0_i_3
       (.I0(add_ln224_1_reg_1309[10]),
        .I1(add_ln224_1_reg_1309[11]),
        .O(icmp_ln230_1_fu_875_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__0_i_4
       (.I0(add_ln224_1_reg_1309[9]),
        .I1(add_ln224_1_reg_1309[8]),
        .O(icmp_ln230_1_fu_875_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__0_i_5
       (.I0(add_ln224_1_reg_1309[14]),
        .I1(add_ln224_1_reg_1309[15]),
        .O(icmp_ln230_1_fu_875_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__0_i_6
       (.I0(add_ln224_1_reg_1309[13]),
        .I1(add_ln224_1_reg_1309[12]),
        .O(icmp_ln230_1_fu_875_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__0_i_7
       (.I0(add_ln224_1_reg_1309[11]),
        .I1(add_ln224_1_reg_1309[10]),
        .O(icmp_ln230_1_fu_875_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__0_i_8
       (.I0(add_ln224_1_reg_1309[8]),
        .I1(add_ln224_1_reg_1309[9]),
        .O(icmp_ln230_1_fu_875_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln230_1_fu_875_p2_carry__1
       (.CI(icmp_ln230_1_fu_875_p2_carry__0_n_0),
        .CO({icmp_ln230_1_fu_875_p2_carry__1_n_0,icmp_ln230_1_fu_875_p2_carry__1_n_1,icmp_ln230_1_fu_875_p2_carry__1_n_2,icmp_ln230_1_fu_875_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln230_1_fu_875_p2_carry__1_i_1_n_0,icmp_ln230_1_fu_875_p2_carry__1_i_2_n_0,icmp_ln230_1_fu_875_p2_carry__1_i_3_n_0,icmp_ln230_1_fu_875_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln230_1_fu_875_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln230_1_fu_875_p2_carry__1_i_5_n_0,icmp_ln230_1_fu_875_p2_carry__1_i_6_n_0,icmp_ln230_1_fu_875_p2_carry__1_i_7_n_0,icmp_ln230_1_fu_875_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__1_i_1
       (.I0(add_ln224_1_reg_1309[23]),
        .I1(add_ln224_1_reg_1309[22]),
        .O(icmp_ln230_1_fu_875_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__1_i_2
       (.I0(add_ln224_1_reg_1309[20]),
        .I1(add_ln224_1_reg_1309[21]),
        .O(icmp_ln230_1_fu_875_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__1_i_3
       (.I0(add_ln224_1_reg_1309[18]),
        .I1(add_ln224_1_reg_1309[19]),
        .O(icmp_ln230_1_fu_875_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__1_i_4
       (.I0(add_ln224_1_reg_1309[16]),
        .I1(add_ln224_1_reg_1309[17]),
        .O(icmp_ln230_1_fu_875_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__1_i_5
       (.I0(add_ln224_1_reg_1309[22]),
        .I1(add_ln224_1_reg_1309[23]),
        .O(icmp_ln230_1_fu_875_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__1_i_6
       (.I0(add_ln224_1_reg_1309[21]),
        .I1(add_ln224_1_reg_1309[20]),
        .O(icmp_ln230_1_fu_875_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__1_i_7
       (.I0(add_ln224_1_reg_1309[19]),
        .I1(add_ln224_1_reg_1309[18]),
        .O(icmp_ln230_1_fu_875_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__1_i_8
       (.I0(add_ln224_1_reg_1309[17]),
        .I1(add_ln224_1_reg_1309[16]),
        .O(icmp_ln230_1_fu_875_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln230_1_fu_875_p2_carry__2
       (.CI(icmp_ln230_1_fu_875_p2_carry__1_n_0),
        .CO({icmp_ln230_1_fu_875_p2,icmp_ln230_1_fu_875_p2_carry__2_n_1,icmp_ln230_1_fu_875_p2_carry__2_n_2,icmp_ln230_1_fu_875_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln230_1_fu_875_p2_carry__2_i_1_n_0,icmp_ln230_1_fu_875_p2_carry__2_i_2_n_0,icmp_ln230_1_fu_875_p2_carry__2_i_3_n_0,icmp_ln230_1_fu_875_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln230_1_fu_875_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln230_1_fu_875_p2_carry__2_i_5_n_0,icmp_ln230_1_fu_875_p2_carry__2_i_6_n_0,icmp_ln230_1_fu_875_p2_carry__2_i_7_n_0,icmp_ln230_1_fu_875_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln230_1_fu_875_p2_carry__2_i_1
       (.I0(add_ln224_1_reg_1309[30]),
        .I1(add_ln224_1_reg_1309[31]),
        .O(icmp_ln230_1_fu_875_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__2_i_2
       (.I0(add_ln224_1_reg_1309[28]),
        .I1(add_ln224_1_reg_1309[29]),
        .O(icmp_ln230_1_fu_875_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__2_i_3
       (.I0(add_ln224_1_reg_1309[27]),
        .I1(add_ln224_1_reg_1309[26]),
        .O(icmp_ln230_1_fu_875_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry__2_i_4
       (.I0(add_ln224_1_reg_1309[24]),
        .I1(add_ln224_1_reg_1309[25]),
        .O(icmp_ln230_1_fu_875_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__2_i_5
       (.I0(add_ln224_1_reg_1309[31]),
        .I1(add_ln224_1_reg_1309[30]),
        .O(icmp_ln230_1_fu_875_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__2_i_6
       (.I0(add_ln224_1_reg_1309[29]),
        .I1(add_ln224_1_reg_1309[28]),
        .O(icmp_ln230_1_fu_875_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__2_i_7
       (.I0(add_ln224_1_reg_1309[26]),
        .I1(add_ln224_1_reg_1309[27]),
        .O(icmp_ln230_1_fu_875_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry__2_i_8
       (.I0(add_ln224_1_reg_1309[25]),
        .I1(add_ln224_1_reg_1309[24]),
        .O(icmp_ln230_1_fu_875_p2_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry_i_1
       (.I0(add_ln224_1_reg_1309[6]),
        .I1(add_ln224_1_reg_1309[7]),
        .O(icmp_ln230_1_fu_875_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry_i_2
       (.I0(add_ln224_1_reg_1309[4]),
        .I1(add_ln224_1_reg_1309[5]),
        .O(icmp_ln230_1_fu_875_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry_i_3
       (.I0(add_ln224_1_reg_1309[3]),
        .I1(add_ln224_1_reg_1309[2]),
        .O(icmp_ln230_1_fu_875_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_1_fu_875_p2_carry_i_4
       (.I0(add_ln224_1_reg_1309[0]),
        .I1(add_ln224_1_reg_1309[1]),
        .O(icmp_ln230_1_fu_875_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry_i_5
       (.I0(add_ln224_1_reg_1309[7]),
        .I1(add_ln224_1_reg_1309[6]),
        .O(icmp_ln230_1_fu_875_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry_i_6
       (.I0(add_ln224_1_reg_1309[5]),
        .I1(add_ln224_1_reg_1309[4]),
        .O(icmp_ln230_1_fu_875_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry_i_7
       (.I0(add_ln224_1_reg_1309[2]),
        .I1(add_ln224_1_reg_1309[3]),
        .O(icmp_ln230_1_fu_875_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_1_fu_875_p2_carry_i_8
       (.I0(add_ln224_1_reg_1309[1]),
        .I1(add_ln224_1_reg_1309[0]),
        .O(icmp_ln230_1_fu_875_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln230_reg_1075[0]_i_1 
       (.I0(r_1_reg_297[0]),
        .I1(r_1_reg_297[1]),
        .I2(r_1_reg_297[2]),
        .O(icmp_ln230_fu_490_p2));
  FDRE \icmp_ln230_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln230_fu_490_p2),
        .Q(\icmp_ln230_reg_1075_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \idx_fu_84[3]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(\icmp_ln230_reg_1075_reg_n_0_[0] ),
        .I2(icmp_ln230_1_fu_875_p2),
        .O(dec51_in_fu_880));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_84[3]_i_3 
       (.I0(idx_fu_84_reg__0[6]),
        .O(\idx_fu_84[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_84[3]_i_4 
       (.I0(idx_fu_84_reg__0[5]),
        .O(\idx_fu_84[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_84[3]_i_5 
       (.I0(idx_fu_84_reg__0[4]),
        .O(\idx_fu_84[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_84[3]_i_6 
       (.I0(idx_fu_84_reg),
        .O(\idx_fu_84[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_84[7]_i_2 
       (.I0(idx_fu_84_reg__0[7]),
        .O(\idx_fu_84[7]_i_2_n_0 ));
  FDRE \idx_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(dec51_in_fu_880),
        .D(\idx_fu_84_reg[3]_i_2_n_7 ),
        .Q(idx_fu_84_reg),
        .R(ap_NS_fsm11_out));
  CARRY4 \idx_fu_84_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\idx_fu_84_reg[3]_i_2_n_0 ,\idx_fu_84_reg[3]_i_2_n_1 ,\idx_fu_84_reg[3]_i_2_n_2 ,\idx_fu_84_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\idx_fu_84_reg[3]_i_2_n_4 ,\idx_fu_84_reg[3]_i_2_n_5 ,\idx_fu_84_reg[3]_i_2_n_6 ,\idx_fu_84_reg[3]_i_2_n_7 }),
        .S({\idx_fu_84[3]_i_3_n_0 ,\idx_fu_84[3]_i_4_n_0 ,\idx_fu_84[3]_i_5_n_0 ,\idx_fu_84[3]_i_6_n_0 }));
  FDRE \idx_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(dec51_in_fu_880),
        .D(\idx_fu_84_reg[3]_i_2_n_6 ),
        .Q(idx_fu_84_reg__0[4]),
        .R(ap_NS_fsm11_out));
  FDRE \idx_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(dec51_in_fu_880),
        .D(\idx_fu_84_reg[3]_i_2_n_5 ),
        .Q(idx_fu_84_reg__0[5]),
        .R(ap_NS_fsm11_out));
  FDRE \idx_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(dec51_in_fu_880),
        .D(\idx_fu_84_reg[3]_i_2_n_4 ),
        .Q(idx_fu_84_reg__0[6]),
        .R(ap_NS_fsm11_out));
  FDRE \idx_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(dec51_in_fu_880),
        .D(\idx_fu_84_reg[7]_i_1_n_7 ),
        .Q(idx_fu_84_reg__0[7]),
        .R(ap_NS_fsm11_out));
  CARRY4 \idx_fu_84_reg[7]_i_1 
       (.CI(\idx_fu_84_reg[3]_i_2_n_0 ),
        .CO(\NLW_idx_fu_84_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_idx_fu_84_reg[7]_i_1_O_UNCONNECTED [3:1],\idx_fu_84_reg[7]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\idx_fu_84[7]_i_2_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    mem_reg_0_3_0_0_i_1
       (.I0(\q1_reg[16] ),
        .I1(\q1_reg[16]_0 ),
        .I2(\q1_reg[16]_1 ),
        .I3(mem_reg_0_3_0_0_i_8_n_0),
        .I4(\q1_reg[16]_2 ),
        .I5(\q1_reg[16]_3 ),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    mem_reg_0_3_0_0_i_11
       (.I0(\ap_CS_fsm_reg[6]_0 [1]),
        .I1(ram_reg),
        .I2(mem_reg_0_3_24_24_i_2__0_0[11]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[10]),
        .I4(mem_reg_0_3_24_24_i_2__0_1),
        .I5(mem_reg_0_3_24_24_i_2__0_2),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    mem_reg_0_3_0_0_i_18
       (.I0(ap_return_0_preg[0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[0]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_0_1_reg_423[0]),
        .O(mem_reg_0_3_0_0_i_18_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_3_0_0_i_2__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .O(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC5C0C5)) 
    mem_reg_0_3_0_0_i_8
       (.I0(mem_reg_0_3_0_0_i_18_n_0),
        .I1(mem_reg_0_3_7_7_i_1_0[0]),
        .I2(mem_reg_0_3_24_24_i_2__0_0[7]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[6]),
        .I4(mem_reg_0_3_7_7_i_1_1[0]),
        .I5(mem_reg_0_3_7_7_i_1_2),
        .O(mem_reg_0_3_0_0_i_8_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_0_3_16_16_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .O(p_0_in0_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    mem_reg_0_3_1_1_i_1
       (.I0(\q1_reg[17] ),
        .I1(\q1_reg[16]_0 ),
        .I2(\q1_reg[17]_0 ),
        .I3(mem_reg_0_3_1_1_i_4_n_0),
        .I4(\q1_reg[16]_2 ),
        .I5(\q1_reg[17]_1 ),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC5C0C5)) 
    mem_reg_0_3_1_1_i_4
       (.I0(mem_reg_0_3_1_1_i_6_n_0),
        .I1(mem_reg_0_3_7_7_i_1_0[1]),
        .I2(mem_reg_0_3_24_24_i_2__0_0[7]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[6]),
        .I4(mem_reg_0_3_7_7_i_1_1[1]),
        .I5(mem_reg_0_3_7_7_i_1_2),
        .O(mem_reg_0_3_1_1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    mem_reg_0_3_1_1_i_6
       (.I0(ap_return_0_preg[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[1]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_0_1_reg_423[1]),
        .O(mem_reg_0_3_1_1_i_6_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_24_24_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I3(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[0]),
        .O(\ap_CS_fsm_reg[14] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_0_3_24_24_i_2__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .O(p_0_in0_out[3]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_25_25_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I3(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[1]),
        .O(\ap_CS_fsm_reg[14] [1]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_26_26_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I3(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[2]),
        .O(\ap_CS_fsm_reg[14] [2]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_27_27_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I3(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[3]),
        .O(\ap_CS_fsm_reg[14] [3]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_28_28_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I3(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[4]),
        .O(\ap_CS_fsm_reg[14] [4]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_29_29_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I3(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[5]),
        .O(\ap_CS_fsm_reg[14] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    mem_reg_0_3_2_2_i_1
       (.I0(\q1_reg[18] ),
        .I1(\q1_reg[16]_0 ),
        .I2(\q1_reg[18]_0 ),
        .I3(mem_reg_0_3_2_2_i_4_n_0),
        .I4(\q1_reg[16]_2 ),
        .I5(\q1_reg[18]_1 ),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC5C0C5)) 
    mem_reg_0_3_2_2_i_4
       (.I0(mem_reg_0_3_2_2_i_6_n_0),
        .I1(mem_reg_0_3_7_7_i_1_0[2]),
        .I2(mem_reg_0_3_24_24_i_2__0_0[7]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[6]),
        .I4(mem_reg_0_3_7_7_i_1_1[2]),
        .I5(mem_reg_0_3_7_7_i_1_2),
        .O(mem_reg_0_3_2_2_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    mem_reg_0_3_2_2_i_6
       (.I0(ap_return_0_preg[2]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[2]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_0_1_reg_423[2]),
        .O(mem_reg_0_3_2_2_i_6_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_30_30_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I3(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[6]),
        .O(\ap_CS_fsm_reg[14] [6]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_31_31_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I3(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[7]),
        .O(\ap_CS_fsm_reg[14] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    mem_reg_0_3_3_3_i_1
       (.I0(\q1_reg[19] ),
        .I1(\q1_reg[16]_0 ),
        .I2(\q1_reg[19]_0 ),
        .I3(mem_reg_0_3_3_3_i_4_n_0),
        .I4(\q1_reg[16]_2 ),
        .I5(\q1_reg[19]_1 ),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC5C0C5)) 
    mem_reg_0_3_3_3_i_4
       (.I0(mem_reg_0_3_3_3_i_6_n_0),
        .I1(mem_reg_0_3_7_7_i_1_0[3]),
        .I2(mem_reg_0_3_24_24_i_2__0_0[7]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[6]),
        .I4(mem_reg_0_3_7_7_i_1_1[3]),
        .I5(mem_reg_0_3_7_7_i_1_2),
        .O(mem_reg_0_3_3_3_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    mem_reg_0_3_3_3_i_6
       (.I0(ap_return_0_preg[3]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[3]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_0_1_reg_423[3]),
        .O(mem_reg_0_3_3_3_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    mem_reg_0_3_4_4_i_1
       (.I0(\q1_reg[20] ),
        .I1(\q1_reg[16]_0 ),
        .I2(\q1_reg[20]_0 ),
        .I3(mem_reg_0_3_4_4_i_4_n_0),
        .I4(\q1_reg[16]_2 ),
        .I5(\q1_reg[20]_1 ),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC5C0C5)) 
    mem_reg_0_3_4_4_i_4
       (.I0(mem_reg_0_3_4_4_i_6_n_0),
        .I1(mem_reg_0_3_7_7_i_1_0[4]),
        .I2(mem_reg_0_3_24_24_i_2__0_0[7]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[6]),
        .I4(mem_reg_0_3_7_7_i_1_1[4]),
        .I5(mem_reg_0_3_7_7_i_1_2),
        .O(mem_reg_0_3_4_4_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    mem_reg_0_3_4_4_i_6
       (.I0(ap_return_0_preg[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[4]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_0_1_reg_423[4]),
        .O(mem_reg_0_3_4_4_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    mem_reg_0_3_5_5_i_1
       (.I0(\q1_reg[21] ),
        .I1(\q1_reg[16]_0 ),
        .I2(\q1_reg[21]_0 ),
        .I3(mem_reg_0_3_5_5_i_4_n_0),
        .I4(\q1_reg[16]_2 ),
        .I5(\q1_reg[21]_1 ),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC5C0C5)) 
    mem_reg_0_3_5_5_i_4
       (.I0(mem_reg_0_3_5_5_i_6_n_0),
        .I1(mem_reg_0_3_7_7_i_1_0[5]),
        .I2(mem_reg_0_3_24_24_i_2__0_0[7]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[6]),
        .I4(mem_reg_0_3_7_7_i_1_1[5]),
        .I5(mem_reg_0_3_7_7_i_1_2),
        .O(mem_reg_0_3_5_5_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    mem_reg_0_3_5_5_i_6
       (.I0(ap_return_0_preg[5]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[5]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_0_1_reg_423[5]),
        .O(mem_reg_0_3_5_5_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    mem_reg_0_3_6_6_i_1
       (.I0(\q1_reg[22] ),
        .I1(\q1_reg[16]_0 ),
        .I2(\q1_reg[22]_0 ),
        .I3(mem_reg_0_3_6_6_i_4_n_0),
        .I4(\q1_reg[16]_2 ),
        .I5(\q1_reg[22]_1 ),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC5C0C5)) 
    mem_reg_0_3_6_6_i_4
       (.I0(mem_reg_0_3_6_6_i_6_n_0),
        .I1(mem_reg_0_3_7_7_i_1_0[6]),
        .I2(mem_reg_0_3_24_24_i_2__0_0[7]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[6]),
        .I4(mem_reg_0_3_7_7_i_1_1[6]),
        .I5(mem_reg_0_3_7_7_i_1_2),
        .O(mem_reg_0_3_6_6_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    mem_reg_0_3_6_6_i_6
       (.I0(ap_return_0_preg[6]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[6]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_0_1_reg_423[6]),
        .O(mem_reg_0_3_6_6_i_6_n_0));
  LUT6 #(
    .INIT(64'hBBBFBBBBAAAAAAAA)) 
    mem_reg_0_3_7_7_i_1
       (.I0(\q1_reg[23] ),
        .I1(\q1_reg[23]_0 ),
        .I2(\q1_reg[16]_0 ),
        .I3(\q1_reg[23]_1 ),
        .I4(mem_reg_0_3_7_7_i_5_n_0),
        .I5(\q1_reg[16]_2 ),
        .O(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC5C0C5)) 
    mem_reg_0_3_7_7_i_5
       (.I0(mem_reg_0_3_7_7_i_8_n_0),
        .I1(mem_reg_0_3_7_7_i_1_0[7]),
        .I2(mem_reg_0_3_24_24_i_2__0_0[7]),
        .I3(mem_reg_0_3_24_24_i_2__0_0[6]),
        .I4(mem_reg_0_3_7_7_i_1_1[7]),
        .I5(mem_reg_0_3_7_7_i_1_2),
        .O(mem_reg_0_3_7_7_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    mem_reg_0_3_7_7_i_8
       (.I0(ap_return_0_preg[7]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_4_reg_1237[7]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_0_1_reg_423[7]),
        .O(mem_reg_0_3_7_7_i_8_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_3_8_8_i_1__0
       (.I0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .I1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_ce0),
        .I2(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .O(p_0_in0_out[1]));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_305
       (.I0(\ap_CS_fsm_reg_n_0_[10] ),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .O(ram_reg_i_305_n_0));
  LUT5 #(
    .INIT(32'h95555555)) 
    ram_reg_i_748
       (.I0(or_ln232_fu_700_p2[7]),
        .I1(or_ln232_fu_700_p2[5]),
        .I2(or_ln232_fu_700_p2[4]),
        .I3(or_ln232_fu_700_p2[3]),
        .I4(or_ln232_fu_700_p2[6]),
        .O(ram_reg_i_748_n_0));
  LUT6 #(
    .INIT(64'h22A2A2A222A222A2)) 
    ram_reg_i_94
       (.I0(Q),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(ram_reg_0),
        .I4(ram_reg_i_305_n_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[25]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_1_reg_980[0]_i_1 
       (.I0(ap_return_1_preg[0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_5_reg_1243[0]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_1_1_reg_412[0]),
        .O(\ap_return_1_preg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_1_reg_980[1]_i_1 
       (.I0(ap_return_1_preg[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_5_reg_1243[1]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_1_1_reg_412[1]),
        .O(\ap_return_1_preg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_1_reg_980[2]_i_1 
       (.I0(ap_return_1_preg[2]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_5_reg_1243[2]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_1_1_reg_412[2]),
        .O(\ap_return_1_preg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_1_reg_980[3]_i_1 
       (.I0(ap_return_1_preg[3]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_5_reg_1243[3]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_1_1_reg_412[3]),
        .O(\ap_return_1_preg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_1_reg_980[4]_i_1 
       (.I0(ap_return_1_preg[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_5_reg_1243[4]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_1_1_reg_412[4]),
        .O(\ap_return_1_preg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_1_reg_980[5]_i_1 
       (.I0(ap_return_1_preg[5]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_5_reg_1243[5]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_1_1_reg_412[5]),
        .O(\ap_return_1_preg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_1_reg_980[6]_i_1 
       (.I0(ap_return_1_preg[6]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_5_reg_1243[6]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_1_1_reg_412[6]),
        .O(\ap_return_1_preg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_1_reg_980[7]_i_1 
       (.I0(ap_return_1_preg[7]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_5_reg_1243[7]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_1_1_reg_412[7]),
        .O(\ap_return_1_preg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_2_reg_985[0]_i_1 
       (.I0(ap_return_2_preg[0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_6_reg_1249[0]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_2_1_reg_401[0]),
        .O(\ap_return_2_preg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_2_reg_985[1]_i_1 
       (.I0(ap_return_2_preg[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_6_reg_1249[1]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_2_1_reg_401[1]),
        .O(\ap_return_2_preg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_2_reg_985[2]_i_1 
       (.I0(ap_return_2_preg[2]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_6_reg_1249[2]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_2_1_reg_401[2]),
        .O(\ap_return_2_preg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_2_reg_985[3]_i_1 
       (.I0(ap_return_2_preg[3]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_6_reg_1249[3]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_2_1_reg_401[3]),
        .O(\ap_return_2_preg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_2_reg_985[4]_i_1 
       (.I0(ap_return_2_preg[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_6_reg_1249[4]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_2_1_reg_401[4]),
        .O(\ap_return_2_preg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_2_reg_985[5]_i_1 
       (.I0(ap_return_2_preg[5]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_6_reg_1249[5]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_2_1_reg_401[5]),
        .O(\ap_return_2_preg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_2_reg_985[6]_i_1 
       (.I0(ap_return_2_preg[6]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_6_reg_1249[6]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_2_1_reg_401[6]),
        .O(\ap_return_2_preg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_2_reg_985[7]_i_1 
       (.I0(ap_return_2_preg[7]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_6_reg_1249[7]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_2_1_reg_401[7]),
        .O(\ap_return_2_preg_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_3_reg_990[0]_i_1 
       (.I0(ap_return_3_preg[0]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_7_reg_1255[0]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_3_1_reg_390[0]),
        .O(\ap_return_3_preg_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_3_reg_990[1]_i_1 
       (.I0(ap_return_3_preg[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_7_reg_1255[1]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_3_1_reg_390[1]),
        .O(\ap_return_3_preg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_3_reg_990[2]_i_1 
       (.I0(ap_return_3_preg[2]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_7_reg_1255[2]),
        .I3(\ap_return_0_preg[2]_i_2_n_0 ),
        .I4(fout_3_1_reg_390[2]),
        .O(\ap_return_3_preg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_3_reg_990[3]_i_1 
       (.I0(ap_return_3_preg[3]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_7_reg_1255[3]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_3_1_reg_390[3]),
        .O(\ap_return_3_preg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_3_reg_990[4]_i_1 
       (.I0(ap_return_3_preg[4]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_7_reg_1255[4]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_3_1_reg_390[4]),
        .O(\ap_return_3_preg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_3_reg_990[5]_i_1 
       (.I0(ap_return_3_preg[5]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_7_reg_1255[5]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_3_1_reg_390[5]),
        .O(\ap_return_3_preg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_3_reg_990[6]_i_1 
       (.I0(ap_return_3_preg[6]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_7_reg_1255[6]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_3_1_reg_390[6]),
        .O(\ap_return_3_preg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rout_3_reg_990[7]_i_1 
       (.I0(ap_return_3_preg[7]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(fin_7_reg_1255[7]),
        .I3(\ap_return_0_preg[7]_i_2__0_n_0 ),
        .I4(fout_3_1_reg_390[7]),
        .O(\ap_return_3_preg_reg[7]_0 [7]));
  FDRE \shl_ln_reg_1065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(r_1_reg_297[0]),
        .Q(shl_ln_reg_1065[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(r_1_reg_297[1]),
        .Q(shl_ln_reg_1065[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(r_1_reg_297[2]),
        .Q(shl_ln_reg_1065[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn4_1
   (\ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[25]_2 ,
    \ap_CS_fsm_reg[25]_3 ,
    \ap_CS_fsm_reg[25]_4 ,
    \ap_CS_fsm_reg[25]_5 ,
    \ap_CS_fsm_reg[25]_6 ,
    DIBDI,
    D,
    \ap_return_14_preg_reg[7]_0 ,
    \ap_return_13_preg_reg[7]_0 ,
    \ap_return_12_preg_reg[7]_0 ,
    \src_11_read_2_reg_937_pp0_iter1_reg_reg[7] ,
    \src_10_read_2_reg_943_pp0_iter1_reg_reg[7] ,
    \src_9_read_2_reg_949_pp0_iter1_reg_reg[7] ,
    \src_8_read_2_reg_955_pp0_iter1_reg_reg[7] ,
    \fin_3_reg_1245_reg[7]_0 ,
    \fin_2_reg_1239_reg[7]_0 ,
    \fin_1_reg_1233_reg[7]_0 ,
    \fin_0_reg_1227_reg[7]_0 ,
    \fin_15_reg_1221_reg[7]_0 ,
    \fin_14_reg_1215_reg[7]_0 ,
    \fin_13_reg_1209_reg[7]_0 ,
    grp_ClefiaEncrypt_1_fu_355_rk_address0,
    ap_NS_fsm,
    \ap_CS_fsm_reg[16] ,
    Clefia_enc_ce0,
    WEBWE,
    ap_clk,
    ap_rst_n_inv,
    WEA,
    ram_reg,
    ram_reg_0,
    grp_ClefiaDecrypt_1_fu_370_rk_ce1,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    Q,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ap_rst_n,
    grp_ClefiaGfn4_1_fu_535_ap_start_reg,
    \idx_fu_78_reg[3]_0 ,
    \idx_fu_78_reg[3]_1 ,
    \idx_fu_78_reg[3]_2 ,
    \fin_15_0_fu_146_reg[7]_0 ,
    \fin_14_0_fu_142_reg[7]_0 ,
    \fin_13_0_fu_138_reg[7]_0 ,
    \fin_12_0_fu_134_reg[7]_0 ,
    \fin_7_0_fu_114_reg[7]_0 ,
    \fin_11_0_fu_130_reg[7]_0 ,
    \fin_6_0_fu_110_reg[7]_0 ,
    \fin_10_0_fu_126_reg[7]_0 ,
    \fin_5_0_fu_106_reg[7]_0 ,
    \fin_9_0_fu_122_reg[7]_0 ,
    \fin_4_0_fu_102_reg[7]_0 ,
    \fin_8_0_fu_118_reg[7]_0 ,
    \fin_3_0_fu_98_reg[7]_0 ,
    \fin_2_0_fu_94_reg[7]_0 ,
    \fin_1_0_fu_90_reg[7]_0 ,
    \fin_0_0_fu_86_reg[7]_0 ,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    ram_reg_17,
    ram_reg_18,
    shl_ln_reg_1065,
    mem_reg_40,
    mem_reg_41,
    mem_reg_42,
    mem_reg_43,
    mem_reg_44,
    mem_reg_45,
    mem_reg_46,
    DOADO,
    DOBDO);
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[25]_1 ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[25]_2 ;
  output \ap_CS_fsm_reg[25]_3 ;
  output \ap_CS_fsm_reg[25]_4 ;
  output \ap_CS_fsm_reg[25]_5 ;
  output \ap_CS_fsm_reg[25]_6 ;
  output [7:0]DIBDI;
  output [7:0]D;
  output [7:0]\ap_return_14_preg_reg[7]_0 ;
  output [7:0]\ap_return_13_preg_reg[7]_0 ;
  output [7:0]\ap_return_12_preg_reg[7]_0 ;
  output [7:0]\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] ;
  output [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] ;
  output [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] ;
  output [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] ;
  output [7:0]\fin_3_reg_1245_reg[7]_0 ;
  output [7:0]\fin_2_reg_1239_reg[7]_0 ;
  output [7:0]\fin_1_reg_1233_reg[7]_0 ;
  output [7:0]\fin_0_reg_1227_reg[7]_0 ;
  output [7:0]\fin_15_reg_1221_reg[7]_0 ;
  output [7:0]\fin_14_reg_1215_reg[7]_0 ;
  output [7:0]\fin_13_reg_1209_reg[7]_0 ;
  output [4:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  output [1:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[16] ;
  output Clefia_enc_ce0;
  output [3:0]WEBWE;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]WEA;
  input ram_reg;
  input [1:0]ram_reg_0;
  input grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [8:0]Q;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ap_rst_n;
  input grp_ClefiaGfn4_1_fu_535_ap_start_reg;
  input \idx_fu_78_reg[3]_0 ;
  input \idx_fu_78_reg[3]_1 ;
  input \idx_fu_78_reg[3]_2 ;
  input [7:0]\fin_15_0_fu_146_reg[7]_0 ;
  input [7:0]\fin_14_0_fu_142_reg[7]_0 ;
  input [7:0]\fin_13_0_fu_138_reg[7]_0 ;
  input [7:0]\fin_12_0_fu_134_reg[7]_0 ;
  input [7:0]\fin_7_0_fu_114_reg[7]_0 ;
  input [7:0]\fin_11_0_fu_130_reg[7]_0 ;
  input [7:0]\fin_6_0_fu_110_reg[7]_0 ;
  input [7:0]\fin_10_0_fu_126_reg[7]_0 ;
  input [7:0]\fin_5_0_fu_106_reg[7]_0 ;
  input [7:0]\fin_9_0_fu_122_reg[7]_0 ;
  input [7:0]\fin_4_0_fu_102_reg[7]_0 ;
  input [7:0]\fin_8_0_fu_118_reg[7]_0 ;
  input [7:0]\fin_3_0_fu_98_reg[7]_0 ;
  input [7:0]\fin_2_0_fu_94_reg[7]_0 ;
  input [7:0]\fin_1_0_fu_90_reg[7]_0 ;
  input [7:0]\fin_0_0_fu_86_reg[7]_0 ;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input ram_reg_17;
  input ram_reg_18;
  input [1:0]shl_ln_reg_1065;
  input mem_reg_40;
  input mem_reg_41;
  input mem_reg_42;
  input mem_reg_43;
  input mem_reg_44;
  input mem_reg_45;
  input mem_reg_46;
  input [7:0]DOADO;
  input [7:0]DOBDO;

  wire Clefia_enc_ce0;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [3:0]WEBWE;
  wire [31:0]add_ln188_1_fu_691_p2;
  wire [31:0]add_ln188_1_reg_1275;
  wire \add_ln188_1_reg_1275[12]_i_2_n_0 ;
  wire \add_ln188_1_reg_1275[12]_i_3_n_0 ;
  wire \add_ln188_1_reg_1275[12]_i_4_n_0 ;
  wire \add_ln188_1_reg_1275[12]_i_5_n_0 ;
  wire \add_ln188_1_reg_1275[16]_i_2_n_0 ;
  wire \add_ln188_1_reg_1275[16]_i_3_n_0 ;
  wire \add_ln188_1_reg_1275[16]_i_4_n_0 ;
  wire \add_ln188_1_reg_1275[16]_i_5_n_0 ;
  wire \add_ln188_1_reg_1275[20]_i_2_n_0 ;
  wire \add_ln188_1_reg_1275[20]_i_3_n_0 ;
  wire \add_ln188_1_reg_1275[20]_i_4_n_0 ;
  wire \add_ln188_1_reg_1275[20]_i_5_n_0 ;
  wire \add_ln188_1_reg_1275[24]_i_2_n_0 ;
  wire \add_ln188_1_reg_1275[24]_i_3_n_0 ;
  wire \add_ln188_1_reg_1275[24]_i_4_n_0 ;
  wire \add_ln188_1_reg_1275[24]_i_5_n_0 ;
  wire \add_ln188_1_reg_1275[28]_i_2_n_0 ;
  wire \add_ln188_1_reg_1275[28]_i_3_n_0 ;
  wire \add_ln188_1_reg_1275[28]_i_4_n_0 ;
  wire \add_ln188_1_reg_1275[28]_i_5_n_0 ;
  wire \add_ln188_1_reg_1275[31]_i_2_n_0 ;
  wire \add_ln188_1_reg_1275[31]_i_3_n_0 ;
  wire \add_ln188_1_reg_1275[31]_i_4_n_0 ;
  wire \add_ln188_1_reg_1275[4]_i_2_n_0 ;
  wire \add_ln188_1_reg_1275[4]_i_3_n_0 ;
  wire \add_ln188_1_reg_1275[4]_i_4_n_0 ;
  wire \add_ln188_1_reg_1275[4]_i_5_n_0 ;
  wire \add_ln188_1_reg_1275[8]_i_2_n_0 ;
  wire \add_ln188_1_reg_1275[8]_i_3_n_0 ;
  wire \add_ln188_1_reg_1275[8]_i_4_n_0 ;
  wire \add_ln188_1_reg_1275[8]_i_5_n_0 ;
  wire \add_ln188_1_reg_1275_reg[12]_i_1_n_0 ;
  wire \add_ln188_1_reg_1275_reg[12]_i_1_n_1 ;
  wire \add_ln188_1_reg_1275_reg[12]_i_1_n_2 ;
  wire \add_ln188_1_reg_1275_reg[12]_i_1_n_3 ;
  wire \add_ln188_1_reg_1275_reg[16]_i_1_n_0 ;
  wire \add_ln188_1_reg_1275_reg[16]_i_1_n_1 ;
  wire \add_ln188_1_reg_1275_reg[16]_i_1_n_2 ;
  wire \add_ln188_1_reg_1275_reg[16]_i_1_n_3 ;
  wire \add_ln188_1_reg_1275_reg[20]_i_1_n_0 ;
  wire \add_ln188_1_reg_1275_reg[20]_i_1_n_1 ;
  wire \add_ln188_1_reg_1275_reg[20]_i_1_n_2 ;
  wire \add_ln188_1_reg_1275_reg[20]_i_1_n_3 ;
  wire \add_ln188_1_reg_1275_reg[24]_i_1_n_0 ;
  wire \add_ln188_1_reg_1275_reg[24]_i_1_n_1 ;
  wire \add_ln188_1_reg_1275_reg[24]_i_1_n_2 ;
  wire \add_ln188_1_reg_1275_reg[24]_i_1_n_3 ;
  wire \add_ln188_1_reg_1275_reg[28]_i_1_n_0 ;
  wire \add_ln188_1_reg_1275_reg[28]_i_1_n_1 ;
  wire \add_ln188_1_reg_1275_reg[28]_i_1_n_2 ;
  wire \add_ln188_1_reg_1275_reg[28]_i_1_n_3 ;
  wire \add_ln188_1_reg_1275_reg[31]_i_1_n_2 ;
  wire \add_ln188_1_reg_1275_reg[31]_i_1_n_3 ;
  wire \add_ln188_1_reg_1275_reg[4]_i_1_n_0 ;
  wire \add_ln188_1_reg_1275_reg[4]_i_1_n_1 ;
  wire \add_ln188_1_reg_1275_reg[4]_i_1_n_2 ;
  wire \add_ln188_1_reg_1275_reg[4]_i_1_n_3 ;
  wire \add_ln188_1_reg_1275_reg[8]_i_1_n_0 ;
  wire \add_ln188_1_reg_1275_reg[8]_i_1_n_1 ;
  wire \add_ln188_1_reg_1275_reg[8]_i_1_n_2 ;
  wire \add_ln188_1_reg_1275_reg[8]_i_1_n_3 ;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_1__12_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage1_0;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire \ap_CS_fsm_reg[25]_2 ;
  wire \ap_CS_fsm_reg[25]_3 ;
  wire \ap_CS_fsm_reg[25]_4 ;
  wire \ap_CS_fsm_reg[25]_5 ;
  wire \ap_CS_fsm_reg[25]_6 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire [13:0]ap_NS_fsm_0;
  wire ap_clk;
  wire [7:0]ap_return_0_preg;
  wire \ap_return_0_preg[7]_i_2_n_0 ;
  wire \ap_return_0_preg[7]_i_3_n_0 ;
  wire [7:0]ap_return_10_preg;
  wire [7:0]ap_return_11_preg;
  wire [7:0]ap_return_12_preg;
  wire [7:0]\ap_return_12_preg_reg[7]_0 ;
  wire [7:0]ap_return_13_preg;
  wire [7:0]\ap_return_13_preg_reg[7]_0 ;
  wire [7:0]ap_return_14_preg;
  wire [7:0]\ap_return_14_preg_reg[7]_0 ;
  wire [7:0]ap_return_15_preg;
  wire [7:0]ap_return_1_preg;
  wire [7:0]ap_return_2_preg;
  wire [7:0]ap_return_3_preg;
  wire [7:0]ap_return_4_preg;
  wire [7:0]ap_return_5_preg;
  wire [7:0]ap_return_6_preg;
  wire [7:0]ap_return_7_preg;
  wire [7:0]ap_return_8_preg;
  wire [7:0]ap_return_9_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\clefia_s0_U/q0_reg ;
  wire clefia_s0_ce0;
  wire [7:0]\clefia_s1_U/q0_reg ;
  wire [31:0]dec51_in_fu_82;
  wire dec51_in_fu_820;
  wire \dec51_in_fu_82[31]_i_1_n_0 ;
  wire [7:0]fin_0_0_fu_86;
  wire \fin_0_0_fu_86[0]_i_1_n_0 ;
  wire \fin_0_0_fu_86[1]_i_1_n_0 ;
  wire \fin_0_0_fu_86[2]_i_1_n_0 ;
  wire \fin_0_0_fu_86[3]_i_1_n_0 ;
  wire \fin_0_0_fu_86[4]_i_1_n_0 ;
  wire \fin_0_0_fu_86[5]_i_1_n_0 ;
  wire \fin_0_0_fu_86[6]_i_1_n_0 ;
  wire \fin_0_0_fu_86[7]_i_10_n_0 ;
  wire \fin_0_0_fu_86[7]_i_11_n_0 ;
  wire \fin_0_0_fu_86[7]_i_12_n_0 ;
  wire \fin_0_0_fu_86[7]_i_13_n_0 ;
  wire \fin_0_0_fu_86[7]_i_2_n_0 ;
  wire \fin_0_0_fu_86[7]_i_3_n_0 ;
  wire \fin_0_0_fu_86[7]_i_4_n_0 ;
  wire \fin_0_0_fu_86[7]_i_5_n_0 ;
  wire \fin_0_0_fu_86[7]_i_6_n_0 ;
  wire \fin_0_0_fu_86[7]_i_7_n_0 ;
  wire \fin_0_0_fu_86[7]_i_8_n_0 ;
  wire \fin_0_0_fu_86[7]_i_9_n_0 ;
  wire [7:0]\fin_0_0_fu_86_reg[7]_0 ;
  wire [7:0]fin_0_reg_1227;
  wire [7:0]\fin_0_reg_1227_reg[7]_0 ;
  wire [7:0]fin_10_0_fu_126;
  wire [7:0]\fin_10_0_fu_126_reg[7]_0 ;
  wire [7:0]fin_11_0_fu_130;
  wire [7:0]\fin_11_0_fu_130_reg[7]_0 ;
  wire [7:0]fin_12_0_fu_134;
  wire \fin_12_0_fu_134[0]_i_1_n_0 ;
  wire \fin_12_0_fu_134[1]_i_1_n_0 ;
  wire \fin_12_0_fu_134[2]_i_1_n_0 ;
  wire \fin_12_0_fu_134[3]_i_1_n_0 ;
  wire \fin_12_0_fu_134[4]_i_1_n_0 ;
  wire \fin_12_0_fu_134[5]_i_1_n_0 ;
  wire \fin_12_0_fu_134[6]_i_1_n_0 ;
  wire \fin_12_0_fu_134[7]_i_1_n_0 ;
  wire [7:0]\fin_12_0_fu_134_reg[7]_0 ;
  wire [7:0]fin_12_reg_1203;
  wire [7:0]fin_13_0_fu_138;
  wire \fin_13_0_fu_138[0]_i_1_n_0 ;
  wire \fin_13_0_fu_138[1]_i_1_n_0 ;
  wire \fin_13_0_fu_138[2]_i_1_n_0 ;
  wire \fin_13_0_fu_138[3]_i_1_n_0 ;
  wire \fin_13_0_fu_138[4]_i_1_n_0 ;
  wire \fin_13_0_fu_138[5]_i_1_n_0 ;
  wire \fin_13_0_fu_138[6]_i_1_n_0 ;
  wire \fin_13_0_fu_138[7]_i_1_n_0 ;
  wire [7:0]\fin_13_0_fu_138_reg[7]_0 ;
  wire [7:0]fin_13_reg_1209;
  wire [7:0]\fin_13_reg_1209_reg[7]_0 ;
  wire [7:0]fin_14_0_fu_142;
  wire \fin_14_0_fu_142[0]_i_1_n_0 ;
  wire \fin_14_0_fu_142[1]_i_1_n_0 ;
  wire \fin_14_0_fu_142[2]_i_1_n_0 ;
  wire \fin_14_0_fu_142[3]_i_1_n_0 ;
  wire \fin_14_0_fu_142[4]_i_1_n_0 ;
  wire \fin_14_0_fu_142[5]_i_1_n_0 ;
  wire \fin_14_0_fu_142[6]_i_1_n_0 ;
  wire \fin_14_0_fu_142[7]_i_1_n_0 ;
  wire [7:0]\fin_14_0_fu_142_reg[7]_0 ;
  wire [7:0]fin_14_reg_1215;
  wire [7:0]\fin_14_reg_1215_reg[7]_0 ;
  wire [7:0]fin_15_0_fu_146;
  wire \fin_15_0_fu_146[0]_i_1_n_0 ;
  wire \fin_15_0_fu_146[1]_i_1_n_0 ;
  wire \fin_15_0_fu_146[2]_i_1_n_0 ;
  wire \fin_15_0_fu_146[3]_i_1_n_0 ;
  wire \fin_15_0_fu_146[4]_i_1_n_0 ;
  wire \fin_15_0_fu_146[5]_i_1_n_0 ;
  wire \fin_15_0_fu_146[6]_i_1_n_0 ;
  wire \fin_15_0_fu_146[7]_i_1_n_0 ;
  wire [7:0]\fin_15_0_fu_146_reg[7]_0 ;
  wire [7:0]fin_15_reg_1221;
  wire [7:0]\fin_15_reg_1221_reg[7]_0 ;
  wire [7:0]fin_1_0_fu_90;
  wire \fin_1_0_fu_90[0]_i_1_n_0 ;
  wire \fin_1_0_fu_90[1]_i_1_n_0 ;
  wire \fin_1_0_fu_90[2]_i_1_n_0 ;
  wire \fin_1_0_fu_90[3]_i_1_n_0 ;
  wire \fin_1_0_fu_90[4]_i_1_n_0 ;
  wire \fin_1_0_fu_90[5]_i_1_n_0 ;
  wire \fin_1_0_fu_90[6]_i_1_n_0 ;
  wire \fin_1_0_fu_90[7]_i_1_n_0 ;
  wire [7:0]\fin_1_0_fu_90_reg[7]_0 ;
  wire [7:0]fin_1_reg_1233;
  wire [7:0]\fin_1_reg_1233_reg[7]_0 ;
  wire [7:0]fin_2_0_fu_94;
  wire \fin_2_0_fu_94[0]_i_1_n_0 ;
  wire \fin_2_0_fu_94[1]_i_1_n_0 ;
  wire \fin_2_0_fu_94[2]_i_1_n_0 ;
  wire \fin_2_0_fu_94[3]_i_1_n_0 ;
  wire \fin_2_0_fu_94[4]_i_1_n_0 ;
  wire \fin_2_0_fu_94[5]_i_1_n_0 ;
  wire \fin_2_0_fu_94[6]_i_1_n_0 ;
  wire \fin_2_0_fu_94[7]_i_1_n_0 ;
  wire [7:0]\fin_2_0_fu_94_reg[7]_0 ;
  wire [7:0]fin_2_reg_1239;
  wire [7:0]\fin_2_reg_1239_reg[7]_0 ;
  wire [7:0]fin_3_0_fu_98;
  wire \fin_3_0_fu_98[0]_i_1_n_0 ;
  wire \fin_3_0_fu_98[1]_i_1_n_0 ;
  wire \fin_3_0_fu_98[2]_i_1_n_0 ;
  wire \fin_3_0_fu_98[3]_i_1_n_0 ;
  wire \fin_3_0_fu_98[4]_i_1_n_0 ;
  wire \fin_3_0_fu_98[5]_i_1_n_0 ;
  wire \fin_3_0_fu_98[6]_i_1_n_0 ;
  wire \fin_3_0_fu_98[7]_i_1_n_0 ;
  wire [7:0]\fin_3_0_fu_98_reg[7]_0 ;
  wire [7:0]fin_3_reg_1245;
  wire [7:0]\fin_3_reg_1245_reg[7]_0 ;
  wire [7:0]fin_4_0_fu_102;
  wire [7:0]\fin_4_0_fu_102_reg[7]_0 ;
  wire [7:0]fin_5_0_fu_106;
  wire [7:0]\fin_5_0_fu_106_reg[7]_0 ;
  wire [7:0]fin_6_0_fu_110;
  wire [7:0]\fin_6_0_fu_110_reg[7]_0 ;
  wire [7:0]fin_7_0_fu_114;
  wire [7:0]\fin_7_0_fu_114_reg[7]_0 ;
  wire [7:0]fin_8_0_fu_118;
  wire [7:0]\fin_8_0_fu_118_reg[7]_0 ;
  wire fin_9_0_fu_122;
  wire [7:0]\fin_9_0_fu_122_reg[7]_0 ;
  wire \fin_9_0_fu_122_reg_n_0_[0] ;
  wire \fin_9_0_fu_122_reg_n_0_[1] ;
  wire \fin_9_0_fu_122_reg_n_0_[2] ;
  wire \fin_9_0_fu_122_reg_n_0_[3] ;
  wire \fin_9_0_fu_122_reg_n_0_[4] ;
  wire \fin_9_0_fu_122_reg_n_0_[5] ;
  wire \fin_9_0_fu_122_reg_n_0_[6] ;
  wire \fin_9_0_fu_122_reg_n_0_[7] ;
  wire [7:0]fout_0_1_reg_417;
  wire \fout_0_1_reg_417[7]_i_1_n_0 ;
  wire [7:0]fout_10_1_reg_307;
  wire [7:0]fout_11_1_reg_296;
  wire [7:0]fout_12_1_reg_285;
  wire [7:0]fout_13_1_reg_274;
  wire [7:0]fout_14_1_reg_263;
  wire [7:0]fout_15_1_reg_252;
  wire [7:0]fout_1_1_reg_406;
  wire [7:0]fout_2_1_reg_395;
  wire [7:0]fout_3_1_reg_384;
  wire [7:0]fout_4_1_reg_373;
  wire [7:0]fout_5_1_reg_362;
  wire [7:0]fout_6_1_reg_351;
  wire [7:0]fout_7_1_reg_340;
  wire [7:0]fout_8_1_reg_329;
  wire [7:0]fout_9_1_reg_318;
  wire grp_ClefiaDecrypt_1_fu_370_rk_ce1;
  wire grp_ClefiaEncrypt_1_fu_355_Clefia_enc_ce0;
  wire [4:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  wire [7:0]grp_ClefiaF0Xor_fu_428_ap_return_4;
  wire [7:0]grp_ClefiaF0Xor_fu_428_ap_return_5;
  wire [7:0]grp_ClefiaF0Xor_fu_428_ap_return_6;
  wire [7:0]grp_ClefiaF0Xor_fu_428_ap_return_7;
  wire grp_ClefiaF0Xor_fu_428_ap_start_reg;
  wire grp_ClefiaF0Xor_fu_428_n_19;
  wire grp_ClefiaF0Xor_fu_428_n_21;
  wire grp_ClefiaF0Xor_fu_428_n_22;
  wire grp_ClefiaF0Xor_fu_428_n_23;
  wire grp_ClefiaF0Xor_fu_428_n_24;
  wire grp_ClefiaF0Xor_fu_428_n_25;
  wire [7:6]grp_ClefiaF0Xor_fu_428_rk_offset;
  wire [7:0]grp_ClefiaF1Xor_fu_447_ap_return_4;
  wire [7:0]grp_ClefiaF1Xor_fu_447_ap_return_5;
  wire [7:0]grp_ClefiaF1Xor_fu_447_ap_return_6;
  wire [7:0]grp_ClefiaF1Xor_fu_447_ap_return_7;
  wire grp_ClefiaF1Xor_fu_447_ap_start_reg;
  wire grp_ClefiaF1Xor_fu_447_n_107;
  wire grp_ClefiaF1Xor_fu_447_n_108;
  wire grp_ClefiaF1Xor_fu_447_n_109;
  wire grp_ClefiaF1Xor_fu_447_n_11;
  wire grp_ClefiaF1Xor_fu_447_n_110;
  wire grp_ClefiaF1Xor_fu_447_n_111;
  wire grp_ClefiaF1Xor_fu_447_n_112;
  wire grp_ClefiaF1Xor_fu_447_n_113;
  wire grp_ClefiaF1Xor_fu_447_n_114;
  wire grp_ClefiaF1Xor_fu_447_n_12;
  wire grp_ClefiaF1Xor_fu_447_n_123;
  wire grp_ClefiaF1Xor_fu_447_n_124;
  wire grp_ClefiaF1Xor_fu_447_n_125;
  wire grp_ClefiaF1Xor_fu_447_n_126;
  wire grp_ClefiaF1Xor_fu_447_n_127;
  wire grp_ClefiaF1Xor_fu_447_n_128;
  wire grp_ClefiaF1Xor_fu_447_n_129;
  wire grp_ClefiaF1Xor_fu_447_n_13;
  wire grp_ClefiaF1Xor_fu_447_n_130;
  wire grp_ClefiaF1Xor_fu_447_n_14;
  wire grp_ClefiaF1Xor_fu_447_n_15;
  wire grp_ClefiaF1Xor_fu_447_n_16;
  wire grp_ClefiaF1Xor_fu_447_n_17;
  wire grp_ClefiaF1Xor_fu_447_n_18;
  wire grp_ClefiaF1Xor_fu_447_n_206;
  wire grp_ClefiaF1Xor_fu_447_n_207;
  wire grp_ClefiaF1Xor_fu_447_n_208;
  wire grp_ClefiaF1Xor_fu_447_n_209;
  wire grp_ClefiaF1Xor_fu_447_n_210;
  wire grp_ClefiaF1Xor_fu_447_n_211;
  wire grp_ClefiaF1Xor_fu_447_n_212;
  wire grp_ClefiaF1Xor_fu_447_n_213;
  wire grp_ClefiaF1Xor_fu_447_n_214;
  wire grp_ClefiaF1Xor_fu_447_n_215;
  wire grp_ClefiaF1Xor_fu_447_n_216;
  wire grp_ClefiaF1Xor_fu_447_n_217;
  wire grp_ClefiaF1Xor_fu_447_n_218;
  wire grp_ClefiaF1Xor_fu_447_n_219;
  wire grp_ClefiaF1Xor_fu_447_n_220;
  wire grp_ClefiaF1Xor_fu_447_n_221;
  wire grp_ClefiaF1Xor_fu_447_n_222;
  wire grp_ClefiaF1Xor_fu_447_n_223;
  wire grp_ClefiaF1Xor_fu_447_n_27;
  wire grp_ClefiaF1Xor_fu_447_n_28;
  wire grp_ClefiaF1Xor_fu_447_n_29;
  wire grp_ClefiaF1Xor_fu_447_n_30;
  wire grp_ClefiaF1Xor_fu_447_n_31;
  wire grp_ClefiaF1Xor_fu_447_n_32;
  wire grp_ClefiaF1Xor_fu_447_n_33;
  wire grp_ClefiaF1Xor_fu_447_n_34;
  wire grp_ClefiaF1Xor_fu_447_n_43;
  wire grp_ClefiaF1Xor_fu_447_n_44;
  wire grp_ClefiaF1Xor_fu_447_n_45;
  wire grp_ClefiaF1Xor_fu_447_n_46;
  wire grp_ClefiaF1Xor_fu_447_n_47;
  wire grp_ClefiaF1Xor_fu_447_n_48;
  wire grp_ClefiaF1Xor_fu_447_n_49;
  wire grp_ClefiaF1Xor_fu_447_n_50;
  wire grp_ClefiaF1Xor_fu_447_n_59;
  wire grp_ClefiaF1Xor_fu_447_n_60;
  wire grp_ClefiaF1Xor_fu_447_n_61;
  wire grp_ClefiaF1Xor_fu_447_n_62;
  wire grp_ClefiaF1Xor_fu_447_n_63;
  wire grp_ClefiaF1Xor_fu_447_n_64;
  wire grp_ClefiaF1Xor_fu_447_n_65;
  wire grp_ClefiaF1Xor_fu_447_n_66;
  wire grp_ClefiaF1Xor_fu_447_n_75;
  wire grp_ClefiaF1Xor_fu_447_n_76;
  wire grp_ClefiaF1Xor_fu_447_n_77;
  wire grp_ClefiaF1Xor_fu_447_n_78;
  wire grp_ClefiaF1Xor_fu_447_n_79;
  wire grp_ClefiaF1Xor_fu_447_n_80;
  wire grp_ClefiaF1Xor_fu_447_n_81;
  wire grp_ClefiaF1Xor_fu_447_n_82;
  wire grp_ClefiaF1Xor_fu_447_n_91;
  wire grp_ClefiaF1Xor_fu_447_n_92;
  wire grp_ClefiaF1Xor_fu_447_n_93;
  wire grp_ClefiaF1Xor_fu_447_n_94;
  wire grp_ClefiaF1Xor_fu_447_n_95;
  wire grp_ClefiaF1Xor_fu_447_n_96;
  wire grp_ClefiaF1Xor_fu_447_n_97;
  wire grp_ClefiaF1Xor_fu_447_n_98;
  wire [7:0]grp_ClefiaGfn4_1_fu_535_ap_return_0;
  wire grp_ClefiaGfn4_1_fu_535_ap_start_reg;
  wire icmp_ln193_1_fu_851_p2;
  wire icmp_ln193_1_fu_851_p2_carry__0_i_1_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_i_2_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_i_3_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_i_4_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_i_5_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_i_6_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_i_7_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_i_8_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__0_n_1;
  wire icmp_ln193_1_fu_851_p2_carry__0_n_2;
  wire icmp_ln193_1_fu_851_p2_carry__0_n_3;
  wire icmp_ln193_1_fu_851_p2_carry__1_i_1_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_i_2_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_i_3_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_i_4_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_i_5_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_i_6_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_i_7_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_i_8_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__1_n_1;
  wire icmp_ln193_1_fu_851_p2_carry__1_n_2;
  wire icmp_ln193_1_fu_851_p2_carry__1_n_3;
  wire icmp_ln193_1_fu_851_p2_carry__2_i_1_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__2_i_2_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__2_i_3_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__2_i_4_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__2_i_5_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__2_i_6_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__2_i_7_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__2_i_8_n_0;
  wire icmp_ln193_1_fu_851_p2_carry__2_n_1;
  wire icmp_ln193_1_fu_851_p2_carry__2_n_2;
  wire icmp_ln193_1_fu_851_p2_carry__2_n_3;
  wire icmp_ln193_1_fu_851_p2_carry_i_1_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_i_2_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_i_3_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_i_4_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_i_5_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_i_6_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_i_7_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_i_8_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_n_0;
  wire icmp_ln193_1_fu_851_p2_carry_n_1;
  wire icmp_ln193_1_fu_851_p2_carry_n_2;
  wire icmp_ln193_1_fu_851_p2_carry_n_3;
  wire \icmp_ln193_reg_1041[0]_i_1_n_0 ;
  wire \icmp_ln193_reg_1041_reg_n_0_[0] ;
  wire \idx_fu_78[3]_i_4_n_0 ;
  wire [7:3]idx_fu_78_reg;
  wire \idx_fu_78_reg[3]_0 ;
  wire \idx_fu_78_reg[3]_1 ;
  wire \idx_fu_78_reg[3]_2 ;
  wire \idx_fu_78_reg[3]_i_3_n_0 ;
  wire \idx_fu_78_reg[3]_i_3_n_1 ;
  wire \idx_fu_78_reg[3]_i_3_n_2 ;
  wire \idx_fu_78_reg[3]_i_3_n_3 ;
  wire \idx_fu_78_reg[3]_i_3_n_4 ;
  wire \idx_fu_78_reg[3]_i_3_n_5 ;
  wire \idx_fu_78_reg[3]_i_3_n_6 ;
  wire \idx_fu_78_reg[3]_i_3_n_7 ;
  wire \idx_fu_78_reg[7]_i_1_n_7 ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_42;
  wire mem_reg_43;
  wire mem_reg_44;
  wire mem_reg_45;
  wire mem_reg_46;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_100_n_0;
  wire mem_reg_i_40_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_76_n_0;
  wire mem_reg_i_82_n_0;
  wire mem_reg_i_98_n_0;
  wire mem_reg_i_99_n_0;
  wire [7:3]or_ln195_fu_676_p2;
  wire [4:1]p_1_in;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_167__5_n_0;
  wire ram_reg_i_599_n_0;
  wire [7:5]rk_offset;
  wire [3:3]rk_offset_read_reg_749;
  wire [1:0]shl_ln_reg_1065;
  wire [7:0]src_0_read_2_reg_803_pp0_iter1_reg;
  wire [7:0]src_10_read_2_reg_943_pp0_iter1_reg;
  wire [7:0]\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] ;
  wire [7:0]src_11_read_2_reg_937_pp0_iter1_reg;
  wire [7:0]\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] ;
  wire [7:0]src_1_read_2_reg_797_pp0_iter1_reg;
  wire [7:0]src_2_read_2_reg_791_pp0_iter1_reg;
  wire [7:0]src_3_read_2_reg_785_pp0_iter1_reg;
  wire [7:0]src_8_read_2_reg_955_pp0_iter1_reg;
  wire [7:0]\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] ;
  wire [7:0]src_9_read_2_reg_949_pp0_iter1_reg;
  wire [7:0]\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] ;
  wire [3:2]\NLW_add_ln188_1_reg_1275_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln188_1_reg_1275_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln193_1_fu_851_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln193_1_fu_851_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln193_1_fu_851_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln193_1_fu_851_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_idx_fu_78_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_idx_fu_78_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[0]_i_1 
       (.I0(dec51_in_fu_82[0]),
        .O(add_ln188_1_fu_691_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[12]_i_2 
       (.I0(dec51_in_fu_82[12]),
        .O(\add_ln188_1_reg_1275[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[12]_i_3 
       (.I0(dec51_in_fu_82[11]),
        .O(\add_ln188_1_reg_1275[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[12]_i_4 
       (.I0(dec51_in_fu_82[10]),
        .O(\add_ln188_1_reg_1275[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[12]_i_5 
       (.I0(dec51_in_fu_82[9]),
        .O(\add_ln188_1_reg_1275[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[16]_i_2 
       (.I0(dec51_in_fu_82[16]),
        .O(\add_ln188_1_reg_1275[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[16]_i_3 
       (.I0(dec51_in_fu_82[15]),
        .O(\add_ln188_1_reg_1275[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[16]_i_4 
       (.I0(dec51_in_fu_82[14]),
        .O(\add_ln188_1_reg_1275[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[16]_i_5 
       (.I0(dec51_in_fu_82[13]),
        .O(\add_ln188_1_reg_1275[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[20]_i_2 
       (.I0(dec51_in_fu_82[20]),
        .O(\add_ln188_1_reg_1275[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[20]_i_3 
       (.I0(dec51_in_fu_82[19]),
        .O(\add_ln188_1_reg_1275[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[20]_i_4 
       (.I0(dec51_in_fu_82[18]),
        .O(\add_ln188_1_reg_1275[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[20]_i_5 
       (.I0(dec51_in_fu_82[17]),
        .O(\add_ln188_1_reg_1275[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[24]_i_2 
       (.I0(dec51_in_fu_82[24]),
        .O(\add_ln188_1_reg_1275[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[24]_i_3 
       (.I0(dec51_in_fu_82[23]),
        .O(\add_ln188_1_reg_1275[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[24]_i_4 
       (.I0(dec51_in_fu_82[22]),
        .O(\add_ln188_1_reg_1275[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[24]_i_5 
       (.I0(dec51_in_fu_82[21]),
        .O(\add_ln188_1_reg_1275[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[28]_i_2 
       (.I0(dec51_in_fu_82[28]),
        .O(\add_ln188_1_reg_1275[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[28]_i_3 
       (.I0(dec51_in_fu_82[27]),
        .O(\add_ln188_1_reg_1275[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[28]_i_4 
       (.I0(dec51_in_fu_82[26]),
        .O(\add_ln188_1_reg_1275[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[28]_i_5 
       (.I0(dec51_in_fu_82[25]),
        .O(\add_ln188_1_reg_1275[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[31]_i_2 
       (.I0(dec51_in_fu_82[31]),
        .O(\add_ln188_1_reg_1275[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[31]_i_3 
       (.I0(dec51_in_fu_82[30]),
        .O(\add_ln188_1_reg_1275[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[31]_i_4 
       (.I0(dec51_in_fu_82[29]),
        .O(\add_ln188_1_reg_1275[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[4]_i_2 
       (.I0(dec51_in_fu_82[4]),
        .O(\add_ln188_1_reg_1275[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[4]_i_3 
       (.I0(dec51_in_fu_82[3]),
        .O(\add_ln188_1_reg_1275[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[4]_i_4 
       (.I0(dec51_in_fu_82[2]),
        .O(\add_ln188_1_reg_1275[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[4]_i_5 
       (.I0(dec51_in_fu_82[1]),
        .O(\add_ln188_1_reg_1275[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[8]_i_2 
       (.I0(dec51_in_fu_82[8]),
        .O(\add_ln188_1_reg_1275[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[8]_i_3 
       (.I0(dec51_in_fu_82[7]),
        .O(\add_ln188_1_reg_1275[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[8]_i_4 
       (.I0(dec51_in_fu_82[6]),
        .O(\add_ln188_1_reg_1275[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1275[8]_i_5 
       (.I0(dec51_in_fu_82[5]),
        .O(\add_ln188_1_reg_1275[8]_i_5_n_0 ));
  FDRE \add_ln188_1_reg_1275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[0]),
        .Q(add_ln188_1_reg_1275[0]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[10]),
        .Q(add_ln188_1_reg_1275[10]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[11]),
        .Q(add_ln188_1_reg_1275[11]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[12]),
        .Q(add_ln188_1_reg_1275[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1275_reg[12]_i_1 
       (.CI(\add_ln188_1_reg_1275_reg[8]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1275_reg[12]_i_1_n_0 ,\add_ln188_1_reg_1275_reg[12]_i_1_n_1 ,\add_ln188_1_reg_1275_reg[12]_i_1_n_2 ,\add_ln188_1_reg_1275_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_82[12:9]),
        .O(add_ln188_1_fu_691_p2[12:9]),
        .S({\add_ln188_1_reg_1275[12]_i_2_n_0 ,\add_ln188_1_reg_1275[12]_i_3_n_0 ,\add_ln188_1_reg_1275[12]_i_4_n_0 ,\add_ln188_1_reg_1275[12]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1275_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[13]),
        .Q(add_ln188_1_reg_1275[13]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[14]),
        .Q(add_ln188_1_reg_1275[14]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[15]),
        .Q(add_ln188_1_reg_1275[15]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[16]),
        .Q(add_ln188_1_reg_1275[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1275_reg[16]_i_1 
       (.CI(\add_ln188_1_reg_1275_reg[12]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1275_reg[16]_i_1_n_0 ,\add_ln188_1_reg_1275_reg[16]_i_1_n_1 ,\add_ln188_1_reg_1275_reg[16]_i_1_n_2 ,\add_ln188_1_reg_1275_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_82[16:13]),
        .O(add_ln188_1_fu_691_p2[16:13]),
        .S({\add_ln188_1_reg_1275[16]_i_2_n_0 ,\add_ln188_1_reg_1275[16]_i_3_n_0 ,\add_ln188_1_reg_1275[16]_i_4_n_0 ,\add_ln188_1_reg_1275[16]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1275_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[17]),
        .Q(add_ln188_1_reg_1275[17]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[18]),
        .Q(add_ln188_1_reg_1275[18]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[19]),
        .Q(add_ln188_1_reg_1275[19]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[1]),
        .Q(add_ln188_1_reg_1275[1]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[20]),
        .Q(add_ln188_1_reg_1275[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1275_reg[20]_i_1 
       (.CI(\add_ln188_1_reg_1275_reg[16]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1275_reg[20]_i_1_n_0 ,\add_ln188_1_reg_1275_reg[20]_i_1_n_1 ,\add_ln188_1_reg_1275_reg[20]_i_1_n_2 ,\add_ln188_1_reg_1275_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_82[20:17]),
        .O(add_ln188_1_fu_691_p2[20:17]),
        .S({\add_ln188_1_reg_1275[20]_i_2_n_0 ,\add_ln188_1_reg_1275[20]_i_3_n_0 ,\add_ln188_1_reg_1275[20]_i_4_n_0 ,\add_ln188_1_reg_1275[20]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1275_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[21]),
        .Q(add_ln188_1_reg_1275[21]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[22]),
        .Q(add_ln188_1_reg_1275[22]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[23]),
        .Q(add_ln188_1_reg_1275[23]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[24]),
        .Q(add_ln188_1_reg_1275[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1275_reg[24]_i_1 
       (.CI(\add_ln188_1_reg_1275_reg[20]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1275_reg[24]_i_1_n_0 ,\add_ln188_1_reg_1275_reg[24]_i_1_n_1 ,\add_ln188_1_reg_1275_reg[24]_i_1_n_2 ,\add_ln188_1_reg_1275_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_82[24:21]),
        .O(add_ln188_1_fu_691_p2[24:21]),
        .S({\add_ln188_1_reg_1275[24]_i_2_n_0 ,\add_ln188_1_reg_1275[24]_i_3_n_0 ,\add_ln188_1_reg_1275[24]_i_4_n_0 ,\add_ln188_1_reg_1275[24]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1275_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[25]),
        .Q(add_ln188_1_reg_1275[25]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[26]),
        .Q(add_ln188_1_reg_1275[26]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[27]),
        .Q(add_ln188_1_reg_1275[27]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[28]),
        .Q(add_ln188_1_reg_1275[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1275_reg[28]_i_1 
       (.CI(\add_ln188_1_reg_1275_reg[24]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1275_reg[28]_i_1_n_0 ,\add_ln188_1_reg_1275_reg[28]_i_1_n_1 ,\add_ln188_1_reg_1275_reg[28]_i_1_n_2 ,\add_ln188_1_reg_1275_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_82[28:25]),
        .O(add_ln188_1_fu_691_p2[28:25]),
        .S({\add_ln188_1_reg_1275[28]_i_2_n_0 ,\add_ln188_1_reg_1275[28]_i_3_n_0 ,\add_ln188_1_reg_1275[28]_i_4_n_0 ,\add_ln188_1_reg_1275[28]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1275_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[29]),
        .Q(add_ln188_1_reg_1275[29]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[2]),
        .Q(add_ln188_1_reg_1275[2]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[30]),
        .Q(add_ln188_1_reg_1275[30]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[31]),
        .Q(add_ln188_1_reg_1275[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1275_reg[31]_i_1 
       (.CI(\add_ln188_1_reg_1275_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln188_1_reg_1275_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln188_1_reg_1275_reg[31]_i_1_n_2 ,\add_ln188_1_reg_1275_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dec51_in_fu_82[30:29]}),
        .O({\NLW_add_ln188_1_reg_1275_reg[31]_i_1_O_UNCONNECTED [3],add_ln188_1_fu_691_p2[31:29]}),
        .S({1'b0,\add_ln188_1_reg_1275[31]_i_2_n_0 ,\add_ln188_1_reg_1275[31]_i_3_n_0 ,\add_ln188_1_reg_1275[31]_i_4_n_0 }));
  FDRE \add_ln188_1_reg_1275_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[3]),
        .Q(add_ln188_1_reg_1275[3]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[4]),
        .Q(add_ln188_1_reg_1275[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1275_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln188_1_reg_1275_reg[4]_i_1_n_0 ,\add_ln188_1_reg_1275_reg[4]_i_1_n_1 ,\add_ln188_1_reg_1275_reg[4]_i_1_n_2 ,\add_ln188_1_reg_1275_reg[4]_i_1_n_3 }),
        .CYINIT(dec51_in_fu_82[0]),
        .DI(dec51_in_fu_82[4:1]),
        .O(add_ln188_1_fu_691_p2[4:1]),
        .S({\add_ln188_1_reg_1275[4]_i_2_n_0 ,\add_ln188_1_reg_1275[4]_i_3_n_0 ,\add_ln188_1_reg_1275[4]_i_4_n_0 ,\add_ln188_1_reg_1275[4]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1275_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[5]),
        .Q(add_ln188_1_reg_1275[5]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[6]),
        .Q(add_ln188_1_reg_1275[6]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[7]),
        .Q(add_ln188_1_reg_1275[7]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1275_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[8]),
        .Q(add_ln188_1_reg_1275[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1275_reg[8]_i_1 
       (.CI(\add_ln188_1_reg_1275_reg[4]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1275_reg[8]_i_1_n_0 ,\add_ln188_1_reg_1275_reg[8]_i_1_n_1 ,\add_ln188_1_reg_1275_reg[8]_i_1_n_2 ,\add_ln188_1_reg_1275_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec51_in_fu_82[8:5]),
        .O(add_ln188_1_fu_691_p2[8:5]),
        .S({\add_ln188_1_reg_1275[8]_i_2_n_0 ,\add_ln188_1_reg_1275[8]_i_3_n_0 ,\add_ln188_1_reg_1275[8]_i_4_n_0 ,\add_ln188_1_reg_1275[8]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1275_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln188_1_fu_691_p2[9]),
        .Q(add_ln188_1_reg_1275[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I2(ap_CS_fsm_state14),
        .I3(icmp_ln193_1_fu_851_p2),
        .I4(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(ap_NS_fsm_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I2(\idx_fu_78_reg[3]_2 ),
        .I3(\idx_fu_78_reg[3]_0 ),
        .I4(\idx_fu_78_reg[3]_1 ),
        .I5(ap_CS_fsm_state13),
        .O(ap_NS_fsm_0[13]));
  LUT5 #(
    .INIT(32'hFFFF8088)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\ap_return_0_preg[7]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[3]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hBAFFBABA00000000)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(icmp_ln193_1_fu_851_p2),
        .I2(ap_CS_fsm_state14),
        .I3(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(Q[4]),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state14),
        .I2(icmp_ln193_1_fu_851_p2),
        .I3(ap_NS_fsm11_out),
        .O(\ap_CS_fsm[1]_i_1__12_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(fin_12_reg_1203[0]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_0_preg[0]),
        .I4(fout_0_1_reg_417[0]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_ClefiaGfn4_1_fu_535_ap_return_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(fin_12_reg_1203[1]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_0_preg[1]),
        .I4(fout_0_1_reg_417[1]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_ClefiaGfn4_1_fu_535_ap_return_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(fin_12_reg_1203[2]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_0_preg[2]),
        .I4(fout_0_1_reg_417[2]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_ClefiaGfn4_1_fu_535_ap_return_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(fin_12_reg_1203[3]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_0_preg[3]),
        .I4(fout_0_1_reg_417[3]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_ClefiaGfn4_1_fu_535_ap_return_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(fin_12_reg_1203[4]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_0_preg[4]),
        .I4(fout_0_1_reg_417[4]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_ClefiaGfn4_1_fu_535_ap_return_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(fin_12_reg_1203[5]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_0_preg[5]),
        .I4(fout_0_1_reg_417[5]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_ClefiaGfn4_1_fu_535_ap_return_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(fin_12_reg_1203[6]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_0_preg[6]),
        .I4(fout_0_1_reg_417[6]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_ClefiaGfn4_1_fu_535_ap_return_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_0_preg[7]_i_1__0 
       (.I0(fin_12_reg_1203[7]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_0_preg[7]),
        .I4(fout_0_1_reg_417[7]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(grp_ClefiaGfn4_1_fu_535_ap_return_0[7]));
  LUT3 #(
    .INIT(8'hFD)) 
    \ap_return_0_preg[7]_i_2 
       (.I0(ap_CS_fsm_state14),
        .I1(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .I2(icmp_ln193_1_fu_851_p2),
        .O(\ap_return_0_preg[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_return_0_preg[7]_i_3 
       (.I0(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .I1(icmp_ln193_1_fu_851_p2),
        .I2(ap_CS_fsm_state14),
        .O(\ap_return_0_preg[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_0[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_0[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_0[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_0[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_0[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_0[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_0[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_1_fu_535_ap_return_0[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] [0]),
        .Q(ap_return_10_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] [1]),
        .Q(ap_return_10_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] [2]),
        .Q(ap_return_10_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] [3]),
        .Q(ap_return_10_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] [4]),
        .Q(ap_return_10_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] [5]),
        .Q(ap_return_10_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] [6]),
        .Q(ap_return_10_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] [7]),
        .Q(ap_return_10_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] [0]),
        .Q(ap_return_11_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] [1]),
        .Q(ap_return_11_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] [2]),
        .Q(ap_return_11_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] [3]),
        .Q(ap_return_11_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] [4]),
        .Q(ap_return_11_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] [5]),
        .Q(ap_return_11_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] [6]),
        .Q(ap_return_11_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] [7]),
        .Q(ap_return_11_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[7]_0 [0]),
        .Q(ap_return_12_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[7]_0 [1]),
        .Q(ap_return_12_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[7]_0 [2]),
        .Q(ap_return_12_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[7]_0 [3]),
        .Q(ap_return_12_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[7]_0 [4]),
        .Q(ap_return_12_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[7]_0 [5]),
        .Q(ap_return_12_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[7]_0 [6]),
        .Q(ap_return_12_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[7]_0 [7]),
        .Q(ap_return_12_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[7]_0 [0]),
        .Q(ap_return_13_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[7]_0 [1]),
        .Q(ap_return_13_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[7]_0 [2]),
        .Q(ap_return_13_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[7]_0 [3]),
        .Q(ap_return_13_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[7]_0 [4]),
        .Q(ap_return_13_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[7]_0 [5]),
        .Q(ap_return_13_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[7]_0 [6]),
        .Q(ap_return_13_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[7]_0 [7]),
        .Q(ap_return_13_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_0 [0]),
        .Q(ap_return_14_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_0 [1]),
        .Q(ap_return_14_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_0 [2]),
        .Q(ap_return_14_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_0 [3]),
        .Q(ap_return_14_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_0 [4]),
        .Q(ap_return_14_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_0 [5]),
        .Q(ap_return_14_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_0 [6]),
        .Q(ap_return_14_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_0 [7]),
        .Q(ap_return_14_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_15_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_15_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_15_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_15_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_15_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_15_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_15_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_15_preg[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(fin_13_reg_1209[0]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_1_preg[0]),
        .I4(fout_1_1_reg_406[0]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_13_reg_1209_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(fin_13_reg_1209[1]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_1_preg[1]),
        .I4(fout_1_1_reg_406[1]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_13_reg_1209_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(fin_13_reg_1209[2]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_1_preg[2]),
        .I4(fout_1_1_reg_406[2]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_13_reg_1209_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(fin_13_reg_1209[3]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_1_preg[3]),
        .I4(fout_1_1_reg_406[3]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_13_reg_1209_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(fin_13_reg_1209[4]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_1_preg[4]),
        .I4(fout_1_1_reg_406[4]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_13_reg_1209_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(fin_13_reg_1209[5]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_1_preg[5]),
        .I4(fout_1_1_reg_406[5]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_13_reg_1209_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(fin_13_reg_1209[6]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_1_preg[6]),
        .I4(fout_1_1_reg_406[6]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_13_reg_1209_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(fin_13_reg_1209[7]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_1_preg[7]),
        .I4(fout_1_1_reg_406[7]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_13_reg_1209_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_13_reg_1209_reg[7]_0 [0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_13_reg_1209_reg[7]_0 [1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_13_reg_1209_reg[7]_0 [2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_13_reg_1209_reg[7]_0 [3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_13_reg_1209_reg[7]_0 [4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_13_reg_1209_reg[7]_0 [5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_13_reg_1209_reg[7]_0 [6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_13_reg_1209_reg[7]_0 [7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(fin_14_reg_1215[0]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_2_preg[0]),
        .I4(fout_2_1_reg_395[0]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_14_reg_1215_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(fin_14_reg_1215[1]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_2_preg[1]),
        .I4(fout_2_1_reg_395[1]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_14_reg_1215_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(fin_14_reg_1215[2]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_2_preg[2]),
        .I4(fout_2_1_reg_395[2]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_14_reg_1215_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(fin_14_reg_1215[3]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_2_preg[3]),
        .I4(fout_2_1_reg_395[3]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_14_reg_1215_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(fin_14_reg_1215[4]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_2_preg[4]),
        .I4(fout_2_1_reg_395[4]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_14_reg_1215_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(fin_14_reg_1215[5]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_2_preg[5]),
        .I4(fout_2_1_reg_395[5]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_14_reg_1215_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(fin_14_reg_1215[6]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_2_preg[6]),
        .I4(fout_2_1_reg_395[6]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_14_reg_1215_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(fin_14_reg_1215[7]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_2_preg[7]),
        .I4(fout_2_1_reg_395[7]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_14_reg_1215_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_14_reg_1215_reg[7]_0 [0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_14_reg_1215_reg[7]_0 [1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_14_reg_1215_reg[7]_0 [2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_14_reg_1215_reg[7]_0 [3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_14_reg_1215_reg[7]_0 [4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_14_reg_1215_reg[7]_0 [5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_14_reg_1215_reg[7]_0 [6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_14_reg_1215_reg[7]_0 [7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(fin_15_reg_1221[0]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_3_preg[0]),
        .I4(fout_3_1_reg_384[0]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_15_reg_1221_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(fin_15_reg_1221[1]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_3_preg[1]),
        .I4(fout_3_1_reg_384[1]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_15_reg_1221_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(fin_15_reg_1221[2]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_3_preg[2]),
        .I4(fout_3_1_reg_384[2]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_15_reg_1221_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(fin_15_reg_1221[3]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_3_preg[3]),
        .I4(fout_3_1_reg_384[3]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_15_reg_1221_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(fin_15_reg_1221[4]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_3_preg[4]),
        .I4(fout_3_1_reg_384[4]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_15_reg_1221_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(fin_15_reg_1221[5]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_3_preg[5]),
        .I4(fout_3_1_reg_384[5]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_15_reg_1221_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(fin_15_reg_1221[6]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_3_preg[6]),
        .I4(fout_3_1_reg_384[6]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_15_reg_1221_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(fin_15_reg_1221[7]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_3_preg[7]),
        .I4(fout_3_1_reg_384[7]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_15_reg_1221_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_15_reg_1221_reg[7]_0 [0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_15_reg_1221_reg[7]_0 [1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_15_reg_1221_reg[7]_0 [2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_15_reg_1221_reg[7]_0 [3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_15_reg_1221_reg[7]_0 [4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_15_reg_1221_reg[7]_0 [5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_15_reg_1221_reg[7]_0 [6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_15_reg_1221_reg[7]_0 [7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_4_preg[0]_i_1 
       (.I0(fin_0_reg_1227[0]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_4_preg[0]),
        .I4(fout_4_1_reg_373[0]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_0_reg_1227_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_4_preg[1]_i_1 
       (.I0(fin_0_reg_1227[1]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_4_preg[1]),
        .I4(fout_4_1_reg_373[1]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_0_reg_1227_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_4_preg[2]_i_1 
       (.I0(fin_0_reg_1227[2]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_4_preg[2]),
        .I4(fout_4_1_reg_373[2]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_0_reg_1227_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_4_preg[3]_i_1 
       (.I0(fin_0_reg_1227[3]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_4_preg[3]),
        .I4(fout_4_1_reg_373[3]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_0_reg_1227_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_4_preg[4]_i_1 
       (.I0(fin_0_reg_1227[4]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_4_preg[4]),
        .I4(fout_4_1_reg_373[4]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_0_reg_1227_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_4_preg[5]_i_1 
       (.I0(fin_0_reg_1227[5]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_4_preg[5]),
        .I4(fout_4_1_reg_373[5]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_0_reg_1227_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_4_preg[6]_i_1 
       (.I0(fin_0_reg_1227[6]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_4_preg[6]),
        .I4(fout_4_1_reg_373[6]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_0_reg_1227_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_4_preg[7]_i_1 
       (.I0(fin_0_reg_1227[7]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_4_preg[7]),
        .I4(fout_4_1_reg_373[7]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_0_reg_1227_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_0_reg_1227_reg[7]_0 [0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_0_reg_1227_reg[7]_0 [1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_0_reg_1227_reg[7]_0 [2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_0_reg_1227_reg[7]_0 [3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_0_reg_1227_reg[7]_0 [4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_0_reg_1227_reg[7]_0 [5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_0_reg_1227_reg[7]_0 [6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_0_reg_1227_reg[7]_0 [7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_5_preg[0]_i_1 
       (.I0(fin_1_reg_1233[0]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_5_preg[0]),
        .I4(fout_5_1_reg_362[0]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_1_reg_1233_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_5_preg[1]_i_1 
       (.I0(fin_1_reg_1233[1]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_5_preg[1]),
        .I4(fout_5_1_reg_362[1]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_1_reg_1233_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_5_preg[2]_i_1 
       (.I0(fin_1_reg_1233[2]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_5_preg[2]),
        .I4(fout_5_1_reg_362[2]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_1_reg_1233_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_5_preg[3]_i_1 
       (.I0(fin_1_reg_1233[3]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_5_preg[3]),
        .I4(fout_5_1_reg_362[3]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_1_reg_1233_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_5_preg[4]_i_1 
       (.I0(fin_1_reg_1233[4]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_5_preg[4]),
        .I4(fout_5_1_reg_362[4]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_1_reg_1233_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_5_preg[5]_i_1 
       (.I0(fin_1_reg_1233[5]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_5_preg[5]),
        .I4(fout_5_1_reg_362[5]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_1_reg_1233_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_5_preg[6]_i_1 
       (.I0(fin_1_reg_1233[6]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_5_preg[6]),
        .I4(fout_5_1_reg_362[6]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_1_reg_1233_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_5_preg[7]_i_1 
       (.I0(fin_1_reg_1233[7]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_5_preg[7]),
        .I4(fout_5_1_reg_362[7]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_1_reg_1233_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_1_reg_1233_reg[7]_0 [0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_1_reg_1233_reg[7]_0 [1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_1_reg_1233_reg[7]_0 [2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_1_reg_1233_reg[7]_0 [3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_1_reg_1233_reg[7]_0 [4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_1_reg_1233_reg[7]_0 [5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_1_reg_1233_reg[7]_0 [6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_1_reg_1233_reg[7]_0 [7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_6_preg[0]_i_1 
       (.I0(fin_2_reg_1239[0]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_6_preg[0]),
        .I4(fout_6_1_reg_351[0]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_2_reg_1239_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_6_preg[1]_i_1 
       (.I0(fin_2_reg_1239[1]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_6_preg[1]),
        .I4(fout_6_1_reg_351[1]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_2_reg_1239_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_6_preg[2]_i_1 
       (.I0(fin_2_reg_1239[2]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_6_preg[2]),
        .I4(fout_6_1_reg_351[2]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_2_reg_1239_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_6_preg[3]_i_1 
       (.I0(fin_2_reg_1239[3]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_6_preg[3]),
        .I4(fout_6_1_reg_351[3]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_2_reg_1239_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_6_preg[4]_i_1 
       (.I0(fin_2_reg_1239[4]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_6_preg[4]),
        .I4(fout_6_1_reg_351[4]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_2_reg_1239_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_6_preg[5]_i_1 
       (.I0(fin_2_reg_1239[5]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_6_preg[5]),
        .I4(fout_6_1_reg_351[5]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_2_reg_1239_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_6_preg[6]_i_1 
       (.I0(fin_2_reg_1239[6]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_6_preg[6]),
        .I4(fout_6_1_reg_351[6]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_2_reg_1239_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_6_preg[7]_i_1 
       (.I0(fin_2_reg_1239[7]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_6_preg[7]),
        .I4(fout_6_1_reg_351[7]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_2_reg_1239_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_2_reg_1239_reg[7]_0 [0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_2_reg_1239_reg[7]_0 [1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_2_reg_1239_reg[7]_0 [2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_2_reg_1239_reg[7]_0 [3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_2_reg_1239_reg[7]_0 [4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_2_reg_1239_reg[7]_0 [5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_2_reg_1239_reg[7]_0 [6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_2_reg_1239_reg[7]_0 [7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_7_preg[0]_i_1 
       (.I0(fin_3_reg_1245[0]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_7_preg[0]),
        .I4(fout_7_1_reg_340[0]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_3_reg_1245_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_7_preg[1]_i_1 
       (.I0(fin_3_reg_1245[1]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_7_preg[1]),
        .I4(fout_7_1_reg_340[1]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_3_reg_1245_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_7_preg[2]_i_1 
       (.I0(fin_3_reg_1245[2]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_7_preg[2]),
        .I4(fout_7_1_reg_340[2]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_3_reg_1245_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_7_preg[3]_i_1 
       (.I0(fin_3_reg_1245[3]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_7_preg[3]),
        .I4(fout_7_1_reg_340[3]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_3_reg_1245_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_7_preg[4]_i_1 
       (.I0(fin_3_reg_1245[4]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_7_preg[4]),
        .I4(fout_7_1_reg_340[4]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_3_reg_1245_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_7_preg[5]_i_1 
       (.I0(fin_3_reg_1245[5]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_7_preg[5]),
        .I4(fout_7_1_reg_340[5]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_3_reg_1245_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_7_preg[6]_i_1 
       (.I0(fin_3_reg_1245[6]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_7_preg[6]),
        .I4(fout_7_1_reg_340[6]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_3_reg_1245_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ap_return_7_preg[7]_i_1 
       (.I0(fin_3_reg_1245[7]),
        .I1(\ap_return_0_preg[7]_i_2_n_0 ),
        .I2(\ap_return_0_preg[7]_i_3_n_0 ),
        .I3(ap_return_7_preg[7]),
        .I4(fout_7_1_reg_340[7]),
        .I5(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\fin_3_reg_1245_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_3_reg_1245_reg[7]_0 [0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_3_reg_1245_reg[7]_0 [1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_3_reg_1245_reg[7]_0 [2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_3_reg_1245_reg[7]_0 [3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_3_reg_1245_reg[7]_0 [4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_3_reg_1245_reg[7]_0 [5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_3_reg_1245_reg[7]_0 [6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fin_3_reg_1245_reg[7]_0 [7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] [0]),
        .Q(ap_return_8_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] [1]),
        .Q(ap_return_8_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] [2]),
        .Q(ap_return_8_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] [3]),
        .Q(ap_return_8_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] [4]),
        .Q(ap_return_8_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] [5]),
        .Q(ap_return_8_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] [6]),
        .Q(ap_return_8_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] [7]),
        .Q(ap_return_8_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] [0]),
        .Q(ap_return_9_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] [1]),
        .Q(ap_return_9_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] [2]),
        .Q(ap_return_9_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] [3]),
        .Q(ap_return_9_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] [4]),
        .Q(ap_return_9_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] [5]),
        .Q(ap_return_9_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] [6]),
        .Q(ap_return_9_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] [7]),
        .Q(ap_return_9_preg[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hACCCACCCACCCECCC)) 
    \dec51_in_fu_82[1]_i_1 
       (.I0(\idx_fu_78_reg[3]_1 ),
        .I1(add_ln188_1_reg_1275[1]),
        .I2(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\idx_fu_78_reg[3]_2 ),
        .I5(\idx_fu_78_reg[3]_0 ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hF780F780F780FF80)) 
    \dec51_in_fu_82[2]_i_1 
       (.I0(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\idx_fu_78_reg[3]_0 ),
        .I3(add_ln188_1_reg_1275[2]),
        .I4(\idx_fu_78_reg[3]_1 ),
        .I5(\idx_fu_78_reg[3]_2 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'h0000AAEA)) 
    \dec51_in_fu_82[31]_i_1 
       (.I0(ap_NS_fsm11_out),
        .I1(icmp_ln193_1_fu_851_p2),
        .I2(ap_CS_fsm_state14),
        .I3(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .I4(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .O(\dec51_in_fu_82[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF780F780F780FF80)) 
    \dec51_in_fu_82[3]_i_1 
       (.I0(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\idx_fu_78_reg[3]_2 ),
        .I3(add_ln188_1_reg_1275[3]),
        .I4(\idx_fu_78_reg[3]_1 ),
        .I5(\idx_fu_78_reg[3]_0 ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hACCCACCCACCCECCC)) 
    \dec51_in_fu_82[4]_i_1 
       (.I0(\idx_fu_78_reg[3]_1 ),
        .I1(add_ln188_1_reg_1275[4]),
        .I2(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\idx_fu_78_reg[3]_2 ),
        .I5(\idx_fu_78_reg[3]_0 ),
        .O(p_1_in[4]));
  FDRE \dec51_in_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[0]),
        .Q(dec51_in_fu_82[0]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[10]),
        .Q(dec51_in_fu_82[10]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[11]),
        .Q(dec51_in_fu_82[11]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[12]),
        .Q(dec51_in_fu_82[12]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[13]),
        .Q(dec51_in_fu_82[13]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[14]),
        .Q(dec51_in_fu_82[14]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[15]),
        .Q(dec51_in_fu_82[15]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[16]),
        .Q(dec51_in_fu_82[16]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[17]),
        .Q(dec51_in_fu_82[17]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[18]),
        .Q(dec51_in_fu_82[18]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[19]),
        .Q(dec51_in_fu_82[19]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(p_1_in[1]),
        .Q(dec51_in_fu_82[1]),
        .R(1'b0));
  FDRE \dec51_in_fu_82_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[20]),
        .Q(dec51_in_fu_82[20]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[21]),
        .Q(dec51_in_fu_82[21]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[22]),
        .Q(dec51_in_fu_82[22]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[23]),
        .Q(dec51_in_fu_82[23]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[24]),
        .Q(dec51_in_fu_82[24]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[25]),
        .Q(dec51_in_fu_82[25]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[26]),
        .Q(dec51_in_fu_82[26]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[27]),
        .Q(dec51_in_fu_82[27]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[28]),
        .Q(dec51_in_fu_82[28]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[29]),
        .Q(dec51_in_fu_82[29]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(p_1_in[2]),
        .Q(dec51_in_fu_82[2]),
        .R(1'b0));
  FDRE \dec51_in_fu_82_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[30]),
        .Q(dec51_in_fu_82[30]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[31]),
        .Q(dec51_in_fu_82[31]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(p_1_in[3]),
        .Q(dec51_in_fu_82[3]),
        .R(1'b0));
  FDRE \dec51_in_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(p_1_in[4]),
        .Q(dec51_in_fu_82[4]),
        .R(1'b0));
  FDRE \dec51_in_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[5]),
        .Q(dec51_in_fu_82[5]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[6]),
        .Q(dec51_in_fu_82[6]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[7]),
        .Q(dec51_in_fu_82[7]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[8]),
        .Q(dec51_in_fu_82[8]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  FDRE \dec51_in_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[1]_i_1__12_n_0 ),
        .D(add_ln188_1_reg_1275[9]),
        .Q(dec51_in_fu_82[9]),
        .R(\dec51_in_fu_82[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_0_0_fu_86[0]_i_1 
       (.I0(fin_0_reg_1227[0]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_0_0_fu_86_reg[7]_0 [0]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_0_0_fu_86[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_0_0_fu_86[1]_i_1 
       (.I0(fin_0_reg_1227[1]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_0_0_fu_86_reg[7]_0 [1]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_0_0_fu_86[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_0_0_fu_86[2]_i_1 
       (.I0(fin_0_reg_1227[2]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_0_0_fu_86_reg[7]_0 [2]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_0_0_fu_86[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_0_0_fu_86[3]_i_1 
       (.I0(fin_0_reg_1227[3]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_0_0_fu_86_reg[7]_0 [3]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_0_0_fu_86[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_0_0_fu_86[4]_i_1 
       (.I0(fin_0_reg_1227[4]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_0_0_fu_86_reg[7]_0 [4]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_0_0_fu_86[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_0_0_fu_86[5]_i_1 
       (.I0(fin_0_reg_1227[5]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_0_0_fu_86_reg[7]_0 [5]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_0_0_fu_86[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_0_0_fu_86[6]_i_1 
       (.I0(fin_0_reg_1227[6]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_0_0_fu_86_reg[7]_0 [6]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_0_0_fu_86[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \fin_0_0_fu_86[7]_i_1 
       (.I0(\fin_0_0_fu_86[7]_i_3_n_0 ),
        .I1(dec51_in_fu_820),
        .I2(\fin_0_0_fu_86[7]_i_4_n_0 ),
        .I3(ap_NS_fsm11_out),
        .I4(\fin_0_0_fu_86[7]_i_5_n_0 ),
        .I5(\fin_0_0_fu_86[7]_i_6_n_0 ),
        .O(fin_9_0_fu_122));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \fin_0_0_fu_86[7]_i_10 
       (.I0(add_ln188_1_reg_1275[21]),
        .I1(add_ln188_1_reg_1275[20]),
        .I2(add_ln188_1_reg_1275[19]),
        .I3(add_ln188_1_reg_1275[18]),
        .I4(dec51_in_fu_820),
        .I5(\fin_0_0_fu_86[7]_i_13_n_0 ),
        .O(\fin_0_0_fu_86[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_86[7]_i_11 
       (.I0(add_ln188_1_reg_1275[2]),
        .I1(add_ln188_1_reg_1275[3]),
        .O(\fin_0_0_fu_86[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_86[7]_i_12 
       (.I0(add_ln188_1_reg_1275[22]),
        .I1(add_ln188_1_reg_1275[23]),
        .O(\fin_0_0_fu_86[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_86[7]_i_13 
       (.I0(add_ln188_1_reg_1275[12]),
        .I1(add_ln188_1_reg_1275[13]),
        .O(\fin_0_0_fu_86[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_0_0_fu_86[7]_i_2 
       (.I0(fin_0_reg_1227[7]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_0_0_fu_86_reg[7]_0 [7]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_0_0_fu_86[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \fin_0_0_fu_86[7]_i_3 
       (.I0(\fin_0_0_fu_86[7]_i_8_n_0 ),
        .I1(add_ln188_1_reg_1275[7]),
        .I2(add_ln188_1_reg_1275[6]),
        .I3(dec51_in_fu_820),
        .I4(add_ln188_1_reg_1275[5]),
        .I5(add_ln188_1_reg_1275[4]),
        .O(\fin_0_0_fu_86[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fin_0_0_fu_86[7]_i_4 
       (.I0(add_ln188_1_reg_1275[0]),
        .I1(add_ln188_1_reg_1275[1]),
        .O(\fin_0_0_fu_86[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \fin_0_0_fu_86[7]_i_5 
       (.I0(\fin_0_0_fu_86[7]_i_9_n_0 ),
        .I1(add_ln188_1_reg_1275[27]),
        .I2(add_ln188_1_reg_1275[26]),
        .I3(dec51_in_fu_820),
        .I4(add_ln188_1_reg_1275[25]),
        .I5(add_ln188_1_reg_1275[24]),
        .O(\fin_0_0_fu_86[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \fin_0_0_fu_86[7]_i_6 
       (.I0(\fin_0_0_fu_86[7]_i_10_n_0 ),
        .I1(add_ln188_1_reg_1275[17]),
        .I2(add_ln188_1_reg_1275[16]),
        .I3(dec51_in_fu_820),
        .I4(add_ln188_1_reg_1275[15]),
        .I5(add_ln188_1_reg_1275[14]),
        .O(\fin_0_0_fu_86[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    \fin_0_0_fu_86[7]_i_7 
       (.I0(\idx_fu_78_reg[3]_1 ),
        .I1(\idx_fu_78_reg[3]_0 ),
        .I2(\idx_fu_78_reg[3]_2 ),
        .I3(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\fin_0_0_fu_86[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \fin_0_0_fu_86[7]_i_8 
       (.I0(add_ln188_1_reg_1275[11]),
        .I1(add_ln188_1_reg_1275[10]),
        .I2(add_ln188_1_reg_1275[9]),
        .I3(add_ln188_1_reg_1275[8]),
        .I4(dec51_in_fu_820),
        .I5(\fin_0_0_fu_86[7]_i_11_n_0 ),
        .O(\fin_0_0_fu_86[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \fin_0_0_fu_86[7]_i_9 
       (.I0(add_ln188_1_reg_1275[31]),
        .I1(add_ln188_1_reg_1275[30]),
        .I2(add_ln188_1_reg_1275[29]),
        .I3(add_ln188_1_reg_1275[28]),
        .I4(dec51_in_fu_820),
        .I5(\fin_0_0_fu_86[7]_i_12_n_0 ),
        .O(\fin_0_0_fu_86[7]_i_9_n_0 ));
  FDRE \fin_0_0_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_0_0_fu_86[0]_i_1_n_0 ),
        .Q(fin_0_0_fu_86[0]),
        .R(1'b0));
  FDRE \fin_0_0_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_0_0_fu_86[1]_i_1_n_0 ),
        .Q(fin_0_0_fu_86[1]),
        .R(1'b0));
  FDRE \fin_0_0_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_0_0_fu_86[2]_i_1_n_0 ),
        .Q(fin_0_0_fu_86[2]),
        .R(1'b0));
  FDRE \fin_0_0_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_0_0_fu_86[3]_i_1_n_0 ),
        .Q(fin_0_0_fu_86[3]),
        .R(1'b0));
  FDRE \fin_0_0_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_0_0_fu_86[4]_i_1_n_0 ),
        .Q(fin_0_0_fu_86[4]),
        .R(1'b0));
  FDRE \fin_0_0_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_0_0_fu_86[5]_i_1_n_0 ),
        .Q(fin_0_0_fu_86[5]),
        .R(1'b0));
  FDRE \fin_0_0_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_0_0_fu_86[6]_i_1_n_0 ),
        .Q(fin_0_0_fu_86[6]),
        .R(1'b0));
  FDRE \fin_0_0_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_0_0_fu_86[7]_i_2_n_0 ),
        .Q(fin_0_0_fu_86[7]),
        .R(1'b0));
  FDRE \fin_0_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_4[0]),
        .Q(fin_0_reg_1227[0]),
        .R(1'b0));
  FDRE \fin_0_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_4[1]),
        .Q(fin_0_reg_1227[1]),
        .R(1'b0));
  FDRE \fin_0_reg_1227_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_4[2]),
        .Q(fin_0_reg_1227[2]),
        .R(1'b0));
  FDRE \fin_0_reg_1227_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_4[3]),
        .Q(fin_0_reg_1227[3]),
        .R(1'b0));
  FDRE \fin_0_reg_1227_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_4[4]),
        .Q(fin_0_reg_1227[4]),
        .R(1'b0));
  FDRE \fin_0_reg_1227_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_4[5]),
        .Q(fin_0_reg_1227[5]),
        .R(1'b0));
  FDRE \fin_0_reg_1227_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_4[6]),
        .Q(fin_0_reg_1227[6]),
        .R(1'b0));
  FDRE \fin_0_reg_1227_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_4[7]),
        .Q(fin_0_reg_1227[7]),
        .R(1'b0));
  FDRE \fin_10_0_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_66),
        .Q(fin_10_0_fu_126[0]),
        .R(1'b0));
  FDRE \fin_10_0_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_65),
        .Q(fin_10_0_fu_126[1]),
        .R(1'b0));
  FDRE \fin_10_0_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_64),
        .Q(fin_10_0_fu_126[2]),
        .R(1'b0));
  FDRE \fin_10_0_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_63),
        .Q(fin_10_0_fu_126[3]),
        .R(1'b0));
  FDRE \fin_10_0_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_62),
        .Q(fin_10_0_fu_126[4]),
        .R(1'b0));
  FDRE \fin_10_0_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_61),
        .Q(fin_10_0_fu_126[5]),
        .R(1'b0));
  FDRE \fin_10_0_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_60),
        .Q(fin_10_0_fu_126[6]),
        .R(1'b0));
  FDRE \fin_10_0_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_59),
        .Q(fin_10_0_fu_126[7]),
        .R(1'b0));
  FDRE \fin_11_0_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_34),
        .Q(fin_11_0_fu_130[0]),
        .R(1'b0));
  FDRE \fin_11_0_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_33),
        .Q(fin_11_0_fu_130[1]),
        .R(1'b0));
  FDRE \fin_11_0_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_32),
        .Q(fin_11_0_fu_130[2]),
        .R(1'b0));
  FDRE \fin_11_0_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_31),
        .Q(fin_11_0_fu_130[3]),
        .R(1'b0));
  FDRE \fin_11_0_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_30),
        .Q(fin_11_0_fu_130[4]),
        .R(1'b0));
  FDRE \fin_11_0_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_29),
        .Q(fin_11_0_fu_130[5]),
        .R(1'b0));
  FDRE \fin_11_0_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_28),
        .Q(fin_11_0_fu_130[6]),
        .R(1'b0));
  FDRE \fin_11_0_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_27),
        .Q(fin_11_0_fu_130[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_12_0_fu_134[0]_i_1 
       (.I0(fin_12_reg_1203[0]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_12_0_fu_134_reg[7]_0 [0]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_12_0_fu_134[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_12_0_fu_134[1]_i_1 
       (.I0(fin_12_reg_1203[1]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_12_0_fu_134_reg[7]_0 [1]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_12_0_fu_134[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_12_0_fu_134[2]_i_1 
       (.I0(fin_12_reg_1203[2]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_12_0_fu_134_reg[7]_0 [2]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_12_0_fu_134[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_12_0_fu_134[3]_i_1 
       (.I0(fin_12_reg_1203[3]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_12_0_fu_134_reg[7]_0 [3]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_12_0_fu_134[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_12_0_fu_134[4]_i_1 
       (.I0(fin_12_reg_1203[4]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_12_0_fu_134_reg[7]_0 [4]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_12_0_fu_134[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_12_0_fu_134[5]_i_1 
       (.I0(fin_12_reg_1203[5]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_12_0_fu_134_reg[7]_0 [5]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_12_0_fu_134[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_12_0_fu_134[6]_i_1 
       (.I0(fin_12_reg_1203[6]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_12_0_fu_134_reg[7]_0 [6]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_12_0_fu_134[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_12_0_fu_134[7]_i_1 
       (.I0(fin_12_reg_1203[7]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_12_0_fu_134_reg[7]_0 [7]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_12_0_fu_134[7]_i_1_n_0 ));
  FDRE \fin_12_0_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_12_0_fu_134[0]_i_1_n_0 ),
        .Q(fin_12_0_fu_134[0]),
        .R(1'b0));
  FDRE \fin_12_0_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_12_0_fu_134[1]_i_1_n_0 ),
        .Q(fin_12_0_fu_134[1]),
        .R(1'b0));
  FDRE \fin_12_0_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_12_0_fu_134[2]_i_1_n_0 ),
        .Q(fin_12_0_fu_134[2]),
        .R(1'b0));
  FDRE \fin_12_0_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_12_0_fu_134[3]_i_1_n_0 ),
        .Q(fin_12_0_fu_134[3]),
        .R(1'b0));
  FDRE \fin_12_0_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_12_0_fu_134[4]_i_1_n_0 ),
        .Q(fin_12_0_fu_134[4]),
        .R(1'b0));
  FDRE \fin_12_0_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_12_0_fu_134[5]_i_1_n_0 ),
        .Q(fin_12_0_fu_134[5]),
        .R(1'b0));
  FDRE \fin_12_0_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_12_0_fu_134[6]_i_1_n_0 ),
        .Q(fin_12_0_fu_134[6]),
        .R(1'b0));
  FDRE \fin_12_0_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_12_0_fu_134[7]_i_1_n_0 ),
        .Q(fin_12_0_fu_134[7]),
        .R(1'b0));
  FDRE \fin_12_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[0]),
        .Q(fin_12_reg_1203[0]),
        .R(1'b0));
  FDRE \fin_12_reg_1203_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[1]),
        .Q(fin_12_reg_1203[1]),
        .R(1'b0));
  FDRE \fin_12_reg_1203_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[2]),
        .Q(fin_12_reg_1203[2]),
        .R(1'b0));
  FDRE \fin_12_reg_1203_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[3]),
        .Q(fin_12_reg_1203[3]),
        .R(1'b0));
  FDRE \fin_12_reg_1203_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[4]),
        .Q(fin_12_reg_1203[4]),
        .R(1'b0));
  FDRE \fin_12_reg_1203_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[5]),
        .Q(fin_12_reg_1203[5]),
        .R(1'b0));
  FDRE \fin_12_reg_1203_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[6]),
        .Q(fin_12_reg_1203[6]),
        .R(1'b0));
  FDRE \fin_12_reg_1203_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_0_read_2_reg_803_pp0_iter1_reg[7]),
        .Q(fin_12_reg_1203[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_13_0_fu_138[0]_i_1 
       (.I0(fin_13_reg_1209[0]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_13_0_fu_138_reg[7]_0 [0]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_13_0_fu_138[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_13_0_fu_138[1]_i_1 
       (.I0(fin_13_reg_1209[1]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_13_0_fu_138_reg[7]_0 [1]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_13_0_fu_138[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_13_0_fu_138[2]_i_1 
       (.I0(fin_13_reg_1209[2]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_13_0_fu_138_reg[7]_0 [2]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_13_0_fu_138[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_13_0_fu_138[3]_i_1 
       (.I0(fin_13_reg_1209[3]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_13_0_fu_138_reg[7]_0 [3]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_13_0_fu_138[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_13_0_fu_138[4]_i_1 
       (.I0(fin_13_reg_1209[4]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_13_0_fu_138_reg[7]_0 [4]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_13_0_fu_138[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_13_0_fu_138[5]_i_1 
       (.I0(fin_13_reg_1209[5]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_13_0_fu_138_reg[7]_0 [5]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_13_0_fu_138[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_13_0_fu_138[6]_i_1 
       (.I0(fin_13_reg_1209[6]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_13_0_fu_138_reg[7]_0 [6]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_13_0_fu_138[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_13_0_fu_138[7]_i_1 
       (.I0(fin_13_reg_1209[7]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_13_0_fu_138_reg[7]_0 [7]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_13_0_fu_138[7]_i_1_n_0 ));
  FDRE \fin_13_0_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_13_0_fu_138[0]_i_1_n_0 ),
        .Q(fin_13_0_fu_138[0]),
        .R(1'b0));
  FDRE \fin_13_0_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_13_0_fu_138[1]_i_1_n_0 ),
        .Q(fin_13_0_fu_138[1]),
        .R(1'b0));
  FDRE \fin_13_0_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_13_0_fu_138[2]_i_1_n_0 ),
        .Q(fin_13_0_fu_138[2]),
        .R(1'b0));
  FDRE \fin_13_0_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_13_0_fu_138[3]_i_1_n_0 ),
        .Q(fin_13_0_fu_138[3]),
        .R(1'b0));
  FDRE \fin_13_0_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_13_0_fu_138[4]_i_1_n_0 ),
        .Q(fin_13_0_fu_138[4]),
        .R(1'b0));
  FDRE \fin_13_0_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_13_0_fu_138[5]_i_1_n_0 ),
        .Q(fin_13_0_fu_138[5]),
        .R(1'b0));
  FDRE \fin_13_0_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_13_0_fu_138[6]_i_1_n_0 ),
        .Q(fin_13_0_fu_138[6]),
        .R(1'b0));
  FDRE \fin_13_0_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_13_0_fu_138[7]_i_1_n_0 ),
        .Q(fin_13_0_fu_138[7]),
        .R(1'b0));
  FDRE \fin_13_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[0]),
        .Q(fin_13_reg_1209[0]),
        .R(1'b0));
  FDRE \fin_13_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[1]),
        .Q(fin_13_reg_1209[1]),
        .R(1'b0));
  FDRE \fin_13_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[2]),
        .Q(fin_13_reg_1209[2]),
        .R(1'b0));
  FDRE \fin_13_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[3]),
        .Q(fin_13_reg_1209[3]),
        .R(1'b0));
  FDRE \fin_13_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[4]),
        .Q(fin_13_reg_1209[4]),
        .R(1'b0));
  FDRE \fin_13_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[5]),
        .Q(fin_13_reg_1209[5]),
        .R(1'b0));
  FDRE \fin_13_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[6]),
        .Q(fin_13_reg_1209[6]),
        .R(1'b0));
  FDRE \fin_13_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_1_read_2_reg_797_pp0_iter1_reg[7]),
        .Q(fin_13_reg_1209[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_14_0_fu_142[0]_i_1 
       (.I0(fin_14_reg_1215[0]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_14_0_fu_142_reg[7]_0 [0]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_14_0_fu_142[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_14_0_fu_142[1]_i_1 
       (.I0(fin_14_reg_1215[1]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_14_0_fu_142_reg[7]_0 [1]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_14_0_fu_142[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_14_0_fu_142[2]_i_1 
       (.I0(fin_14_reg_1215[2]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_14_0_fu_142_reg[7]_0 [2]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_14_0_fu_142[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_14_0_fu_142[3]_i_1 
       (.I0(fin_14_reg_1215[3]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_14_0_fu_142_reg[7]_0 [3]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_14_0_fu_142[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_14_0_fu_142[4]_i_1 
       (.I0(fin_14_reg_1215[4]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_14_0_fu_142_reg[7]_0 [4]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_14_0_fu_142[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_14_0_fu_142[5]_i_1 
       (.I0(fin_14_reg_1215[5]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_14_0_fu_142_reg[7]_0 [5]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_14_0_fu_142[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_14_0_fu_142[6]_i_1 
       (.I0(fin_14_reg_1215[6]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_14_0_fu_142_reg[7]_0 [6]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_14_0_fu_142[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_14_0_fu_142[7]_i_1 
       (.I0(fin_14_reg_1215[7]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_14_0_fu_142_reg[7]_0 [7]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_14_0_fu_142[7]_i_1_n_0 ));
  FDRE \fin_14_0_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_14_0_fu_142[0]_i_1_n_0 ),
        .Q(fin_14_0_fu_142[0]),
        .R(1'b0));
  FDRE \fin_14_0_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_14_0_fu_142[1]_i_1_n_0 ),
        .Q(fin_14_0_fu_142[1]),
        .R(1'b0));
  FDRE \fin_14_0_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_14_0_fu_142[2]_i_1_n_0 ),
        .Q(fin_14_0_fu_142[2]),
        .R(1'b0));
  FDRE \fin_14_0_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_14_0_fu_142[3]_i_1_n_0 ),
        .Q(fin_14_0_fu_142[3]),
        .R(1'b0));
  FDRE \fin_14_0_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_14_0_fu_142[4]_i_1_n_0 ),
        .Q(fin_14_0_fu_142[4]),
        .R(1'b0));
  FDRE \fin_14_0_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_14_0_fu_142[5]_i_1_n_0 ),
        .Q(fin_14_0_fu_142[5]),
        .R(1'b0));
  FDRE \fin_14_0_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_14_0_fu_142[6]_i_1_n_0 ),
        .Q(fin_14_0_fu_142[6]),
        .R(1'b0));
  FDRE \fin_14_0_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_14_0_fu_142[7]_i_1_n_0 ),
        .Q(fin_14_0_fu_142[7]),
        .R(1'b0));
  FDRE \fin_14_reg_1215_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[0]),
        .Q(fin_14_reg_1215[0]),
        .R(1'b0));
  FDRE \fin_14_reg_1215_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[1]),
        .Q(fin_14_reg_1215[1]),
        .R(1'b0));
  FDRE \fin_14_reg_1215_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[2]),
        .Q(fin_14_reg_1215[2]),
        .R(1'b0));
  FDRE \fin_14_reg_1215_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[3]),
        .Q(fin_14_reg_1215[3]),
        .R(1'b0));
  FDRE \fin_14_reg_1215_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[4]),
        .Q(fin_14_reg_1215[4]),
        .R(1'b0));
  FDRE \fin_14_reg_1215_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[5]),
        .Q(fin_14_reg_1215[5]),
        .R(1'b0));
  FDRE \fin_14_reg_1215_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[6]),
        .Q(fin_14_reg_1215[6]),
        .R(1'b0));
  FDRE \fin_14_reg_1215_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_2_read_2_reg_791_pp0_iter1_reg[7]),
        .Q(fin_14_reg_1215[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_15_0_fu_146[0]_i_1 
       (.I0(fin_15_reg_1221[0]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_15_0_fu_146_reg[7]_0 [0]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_15_0_fu_146[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_15_0_fu_146[1]_i_1 
       (.I0(fin_15_reg_1221[1]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_15_0_fu_146_reg[7]_0 [1]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_15_0_fu_146[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_15_0_fu_146[2]_i_1 
       (.I0(fin_15_reg_1221[2]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_15_0_fu_146_reg[7]_0 [2]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_15_0_fu_146[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_15_0_fu_146[3]_i_1 
       (.I0(fin_15_reg_1221[3]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_15_0_fu_146_reg[7]_0 [3]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_15_0_fu_146[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_15_0_fu_146[4]_i_1 
       (.I0(fin_15_reg_1221[4]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_15_0_fu_146_reg[7]_0 [4]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_15_0_fu_146[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_15_0_fu_146[5]_i_1 
       (.I0(fin_15_reg_1221[5]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_15_0_fu_146_reg[7]_0 [5]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_15_0_fu_146[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_15_0_fu_146[6]_i_1 
       (.I0(fin_15_reg_1221[6]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_15_0_fu_146_reg[7]_0 [6]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_15_0_fu_146[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_15_0_fu_146[7]_i_1 
       (.I0(fin_15_reg_1221[7]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_15_0_fu_146_reg[7]_0 [7]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_15_0_fu_146[7]_i_1_n_0 ));
  FDRE \fin_15_0_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_15_0_fu_146[0]_i_1_n_0 ),
        .Q(fin_15_0_fu_146[0]),
        .R(1'b0));
  FDRE \fin_15_0_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_15_0_fu_146[1]_i_1_n_0 ),
        .Q(fin_15_0_fu_146[1]),
        .R(1'b0));
  FDRE \fin_15_0_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_15_0_fu_146[2]_i_1_n_0 ),
        .Q(fin_15_0_fu_146[2]),
        .R(1'b0));
  FDRE \fin_15_0_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_15_0_fu_146[3]_i_1_n_0 ),
        .Q(fin_15_0_fu_146[3]),
        .R(1'b0));
  FDRE \fin_15_0_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_15_0_fu_146[4]_i_1_n_0 ),
        .Q(fin_15_0_fu_146[4]),
        .R(1'b0));
  FDRE \fin_15_0_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_15_0_fu_146[5]_i_1_n_0 ),
        .Q(fin_15_0_fu_146[5]),
        .R(1'b0));
  FDRE \fin_15_0_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_15_0_fu_146[6]_i_1_n_0 ),
        .Q(fin_15_0_fu_146[6]),
        .R(1'b0));
  FDRE \fin_15_0_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_15_0_fu_146[7]_i_1_n_0 ),
        .Q(fin_15_0_fu_146[7]),
        .R(1'b0));
  FDRE \fin_15_reg_1221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[0]),
        .Q(fin_15_reg_1221[0]),
        .R(1'b0));
  FDRE \fin_15_reg_1221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[1]),
        .Q(fin_15_reg_1221[1]),
        .R(1'b0));
  FDRE \fin_15_reg_1221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[2]),
        .Q(fin_15_reg_1221[2]),
        .R(1'b0));
  FDRE \fin_15_reg_1221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[3]),
        .Q(fin_15_reg_1221[3]),
        .R(1'b0));
  FDRE \fin_15_reg_1221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[4]),
        .Q(fin_15_reg_1221[4]),
        .R(1'b0));
  FDRE \fin_15_reg_1221_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[5]),
        .Q(fin_15_reg_1221[5]),
        .R(1'b0));
  FDRE \fin_15_reg_1221_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[6]),
        .Q(fin_15_reg_1221[6]),
        .R(1'b0));
  FDRE \fin_15_reg_1221_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(src_3_read_2_reg_785_pp0_iter1_reg[7]),
        .Q(fin_15_reg_1221[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_1_0_fu_90[0]_i_1 
       (.I0(fin_1_reg_1233[0]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_1_0_fu_90_reg[7]_0 [0]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_1_0_fu_90[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_1_0_fu_90[1]_i_1 
       (.I0(fin_1_reg_1233[1]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_1_0_fu_90_reg[7]_0 [1]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_1_0_fu_90[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_1_0_fu_90[2]_i_1 
       (.I0(fin_1_reg_1233[2]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_1_0_fu_90_reg[7]_0 [2]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_1_0_fu_90[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_1_0_fu_90[3]_i_1 
       (.I0(fin_1_reg_1233[3]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_1_0_fu_90_reg[7]_0 [3]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_1_0_fu_90[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_1_0_fu_90[4]_i_1 
       (.I0(fin_1_reg_1233[4]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_1_0_fu_90_reg[7]_0 [4]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_1_0_fu_90[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_1_0_fu_90[5]_i_1 
       (.I0(fin_1_reg_1233[5]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_1_0_fu_90_reg[7]_0 [5]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_1_0_fu_90[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_1_0_fu_90[6]_i_1 
       (.I0(fin_1_reg_1233[6]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_1_0_fu_90_reg[7]_0 [6]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_1_0_fu_90[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_1_0_fu_90[7]_i_1 
       (.I0(fin_1_reg_1233[7]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_1_0_fu_90_reg[7]_0 [7]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_1_0_fu_90[7]_i_1_n_0 ));
  FDRE \fin_1_0_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_1_0_fu_90[0]_i_1_n_0 ),
        .Q(fin_1_0_fu_90[0]),
        .R(1'b0));
  FDRE \fin_1_0_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_1_0_fu_90[1]_i_1_n_0 ),
        .Q(fin_1_0_fu_90[1]),
        .R(1'b0));
  FDRE \fin_1_0_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_1_0_fu_90[2]_i_1_n_0 ),
        .Q(fin_1_0_fu_90[2]),
        .R(1'b0));
  FDRE \fin_1_0_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_1_0_fu_90[3]_i_1_n_0 ),
        .Q(fin_1_0_fu_90[3]),
        .R(1'b0));
  FDRE \fin_1_0_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_1_0_fu_90[4]_i_1_n_0 ),
        .Q(fin_1_0_fu_90[4]),
        .R(1'b0));
  FDRE \fin_1_0_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_1_0_fu_90[5]_i_1_n_0 ),
        .Q(fin_1_0_fu_90[5]),
        .R(1'b0));
  FDRE \fin_1_0_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_1_0_fu_90[6]_i_1_n_0 ),
        .Q(fin_1_0_fu_90[6]),
        .R(1'b0));
  FDRE \fin_1_0_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_1_0_fu_90[7]_i_1_n_0 ),
        .Q(fin_1_0_fu_90[7]),
        .R(1'b0));
  FDRE \fin_1_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_5[0]),
        .Q(fin_1_reg_1233[0]),
        .R(1'b0));
  FDRE \fin_1_reg_1233_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_5[1]),
        .Q(fin_1_reg_1233[1]),
        .R(1'b0));
  FDRE \fin_1_reg_1233_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_5[2]),
        .Q(fin_1_reg_1233[2]),
        .R(1'b0));
  FDRE \fin_1_reg_1233_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_5[3]),
        .Q(fin_1_reg_1233[3]),
        .R(1'b0));
  FDRE \fin_1_reg_1233_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_5[4]),
        .Q(fin_1_reg_1233[4]),
        .R(1'b0));
  FDRE \fin_1_reg_1233_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_5[5]),
        .Q(fin_1_reg_1233[5]),
        .R(1'b0));
  FDRE \fin_1_reg_1233_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_5[6]),
        .Q(fin_1_reg_1233[6]),
        .R(1'b0));
  FDRE \fin_1_reg_1233_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_5[7]),
        .Q(fin_1_reg_1233[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_2_0_fu_94[0]_i_1 
       (.I0(fin_2_reg_1239[0]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_2_0_fu_94_reg[7]_0 [0]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_2_0_fu_94[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_2_0_fu_94[1]_i_1 
       (.I0(fin_2_reg_1239[1]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_2_0_fu_94_reg[7]_0 [1]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_2_0_fu_94[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_2_0_fu_94[2]_i_1 
       (.I0(fin_2_reg_1239[2]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_2_0_fu_94_reg[7]_0 [2]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_2_0_fu_94[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_2_0_fu_94[3]_i_1 
       (.I0(fin_2_reg_1239[3]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_2_0_fu_94_reg[7]_0 [3]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_2_0_fu_94[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_2_0_fu_94[4]_i_1 
       (.I0(fin_2_reg_1239[4]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_2_0_fu_94_reg[7]_0 [4]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_2_0_fu_94[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_2_0_fu_94[5]_i_1 
       (.I0(fin_2_reg_1239[5]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_2_0_fu_94_reg[7]_0 [5]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_2_0_fu_94[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_2_0_fu_94[6]_i_1 
       (.I0(fin_2_reg_1239[6]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_2_0_fu_94_reg[7]_0 [6]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_2_0_fu_94[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_2_0_fu_94[7]_i_1 
       (.I0(fin_2_reg_1239[7]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_2_0_fu_94_reg[7]_0 [7]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_2_0_fu_94[7]_i_1_n_0 ));
  FDRE \fin_2_0_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_2_0_fu_94[0]_i_1_n_0 ),
        .Q(fin_2_0_fu_94[0]),
        .R(1'b0));
  FDRE \fin_2_0_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_2_0_fu_94[1]_i_1_n_0 ),
        .Q(fin_2_0_fu_94[1]),
        .R(1'b0));
  FDRE \fin_2_0_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_2_0_fu_94[2]_i_1_n_0 ),
        .Q(fin_2_0_fu_94[2]),
        .R(1'b0));
  FDRE \fin_2_0_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_2_0_fu_94[3]_i_1_n_0 ),
        .Q(fin_2_0_fu_94[3]),
        .R(1'b0));
  FDRE \fin_2_0_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_2_0_fu_94[4]_i_1_n_0 ),
        .Q(fin_2_0_fu_94[4]),
        .R(1'b0));
  FDRE \fin_2_0_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_2_0_fu_94[5]_i_1_n_0 ),
        .Q(fin_2_0_fu_94[5]),
        .R(1'b0));
  FDRE \fin_2_0_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_2_0_fu_94[6]_i_1_n_0 ),
        .Q(fin_2_0_fu_94[6]),
        .R(1'b0));
  FDRE \fin_2_0_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_2_0_fu_94[7]_i_1_n_0 ),
        .Q(fin_2_0_fu_94[7]),
        .R(1'b0));
  FDRE \fin_2_reg_1239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_6[0]),
        .Q(fin_2_reg_1239[0]),
        .R(1'b0));
  FDRE \fin_2_reg_1239_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_6[1]),
        .Q(fin_2_reg_1239[1]),
        .R(1'b0));
  FDRE \fin_2_reg_1239_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_6[2]),
        .Q(fin_2_reg_1239[2]),
        .R(1'b0));
  FDRE \fin_2_reg_1239_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_6[3]),
        .Q(fin_2_reg_1239[3]),
        .R(1'b0));
  FDRE \fin_2_reg_1239_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_6[4]),
        .Q(fin_2_reg_1239[4]),
        .R(1'b0));
  FDRE \fin_2_reg_1239_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_6[5]),
        .Q(fin_2_reg_1239[5]),
        .R(1'b0));
  FDRE \fin_2_reg_1239_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_6[6]),
        .Q(fin_2_reg_1239[6]),
        .R(1'b0));
  FDRE \fin_2_reg_1239_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_6[7]),
        .Q(fin_2_reg_1239[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_3_0_fu_98[0]_i_1 
       (.I0(fin_3_reg_1245[0]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_3_0_fu_98_reg[7]_0 [0]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_3_0_fu_98[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_3_0_fu_98[1]_i_1 
       (.I0(fin_3_reg_1245[1]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_3_0_fu_98_reg[7]_0 [1]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_3_0_fu_98[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_3_0_fu_98[2]_i_1 
       (.I0(fin_3_reg_1245[2]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_3_0_fu_98_reg[7]_0 [2]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_3_0_fu_98[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_3_0_fu_98[3]_i_1 
       (.I0(fin_3_reg_1245[3]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_3_0_fu_98_reg[7]_0 [3]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_3_0_fu_98[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_3_0_fu_98[4]_i_1 
       (.I0(fin_3_reg_1245[4]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_3_0_fu_98_reg[7]_0 [4]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_3_0_fu_98[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_3_0_fu_98[5]_i_1 
       (.I0(fin_3_reg_1245[5]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_3_0_fu_98_reg[7]_0 [5]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_3_0_fu_98[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_3_0_fu_98[6]_i_1 
       (.I0(fin_3_reg_1245[6]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_3_0_fu_98_reg[7]_0 [6]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_3_0_fu_98[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \fin_3_0_fu_98[7]_i_1 
       (.I0(fin_3_reg_1245[7]),
        .I1(\fin_0_0_fu_86[7]_i_7_n_0 ),
        .I2(\fin_3_0_fu_98_reg[7]_0 [7]),
        .I3(ap_NS_fsm11_out),
        .O(\fin_3_0_fu_98[7]_i_1_n_0 ));
  FDRE \fin_3_0_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_3_0_fu_98[0]_i_1_n_0 ),
        .Q(fin_3_0_fu_98[0]),
        .R(1'b0));
  FDRE \fin_3_0_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_3_0_fu_98[1]_i_1_n_0 ),
        .Q(fin_3_0_fu_98[1]),
        .R(1'b0));
  FDRE \fin_3_0_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_3_0_fu_98[2]_i_1_n_0 ),
        .Q(fin_3_0_fu_98[2]),
        .R(1'b0));
  FDRE \fin_3_0_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_3_0_fu_98[3]_i_1_n_0 ),
        .Q(fin_3_0_fu_98[3]),
        .R(1'b0));
  FDRE \fin_3_0_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_3_0_fu_98[4]_i_1_n_0 ),
        .Q(fin_3_0_fu_98[4]),
        .R(1'b0));
  FDRE \fin_3_0_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_3_0_fu_98[5]_i_1_n_0 ),
        .Q(fin_3_0_fu_98[5]),
        .R(1'b0));
  FDRE \fin_3_0_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_3_0_fu_98[6]_i_1_n_0 ),
        .Q(fin_3_0_fu_98[6]),
        .R(1'b0));
  FDRE \fin_3_0_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(\fin_3_0_fu_98[7]_i_1_n_0 ),
        .Q(fin_3_0_fu_98[7]),
        .R(1'b0));
  FDRE \fin_3_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_7[0]),
        .Q(fin_3_reg_1245[0]),
        .R(1'b0));
  FDRE \fin_3_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_7[1]),
        .Q(fin_3_reg_1245[1]),
        .R(1'b0));
  FDRE \fin_3_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_7[2]),
        .Q(fin_3_reg_1245[2]),
        .R(1'b0));
  FDRE \fin_3_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_7[3]),
        .Q(fin_3_reg_1245[3]),
        .R(1'b0));
  FDRE \fin_3_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_7[4]),
        .Q(fin_3_reg_1245[4]),
        .R(1'b0));
  FDRE \fin_3_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_7[5]),
        .Q(fin_3_reg_1245[5]),
        .R(1'b0));
  FDRE \fin_3_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_7[6]),
        .Q(fin_3_reg_1245[6]),
        .R(1'b0));
  FDRE \fin_3_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaF0Xor_fu_428_ap_return_7[7]),
        .Q(fin_3_reg_1245[7]),
        .R(1'b0));
  FDRE \fin_4_0_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_114),
        .Q(fin_4_0_fu_102[0]),
        .R(1'b0));
  FDRE \fin_4_0_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_113),
        .Q(fin_4_0_fu_102[1]),
        .R(1'b0));
  FDRE \fin_4_0_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_112),
        .Q(fin_4_0_fu_102[2]),
        .R(1'b0));
  FDRE \fin_4_0_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_111),
        .Q(fin_4_0_fu_102[3]),
        .R(1'b0));
  FDRE \fin_4_0_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_110),
        .Q(fin_4_0_fu_102[4]),
        .R(1'b0));
  FDRE \fin_4_0_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_109),
        .Q(fin_4_0_fu_102[5]),
        .R(1'b0));
  FDRE \fin_4_0_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_108),
        .Q(fin_4_0_fu_102[6]),
        .R(1'b0));
  FDRE \fin_4_0_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_107),
        .Q(fin_4_0_fu_102[7]),
        .R(1'b0));
  FDRE \fin_5_0_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_82),
        .Q(fin_5_0_fu_106[0]),
        .R(1'b0));
  FDRE \fin_5_0_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_81),
        .Q(fin_5_0_fu_106[1]),
        .R(1'b0));
  FDRE \fin_5_0_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_80),
        .Q(fin_5_0_fu_106[2]),
        .R(1'b0));
  FDRE \fin_5_0_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_79),
        .Q(fin_5_0_fu_106[3]),
        .R(1'b0));
  FDRE \fin_5_0_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_78),
        .Q(fin_5_0_fu_106[4]),
        .R(1'b0));
  FDRE \fin_5_0_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_77),
        .Q(fin_5_0_fu_106[5]),
        .R(1'b0));
  FDRE \fin_5_0_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_76),
        .Q(fin_5_0_fu_106[6]),
        .R(1'b0));
  FDRE \fin_5_0_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_75),
        .Q(fin_5_0_fu_106[7]),
        .R(1'b0));
  FDRE \fin_6_0_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_50),
        .Q(fin_6_0_fu_110[0]),
        .R(1'b0));
  FDRE \fin_6_0_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_49),
        .Q(fin_6_0_fu_110[1]),
        .R(1'b0));
  FDRE \fin_6_0_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_48),
        .Q(fin_6_0_fu_110[2]),
        .R(1'b0));
  FDRE \fin_6_0_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_47),
        .Q(fin_6_0_fu_110[3]),
        .R(1'b0));
  FDRE \fin_6_0_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_46),
        .Q(fin_6_0_fu_110[4]),
        .R(1'b0));
  FDRE \fin_6_0_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_45),
        .Q(fin_6_0_fu_110[5]),
        .R(1'b0));
  FDRE \fin_6_0_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_44),
        .Q(fin_6_0_fu_110[6]),
        .R(1'b0));
  FDRE \fin_6_0_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_43),
        .Q(fin_6_0_fu_110[7]),
        .R(1'b0));
  FDRE \fin_7_0_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_18),
        .Q(fin_7_0_fu_114[0]),
        .R(1'b0));
  FDRE \fin_7_0_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_17),
        .Q(fin_7_0_fu_114[1]),
        .R(1'b0));
  FDRE \fin_7_0_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_16),
        .Q(fin_7_0_fu_114[2]),
        .R(1'b0));
  FDRE \fin_7_0_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_15),
        .Q(fin_7_0_fu_114[3]),
        .R(1'b0));
  FDRE \fin_7_0_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_14),
        .Q(fin_7_0_fu_114[4]),
        .R(1'b0));
  FDRE \fin_7_0_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_13),
        .Q(fin_7_0_fu_114[5]),
        .R(1'b0));
  FDRE \fin_7_0_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_12),
        .Q(fin_7_0_fu_114[6]),
        .R(1'b0));
  FDRE \fin_7_0_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_11),
        .Q(fin_7_0_fu_114[7]),
        .R(1'b0));
  FDRE \fin_8_0_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_130),
        .Q(fin_8_0_fu_118[0]),
        .R(1'b0));
  FDRE \fin_8_0_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_129),
        .Q(fin_8_0_fu_118[1]),
        .R(1'b0));
  FDRE \fin_8_0_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_128),
        .Q(fin_8_0_fu_118[2]),
        .R(1'b0));
  FDRE \fin_8_0_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_127),
        .Q(fin_8_0_fu_118[3]),
        .R(1'b0));
  FDRE \fin_8_0_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_126),
        .Q(fin_8_0_fu_118[4]),
        .R(1'b0));
  FDRE \fin_8_0_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_125),
        .Q(fin_8_0_fu_118[5]),
        .R(1'b0));
  FDRE \fin_8_0_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_124),
        .Q(fin_8_0_fu_118[6]),
        .R(1'b0));
  FDRE \fin_8_0_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_123),
        .Q(fin_8_0_fu_118[7]),
        .R(1'b0));
  FDRE \fin_9_0_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_98),
        .Q(\fin_9_0_fu_122_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_97),
        .Q(\fin_9_0_fu_122_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_96),
        .Q(\fin_9_0_fu_122_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_95),
        .Q(\fin_9_0_fu_122_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_94),
        .Q(\fin_9_0_fu_122_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_93),
        .Q(\fin_9_0_fu_122_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_92),
        .Q(\fin_9_0_fu_122_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fin_9_0_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(fin_9_0_fu_122),
        .D(grp_ClefiaF1Xor_fu_447_n_91),
        .Q(\fin_9_0_fu_122_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h10)) 
    \fout_0_1_reg_417[7]_i_1 
       (.I0(icmp_ln193_1_fu_851_p2),
        .I1(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state14),
        .O(\fout_0_1_reg_417[7]_i_1_n_0 ));
  FDRE \fout_0_1_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_12_reg_1203[0]),
        .Q(fout_0_1_reg_417[0]),
        .R(1'b0));
  FDRE \fout_0_1_reg_417_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_12_reg_1203[1]),
        .Q(fout_0_1_reg_417[1]),
        .R(1'b0));
  FDRE \fout_0_1_reg_417_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_12_reg_1203[2]),
        .Q(fout_0_1_reg_417[2]),
        .R(1'b0));
  FDRE \fout_0_1_reg_417_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_12_reg_1203[3]),
        .Q(fout_0_1_reg_417[3]),
        .R(1'b0));
  FDRE \fout_0_1_reg_417_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_12_reg_1203[4]),
        .Q(fout_0_1_reg_417[4]),
        .R(1'b0));
  FDRE \fout_0_1_reg_417_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_12_reg_1203[5]),
        .Q(fout_0_1_reg_417[5]),
        .R(1'b0));
  FDRE \fout_0_1_reg_417_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_12_reg_1203[6]),
        .Q(fout_0_1_reg_417[6]),
        .R(1'b0));
  FDRE \fout_0_1_reg_417_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_12_reg_1203[7]),
        .Q(fout_0_1_reg_417[7]),
        .R(1'b0));
  FDRE \fout_10_1_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_10_read_2_reg_943_pp0_iter1_reg[0]),
        .Q(fout_10_1_reg_307[0]),
        .R(1'b0));
  FDRE \fout_10_1_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_10_read_2_reg_943_pp0_iter1_reg[1]),
        .Q(fout_10_1_reg_307[1]),
        .R(1'b0));
  FDRE \fout_10_1_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_10_read_2_reg_943_pp0_iter1_reg[2]),
        .Q(fout_10_1_reg_307[2]),
        .R(1'b0));
  FDRE \fout_10_1_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_10_read_2_reg_943_pp0_iter1_reg[3]),
        .Q(fout_10_1_reg_307[3]),
        .R(1'b0));
  FDRE \fout_10_1_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_10_read_2_reg_943_pp0_iter1_reg[4]),
        .Q(fout_10_1_reg_307[4]),
        .R(1'b0));
  FDRE \fout_10_1_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_10_read_2_reg_943_pp0_iter1_reg[5]),
        .Q(fout_10_1_reg_307[5]),
        .R(1'b0));
  FDRE \fout_10_1_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_10_read_2_reg_943_pp0_iter1_reg[6]),
        .Q(fout_10_1_reg_307[6]),
        .R(1'b0));
  FDRE \fout_10_1_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_10_read_2_reg_943_pp0_iter1_reg[7]),
        .Q(fout_10_1_reg_307[7]),
        .R(1'b0));
  FDRE \fout_11_1_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_11_read_2_reg_937_pp0_iter1_reg[0]),
        .Q(fout_11_1_reg_296[0]),
        .R(1'b0));
  FDRE \fout_11_1_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_11_read_2_reg_937_pp0_iter1_reg[1]),
        .Q(fout_11_1_reg_296[1]),
        .R(1'b0));
  FDRE \fout_11_1_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_11_read_2_reg_937_pp0_iter1_reg[2]),
        .Q(fout_11_1_reg_296[2]),
        .R(1'b0));
  FDRE \fout_11_1_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_11_read_2_reg_937_pp0_iter1_reg[3]),
        .Q(fout_11_1_reg_296[3]),
        .R(1'b0));
  FDRE \fout_11_1_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_11_read_2_reg_937_pp0_iter1_reg[4]),
        .Q(fout_11_1_reg_296[4]),
        .R(1'b0));
  FDRE \fout_11_1_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_11_read_2_reg_937_pp0_iter1_reg[5]),
        .Q(fout_11_1_reg_296[5]),
        .R(1'b0));
  FDRE \fout_11_1_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_11_read_2_reg_937_pp0_iter1_reg[6]),
        .Q(fout_11_1_reg_296[6]),
        .R(1'b0));
  FDRE \fout_11_1_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_11_read_2_reg_937_pp0_iter1_reg[7]),
        .Q(fout_11_1_reg_296[7]),
        .R(1'b0));
  FDRE \fout_12_1_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_4[0]),
        .Q(fout_12_1_reg_285[0]),
        .R(1'b0));
  FDRE \fout_12_1_reg_285_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_4[1]),
        .Q(fout_12_1_reg_285[1]),
        .R(1'b0));
  FDRE \fout_12_1_reg_285_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_4[2]),
        .Q(fout_12_1_reg_285[2]),
        .R(1'b0));
  FDRE \fout_12_1_reg_285_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_4[3]),
        .Q(fout_12_1_reg_285[3]),
        .R(1'b0));
  FDRE \fout_12_1_reg_285_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_4[4]),
        .Q(fout_12_1_reg_285[4]),
        .R(1'b0));
  FDRE \fout_12_1_reg_285_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_4[5]),
        .Q(fout_12_1_reg_285[5]),
        .R(1'b0));
  FDRE \fout_12_1_reg_285_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_4[6]),
        .Q(fout_12_1_reg_285[6]),
        .R(1'b0));
  FDRE \fout_12_1_reg_285_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_4[7]),
        .Q(fout_12_1_reg_285[7]),
        .R(1'b0));
  FDRE \fout_13_1_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_5[0]),
        .Q(fout_13_1_reg_274[0]),
        .R(1'b0));
  FDRE \fout_13_1_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_5[1]),
        .Q(fout_13_1_reg_274[1]),
        .R(1'b0));
  FDRE \fout_13_1_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_5[2]),
        .Q(fout_13_1_reg_274[2]),
        .R(1'b0));
  FDRE \fout_13_1_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_5[3]),
        .Q(fout_13_1_reg_274[3]),
        .R(1'b0));
  FDRE \fout_13_1_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_5[4]),
        .Q(fout_13_1_reg_274[4]),
        .R(1'b0));
  FDRE \fout_13_1_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_5[5]),
        .Q(fout_13_1_reg_274[5]),
        .R(1'b0));
  FDRE \fout_13_1_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_5[6]),
        .Q(fout_13_1_reg_274[6]),
        .R(1'b0));
  FDRE \fout_13_1_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_5[7]),
        .Q(fout_13_1_reg_274[7]),
        .R(1'b0));
  FDRE \fout_14_1_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_6[0]),
        .Q(fout_14_1_reg_263[0]),
        .R(1'b0));
  FDRE \fout_14_1_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_6[1]),
        .Q(fout_14_1_reg_263[1]),
        .R(1'b0));
  FDRE \fout_14_1_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_6[2]),
        .Q(fout_14_1_reg_263[2]),
        .R(1'b0));
  FDRE \fout_14_1_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_6[3]),
        .Q(fout_14_1_reg_263[3]),
        .R(1'b0));
  FDRE \fout_14_1_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_6[4]),
        .Q(fout_14_1_reg_263[4]),
        .R(1'b0));
  FDRE \fout_14_1_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_6[5]),
        .Q(fout_14_1_reg_263[5]),
        .R(1'b0));
  FDRE \fout_14_1_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_6[6]),
        .Q(fout_14_1_reg_263[6]),
        .R(1'b0));
  FDRE \fout_14_1_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_6[7]),
        .Q(fout_14_1_reg_263[7]),
        .R(1'b0));
  FDRE \fout_15_1_reg_252_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_7[0]),
        .Q(fout_15_1_reg_252[0]),
        .R(1'b0));
  FDRE \fout_15_1_reg_252_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_7[1]),
        .Q(fout_15_1_reg_252[1]),
        .R(1'b0));
  FDRE \fout_15_1_reg_252_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_7[2]),
        .Q(fout_15_1_reg_252[2]),
        .R(1'b0));
  FDRE \fout_15_1_reg_252_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_7[3]),
        .Q(fout_15_1_reg_252[3]),
        .R(1'b0));
  FDRE \fout_15_1_reg_252_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_7[4]),
        .Q(fout_15_1_reg_252[4]),
        .R(1'b0));
  FDRE \fout_15_1_reg_252_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_7[5]),
        .Q(fout_15_1_reg_252[5]),
        .R(1'b0));
  FDRE \fout_15_1_reg_252_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_7[6]),
        .Q(fout_15_1_reg_252[6]),
        .R(1'b0));
  FDRE \fout_15_1_reg_252_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(grp_ClefiaF1Xor_fu_447_ap_return_7[7]),
        .Q(fout_15_1_reg_252[7]),
        .R(1'b0));
  FDRE \fout_1_1_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_13_reg_1209[0]),
        .Q(fout_1_1_reg_406[0]),
        .R(1'b0));
  FDRE \fout_1_1_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_13_reg_1209[1]),
        .Q(fout_1_1_reg_406[1]),
        .R(1'b0));
  FDRE \fout_1_1_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_13_reg_1209[2]),
        .Q(fout_1_1_reg_406[2]),
        .R(1'b0));
  FDRE \fout_1_1_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_13_reg_1209[3]),
        .Q(fout_1_1_reg_406[3]),
        .R(1'b0));
  FDRE \fout_1_1_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_13_reg_1209[4]),
        .Q(fout_1_1_reg_406[4]),
        .R(1'b0));
  FDRE \fout_1_1_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_13_reg_1209[5]),
        .Q(fout_1_1_reg_406[5]),
        .R(1'b0));
  FDRE \fout_1_1_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_13_reg_1209[6]),
        .Q(fout_1_1_reg_406[6]),
        .R(1'b0));
  FDRE \fout_1_1_reg_406_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_13_reg_1209[7]),
        .Q(fout_1_1_reg_406[7]),
        .R(1'b0));
  FDRE \fout_2_1_reg_395_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_14_reg_1215[0]),
        .Q(fout_2_1_reg_395[0]),
        .R(1'b0));
  FDRE \fout_2_1_reg_395_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_14_reg_1215[1]),
        .Q(fout_2_1_reg_395[1]),
        .R(1'b0));
  FDRE \fout_2_1_reg_395_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_14_reg_1215[2]),
        .Q(fout_2_1_reg_395[2]),
        .R(1'b0));
  FDRE \fout_2_1_reg_395_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_14_reg_1215[3]),
        .Q(fout_2_1_reg_395[3]),
        .R(1'b0));
  FDRE \fout_2_1_reg_395_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_14_reg_1215[4]),
        .Q(fout_2_1_reg_395[4]),
        .R(1'b0));
  FDRE \fout_2_1_reg_395_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_14_reg_1215[5]),
        .Q(fout_2_1_reg_395[5]),
        .R(1'b0));
  FDRE \fout_2_1_reg_395_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_14_reg_1215[6]),
        .Q(fout_2_1_reg_395[6]),
        .R(1'b0));
  FDRE \fout_2_1_reg_395_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_14_reg_1215[7]),
        .Q(fout_2_1_reg_395[7]),
        .R(1'b0));
  FDRE \fout_3_1_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_15_reg_1221[0]),
        .Q(fout_3_1_reg_384[0]),
        .R(1'b0));
  FDRE \fout_3_1_reg_384_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_15_reg_1221[1]),
        .Q(fout_3_1_reg_384[1]),
        .R(1'b0));
  FDRE \fout_3_1_reg_384_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_15_reg_1221[2]),
        .Q(fout_3_1_reg_384[2]),
        .R(1'b0));
  FDRE \fout_3_1_reg_384_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_15_reg_1221[3]),
        .Q(fout_3_1_reg_384[3]),
        .R(1'b0));
  FDRE \fout_3_1_reg_384_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_15_reg_1221[4]),
        .Q(fout_3_1_reg_384[4]),
        .R(1'b0));
  FDRE \fout_3_1_reg_384_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_15_reg_1221[5]),
        .Q(fout_3_1_reg_384[5]),
        .R(1'b0));
  FDRE \fout_3_1_reg_384_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_15_reg_1221[6]),
        .Q(fout_3_1_reg_384[6]),
        .R(1'b0));
  FDRE \fout_3_1_reg_384_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_15_reg_1221[7]),
        .Q(fout_3_1_reg_384[7]),
        .R(1'b0));
  FDRE \fout_4_1_reg_373_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_0_reg_1227[0]),
        .Q(fout_4_1_reg_373[0]),
        .R(1'b0));
  FDRE \fout_4_1_reg_373_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_0_reg_1227[1]),
        .Q(fout_4_1_reg_373[1]),
        .R(1'b0));
  FDRE \fout_4_1_reg_373_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_0_reg_1227[2]),
        .Q(fout_4_1_reg_373[2]),
        .R(1'b0));
  FDRE \fout_4_1_reg_373_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_0_reg_1227[3]),
        .Q(fout_4_1_reg_373[3]),
        .R(1'b0));
  FDRE \fout_4_1_reg_373_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_0_reg_1227[4]),
        .Q(fout_4_1_reg_373[4]),
        .R(1'b0));
  FDRE \fout_4_1_reg_373_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_0_reg_1227[5]),
        .Q(fout_4_1_reg_373[5]),
        .R(1'b0));
  FDRE \fout_4_1_reg_373_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_0_reg_1227[6]),
        .Q(fout_4_1_reg_373[6]),
        .R(1'b0));
  FDRE \fout_4_1_reg_373_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_0_reg_1227[7]),
        .Q(fout_4_1_reg_373[7]),
        .R(1'b0));
  FDRE \fout_5_1_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_1_reg_1233[0]),
        .Q(fout_5_1_reg_362[0]),
        .R(1'b0));
  FDRE \fout_5_1_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_1_reg_1233[1]),
        .Q(fout_5_1_reg_362[1]),
        .R(1'b0));
  FDRE \fout_5_1_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_1_reg_1233[2]),
        .Q(fout_5_1_reg_362[2]),
        .R(1'b0));
  FDRE \fout_5_1_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_1_reg_1233[3]),
        .Q(fout_5_1_reg_362[3]),
        .R(1'b0));
  FDRE \fout_5_1_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_1_reg_1233[4]),
        .Q(fout_5_1_reg_362[4]),
        .R(1'b0));
  FDRE \fout_5_1_reg_362_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_1_reg_1233[5]),
        .Q(fout_5_1_reg_362[5]),
        .R(1'b0));
  FDRE \fout_5_1_reg_362_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_1_reg_1233[6]),
        .Q(fout_5_1_reg_362[6]),
        .R(1'b0));
  FDRE \fout_5_1_reg_362_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_1_reg_1233[7]),
        .Q(fout_5_1_reg_362[7]),
        .R(1'b0));
  FDRE \fout_6_1_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_2_reg_1239[0]),
        .Q(fout_6_1_reg_351[0]),
        .R(1'b0));
  FDRE \fout_6_1_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_2_reg_1239[1]),
        .Q(fout_6_1_reg_351[1]),
        .R(1'b0));
  FDRE \fout_6_1_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_2_reg_1239[2]),
        .Q(fout_6_1_reg_351[2]),
        .R(1'b0));
  FDRE \fout_6_1_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_2_reg_1239[3]),
        .Q(fout_6_1_reg_351[3]),
        .R(1'b0));
  FDRE \fout_6_1_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_2_reg_1239[4]),
        .Q(fout_6_1_reg_351[4]),
        .R(1'b0));
  FDRE \fout_6_1_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_2_reg_1239[5]),
        .Q(fout_6_1_reg_351[5]),
        .R(1'b0));
  FDRE \fout_6_1_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_2_reg_1239[6]),
        .Q(fout_6_1_reg_351[6]),
        .R(1'b0));
  FDRE \fout_6_1_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_2_reg_1239[7]),
        .Q(fout_6_1_reg_351[7]),
        .R(1'b0));
  FDRE \fout_7_1_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_3_reg_1245[0]),
        .Q(fout_7_1_reg_340[0]),
        .R(1'b0));
  FDRE \fout_7_1_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_3_reg_1245[1]),
        .Q(fout_7_1_reg_340[1]),
        .R(1'b0));
  FDRE \fout_7_1_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_3_reg_1245[2]),
        .Q(fout_7_1_reg_340[2]),
        .R(1'b0));
  FDRE \fout_7_1_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_3_reg_1245[3]),
        .Q(fout_7_1_reg_340[3]),
        .R(1'b0));
  FDRE \fout_7_1_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_3_reg_1245[4]),
        .Q(fout_7_1_reg_340[4]),
        .R(1'b0));
  FDRE \fout_7_1_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_3_reg_1245[5]),
        .Q(fout_7_1_reg_340[5]),
        .R(1'b0));
  FDRE \fout_7_1_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_3_reg_1245[6]),
        .Q(fout_7_1_reg_340[6]),
        .R(1'b0));
  FDRE \fout_7_1_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(fin_3_reg_1245[7]),
        .Q(fout_7_1_reg_340[7]),
        .R(1'b0));
  FDRE \fout_8_1_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_8_read_2_reg_955_pp0_iter1_reg[0]),
        .Q(fout_8_1_reg_329[0]),
        .R(1'b0));
  FDRE \fout_8_1_reg_329_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_8_read_2_reg_955_pp0_iter1_reg[1]),
        .Q(fout_8_1_reg_329[1]),
        .R(1'b0));
  FDRE \fout_8_1_reg_329_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_8_read_2_reg_955_pp0_iter1_reg[2]),
        .Q(fout_8_1_reg_329[2]),
        .R(1'b0));
  FDRE \fout_8_1_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_8_read_2_reg_955_pp0_iter1_reg[3]),
        .Q(fout_8_1_reg_329[3]),
        .R(1'b0));
  FDRE \fout_8_1_reg_329_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_8_read_2_reg_955_pp0_iter1_reg[4]),
        .Q(fout_8_1_reg_329[4]),
        .R(1'b0));
  FDRE \fout_8_1_reg_329_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_8_read_2_reg_955_pp0_iter1_reg[5]),
        .Q(fout_8_1_reg_329[5]),
        .R(1'b0));
  FDRE \fout_8_1_reg_329_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_8_read_2_reg_955_pp0_iter1_reg[6]),
        .Q(fout_8_1_reg_329[6]),
        .R(1'b0));
  FDRE \fout_8_1_reg_329_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_8_read_2_reg_955_pp0_iter1_reg[7]),
        .Q(fout_8_1_reg_329[7]),
        .R(1'b0));
  FDRE \fout_9_1_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_9_read_2_reg_949_pp0_iter1_reg[0]),
        .Q(fout_9_1_reg_318[0]),
        .R(1'b0));
  FDRE \fout_9_1_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_9_read_2_reg_949_pp0_iter1_reg[1]),
        .Q(fout_9_1_reg_318[1]),
        .R(1'b0));
  FDRE \fout_9_1_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_9_read_2_reg_949_pp0_iter1_reg[2]),
        .Q(fout_9_1_reg_318[2]),
        .R(1'b0));
  FDRE \fout_9_1_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_9_read_2_reg_949_pp0_iter1_reg[3]),
        .Q(fout_9_1_reg_318[3]),
        .R(1'b0));
  FDRE \fout_9_1_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_9_read_2_reg_949_pp0_iter1_reg[4]),
        .Q(fout_9_1_reg_318[4]),
        .R(1'b0));
  FDRE \fout_9_1_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_9_read_2_reg_949_pp0_iter1_reg[5]),
        .Q(fout_9_1_reg_318[5]),
        .R(1'b0));
  FDRE \fout_9_1_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_9_read_2_reg_949_pp0_iter1_reg[6]),
        .Q(fout_9_1_reg_318[6]),
        .R(1'b0));
  FDRE \fout_9_1_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(\fout_0_1_reg_417[7]_i_1_n_0 ),
        .D(src_9_read_2_reg_949_pp0_iter1_reg[7]),
        .Q(fout_9_1_reg_318[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor grp_ClefiaF0Xor_fu_428
       (.ADDRBWRADDR({grp_ClefiaF1Xor_fu_447_n_215,grp_ClefiaF1Xor_fu_447_n_216,grp_ClefiaF1Xor_fu_447_n_217,grp_ClefiaF1Xor_fu_447_n_218,grp_ClefiaF1Xor_fu_447_n_219,grp_ClefiaF1Xor_fu_447_n_220,grp_ClefiaF1Xor_fu_447_n_221,grp_ClefiaF1Xor_fu_447_n_222}),
        .D(grp_ClefiaF0Xor_fu_428_rk_offset),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q({Q[7],Q[5],Q[1]}),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_pp0_stage1),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaF0Xor_fu_428_n_25),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg_0(grp_ClefiaF0Xor_fu_428_n_24),
        .\ap_port_reg_src_0_read_reg[7]_0 (fin_0_0_fu_86),
        .\ap_port_reg_src_1_read_reg[7]_0 (fin_1_0_fu_90),
        .\ap_port_reg_src_2_read_reg[7]_0 (fin_2_0_fu_94),
        .\ap_port_reg_src_3_read_reg[7]_0 (fin_3_0_fu_98),
        .\ap_port_reg_src_4_read_reg[7]_0 (fin_4_0_fu_102),
        .\ap_port_reg_src_5_read_reg[7]_0 (fin_5_0_fu_106),
        .\ap_port_reg_src_6_read_reg[7]_0 (fin_6_0_fu_110),
        .\ap_port_reg_src_7_read_reg[7]_0 (fin_7_0_fu_114),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ClefiaEncrypt_1_fu_355_rk_address0(grp_ClefiaEncrypt_1_fu_355_rk_address0[0]),
        .grp_ClefiaF0Xor_fu_428_ap_start_reg(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .out(idx_fu_78_reg[5:3]),
        .q0_reg(\clefia_s1_U/q0_reg ),
        .q0_reg_0(grp_ClefiaF0Xor_fu_428_ap_return_4),
        .q0_reg_1({grp_ClefiaF1Xor_fu_447_n_207,grp_ClefiaF1Xor_fu_447_n_208,grp_ClefiaF1Xor_fu_447_n_209,grp_ClefiaF1Xor_fu_447_n_210,grp_ClefiaF1Xor_fu_447_n_211,grp_ClefiaF1Xor_fu_447_n_212,grp_ClefiaF1Xor_fu_447_n_213,grp_ClefiaF1Xor_fu_447_n_214}),
        .ram_reg(ram_reg_7),
        .ram_reg_0(ram_reg_8),
        .ram_reg_1(ram_reg_17),
        .ram_reg_i_212__3(ram_reg_i_167__5_n_0),
        .ram_reg_i_36__5(ram_reg_i_599_n_0),
        .ram_reg_i_36__5_0(grp_ClefiaF1Xor_fu_447_n_206),
        .ram_reg_i_70_0({\ap_CS_fsm_reg_n_0_[10] ,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state2}),
        .ram_reg_i_70_1(ap_CS_fsm_pp0_stage1_0),
        .\reg_187_reg[7]_0 (DOBDO),
        .\rk_offset_read_reg_749_reg[3]_0 (rk_offset_read_reg_749),
        .\rk_offset_read_reg_749_reg[4]_0 (grp_ClefiaF0Xor_fu_428_n_19),
        .\rk_offset_read_reg_749_reg[5]_0 (grp_ClefiaF0Xor_fu_428_n_21),
        .\rk_offset_read_reg_749_reg[6]_0 (grp_ClefiaF0Xor_fu_428_n_22),
        .\rk_offset_read_reg_749_reg[7]_0 (grp_ClefiaF0Xor_fu_428_n_23),
        .\src_0_read_2_reg_803_pp0_iter1_reg_reg[7]_0 (src_0_read_2_reg_803_pp0_iter1_reg),
        .\src_1_read_2_reg_797_pp0_iter1_reg_reg[7]_0 (src_1_read_2_reg_797_pp0_iter1_reg),
        .\src_2_read_2_reg_791_pp0_iter1_reg_reg[7]_0 (src_2_read_2_reg_791_pp0_iter1_reg),
        .\src_3_read_2_reg_785_pp0_iter1_reg_reg[7]_0 (src_3_read_2_reg_785_pp0_iter1_reg),
        .\src_5_read_2_reg_775_pp0_iter1_reg_reg[7]_0 (grp_ClefiaF0Xor_fu_428_ap_return_5),
        .\src_6_read_2_reg_770_pp0_iter1_reg_reg[7]_0 (grp_ClefiaF0Xor_fu_428_ap_return_6),
        .\src_7_read_2_reg_765_pp0_iter1_reg_reg[7]_0 (grp_ClefiaF0Xor_fu_428_ap_return_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_fu_428_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_fu_428_n_25),
        .Q(grp_ClefiaF0Xor_fu_428_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor grp_ClefiaF1Xor_fu_447
       (.ADDRBWRADDR({grp_ClefiaF1Xor_fu_447_n_215,grp_ClefiaF1Xor_fu_447_n_216,grp_ClefiaF1Xor_fu_447_n_217,grp_ClefiaF1Xor_fu_447_n_218,grp_ClefiaF1Xor_fu_447_n_219,grp_ClefiaF1Xor_fu_447_n_220,grp_ClefiaF1Xor_fu_447_n_221,grp_ClefiaF1Xor_fu_447_n_222}),
        .D({grp_ClefiaF1Xor_fu_447_n_11,grp_ClefiaF1Xor_fu_447_n_12,grp_ClefiaF1Xor_fu_447_n_13,grp_ClefiaF1Xor_fu_447_n_14,grp_ClefiaF1Xor_fu_447_n_15,grp_ClefiaF1Xor_fu_447_n_16,grp_ClefiaF1Xor_fu_447_n_17,grp_ClefiaF1Xor_fu_447_n_18}),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q(ap_CS_fsm_pp0_stage1_0),
        .WEA(WEA),
        .\ap_CS_fsm_reg[0]_0 (grp_ClefiaF1Xor_fu_447_n_206),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF1Xor_fu_447_n_223),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[25]_1 (\ap_CS_fsm_reg[25]_1 ),
        .\ap_CS_fsm_reg[25]_2 (\ap_CS_fsm_reg[25]_3 ),
        .\ap_CS_fsm_reg[25]_3 (\ap_CS_fsm_reg[25]_4 ),
        .\ap_CS_fsm_reg[25]_4 (\ap_CS_fsm_reg[25]_5 ),
        .\ap_CS_fsm_reg[25]_5 (\ap_CS_fsm_reg[25]_6 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .ap_NS_fsm11_out(ap_NS_fsm11_out),
        .ap_clk(ap_clk),
        .\ap_port_reg_src_10_read_reg[7]_0 (fin_10_0_fu_126),
        .\ap_port_reg_src_11_read_reg[7]_0 (fin_11_0_fu_130),
        .\ap_port_reg_src_12_read_reg[7]_0 (fin_12_0_fu_134),
        .\ap_port_reg_src_13_read_reg[7]_0 (fin_13_0_fu_138),
        .\ap_port_reg_src_14_read_reg[7]_0 (fin_14_0_fu_142),
        .\ap_port_reg_src_15_read_reg[7]_0 (fin_15_0_fu_146),
        .\ap_port_reg_src_8_read_reg[7]_0 (fin_8_0_fu_118),
        .\ap_port_reg_src_9_read_reg[7]_0 ({\fin_9_0_fu_122_reg_n_0_[7] ,\fin_9_0_fu_122_reg_n_0_[6] ,\fin_9_0_fu_122_reg_n_0_[5] ,\fin_9_0_fu_122_reg_n_0_[4] ,\fin_9_0_fu_122_reg_n_0_[3] ,\fin_9_0_fu_122_reg_n_0_[2] ,\fin_9_0_fu_122_reg_n_0_[1] ,\fin_9_0_fu_122_reg_n_0_[0] }),
        .\ap_return_10_preg_reg[7] (ap_return_10_preg),
        .\ap_return_11_preg_reg[7] (ap_return_11_preg),
        .\ap_return_12_preg_reg[7] (\ap_return_12_preg_reg[7]_0 ),
        .\ap_return_12_preg_reg[7]_0 (ap_return_12_preg),
        .\ap_return_13_preg_reg[7] (\ap_return_13_preg_reg[7]_0 ),
        .\ap_return_13_preg_reg[7]_0 (ap_return_13_preg),
        .\ap_return_14_preg_reg[7] (\ap_return_14_preg_reg[7]_0 ),
        .\ap_return_14_preg_reg[7]_0 (ap_return_14_preg),
        .\ap_return_15_preg_reg[0] (\ap_return_0_preg[7]_i_2_n_0 ),
        .\ap_return_15_preg_reg[0]_0 (\ap_return_0_preg[7]_i_3_n_0 ),
        .\ap_return_15_preg_reg[0]_1 (\ap_CS_fsm[0]_i_2_n_0 ),
        .\ap_return_15_preg_reg[7] (D),
        .\ap_return_15_preg_reg[7]_0 (ap_return_15_preg),
        .\ap_return_8_preg_reg[7] (ap_return_8_preg),
        .\ap_return_9_preg_reg[7] (ap_return_9_preg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .\fin_10_0_fu_126_reg[7] (\fin_10_0_fu_126_reg[7]_0 ),
        .\fin_11_0_fu_130_reg[7] (\fin_11_0_fu_130_reg[7]_0 ),
        .\fin_4_0_fu_102_reg[7] (\fin_4_0_fu_102_reg[7]_0 ),
        .\fin_5_0_fu_106_reg[7] (\fin_5_0_fu_106_reg[7]_0 ),
        .\fin_6_0_fu_110_reg[7] (\fin_6_0_fu_110_reg[7]_0 ),
        .\fin_7_0_fu_114_reg[0] (\fin_0_0_fu_86[7]_i_7_n_0 ),
        .\fin_7_0_fu_114_reg[7] (\fin_7_0_fu_114_reg[7]_0 ),
        .\fin_8_0_fu_118_reg[7] (\fin_8_0_fu_118_reg[7]_0 ),
        .\fin_9_0_fu_122_reg[7] (\fin_9_0_fu_122_reg[7]_0 ),
        .fout_10_1_reg_307(fout_10_1_reg_307),
        .fout_11_1_reg_296(fout_11_1_reg_296),
        .fout_12_1_reg_285(fout_12_1_reg_285),
        .fout_13_1_reg_274(fout_13_1_reg_274),
        .fout_14_1_reg_263(fout_14_1_reg_263),
        .fout_15_1_reg_252(fout_15_1_reg_252),
        .fout_8_1_reg_329(fout_8_1_reg_329),
        .fout_9_1_reg_318(fout_9_1_reg_318),
        .grp_ClefiaDecrypt_1_fu_370_rk_ce1(grp_ClefiaDecrypt_1_fu_370_rk_ce1),
        .grp_ClefiaEncrypt_1_fu_355_rk_address0(grp_ClefiaEncrypt_1_fu_355_rk_address0[4:2]),
        .grp_ClefiaF1Xor_fu_447_ap_return_4(grp_ClefiaF1Xor_fu_447_ap_return_4),
        .grp_ClefiaF1Xor_fu_447_ap_return_5(grp_ClefiaF1Xor_fu_447_ap_return_5),
        .grp_ClefiaF1Xor_fu_447_ap_return_6(grp_ClefiaF1Xor_fu_447_ap_return_6),
        .grp_ClefiaF1Xor_fu_447_ap_return_7(grp_ClefiaF1Xor_fu_447_ap_return_7),
        .grp_ClefiaF1Xor_fu_447_ap_start_reg(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .out(idx_fu_78_reg[3]),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_15),
        .ram_reg_11(ram_reg_16),
        .ram_reg_12(ram_reg_18),
        .ram_reg_13({Q[5:4],Q[2:0]}),
        .ram_reg_14(\idx_fu_78_reg[3]_2 ),
        .ram_reg_15(\idx_fu_78_reg[3]_1 ),
        .ram_reg_16(ram_reg_17),
        .ram_reg_17(ram_reg_i_167__5_n_0),
        .ram_reg_18(grp_ClefiaF0Xor_fu_428_n_24),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_12),
        .ram_reg_8(ram_reg_13),
        .ram_reg_9(ram_reg_14),
        .ram_reg_i_166__5({\ap_CS_fsm_reg_n_0_[10] ,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .ram_reg_i_243__0_0(ap_CS_fsm_pp0_stage1),
        .ram_reg_i_243__0_1(rk_offset_read_reg_749),
        .ram_reg_i_45_0(grp_ClefiaF0Xor_fu_428_n_23),
        .ram_reg_i_50_0(grp_ClefiaF0Xor_fu_428_n_22),
        .ram_reg_i_84_0(grp_ClefiaF0Xor_fu_428_n_21),
        .ram_reg_i_88_0(grp_ClefiaF0Xor_fu_428_n_19),
        .\reg_187_reg[7]_0 (DOBDO),
        .\reg_569_reg[7] ({grp_ClefiaF1Xor_fu_447_n_27,grp_ClefiaF1Xor_fu_447_n_28,grp_ClefiaF1Xor_fu_447_n_29,grp_ClefiaF1Xor_fu_447_n_30,grp_ClefiaF1Xor_fu_447_n_31,grp_ClefiaF1Xor_fu_447_n_32,grp_ClefiaF1Xor_fu_447_n_33,grp_ClefiaF1Xor_fu_447_n_34}),
        .\rin_10_reg_912_reg[7] ({grp_ClefiaF1Xor_fu_447_n_59,grp_ClefiaF1Xor_fu_447_n_60,grp_ClefiaF1Xor_fu_447_n_61,grp_ClefiaF1Xor_fu_447_n_62,grp_ClefiaF1Xor_fu_447_n_63,grp_ClefiaF1Xor_fu_447_n_64,grp_ClefiaF1Xor_fu_447_n_65,grp_ClefiaF1Xor_fu_447_n_66}),
        .\rin_8_reg_892_reg[7] ({grp_ClefiaF1Xor_fu_447_n_123,grp_ClefiaF1Xor_fu_447_n_124,grp_ClefiaF1Xor_fu_447_n_125,grp_ClefiaF1Xor_fu_447_n_126,grp_ClefiaF1Xor_fu_447_n_127,grp_ClefiaF1Xor_fu_447_n_128,grp_ClefiaF1Xor_fu_447_n_129,grp_ClefiaF1Xor_fu_447_n_130}),
        .\rin_9_reg_902_reg[7] ({grp_ClefiaF1Xor_fu_447_n_91,grp_ClefiaF1Xor_fu_447_n_92,grp_ClefiaF1Xor_fu_447_n_93,grp_ClefiaF1Xor_fu_447_n_94,grp_ClefiaF1Xor_fu_447_n_95,grp_ClefiaF1Xor_fu_447_n_96,grp_ClefiaF1Xor_fu_447_n_97,grp_ClefiaF1Xor_fu_447_n_98}),
        .\rk_offset_read_reg_901_reg[4]_0 (or_ln195_fu_676_p2[4:3]),
        .\rk_offset_read_reg_901_reg[7]_0 (rk_offset),
        .shl_ln_reg_1065(shl_ln_reg_1065),
        .\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_0 ({grp_ClefiaF1Xor_fu_447_n_43,grp_ClefiaF1Xor_fu_447_n_44,grp_ClefiaF1Xor_fu_447_n_45,grp_ClefiaF1Xor_fu_447_n_46,grp_ClefiaF1Xor_fu_447_n_47,grp_ClefiaF1Xor_fu_447_n_48,grp_ClefiaF1Xor_fu_447_n_49,grp_ClefiaF1Xor_fu_447_n_50}),
        .\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_1 (src_10_read_2_reg_943_pp0_iter1_reg),
        .\src_10_read_2_reg_943_pp0_iter1_reg_reg[7]_2 (\src_10_read_2_reg_943_pp0_iter1_reg_reg[7] ),
        .\src_10_read_2_reg_943_reg[7]_0 ({grp_ClefiaF1Xor_fu_447_n_207,grp_ClefiaF1Xor_fu_447_n_208,grp_ClefiaF1Xor_fu_447_n_209,grp_ClefiaF1Xor_fu_447_n_210,grp_ClefiaF1Xor_fu_447_n_211,grp_ClefiaF1Xor_fu_447_n_212,grp_ClefiaF1Xor_fu_447_n_213,grp_ClefiaF1Xor_fu_447_n_214}),
        .\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_0 (src_11_read_2_reg_937_pp0_iter1_reg),
        .\src_11_read_2_reg_937_pp0_iter1_reg_reg[7]_1 (\src_11_read_2_reg_937_pp0_iter1_reg_reg[7] ),
        .\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_0 ({grp_ClefiaF1Xor_fu_447_n_107,grp_ClefiaF1Xor_fu_447_n_108,grp_ClefiaF1Xor_fu_447_n_109,grp_ClefiaF1Xor_fu_447_n_110,grp_ClefiaF1Xor_fu_447_n_111,grp_ClefiaF1Xor_fu_447_n_112,grp_ClefiaF1Xor_fu_447_n_113,grp_ClefiaF1Xor_fu_447_n_114}),
        .\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_1 (src_8_read_2_reg_955_pp0_iter1_reg),
        .\src_8_read_2_reg_955_pp0_iter1_reg_reg[7]_2 (\src_8_read_2_reg_955_pp0_iter1_reg_reg[7] ),
        .\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_0 ({grp_ClefiaF1Xor_fu_447_n_75,grp_ClefiaF1Xor_fu_447_n_76,grp_ClefiaF1Xor_fu_447_n_77,grp_ClefiaF1Xor_fu_447_n_78,grp_ClefiaF1Xor_fu_447_n_79,grp_ClefiaF1Xor_fu_447_n_80,grp_ClefiaF1Xor_fu_447_n_81,grp_ClefiaF1Xor_fu_447_n_82}),
        .\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_1 (src_9_read_2_reg_949_pp0_iter1_reg),
        .\src_9_read_2_reg_949_pp0_iter1_reg_reg[7]_2 (\src_9_read_2_reg_949_pp0_iter1_reg_reg[7] ),
        .\z_reg_981_reg[7]_0 (\clefia_s1_U/q0_reg ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_fu_447_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_fu_447_n_223),
        .Q(grp_ClefiaF1Xor_fu_447_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDCDDCCCC)) 
    grp_ClefiaGfn4_1_fu_535_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(icmp_ln193_1_fu_851_p2),
        .I3(ap_CS_fsm_state14),
        .I4(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .O(\ap_CS_fsm_reg[16] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln193_1_fu_851_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln193_1_fu_851_p2_carry_n_0,icmp_ln193_1_fu_851_p2_carry_n_1,icmp_ln193_1_fu_851_p2_carry_n_2,icmp_ln193_1_fu_851_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln193_1_fu_851_p2_carry_i_1_n_0,icmp_ln193_1_fu_851_p2_carry_i_2_n_0,icmp_ln193_1_fu_851_p2_carry_i_3_n_0,icmp_ln193_1_fu_851_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln193_1_fu_851_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln193_1_fu_851_p2_carry_i_5_n_0,icmp_ln193_1_fu_851_p2_carry_i_6_n_0,icmp_ln193_1_fu_851_p2_carry_i_7_n_0,icmp_ln193_1_fu_851_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln193_1_fu_851_p2_carry__0
       (.CI(icmp_ln193_1_fu_851_p2_carry_n_0),
        .CO({icmp_ln193_1_fu_851_p2_carry__0_n_0,icmp_ln193_1_fu_851_p2_carry__0_n_1,icmp_ln193_1_fu_851_p2_carry__0_n_2,icmp_ln193_1_fu_851_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln193_1_fu_851_p2_carry__0_i_1_n_0,icmp_ln193_1_fu_851_p2_carry__0_i_2_n_0,icmp_ln193_1_fu_851_p2_carry__0_i_3_n_0,icmp_ln193_1_fu_851_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln193_1_fu_851_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln193_1_fu_851_p2_carry__0_i_5_n_0,icmp_ln193_1_fu_851_p2_carry__0_i_6_n_0,icmp_ln193_1_fu_851_p2_carry__0_i_7_n_0,icmp_ln193_1_fu_851_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__0_i_1
       (.I0(add_ln188_1_reg_1275[14]),
        .I1(add_ln188_1_reg_1275[15]),
        .O(icmp_ln193_1_fu_851_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__0_i_2
       (.I0(add_ln188_1_reg_1275[12]),
        .I1(add_ln188_1_reg_1275[13]),
        .O(icmp_ln193_1_fu_851_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__0_i_3
       (.I0(add_ln188_1_reg_1275[10]),
        .I1(add_ln188_1_reg_1275[11]),
        .O(icmp_ln193_1_fu_851_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__0_i_4
       (.I0(add_ln188_1_reg_1275[8]),
        .I1(add_ln188_1_reg_1275[9]),
        .O(icmp_ln193_1_fu_851_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__0_i_5
       (.I0(add_ln188_1_reg_1275[15]),
        .I1(add_ln188_1_reg_1275[14]),
        .O(icmp_ln193_1_fu_851_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__0_i_6
       (.I0(add_ln188_1_reg_1275[13]),
        .I1(add_ln188_1_reg_1275[12]),
        .O(icmp_ln193_1_fu_851_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__0_i_7
       (.I0(add_ln188_1_reg_1275[11]),
        .I1(add_ln188_1_reg_1275[10]),
        .O(icmp_ln193_1_fu_851_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__0_i_8
       (.I0(add_ln188_1_reg_1275[9]),
        .I1(add_ln188_1_reg_1275[8]),
        .O(icmp_ln193_1_fu_851_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln193_1_fu_851_p2_carry__1
       (.CI(icmp_ln193_1_fu_851_p2_carry__0_n_0),
        .CO({icmp_ln193_1_fu_851_p2_carry__1_n_0,icmp_ln193_1_fu_851_p2_carry__1_n_1,icmp_ln193_1_fu_851_p2_carry__1_n_2,icmp_ln193_1_fu_851_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln193_1_fu_851_p2_carry__1_i_1_n_0,icmp_ln193_1_fu_851_p2_carry__1_i_2_n_0,icmp_ln193_1_fu_851_p2_carry__1_i_3_n_0,icmp_ln193_1_fu_851_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln193_1_fu_851_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln193_1_fu_851_p2_carry__1_i_5_n_0,icmp_ln193_1_fu_851_p2_carry__1_i_6_n_0,icmp_ln193_1_fu_851_p2_carry__1_i_7_n_0,icmp_ln193_1_fu_851_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__1_i_1
       (.I0(add_ln188_1_reg_1275[22]),
        .I1(add_ln188_1_reg_1275[23]),
        .O(icmp_ln193_1_fu_851_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__1_i_2
       (.I0(add_ln188_1_reg_1275[20]),
        .I1(add_ln188_1_reg_1275[21]),
        .O(icmp_ln193_1_fu_851_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__1_i_3
       (.I0(add_ln188_1_reg_1275[18]),
        .I1(add_ln188_1_reg_1275[19]),
        .O(icmp_ln193_1_fu_851_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__1_i_4
       (.I0(add_ln188_1_reg_1275[16]),
        .I1(add_ln188_1_reg_1275[17]),
        .O(icmp_ln193_1_fu_851_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__1_i_5
       (.I0(add_ln188_1_reg_1275[23]),
        .I1(add_ln188_1_reg_1275[22]),
        .O(icmp_ln193_1_fu_851_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__1_i_6
       (.I0(add_ln188_1_reg_1275[21]),
        .I1(add_ln188_1_reg_1275[20]),
        .O(icmp_ln193_1_fu_851_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__1_i_7
       (.I0(add_ln188_1_reg_1275[19]),
        .I1(add_ln188_1_reg_1275[18]),
        .O(icmp_ln193_1_fu_851_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__1_i_8
       (.I0(add_ln188_1_reg_1275[17]),
        .I1(add_ln188_1_reg_1275[16]),
        .O(icmp_ln193_1_fu_851_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln193_1_fu_851_p2_carry__2
       (.CI(icmp_ln193_1_fu_851_p2_carry__1_n_0),
        .CO({icmp_ln193_1_fu_851_p2,icmp_ln193_1_fu_851_p2_carry__2_n_1,icmp_ln193_1_fu_851_p2_carry__2_n_2,icmp_ln193_1_fu_851_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln193_1_fu_851_p2_carry__2_i_1_n_0,icmp_ln193_1_fu_851_p2_carry__2_i_2_n_0,icmp_ln193_1_fu_851_p2_carry__2_i_3_n_0,icmp_ln193_1_fu_851_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln193_1_fu_851_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln193_1_fu_851_p2_carry__2_i_5_n_0,icmp_ln193_1_fu_851_p2_carry__2_i_6_n_0,icmp_ln193_1_fu_851_p2_carry__2_i_7_n_0,icmp_ln193_1_fu_851_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln193_1_fu_851_p2_carry__2_i_1
       (.I0(add_ln188_1_reg_1275[30]),
        .I1(add_ln188_1_reg_1275[31]),
        .O(icmp_ln193_1_fu_851_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__2_i_2
       (.I0(add_ln188_1_reg_1275[28]),
        .I1(add_ln188_1_reg_1275[29]),
        .O(icmp_ln193_1_fu_851_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__2_i_3
       (.I0(add_ln188_1_reg_1275[26]),
        .I1(add_ln188_1_reg_1275[27]),
        .O(icmp_ln193_1_fu_851_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry__2_i_4
       (.I0(add_ln188_1_reg_1275[24]),
        .I1(add_ln188_1_reg_1275[25]),
        .O(icmp_ln193_1_fu_851_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__2_i_5
       (.I0(add_ln188_1_reg_1275[31]),
        .I1(add_ln188_1_reg_1275[30]),
        .O(icmp_ln193_1_fu_851_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__2_i_6
       (.I0(add_ln188_1_reg_1275[29]),
        .I1(add_ln188_1_reg_1275[28]),
        .O(icmp_ln193_1_fu_851_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__2_i_7
       (.I0(add_ln188_1_reg_1275[27]),
        .I1(add_ln188_1_reg_1275[26]),
        .O(icmp_ln193_1_fu_851_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry__2_i_8
       (.I0(add_ln188_1_reg_1275[25]),
        .I1(add_ln188_1_reg_1275[24]),
        .O(icmp_ln193_1_fu_851_p2_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry_i_1
       (.I0(add_ln188_1_reg_1275[6]),
        .I1(add_ln188_1_reg_1275[7]),
        .O(icmp_ln193_1_fu_851_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry_i_2
       (.I0(add_ln188_1_reg_1275[4]),
        .I1(add_ln188_1_reg_1275[5]),
        .O(icmp_ln193_1_fu_851_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry_i_3
       (.I0(add_ln188_1_reg_1275[2]),
        .I1(add_ln188_1_reg_1275[3]),
        .O(icmp_ln193_1_fu_851_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_1_fu_851_p2_carry_i_4
       (.I0(add_ln188_1_reg_1275[0]),
        .I1(add_ln188_1_reg_1275[1]),
        .O(icmp_ln193_1_fu_851_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry_i_5
       (.I0(add_ln188_1_reg_1275[7]),
        .I1(add_ln188_1_reg_1275[6]),
        .O(icmp_ln193_1_fu_851_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry_i_6
       (.I0(add_ln188_1_reg_1275[5]),
        .I1(add_ln188_1_reg_1275[4]),
        .O(icmp_ln193_1_fu_851_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry_i_7
       (.I0(add_ln188_1_reg_1275[3]),
        .I1(add_ln188_1_reg_1275[2]),
        .O(icmp_ln193_1_fu_851_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_1_fu_851_p2_carry_i_8
       (.I0(add_ln188_1_reg_1275[1]),
        .I1(add_ln188_1_reg_1275[0]),
        .O(icmp_ln193_1_fu_851_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln193_reg_1041[0]_i_1 
       (.I0(\idx_fu_78_reg[3]_1 ),
        .I1(\idx_fu_78_reg[3]_0 ),
        .I2(\idx_fu_78_reg[3]_2 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .O(\icmp_ln193_reg_1041[0]_i_1_n_0 ));
  FDRE \icmp_ln193_reg_1041_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln193_reg_1041[0]_i_1_n_0 ),
        .Q(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \idx_fu_78[3]_i_1 
       (.I0(\idx_fu_78_reg[3]_1 ),
        .I1(\idx_fu_78_reg[3]_0 ),
        .I2(\idx_fu_78_reg[3]_2 ),
        .I3(grp_ClefiaGfn4_1_fu_535_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm11_out));
  LUT3 #(
    .INIT(8'h08)) 
    \idx_fu_78[3]_i_2 
       (.I0(icmp_ln193_1_fu_851_p2),
        .I1(ap_CS_fsm_state14),
        .I2(\icmp_ln193_reg_1041_reg_n_0_[0] ),
        .O(dec51_in_fu_820));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_78[3]_i_4 
       (.I0(idx_fu_78_reg[3]),
        .O(\idx_fu_78[3]_i_4_n_0 ));
  FDRE \idx_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(dec51_in_fu_820),
        .D(\idx_fu_78_reg[3]_i_3_n_7 ),
        .Q(idx_fu_78_reg[3]),
        .R(ap_NS_fsm11_out));
  CARRY4 \idx_fu_78_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\idx_fu_78_reg[3]_i_3_n_0 ,\idx_fu_78_reg[3]_i_3_n_1 ,\idx_fu_78_reg[3]_i_3_n_2 ,\idx_fu_78_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\idx_fu_78_reg[3]_i_3_n_4 ,\idx_fu_78_reg[3]_i_3_n_5 ,\idx_fu_78_reg[3]_i_3_n_6 ,\idx_fu_78_reg[3]_i_3_n_7 }),
        .S({idx_fu_78_reg[6:4],\idx_fu_78[3]_i_4_n_0 }));
  FDRE \idx_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(dec51_in_fu_820),
        .D(\idx_fu_78_reg[3]_i_3_n_6 ),
        .Q(idx_fu_78_reg[4]),
        .R(ap_NS_fsm11_out));
  FDRE \idx_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(dec51_in_fu_820),
        .D(\idx_fu_78_reg[3]_i_3_n_5 ),
        .Q(idx_fu_78_reg[5]),
        .R(ap_NS_fsm11_out));
  FDRE \idx_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(dec51_in_fu_820),
        .D(\idx_fu_78_reg[3]_i_3_n_4 ),
        .Q(idx_fu_78_reg[6]),
        .R(ap_NS_fsm11_out));
  FDRE \idx_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(dec51_in_fu_820),
        .D(\idx_fu_78_reg[7]_i_1_n_7 ),
        .Q(idx_fu_78_reg[7]),
        .R(ap_NS_fsm11_out));
  CARRY4 \idx_fu_78_reg[7]_i_1 
       (.CI(\idx_fu_78_reg[3]_i_3_n_0 ),
        .CO(\NLW_idx_fu_78_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_idx_fu_78_reg[7]_i_1_O_UNCONNECTED [3:1],\idx_fu_78_reg[7]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,idx_fu_78_reg[7]}));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    mem_reg_i_100
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(mem_reg_39),
        .O(mem_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_15
       (.I0(mem_reg_34),
        .I1(mem_reg_i_40_n_0),
        .I2(mem_reg_35),
        .I3(mem_reg_36),
        .I4(mem_reg_37),
        .I5(mem_reg_38),
        .O(DIBDI[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_16
       (.I0(mem_reg_29),
        .I1(mem_reg_i_46_n_0),
        .I2(mem_reg_30),
        .I3(mem_reg_31),
        .I4(mem_reg_32),
        .I5(mem_reg_33),
        .O(DIBDI[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_17
       (.I0(mem_reg_24),
        .I1(mem_reg_i_52_n_0),
        .I2(mem_reg_25),
        .I3(mem_reg_26),
        .I4(mem_reg_27),
        .I5(mem_reg_28),
        .O(DIBDI[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_18
       (.I0(mem_reg_19),
        .I1(mem_reg_i_58_n_0),
        .I2(mem_reg_20),
        .I3(mem_reg_21),
        .I4(mem_reg_22),
        .I5(mem_reg_23),
        .O(DIBDI[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_19
       (.I0(mem_reg_14),
        .I1(mem_reg_i_64_n_0),
        .I2(mem_reg_15),
        .I3(mem_reg_16),
        .I4(mem_reg_17),
        .I5(mem_reg_18),
        .O(DIBDI[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    mem_reg_i_2
       (.I0(mem_reg_40),
        .I1(mem_reg_41),
        .I2(mem_reg_42),
        .I3(mem_reg_43),
        .I4(ram_reg_0[0]),
        .I5(grp_ClefiaEncrypt_1_fu_355_Clefia_enc_ce0),
        .O(Clefia_enc_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_20
       (.I0(mem_reg_9),
        .I1(mem_reg_i_70_n_0),
        .I2(mem_reg_10),
        .I3(mem_reg_11),
        .I4(mem_reg_12),
        .I5(mem_reg_13),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_21
       (.I0(mem_reg_4),
        .I1(mem_reg_i_76_n_0),
        .I2(mem_reg_5),
        .I3(mem_reg_6),
        .I4(mem_reg_7),
        .I5(mem_reg_8),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_22
       (.I0(mem_reg),
        .I1(mem_reg_i_82_n_0),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .I4(mem_reg_2),
        .I5(mem_reg_3),
        .O(DIBDI[0]));
  LUT5 #(
    .INIT(32'hA8000000)) 
    mem_reg_i_27
       (.I0(mem_reg_44),
        .I1(ap_NS_fsm[1]),
        .I2(mem_reg_45),
        .I3(ram_reg_0[0]),
        .I4(mem_reg_46),
        .O(WEBWE[3]));
  LUT5 #(
    .INIT(32'h00E00000)) 
    mem_reg_i_28
       (.I0(ap_NS_fsm[1]),
        .I1(mem_reg_45),
        .I2(ram_reg_0[0]),
        .I3(mem_reg_44),
        .I4(mem_reg_46),
        .O(WEBWE[2]));
  LUT5 #(
    .INIT(32'h0000A800)) 
    mem_reg_i_29
       (.I0(mem_reg_44),
        .I1(ap_NS_fsm[1]),
        .I2(mem_reg_45),
        .I3(ram_reg_0[0]),
        .I4(mem_reg_46),
        .O(WEBWE[1]));
  LUT5 #(
    .INIT(32'h000000E0)) 
    mem_reg_i_30
       (.I0(ap_NS_fsm[1]),
        .I1(mem_reg_45),
        .I2(ram_reg_0[0]),
        .I3(mem_reg_44),
        .I4(mem_reg_46),
        .O(WEBWE[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_35
       (.I0(ap_NS_fsm[1]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(mem_reg_39),
        .O(grp_ClefiaEncrypt_1_fu_355_Clefia_enc_ce0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_40
       (.I0(mem_reg_i_98_n_0),
        .I1(fin_12_reg_1203[7]),
        .I2(mem_reg_i_99_n_0),
        .I3(ap_return_0_preg[7]),
        .I4(fout_0_1_reg_417[7]),
        .I5(mem_reg_i_100_n_0),
        .O(mem_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_46
       (.I0(mem_reg_i_98_n_0),
        .I1(fin_12_reg_1203[6]),
        .I2(mem_reg_i_99_n_0),
        .I3(ap_return_0_preg[6]),
        .I4(fout_0_1_reg_417[6]),
        .I5(mem_reg_i_100_n_0),
        .O(mem_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_52
       (.I0(mem_reg_i_98_n_0),
        .I1(fin_12_reg_1203[5]),
        .I2(mem_reg_i_99_n_0),
        .I3(ap_return_0_preg[5]),
        .I4(fout_0_1_reg_417[5]),
        .I5(mem_reg_i_100_n_0),
        .O(mem_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_58
       (.I0(mem_reg_i_98_n_0),
        .I1(fin_12_reg_1203[4]),
        .I2(mem_reg_i_99_n_0),
        .I3(ap_return_0_preg[4]),
        .I4(fout_0_1_reg_417[4]),
        .I5(mem_reg_i_100_n_0),
        .O(mem_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_64
       (.I0(mem_reg_i_98_n_0),
        .I1(fin_12_reg_1203[3]),
        .I2(mem_reg_i_99_n_0),
        .I3(ap_return_0_preg[3]),
        .I4(fout_0_1_reg_417[3]),
        .I5(mem_reg_i_100_n_0),
        .O(mem_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_70
       (.I0(mem_reg_i_98_n_0),
        .I1(fin_12_reg_1203[2]),
        .I2(mem_reg_i_99_n_0),
        .I3(ap_return_0_preg[2]),
        .I4(fout_0_1_reg_417[2]),
        .I5(mem_reg_i_100_n_0),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_76
       (.I0(mem_reg_i_98_n_0),
        .I1(fin_12_reg_1203[1]),
        .I2(mem_reg_i_99_n_0),
        .I3(ap_return_0_preg[1]),
        .I4(fout_0_1_reg_417[1]),
        .I5(mem_reg_i_100_n_0),
        .O(mem_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_82
       (.I0(mem_reg_i_98_n_0),
        .I1(fin_12_reg_1203[0]),
        .I2(mem_reg_i_99_n_0),
        .I3(ap_return_0_preg[0]),
        .I4(fout_0_1_reg_417[0]),
        .I5(mem_reg_i_100_n_0),
        .O(mem_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mem_reg_i_98
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[5]),
        .I4(mem_reg_39),
        .I5(\ap_return_0_preg[7]_i_2_n_0 ),
        .O(mem_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    mem_reg_i_99
       (.I0(\ap_return_0_preg[7]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(mem_reg_39),
        .O(mem_reg_i_99_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_167__5
       (.I0(\ap_CS_fsm_reg_n_0_[10] ),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .O(ram_reg_i_167__5_n_0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_i_599
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm_reg_n_0_[3] ),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state10),
        .I5(\ap_CS_fsm_reg_n_0_[10] ),
        .O(ram_reg_i_599_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444000)) 
    ram_reg_i_66
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_i_167__5_n_0),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .I5(ram_reg_11),
        .O(\ap_CS_fsm_reg[25]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    ram_reg_i_93__5
       (.I0(ram_reg_i_167__5_n_0),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ram_reg_17),
        .I5(ram_reg_10),
        .O(grp_ClefiaEncrypt_1_fu_355_rk_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rk_offset_read_reg_749[6]_i_1 
       (.I0(idx_fu_78_reg[3]),
        .I1(idx_fu_78_reg[4]),
        .I2(idx_fu_78_reg[5]),
        .I3(idx_fu_78_reg[6]),
        .O(grp_ClefiaF0Xor_fu_428_rk_offset[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rk_offset_read_reg_749[7]_i_1 
       (.I0(idx_fu_78_reg[5]),
        .I1(idx_fu_78_reg[6]),
        .I2(idx_fu_78_reg[3]),
        .I3(idx_fu_78_reg[4]),
        .I4(idx_fu_78_reg[7]),
        .O(grp_ClefiaF0Xor_fu_428_rk_offset[7]));
  LUT3 #(
    .INIT(8'h78)) 
    \rk_offset_read_reg_901[5]_i_1 
       (.I0(or_ln195_fu_676_p2[4]),
        .I1(or_ln195_fu_676_p2[3]),
        .I2(or_ln195_fu_676_p2[5]),
        .O(rk_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rk_offset_read_reg_901[6]_i_1 
       (.I0(or_ln195_fu_676_p2[3]),
        .I1(or_ln195_fu_676_p2[4]),
        .I2(or_ln195_fu_676_p2[5]),
        .I3(or_ln195_fu_676_p2[6]),
        .O(rk_offset[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rk_offset_read_reg_901[7]_i_1 
       (.I0(or_ln195_fu_676_p2[5]),
        .I1(or_ln195_fu_676_p2[6]),
        .I2(or_ln195_fu_676_p2[3]),
        .I3(or_ln195_fu_676_p2[4]),
        .I4(or_ln195_fu_676_p2[7]),
        .O(rk_offset[7]));
  FDRE \trunc_ln188_reg_1198_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(idx_fu_78_reg[3]),
        .Q(or_ln195_fu_676_p2[3]),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1198_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(idx_fu_78_reg[4]),
        .Q(or_ln195_fu_676_p2[4]),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1198_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(idx_fu_78_reg[5]),
        .Q(or_ln195_fu_676_p2[5]),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1198_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(idx_fu_78_reg[6]),
        .Q(or_ln195_fu_676_p2[6]),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1198_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(idx_fu_78_reg[7]),
        .Q(or_ln195_fu_676_p2[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8
   (ADDRBWRADDR,
    grp_ClefiaKeySet192_fu_331_rk_ce1,
    D,
    ADDRARDADDR,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[646]_0 ,
    DIADI,
    DIBDI,
    \ap_CS_fsm_reg[653]_0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    Q,
    grp_ClefiaKeySet192_fu_331_ap_start_reg,
    grp_ClefiaGfn8_fu_2681_ap_start_reg,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    grp_ClefiaDoubleSwap_1_fu_2693_lk_d1,
    grp_ClefiaDoubleSwap_1_fu_2693_lk_d0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output [2:0]ADDRBWRADDR;
  output grp_ClefiaKeySet192_fu_331_rk_ce1;
  output [1:0]D;
  output [1:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[646]_0 ;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output \ap_CS_fsm_reg[653]_0 ;
  input [1:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input [4:0]Q;
  input grp_ClefiaKeySet192_fu_331_ap_start_reg;
  input grp_ClefiaGfn8_fu_2681_ap_start_reg;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input [2:0]ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d1;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [4:0]Q;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage2_2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[646]_0 ;
  wire \ap_CS_fsm_reg[653]_0 ;
  wire \ap_CS_fsm_reg_n_0_[101] ;
  wire \ap_CS_fsm_reg_n_0_[102] ;
  wire \ap_CS_fsm_reg_n_0_[109] ;
  wire \ap_CS_fsm_reg_n_0_[113] ;
  wire \ap_CS_fsm_reg_n_0_[114] ;
  wire \ap_CS_fsm_reg_n_0_[121] ;
  wire \ap_CS_fsm_reg_n_0_[142] ;
  wire \ap_CS_fsm_reg_n_0_[149] ;
  wire \ap_CS_fsm_reg_n_0_[153] ;
  wire \ap_CS_fsm_reg_n_0_[154] ;
  wire \ap_CS_fsm_reg_n_0_[161] ;
  wire \ap_CS_fsm_reg_n_0_[165] ;
  wire \ap_CS_fsm_reg_n_0_[166] ;
  wire \ap_CS_fsm_reg_n_0_[173] ;
  wire \ap_CS_fsm_reg_n_0_[177] ;
  wire \ap_CS_fsm_reg_n_0_[178] ;
  wire \ap_CS_fsm_reg_n_0_[185] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[206] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[213] ;
  wire \ap_CS_fsm_reg_n_0_[217] ;
  wire \ap_CS_fsm_reg_n_0_[218] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[225] ;
  wire \ap_CS_fsm_reg_n_0_[229] ;
  wire \ap_CS_fsm_reg_n_0_[230] ;
  wire \ap_CS_fsm_reg_n_0_[237] ;
  wire \ap_CS_fsm_reg_n_0_[239] ;
  wire \ap_CS_fsm_reg_n_0_[241] ;
  wire \ap_CS_fsm_reg_n_0_[242] ;
  wire \ap_CS_fsm_reg_n_0_[249] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[269] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[270] ;
  wire \ap_CS_fsm_reg_n_0_[277] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[281] ;
  wire \ap_CS_fsm_reg_n_0_[282] ;
  wire \ap_CS_fsm_reg_n_0_[289] ;
  wire \ap_CS_fsm_reg_n_0_[293] ;
  wire \ap_CS_fsm_reg_n_0_[294] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[301] ;
  wire \ap_CS_fsm_reg_n_0_[305] ;
  wire \ap_CS_fsm_reg_n_0_[306] ;
  wire \ap_CS_fsm_reg_n_0_[313] ;
  wire \ap_CS_fsm_reg_n_0_[334] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[341] ;
  wire \ap_CS_fsm_reg_n_0_[345] ;
  wire \ap_CS_fsm_reg_n_0_[346] ;
  wire \ap_CS_fsm_reg_n_0_[352] ;
  wire \ap_CS_fsm_reg_n_0_[353] ;
  wire \ap_CS_fsm_reg_n_0_[357] ;
  wire \ap_CS_fsm_reg_n_0_[358] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[365] ;
  wire \ap_CS_fsm_reg_n_0_[369] ;
  wire \ap_CS_fsm_reg_n_0_[370] ;
  wire \ap_CS_fsm_reg_n_0_[377] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[398] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[405] ;
  wire \ap_CS_fsm_reg_n_0_[409] ;
  wire \ap_CS_fsm_reg_n_0_[410] ;
  wire \ap_CS_fsm_reg_n_0_[417] ;
  wire \ap_CS_fsm_reg_n_0_[421] ;
  wire \ap_CS_fsm_reg_n_0_[422] ;
  wire \ap_CS_fsm_reg_n_0_[429] ;
  wire \ap_CS_fsm_reg_n_0_[433] ;
  wire \ap_CS_fsm_reg_n_0_[434] ;
  wire \ap_CS_fsm_reg_n_0_[441] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[462] ;
  wire \ap_CS_fsm_reg_n_0_[469] ;
  wire \ap_CS_fsm_reg_n_0_[473] ;
  wire \ap_CS_fsm_reg_n_0_[474] ;
  wire \ap_CS_fsm_reg_n_0_[481] ;
  wire \ap_CS_fsm_reg_n_0_[485] ;
  wire \ap_CS_fsm_reg_n_0_[486] ;
  wire \ap_CS_fsm_reg_n_0_[493] ;
  wire \ap_CS_fsm_reg_n_0_[497] ;
  wire \ap_CS_fsm_reg_n_0_[498] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[505] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[526] ;
  wire \ap_CS_fsm_reg_n_0_[533] ;
  wire \ap_CS_fsm_reg_n_0_[537] ;
  wire \ap_CS_fsm_reg_n_0_[538] ;
  wire \ap_CS_fsm_reg_n_0_[545] ;
  wire \ap_CS_fsm_reg_n_0_[549] ;
  wire \ap_CS_fsm_reg_n_0_[550] ;
  wire \ap_CS_fsm_reg_n_0_[557] ;
  wire \ap_CS_fsm_reg_n_0_[561] ;
  wire \ap_CS_fsm_reg_n_0_[562] ;
  wire \ap_CS_fsm_reg_n_0_[569] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[590] ;
  wire \ap_CS_fsm_reg_n_0_[597] ;
  wire \ap_CS_fsm_reg_n_0_[601] ;
  wire \ap_CS_fsm_reg_n_0_[602] ;
  wire \ap_CS_fsm_reg_n_0_[609] ;
  wire \ap_CS_fsm_reg_n_0_[613] ;
  wire \ap_CS_fsm_reg_n_0_[614] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[621] ;
  wire \ap_CS_fsm_reg_n_0_[622] ;
  wire \ap_CS_fsm_reg_n_0_[625] ;
  wire \ap_CS_fsm_reg_n_0_[626] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[633] ;
  wire \ap_CS_fsm_reg_n_0_[634] ;
  wire \ap_CS_fsm_reg_n_0_[85] ;
  wire \ap_CS_fsm_reg_n_0_[89] ;
  wire \ap_CS_fsm_reg_n_0_[90] ;
  wire \ap_CS_fsm_reg_n_0_[97] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state187;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state189;
  wire ap_CS_fsm_state190;
  wire ap_CS_fsm_state191;
  wire ap_CS_fsm_state192;
  wire ap_CS_fsm_state193;
  wire ap_CS_fsm_state194;
  wire ap_CS_fsm_state195;
  wire ap_CS_fsm_state196;
  wire ap_CS_fsm_state197;
  wire ap_CS_fsm_state198;
  wire ap_CS_fsm_state199;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state200;
  wire ap_CS_fsm_state201;
  wire ap_CS_fsm_state202;
  wire ap_CS_fsm_state203;
  wire ap_CS_fsm_state204;
  wire ap_CS_fsm_state205;
  wire ap_CS_fsm_state206;
  wire ap_CS_fsm_state208;
  wire ap_CS_fsm_state209;
  wire ap_CS_fsm_state210;
  wire ap_CS_fsm_state211;
  wire ap_CS_fsm_state212;
  wire ap_CS_fsm_state213;
  wire ap_CS_fsm_state215;
  wire ap_CS_fsm_state216;
  wire ap_CS_fsm_state217;
  wire ap_CS_fsm_state220;
  wire ap_CS_fsm_state221;
  wire ap_CS_fsm_state222;
  wire ap_CS_fsm_state223;
  wire ap_CS_fsm_state224;
  wire ap_CS_fsm_state225;
  wire ap_CS_fsm_state227;
  wire ap_CS_fsm_state228;
  wire ap_CS_fsm_state229;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state232;
  wire ap_CS_fsm_state233;
  wire ap_CS_fsm_state234;
  wire ap_CS_fsm_state235;
  wire ap_CS_fsm_state236;
  wire ap_CS_fsm_state237;
  wire ap_CS_fsm_state239;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state241;
  wire ap_CS_fsm_state244;
  wire ap_CS_fsm_state245;
  wire ap_CS_fsm_state246;
  wire ap_CS_fsm_state247;
  wire ap_CS_fsm_state248;
  wire ap_CS_fsm_state249;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state251;
  wire ap_CS_fsm_state252;
  wire ap_CS_fsm_state253;
  wire ap_CS_fsm_state254;
  wire ap_CS_fsm_state255;
  wire ap_CS_fsm_state256;
  wire ap_CS_fsm_state257;
  wire ap_CS_fsm_state258;
  wire ap_CS_fsm_state259;
  wire ap_CS_fsm_state260;
  wire ap_CS_fsm_state261;
  wire ap_CS_fsm_state262;
  wire ap_CS_fsm_state263;
  wire ap_CS_fsm_state264;
  wire ap_CS_fsm_state265;
  wire ap_CS_fsm_state266;
  wire ap_CS_fsm_state267;
  wire ap_CS_fsm_state268;
  wire ap_CS_fsm_state269;
  wire ap_CS_fsm_state272;
  wire ap_CS_fsm_state273;
  wire ap_CS_fsm_state274;
  wire ap_CS_fsm_state275;
  wire ap_CS_fsm_state276;
  wire ap_CS_fsm_state277;
  wire ap_CS_fsm_state279;
  wire ap_CS_fsm_state280;
  wire ap_CS_fsm_state281;
  wire ap_CS_fsm_state284;
  wire ap_CS_fsm_state285;
  wire ap_CS_fsm_state286;
  wire ap_CS_fsm_state287;
  wire ap_CS_fsm_state288;
  wire ap_CS_fsm_state289;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state291;
  wire ap_CS_fsm_state292;
  wire ap_CS_fsm_state293;
  wire ap_CS_fsm_state296;
  wire ap_CS_fsm_state297;
  wire ap_CS_fsm_state298;
  wire ap_CS_fsm_state299;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state300;
  wire ap_CS_fsm_state301;
  wire ap_CS_fsm_state303;
  wire ap_CS_fsm_state304;
  wire ap_CS_fsm_state305;
  wire ap_CS_fsm_state308;
  wire ap_CS_fsm_state309;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state310;
  wire ap_CS_fsm_state311;
  wire ap_CS_fsm_state312;
  wire ap_CS_fsm_state313;
  wire ap_CS_fsm_state315;
  wire ap_CS_fsm_state316;
  wire ap_CS_fsm_state317;
  wire ap_CS_fsm_state318;
  wire ap_CS_fsm_state319;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state320;
  wire ap_CS_fsm_state321;
  wire ap_CS_fsm_state322;
  wire ap_CS_fsm_state323;
  wire ap_CS_fsm_state324;
  wire ap_CS_fsm_state325;
  wire ap_CS_fsm_state326;
  wire ap_CS_fsm_state327;
  wire ap_CS_fsm_state328;
  wire ap_CS_fsm_state329;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state330;
  wire ap_CS_fsm_state331;
  wire ap_CS_fsm_state332;
  wire ap_CS_fsm_state333;
  wire ap_CS_fsm_state334;
  wire ap_CS_fsm_state336;
  wire ap_CS_fsm_state337;
  wire ap_CS_fsm_state338;
  wire ap_CS_fsm_state339;
  wire ap_CS_fsm_state340;
  wire ap_CS_fsm_state341;
  wire ap_CS_fsm_state343;
  wire ap_CS_fsm_state344;
  wire ap_CS_fsm_state345;
  wire ap_CS_fsm_state348;
  wire ap_CS_fsm_state349;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state350;
  wire ap_CS_fsm_state351;
  wire ap_CS_fsm_state352;
  wire ap_CS_fsm_state355;
  wire ap_CS_fsm_state356;
  wire ap_CS_fsm_state357;
  wire ap_CS_fsm_state360;
  wire ap_CS_fsm_state361;
  wire ap_CS_fsm_state362;
  wire ap_CS_fsm_state363;
  wire ap_CS_fsm_state364;
  wire ap_CS_fsm_state365;
  wire ap_CS_fsm_state367;
  wire ap_CS_fsm_state368;
  wire ap_CS_fsm_state369;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state372;
  wire ap_CS_fsm_state373;
  wire ap_CS_fsm_state374;
  wire ap_CS_fsm_state375;
  wire ap_CS_fsm_state376;
  wire ap_CS_fsm_state377;
  wire ap_CS_fsm_state379;
  wire ap_CS_fsm_state380;
  wire ap_CS_fsm_state381;
  wire ap_CS_fsm_state382;
  wire ap_CS_fsm_state383;
  wire ap_CS_fsm_state384;
  wire ap_CS_fsm_state385;
  wire ap_CS_fsm_state386;
  wire ap_CS_fsm_state387;
  wire ap_CS_fsm_state388;
  wire ap_CS_fsm_state389;
  wire ap_CS_fsm_state390;
  wire ap_CS_fsm_state391;
  wire ap_CS_fsm_state392;
  wire ap_CS_fsm_state393;
  wire ap_CS_fsm_state394;
  wire ap_CS_fsm_state395;
  wire ap_CS_fsm_state396;
  wire ap_CS_fsm_state397;
  wire ap_CS_fsm_state398;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state400;
  wire ap_CS_fsm_state401;
  wire ap_CS_fsm_state402;
  wire ap_CS_fsm_state403;
  wire ap_CS_fsm_state404;
  wire ap_CS_fsm_state405;
  wire ap_CS_fsm_state407;
  wire ap_CS_fsm_state408;
  wire ap_CS_fsm_state409;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state412;
  wire ap_CS_fsm_state413;
  wire ap_CS_fsm_state414;
  wire ap_CS_fsm_state415;
  wire ap_CS_fsm_state416;
  wire ap_CS_fsm_state417;
  wire ap_CS_fsm_state419;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state420;
  wire ap_CS_fsm_state421;
  wire ap_CS_fsm_state424;
  wire ap_CS_fsm_state425;
  wire ap_CS_fsm_state426;
  wire ap_CS_fsm_state427;
  wire ap_CS_fsm_state428;
  wire ap_CS_fsm_state429;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state431;
  wire ap_CS_fsm_state432;
  wire ap_CS_fsm_state433;
  wire ap_CS_fsm_state436;
  wire ap_CS_fsm_state437;
  wire ap_CS_fsm_state438;
  wire ap_CS_fsm_state439;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state440;
  wire ap_CS_fsm_state441;
  wire ap_CS_fsm_state443;
  wire ap_CS_fsm_state444;
  wire ap_CS_fsm_state445;
  wire ap_CS_fsm_state446;
  wire ap_CS_fsm_state447;
  wire ap_CS_fsm_state448;
  wire ap_CS_fsm_state449;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state450;
  wire ap_CS_fsm_state451;
  wire ap_CS_fsm_state452;
  wire ap_CS_fsm_state453;
  wire ap_CS_fsm_state454;
  wire ap_CS_fsm_state455;
  wire ap_CS_fsm_state456;
  wire ap_CS_fsm_state457;
  wire ap_CS_fsm_state458;
  wire ap_CS_fsm_state459;
  wire ap_CS_fsm_state460;
  wire ap_CS_fsm_state461;
  wire ap_CS_fsm_state462;
  wire ap_CS_fsm_state464;
  wire ap_CS_fsm_state465;
  wire ap_CS_fsm_state466;
  wire ap_CS_fsm_state467;
  wire ap_CS_fsm_state468;
  wire ap_CS_fsm_state469;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state471;
  wire ap_CS_fsm_state472;
  wire ap_CS_fsm_state473;
  wire ap_CS_fsm_state476;
  wire ap_CS_fsm_state477;
  wire ap_CS_fsm_state478;
  wire ap_CS_fsm_state479;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state480;
  wire ap_CS_fsm_state481;
  wire ap_CS_fsm_state483;
  wire ap_CS_fsm_state484;
  wire ap_CS_fsm_state485;
  wire ap_CS_fsm_state488;
  wire ap_CS_fsm_state489;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state490;
  wire ap_CS_fsm_state491;
  wire ap_CS_fsm_state492;
  wire ap_CS_fsm_state493;
  wire ap_CS_fsm_state495;
  wire ap_CS_fsm_state496;
  wire ap_CS_fsm_state497;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state500;
  wire ap_CS_fsm_state501;
  wire ap_CS_fsm_state502;
  wire ap_CS_fsm_state503;
  wire ap_CS_fsm_state504;
  wire ap_CS_fsm_state505;
  wire ap_CS_fsm_state507;
  wire ap_CS_fsm_state508;
  wire ap_CS_fsm_state509;
  wire ap_CS_fsm_state510;
  wire ap_CS_fsm_state511;
  wire ap_CS_fsm_state512;
  wire ap_CS_fsm_state513;
  wire ap_CS_fsm_state514;
  wire ap_CS_fsm_state515;
  wire ap_CS_fsm_state516;
  wire ap_CS_fsm_state517;
  wire ap_CS_fsm_state518;
  wire ap_CS_fsm_state519;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state520;
  wire ap_CS_fsm_state521;
  wire ap_CS_fsm_state522;
  wire ap_CS_fsm_state523;
  wire ap_CS_fsm_state524;
  wire ap_CS_fsm_state525;
  wire ap_CS_fsm_state526;
  wire ap_CS_fsm_state528;
  wire ap_CS_fsm_state529;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state530;
  wire ap_CS_fsm_state531;
  wire ap_CS_fsm_state532;
  wire ap_CS_fsm_state533;
  wire ap_CS_fsm_state535;
  wire ap_CS_fsm_state536;
  wire ap_CS_fsm_state537;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state540;
  wire ap_CS_fsm_state541;
  wire ap_CS_fsm_state542;
  wire ap_CS_fsm_state543;
  wire ap_CS_fsm_state544;
  wire ap_CS_fsm_state545;
  wire ap_CS_fsm_state547;
  wire ap_CS_fsm_state548;
  wire ap_CS_fsm_state549;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state552;
  wire ap_CS_fsm_state553;
  wire ap_CS_fsm_state554;
  wire ap_CS_fsm_state555;
  wire ap_CS_fsm_state556;
  wire ap_CS_fsm_state557;
  wire ap_CS_fsm_state559;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state560;
  wire ap_CS_fsm_state561;
  wire ap_CS_fsm_state564;
  wire ap_CS_fsm_state565;
  wire ap_CS_fsm_state566;
  wire ap_CS_fsm_state567;
  wire ap_CS_fsm_state568;
  wire ap_CS_fsm_state569;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state571;
  wire ap_CS_fsm_state572;
  wire ap_CS_fsm_state573;
  wire ap_CS_fsm_state574;
  wire ap_CS_fsm_state575;
  wire ap_CS_fsm_state576;
  wire ap_CS_fsm_state577;
  wire ap_CS_fsm_state578;
  wire ap_CS_fsm_state579;
  wire ap_CS_fsm_state580;
  wire ap_CS_fsm_state581;
  wire ap_CS_fsm_state582;
  wire ap_CS_fsm_state583;
  wire ap_CS_fsm_state584;
  wire ap_CS_fsm_state585;
  wire ap_CS_fsm_state586;
  wire ap_CS_fsm_state587;
  wire ap_CS_fsm_state588;
  wire ap_CS_fsm_state589;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state590;
  wire ap_CS_fsm_state592;
  wire ap_CS_fsm_state593;
  wire ap_CS_fsm_state594;
  wire ap_CS_fsm_state595;
  wire ap_CS_fsm_state596;
  wire ap_CS_fsm_state597;
  wire ap_CS_fsm_state599;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state600;
  wire ap_CS_fsm_state601;
  wire ap_CS_fsm_state604;
  wire ap_CS_fsm_state605;
  wire ap_CS_fsm_state606;
  wire ap_CS_fsm_state607;
  wire ap_CS_fsm_state608;
  wire ap_CS_fsm_state609;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state611;
  wire ap_CS_fsm_state612;
  wire ap_CS_fsm_state613;
  wire ap_CS_fsm_state616;
  wire ap_CS_fsm_state617;
  wire ap_CS_fsm_state618;
  wire ap_CS_fsm_state619;
  wire ap_CS_fsm_state620;
  wire ap_CS_fsm_state621;
  wire ap_CS_fsm_state624;
  wire ap_CS_fsm_state625;
  wire ap_CS_fsm_state628;
  wire ap_CS_fsm_state629;
  wire ap_CS_fsm_state630;
  wire ap_CS_fsm_state631;
  wire ap_CS_fsm_state632;
  wire ap_CS_fsm_state633;
  wire ap_CS_fsm_state636;
  wire ap_CS_fsm_state637;
  wire ap_CS_fsm_state638;
  wire ap_CS_fsm_state639;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state640;
  wire ap_CS_fsm_state641;
  wire ap_CS_fsm_state642;
  wire ap_CS_fsm_state643;
  wire ap_CS_fsm_state644;
  wire ap_CS_fsm_state645;
  wire ap_CS_fsm_state646;
  wire ap_CS_fsm_state647;
  wire ap_CS_fsm_state648;
  wire ap_CS_fsm_state649;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state650;
  wire ap_CS_fsm_state651;
  wire ap_CS_fsm_state652;
  wire ap_CS_fsm_state653;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state99;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\clefia_s0_U/q0_reg ;
  wire clefia_s0_ce0;
  wire [7:0]\clefia_s1_U/q0_reg ;
  wire clefia_s1_ce0;
  wire con192_U_n_40;
  wire con192_U_n_41;
  wire con192_U_n_42;
  wire con192_U_n_43;
  wire con192_U_n_44;
  wire con192_U_n_45;
  wire con192_U_n_46;
  wire con192_U_n_47;
  wire con192_U_n_48;
  wire con192_U_n_49;
  wire con192_U_n_50;
  wire con192_U_n_51;
  wire con192_U_n_52;
  wire con192_U_n_53;
  wire con192_U_n_54;
  wire con192_U_n_55;
  wire con192_ce0;
  wire [7:0]con192_q0;
  wire fin_U_n_17;
  wire fin_U_n_18;
  wire fin_U_n_19;
  wire fin_U_n_20;
  wire fin_U_n_21;
  wire fin_U_n_22;
  wire fin_U_n_23;
  wire fin_U_n_24;
  wire fin_U_n_25;
  wire fin_U_n_26;
  wire fin_U_n_27;
  wire fin_U_n_28;
  wire fin_U_n_29;
  wire fin_U_n_30;
  wire fin_U_n_31;
  wire fin_U_n_32;
  wire fin_U_n_33;
  wire fin_U_n_34;
  wire fin_U_n_35;
  wire fin_U_n_36;
  wire fin_U_n_37;
  wire fin_U_n_38;
  wire fin_U_n_39;
  wire fin_U_n_40;
  wire fin_U_n_41;
  wire fin_U_n_42;
  wire fin_U_n_43;
  wire fin_U_n_44;
  wire fin_U_n_45;
  wire fin_U_n_46;
  wire fin_U_n_47;
  wire fin_U_n_48;
  wire fin_U_n_49;
  wire fin_U_n_50;
  wire fin_U_n_51;
  wire fin_U_n_52;
  wire fin_U_n_53;
  wire fin_U_n_54;
  wire fin_U_n_55;
  wire fin_U_n_56;
  wire fin_U_n_57;
  wire fin_U_n_58;
  wire fin_U_n_59;
  wire fin_U_n_60;
  wire fin_U_n_61;
  wire fin_U_n_62;
  wire fin_U_n_63;
  wire fin_U_n_64;
  wire fin_U_n_65;
  wire fin_U_n_66;
  wire fin_U_n_67;
  wire fin_U_n_68;
  wire fin_U_n_69;
  wire fin_U_n_70;
  wire fin_U_n_71;
  wire fin_U_n_72;
  wire fin_U_n_73;
  wire fin_U_n_74;
  wire fin_U_n_75;
  wire fin_U_n_76;
  wire fin_U_n_77;
  wire fin_U_n_78;
  wire fin_U_n_79;
  wire fin_U_n_80;
  wire fin_U_n_81;
  wire fin_U_n_82;
  wire fin_ce1;
  wire [7:0]fin_q0;
  wire [7:0]fin_q1;
  wire fin_we0;
  wire fout_U_n_0;
  wire fout_U_n_1;
  wire fout_U_n_2;
  wire fout_U_n_22;
  wire fout_U_n_23;
  wire fout_U_n_24;
  wire fout_U_n_25;
  wire fout_U_n_26;
  wire fout_U_n_27;
  wire fout_U_n_28;
  wire fout_U_n_29;
  wire fout_U_n_3;
  wire fout_U_n_30;
  wire fout_U_n_31;
  wire fout_U_n_32;
  wire fout_U_n_33;
  wire fout_U_n_34;
  wire fout_U_n_35;
  wire fout_U_n_36;
  wire fout_U_n_37;
  wire fout_U_n_38;
  wire fout_U_n_39;
  wire fout_U_n_4;
  wire fout_U_n_40;
  wire fout_U_n_41;
  wire fout_U_n_42;
  wire fout_U_n_43;
  wire fout_U_n_44;
  wire fout_U_n_45;
  wire fout_U_n_46;
  wire fout_U_n_47;
  wire fout_U_n_48;
  wire fout_U_n_49;
  wire fout_U_n_5;
  wire fout_U_n_50;
  wire fout_U_n_51;
  wire fout_U_n_52;
  wire fout_U_n_53;
  wire fout_U_n_54;
  wire fout_U_n_55;
  wire fout_U_n_56;
  wire fout_U_n_57;
  wire fout_U_n_58;
  wire fout_U_n_59;
  wire fout_U_n_60;
  wire fout_U_n_61;
  wire fout_U_n_62;
  wire fout_U_n_63;
  wire fout_U_n_64;
  wire fout_ce1;
  wire [7:0]fout_d0;
  wire [7:0]fout_d1;
  wire fout_we1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d1;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg0;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_5_n_0;
  wire grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_6_n_0;
  wire [2:1]grp_ClefiaF0Xor_2_fu_1075_dst_address1;
  wire grp_ClefiaF0Xor_2_fu_1075_n_21;
  wire grp_ClefiaF0Xor_2_fu_1075_n_22;
  wire grp_ClefiaF0Xor_2_fu_1075_n_24;
  wire grp_ClefiaF0Xor_2_fu_1075_n_25;
  wire grp_ClefiaF0Xor_2_fu_1075_n_49;
  wire grp_ClefiaF0Xor_2_fu_1075_n_50;
  wire grp_ClefiaF0Xor_2_fu_1075_n_51;
  wire grp_ClefiaF0Xor_2_fu_1075_n_52;
  wire grp_ClefiaF0Xor_2_fu_1075_n_53;
  wire grp_ClefiaF0Xor_2_fu_1075_n_54;
  wire grp_ClefiaF0Xor_2_fu_1075_n_55;
  wire grp_ClefiaF0Xor_2_fu_1075_n_56;
  wire grp_ClefiaF0Xor_2_fu_1075_n_57;
  wire grp_ClefiaF0Xor_2_fu_1075_n_58;
  wire grp_ClefiaF0Xor_2_fu_1075_n_71;
  wire grp_ClefiaF0Xor_2_fu_1075_n_72;
  wire grp_ClefiaF0Xor_2_fu_1075_n_73;
  wire grp_ClefiaF0Xor_2_fu_1075_n_78;
  wire grp_ClefiaF0Xor_2_fu_1075_n_79;
  wire grp_ClefiaF0Xor_2_fu_1075_n_80;
  wire [2:1]grp_ClefiaF0Xor_2_fu_1075_src_address1;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg0;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_5_n_0;
  wire [4:4]grp_ClefiaF1Xor_4_fu_1114_dst_address1;
  wire [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_4_fu_1114_dst_d1;
  wire grp_ClefiaF1Xor_4_fu_1114_n_10;
  wire grp_ClefiaF1Xor_4_fu_1114_n_11;
  wire grp_ClefiaF1Xor_4_fu_1114_n_12;
  wire grp_ClefiaF1Xor_4_fu_1114_n_13;
  wire grp_ClefiaF1Xor_4_fu_1114_n_14;
  wire grp_ClefiaF1Xor_4_fu_1114_n_15;
  wire grp_ClefiaF1Xor_4_fu_1114_n_48;
  wire grp_ClefiaF1Xor_4_fu_1114_n_49;
  wire grp_ClefiaF1Xor_4_fu_1114_n_51;
  wire grp_ClefiaF1Xor_4_fu_1114_n_52;
  wire grp_ClefiaF1Xor_4_fu_1114_n_53;
  wire grp_ClefiaF1Xor_4_fu_1114_n_54;
  wire grp_ClefiaF1Xor_4_fu_1114_n_55;
  wire grp_ClefiaF1Xor_4_fu_1114_n_56;
  wire grp_ClefiaF1Xor_4_fu_1114_n_57;
  wire grp_ClefiaF1Xor_4_fu_1114_n_58;
  wire grp_ClefiaF1Xor_4_fu_1114_n_59;
  wire grp_ClefiaF1Xor_4_fu_1114_n_6;
  wire grp_ClefiaF1Xor_4_fu_1114_n_60;
  wire grp_ClefiaF1Xor_4_fu_1114_n_61;
  wire grp_ClefiaF1Xor_4_fu_1114_n_62;
  wire grp_ClefiaF1Xor_4_fu_1114_n_8;
  wire grp_ClefiaF1Xor_4_fu_1114_n_9;
  wire [7:0]grp_ClefiaF1Xor_4_fu_1114_rk_address0;
  wire [4:4]grp_ClefiaF1Xor_4_fu_1114_src_address1;
  wire grp_ClefiaGfn8_fu_2681_ap_done;
  wire grp_ClefiaGfn8_fu_2681_ap_ready;
  wire grp_ClefiaGfn8_fu_2681_ap_start_reg;
  wire [3:3]grp_ClefiaGfn8_fu_2681_y_address1;
  wire grp_ClefiaKeySet192_fu_331_ap_start_reg;
  wire grp_ClefiaKeySet192_fu_331_rk_ce1;
  wire [7:0]grp_fu_302_p2;
  wire [7:0]grp_fu_302_p2_0;
  wire [1:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [2:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_106__3_n_0;
  wire ram_reg_i_113__1_n_0;
  wire ram_reg_i_114__5_n_0;
  wire ram_reg_i_115__4_n_0;
  wire ram_reg_i_183__3_n_0;
  wire ram_reg_i_189__2_n_0;
  wire ram_reg_i_38__1_n_0;
  wire ram_reg_i_46__3_n_0;
  wire ram_reg_i_50__5_n_0;
  wire ram_reg_i_53__5_n_0;
  wire ram_reg_i_54__5_n_0;
  wire ram_reg_i_590_n_0;
  wire ram_reg_i_83__5_n_0;
  wire ram_reg_i_84__3_n_0;
  wire ram_reg_i_93__4_n_0;
  wire reg_3080;
  wire [7:0]sel;
  wire [7:0]sel_1;
  wire [7:0]src_load_10_reg_1029;
  wire [7:0]src_load_3_reg_1188;
  wire [7:0]x_15_fu_510_p2;
  wire [7:0]x_3_fu_552_p2;
  wire [4:2]x_assign_1_fu_836_p3;
  wire [4:4]x_assign_2_fu_878_p3;
  wire [4:2]x_assign_4_fu_468_p3;
  wire [4:4]x_assign_5_fu_510_p3;
  wire [7:0]x_fu_348_p2;

  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(grp_ClefiaGfn8_fu_2681_ap_ready),
        .I1(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .O(grp_ClefiaGfn8_fu_2681_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(Q[0]),
        .I1(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .I2(grp_ClefiaGfn8_fu_2681_ap_ready),
        .I3(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .I3(grp_ClefiaGfn8_fu_2681_ap_ready),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn8_fu_2681_ap_done),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(\ap_CS_fsm_reg_n_0_[101] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[101] ),
        .Q(\ap_CS_fsm_reg_n_0_[102] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[102] ),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(\ap_CS_fsm_reg_n_0_[109] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[109] ),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(\ap_CS_fsm_reg_n_0_[113] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[113] ),
        .Q(\ap_CS_fsm_reg_n_0_[114] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[114] ),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state120),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state121),
        .Q(\ap_CS_fsm_reg_n_0_[121] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[121] ),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state127),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state128),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state129),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state130),
        .Q(ap_CS_fsm_state131),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state131),
        .Q(ap_CS_fsm_state132),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state132),
        .Q(ap_CS_fsm_state133),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state133),
        .Q(ap_CS_fsm_state134),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state134),
        .Q(ap_CS_fsm_state135),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state135),
        .Q(ap_CS_fsm_state136),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state136),
        .Q(ap_CS_fsm_state137),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state137),
        .Q(ap_CS_fsm_state138),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state138),
        .Q(ap_CS_fsm_state139),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state139),
        .Q(ap_CS_fsm_state140),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state140),
        .Q(ap_CS_fsm_state141),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state141),
        .Q(ap_CS_fsm_state142),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state142),
        .Q(\ap_CS_fsm_reg_n_0_[142] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[142] ),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state144),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state145),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state146),
        .Q(ap_CS_fsm_state147),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state147),
        .Q(ap_CS_fsm_state148),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state148),
        .Q(ap_CS_fsm_state149),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state149),
        .Q(\ap_CS_fsm_reg_n_0_[149] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[149] ),
        .Q(ap_CS_fsm_state151),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state151),
        .Q(ap_CS_fsm_state152),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state152),
        .Q(ap_CS_fsm_state153),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state153),
        .Q(\ap_CS_fsm_reg_n_0_[153] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[153] ),
        .Q(\ap_CS_fsm_reg_n_0_[154] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[154] ),
        .Q(ap_CS_fsm_state156),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state156),
        .Q(ap_CS_fsm_state157),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[157] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state157),
        .Q(ap_CS_fsm_state158),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[158] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state158),
        .Q(ap_CS_fsm_state159),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[159] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state159),
        .Q(ap_CS_fsm_state160),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[160] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state160),
        .Q(ap_CS_fsm_state161),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[161] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state161),
        .Q(\ap_CS_fsm_reg_n_0_[161] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[162] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[161] ),
        .Q(ap_CS_fsm_state163),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[163] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state163),
        .Q(ap_CS_fsm_state164),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[164] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state164),
        .Q(ap_CS_fsm_state165),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[165] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state165),
        .Q(\ap_CS_fsm_reg_n_0_[165] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[166] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[165] ),
        .Q(\ap_CS_fsm_reg_n_0_[166] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[167] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[166] ),
        .Q(ap_CS_fsm_state168),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[168] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state168),
        .Q(ap_CS_fsm_state169),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[169] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state169),
        .Q(ap_CS_fsm_state170),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[170] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state170),
        .Q(ap_CS_fsm_state171),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[171] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state171),
        .Q(ap_CS_fsm_state172),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[172] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state172),
        .Q(ap_CS_fsm_state173),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[173] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state173),
        .Q(\ap_CS_fsm_reg_n_0_[173] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[174] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[173] ),
        .Q(ap_CS_fsm_state175),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[175] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state175),
        .Q(ap_CS_fsm_state176),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[176] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state176),
        .Q(ap_CS_fsm_state177),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[177] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state177),
        .Q(\ap_CS_fsm_reg_n_0_[177] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[178] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[177] ),
        .Q(\ap_CS_fsm_reg_n_0_[178] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[179] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[178] ),
        .Q(ap_CS_fsm_state180),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[180] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state180),
        .Q(ap_CS_fsm_state181),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[181] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state181),
        .Q(ap_CS_fsm_state182),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[182] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state182),
        .Q(ap_CS_fsm_state183),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[183] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state183),
        .Q(ap_CS_fsm_state184),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[184] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state184),
        .Q(ap_CS_fsm_state185),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[185] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state185),
        .Q(\ap_CS_fsm_reg_n_0_[185] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[186] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[185] ),
        .Q(ap_CS_fsm_state187),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[187] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state187),
        .Q(ap_CS_fsm_state188),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[188] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state188),
        .Q(ap_CS_fsm_state189),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[189] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state189),
        .Q(ap_CS_fsm_state190),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[190] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state190),
        .Q(ap_CS_fsm_state191),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[191] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state191),
        .Q(ap_CS_fsm_state192),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[192] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state192),
        .Q(ap_CS_fsm_state193),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[193] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state193),
        .Q(ap_CS_fsm_state194),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[194] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state194),
        .Q(ap_CS_fsm_state195),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[195] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state195),
        .Q(ap_CS_fsm_state196),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[196] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state196),
        .Q(ap_CS_fsm_state197),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[197] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state197),
        .Q(ap_CS_fsm_state198),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[198] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state198),
        .Q(ap_CS_fsm_state199),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[199] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state199),
        .Q(ap_CS_fsm_state200),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[200] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state200),
        .Q(ap_CS_fsm_state201),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[201] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state201),
        .Q(ap_CS_fsm_state202),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[202] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state202),
        .Q(ap_CS_fsm_state203),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[203] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state203),
        .Q(ap_CS_fsm_state204),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[204] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state204),
        .Q(ap_CS_fsm_state205),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[205] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state205),
        .Q(ap_CS_fsm_state206),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[206] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state206),
        .Q(\ap_CS_fsm_reg_n_0_[206] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[207] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[206] ),
        .Q(ap_CS_fsm_state208),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[208] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state208),
        .Q(ap_CS_fsm_state209),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[209] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state209),
        .Q(ap_CS_fsm_state210),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[210] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state210),
        .Q(ap_CS_fsm_state211),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[211] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state211),
        .Q(ap_CS_fsm_state212),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[212] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state212),
        .Q(ap_CS_fsm_state213),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[213] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state213),
        .Q(\ap_CS_fsm_reg_n_0_[213] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[214] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[213] ),
        .Q(ap_CS_fsm_state215),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[215] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state215),
        .Q(ap_CS_fsm_state216),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[216] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state216),
        .Q(ap_CS_fsm_state217),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[217] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state217),
        .Q(\ap_CS_fsm_reg_n_0_[217] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[218] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[217] ),
        .Q(\ap_CS_fsm_reg_n_0_[218] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[219] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[218] ),
        .Q(ap_CS_fsm_state220),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[220] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state220),
        .Q(ap_CS_fsm_state221),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[221] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state221),
        .Q(ap_CS_fsm_state222),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[222] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state222),
        .Q(ap_CS_fsm_state223),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[223] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state223),
        .Q(ap_CS_fsm_state224),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[224] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state224),
        .Q(ap_CS_fsm_state225),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[225] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state225),
        .Q(\ap_CS_fsm_reg_n_0_[225] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[226] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[225] ),
        .Q(ap_CS_fsm_state227),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[227] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state227),
        .Q(ap_CS_fsm_state228),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[228] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state228),
        .Q(ap_CS_fsm_state229),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[229] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state229),
        .Q(\ap_CS_fsm_reg_n_0_[229] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[230] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[229] ),
        .Q(\ap_CS_fsm_reg_n_0_[230] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[231] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[230] ),
        .Q(ap_CS_fsm_state232),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[232] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state232),
        .Q(ap_CS_fsm_state233),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[233] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state233),
        .Q(ap_CS_fsm_state234),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[234] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state234),
        .Q(ap_CS_fsm_state235),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[235] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state235),
        .Q(ap_CS_fsm_state236),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[236] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state236),
        .Q(ap_CS_fsm_state237),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[237] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state237),
        .Q(\ap_CS_fsm_reg_n_0_[237] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[238] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[237] ),
        .Q(ap_CS_fsm_state239),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[239] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state239),
        .Q(\ap_CS_fsm_reg_n_0_[239] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[240] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[239] ),
        .Q(ap_CS_fsm_state241),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[241] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state241),
        .Q(\ap_CS_fsm_reg_n_0_[241] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[242] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[241] ),
        .Q(\ap_CS_fsm_reg_n_0_[242] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[243] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[242] ),
        .Q(ap_CS_fsm_state244),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[244] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state244),
        .Q(ap_CS_fsm_state245),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[245] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state245),
        .Q(ap_CS_fsm_state246),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[246] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state246),
        .Q(ap_CS_fsm_state247),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[247] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state247),
        .Q(ap_CS_fsm_state248),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[248] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state248),
        .Q(ap_CS_fsm_state249),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[249] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state249),
        .Q(\ap_CS_fsm_reg_n_0_[249] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[250] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[249] ),
        .Q(ap_CS_fsm_state251),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[251] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state251),
        .Q(ap_CS_fsm_state252),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[252] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state252),
        .Q(ap_CS_fsm_state253),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[253] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state253),
        .Q(ap_CS_fsm_state254),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[254] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state254),
        .Q(ap_CS_fsm_state255),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[255] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state255),
        .Q(ap_CS_fsm_state256),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[256] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state256),
        .Q(ap_CS_fsm_state257),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[257] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state257),
        .Q(ap_CS_fsm_state258),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[258] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state258),
        .Q(ap_CS_fsm_state259),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[259] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state259),
        .Q(ap_CS_fsm_state260),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[260] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state260),
        .Q(ap_CS_fsm_state261),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[261] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state261),
        .Q(ap_CS_fsm_state262),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[262] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state262),
        .Q(ap_CS_fsm_state263),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[263] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state263),
        .Q(ap_CS_fsm_state264),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[264] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state264),
        .Q(ap_CS_fsm_state265),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[265] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state265),
        .Q(ap_CS_fsm_state266),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[266] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state266),
        .Q(ap_CS_fsm_state267),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[267] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state267),
        .Q(ap_CS_fsm_state268),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[268] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state268),
        .Q(ap_CS_fsm_state269),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[269] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state269),
        .Q(\ap_CS_fsm_reg_n_0_[269] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[270] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[269] ),
        .Q(\ap_CS_fsm_reg_n_0_[270] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[271] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[270] ),
        .Q(ap_CS_fsm_state272),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[272] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state272),
        .Q(ap_CS_fsm_state273),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[273] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state273),
        .Q(ap_CS_fsm_state274),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[274] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state274),
        .Q(ap_CS_fsm_state275),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[275] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state275),
        .Q(ap_CS_fsm_state276),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[276] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state276),
        .Q(ap_CS_fsm_state277),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[277] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state277),
        .Q(\ap_CS_fsm_reg_n_0_[277] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[278] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[277] ),
        .Q(ap_CS_fsm_state279),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[279] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state279),
        .Q(ap_CS_fsm_state280),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[280] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state280),
        .Q(ap_CS_fsm_state281),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[281] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state281),
        .Q(\ap_CS_fsm_reg_n_0_[281] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[282] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[281] ),
        .Q(\ap_CS_fsm_reg_n_0_[282] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[283] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[282] ),
        .Q(ap_CS_fsm_state284),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[284] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state284),
        .Q(ap_CS_fsm_state285),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[285] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state285),
        .Q(ap_CS_fsm_state286),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[286] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state286),
        .Q(ap_CS_fsm_state287),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[287] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state287),
        .Q(ap_CS_fsm_state288),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[288] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state288),
        .Q(ap_CS_fsm_state289),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[289] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state289),
        .Q(\ap_CS_fsm_reg_n_0_[289] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[290] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[289] ),
        .Q(ap_CS_fsm_state291),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[291] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state291),
        .Q(ap_CS_fsm_state292),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[292] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state292),
        .Q(ap_CS_fsm_state293),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[293] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state293),
        .Q(\ap_CS_fsm_reg_n_0_[293] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[294] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[293] ),
        .Q(\ap_CS_fsm_reg_n_0_[294] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[295] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[294] ),
        .Q(ap_CS_fsm_state296),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[296] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state296),
        .Q(ap_CS_fsm_state297),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[297] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state297),
        .Q(ap_CS_fsm_state298),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[298] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state298),
        .Q(ap_CS_fsm_state299),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[299] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state299),
        .Q(ap_CS_fsm_state300),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[300] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state300),
        .Q(ap_CS_fsm_state301),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[301] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state301),
        .Q(\ap_CS_fsm_reg_n_0_[301] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[302] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[301] ),
        .Q(ap_CS_fsm_state303),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[303] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state303),
        .Q(ap_CS_fsm_state304),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[304] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state304),
        .Q(ap_CS_fsm_state305),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[305] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state305),
        .Q(\ap_CS_fsm_reg_n_0_[305] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[306] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[305] ),
        .Q(\ap_CS_fsm_reg_n_0_[306] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[307] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[306] ),
        .Q(ap_CS_fsm_state308),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[308] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state308),
        .Q(ap_CS_fsm_state309),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[309] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state309),
        .Q(ap_CS_fsm_state310),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[310] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state310),
        .Q(ap_CS_fsm_state311),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[311] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state311),
        .Q(ap_CS_fsm_state312),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[312] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state312),
        .Q(ap_CS_fsm_state313),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[313] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state313),
        .Q(\ap_CS_fsm_reg_n_0_[313] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[314] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[313] ),
        .Q(ap_CS_fsm_state315),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[315] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state315),
        .Q(ap_CS_fsm_state316),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[316] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state316),
        .Q(ap_CS_fsm_state317),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[317] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state317),
        .Q(ap_CS_fsm_state318),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[318] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state318),
        .Q(ap_CS_fsm_state319),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[319] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state319),
        .Q(ap_CS_fsm_state320),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[320] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state320),
        .Q(ap_CS_fsm_state321),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[321] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state321),
        .Q(ap_CS_fsm_state322),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[322] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state322),
        .Q(ap_CS_fsm_state323),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[323] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state323),
        .Q(ap_CS_fsm_state324),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[324] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state324),
        .Q(ap_CS_fsm_state325),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[325] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state325),
        .Q(ap_CS_fsm_state326),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[326] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state326),
        .Q(ap_CS_fsm_state327),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[327] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state327),
        .Q(ap_CS_fsm_state328),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[328] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state328),
        .Q(ap_CS_fsm_state329),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[329] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state329),
        .Q(ap_CS_fsm_state330),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[330] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state330),
        .Q(ap_CS_fsm_state331),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[331] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state331),
        .Q(ap_CS_fsm_state332),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[332] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state332),
        .Q(ap_CS_fsm_state333),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[333] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state333),
        .Q(ap_CS_fsm_state334),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[334] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state334),
        .Q(\ap_CS_fsm_reg_n_0_[334] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[335] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[334] ),
        .Q(ap_CS_fsm_state336),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[336] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state336),
        .Q(ap_CS_fsm_state337),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[337] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state337),
        .Q(ap_CS_fsm_state338),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[338] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state338),
        .Q(ap_CS_fsm_state339),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[339] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state339),
        .Q(ap_CS_fsm_state340),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[340] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state340),
        .Q(ap_CS_fsm_state341),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[341] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state341),
        .Q(\ap_CS_fsm_reg_n_0_[341] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[342] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[341] ),
        .Q(ap_CS_fsm_state343),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[343] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state343),
        .Q(ap_CS_fsm_state344),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[344] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state344),
        .Q(ap_CS_fsm_state345),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[345] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state345),
        .Q(\ap_CS_fsm_reg_n_0_[345] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[346] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[345] ),
        .Q(\ap_CS_fsm_reg_n_0_[346] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[347] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[346] ),
        .Q(ap_CS_fsm_state348),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[348] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state348),
        .Q(ap_CS_fsm_state349),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[349] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state349),
        .Q(ap_CS_fsm_state350),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[350] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state350),
        .Q(ap_CS_fsm_state351),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[351] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state351),
        .Q(ap_CS_fsm_state352),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[352] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state352),
        .Q(\ap_CS_fsm_reg_n_0_[352] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[353] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[352] ),
        .Q(\ap_CS_fsm_reg_n_0_[353] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[354] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[353] ),
        .Q(ap_CS_fsm_state355),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[355] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state355),
        .Q(ap_CS_fsm_state356),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[356] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state356),
        .Q(ap_CS_fsm_state357),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[357] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state357),
        .Q(\ap_CS_fsm_reg_n_0_[357] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[358] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[357] ),
        .Q(\ap_CS_fsm_reg_n_0_[358] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[359] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[358] ),
        .Q(ap_CS_fsm_state360),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[360] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state360),
        .Q(ap_CS_fsm_state361),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[361] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state361),
        .Q(ap_CS_fsm_state362),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[362] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state362),
        .Q(ap_CS_fsm_state363),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[363] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state363),
        .Q(ap_CS_fsm_state364),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[364] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state364),
        .Q(ap_CS_fsm_state365),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[365] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state365),
        .Q(\ap_CS_fsm_reg_n_0_[365] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[366] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[365] ),
        .Q(ap_CS_fsm_state367),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[367] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state367),
        .Q(ap_CS_fsm_state368),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[368] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state368),
        .Q(ap_CS_fsm_state369),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[369] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state369),
        .Q(\ap_CS_fsm_reg_n_0_[369] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[370] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[369] ),
        .Q(\ap_CS_fsm_reg_n_0_[370] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[371] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[370] ),
        .Q(ap_CS_fsm_state372),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[372] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state372),
        .Q(ap_CS_fsm_state373),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[373] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state373),
        .Q(ap_CS_fsm_state374),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[374] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state374),
        .Q(ap_CS_fsm_state375),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[375] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state375),
        .Q(ap_CS_fsm_state376),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[376] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state376),
        .Q(ap_CS_fsm_state377),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[377] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state377),
        .Q(\ap_CS_fsm_reg_n_0_[377] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[378] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[377] ),
        .Q(ap_CS_fsm_state379),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[379] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state379),
        .Q(ap_CS_fsm_state380),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[380] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state380),
        .Q(ap_CS_fsm_state381),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[381] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state381),
        .Q(ap_CS_fsm_state382),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[382] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state382),
        .Q(ap_CS_fsm_state383),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[383] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state383),
        .Q(ap_CS_fsm_state384),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[384] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state384),
        .Q(ap_CS_fsm_state385),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[385] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state385),
        .Q(ap_CS_fsm_state386),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[386] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state386),
        .Q(ap_CS_fsm_state387),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[387] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state387),
        .Q(ap_CS_fsm_state388),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[388] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state388),
        .Q(ap_CS_fsm_state389),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[389] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state389),
        .Q(ap_CS_fsm_state390),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[390] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state390),
        .Q(ap_CS_fsm_state391),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[391] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state391),
        .Q(ap_CS_fsm_state392),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[392] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state392),
        .Q(ap_CS_fsm_state393),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[393] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state393),
        .Q(ap_CS_fsm_state394),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[394] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state394),
        .Q(ap_CS_fsm_state395),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[395] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state395),
        .Q(ap_CS_fsm_state396),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[396] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state396),
        .Q(ap_CS_fsm_state397),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[397] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state397),
        .Q(ap_CS_fsm_state398),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[398] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state398),
        .Q(\ap_CS_fsm_reg_n_0_[398] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[399] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[398] ),
        .Q(ap_CS_fsm_state400),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[400] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state400),
        .Q(ap_CS_fsm_state401),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[401] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state401),
        .Q(ap_CS_fsm_state402),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[402] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state402),
        .Q(ap_CS_fsm_state403),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[403] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state403),
        .Q(ap_CS_fsm_state404),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[404] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state404),
        .Q(ap_CS_fsm_state405),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[405] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state405),
        .Q(\ap_CS_fsm_reg_n_0_[405] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[406] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[405] ),
        .Q(ap_CS_fsm_state407),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[407] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state407),
        .Q(ap_CS_fsm_state408),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[408] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state408),
        .Q(ap_CS_fsm_state409),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[409] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state409),
        .Q(\ap_CS_fsm_reg_n_0_[409] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[410] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[409] ),
        .Q(\ap_CS_fsm_reg_n_0_[410] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[411] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[410] ),
        .Q(ap_CS_fsm_state412),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[412] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state412),
        .Q(ap_CS_fsm_state413),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[413] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state413),
        .Q(ap_CS_fsm_state414),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[414] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state414),
        .Q(ap_CS_fsm_state415),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[415] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state415),
        .Q(ap_CS_fsm_state416),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[416] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state416),
        .Q(ap_CS_fsm_state417),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[417] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state417),
        .Q(\ap_CS_fsm_reg_n_0_[417] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[418] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[417] ),
        .Q(ap_CS_fsm_state419),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[419] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state419),
        .Q(ap_CS_fsm_state420),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[420] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state420),
        .Q(ap_CS_fsm_state421),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[421] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state421),
        .Q(\ap_CS_fsm_reg_n_0_[421] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[422] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[421] ),
        .Q(\ap_CS_fsm_reg_n_0_[422] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[423] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[422] ),
        .Q(ap_CS_fsm_state424),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[424] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state424),
        .Q(ap_CS_fsm_state425),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[425] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state425),
        .Q(ap_CS_fsm_state426),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[426] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state426),
        .Q(ap_CS_fsm_state427),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[427] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state427),
        .Q(ap_CS_fsm_state428),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[428] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state428),
        .Q(ap_CS_fsm_state429),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[429] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state429),
        .Q(\ap_CS_fsm_reg_n_0_[429] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[430] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[429] ),
        .Q(ap_CS_fsm_state431),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[431] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state431),
        .Q(ap_CS_fsm_state432),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[432] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state432),
        .Q(ap_CS_fsm_state433),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[433] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state433),
        .Q(\ap_CS_fsm_reg_n_0_[433] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[434] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[433] ),
        .Q(\ap_CS_fsm_reg_n_0_[434] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[435] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[434] ),
        .Q(ap_CS_fsm_state436),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[436] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state436),
        .Q(ap_CS_fsm_state437),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[437] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state437),
        .Q(ap_CS_fsm_state438),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[438] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state438),
        .Q(ap_CS_fsm_state439),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[439] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state439),
        .Q(ap_CS_fsm_state440),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[440] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state440),
        .Q(ap_CS_fsm_state441),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[441] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state441),
        .Q(\ap_CS_fsm_reg_n_0_[441] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[442] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[441] ),
        .Q(ap_CS_fsm_state443),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[443] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state443),
        .Q(ap_CS_fsm_state444),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[444] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state444),
        .Q(ap_CS_fsm_state445),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[445] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state445),
        .Q(ap_CS_fsm_state446),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[446] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state446),
        .Q(ap_CS_fsm_state447),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[447] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state447),
        .Q(ap_CS_fsm_state448),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[448] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state448),
        .Q(ap_CS_fsm_state449),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[449] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state449),
        .Q(ap_CS_fsm_state450),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[450] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state450),
        .Q(ap_CS_fsm_state451),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[451] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state451),
        .Q(ap_CS_fsm_state452),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[452] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state452),
        .Q(ap_CS_fsm_state453),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[453] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state453),
        .Q(ap_CS_fsm_state454),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[454] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state454),
        .Q(ap_CS_fsm_state455),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[455] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state455),
        .Q(ap_CS_fsm_state456),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[456] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state456),
        .Q(ap_CS_fsm_state457),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[457] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state457),
        .Q(ap_CS_fsm_state458),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[458] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state458),
        .Q(ap_CS_fsm_state459),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[459] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state459),
        .Q(ap_CS_fsm_state460),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[460] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state460),
        .Q(ap_CS_fsm_state461),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[461] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state461),
        .Q(ap_CS_fsm_state462),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[462] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state462),
        .Q(\ap_CS_fsm_reg_n_0_[462] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[463] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[462] ),
        .Q(ap_CS_fsm_state464),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[464] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state464),
        .Q(ap_CS_fsm_state465),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[465] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state465),
        .Q(ap_CS_fsm_state466),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[466] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state466),
        .Q(ap_CS_fsm_state467),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[467] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state467),
        .Q(ap_CS_fsm_state468),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[468] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state468),
        .Q(ap_CS_fsm_state469),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[469] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state469),
        .Q(\ap_CS_fsm_reg_n_0_[469] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[470] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[469] ),
        .Q(ap_CS_fsm_state471),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[471] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state471),
        .Q(ap_CS_fsm_state472),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[472] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state472),
        .Q(ap_CS_fsm_state473),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[473] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state473),
        .Q(\ap_CS_fsm_reg_n_0_[473] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[474] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[473] ),
        .Q(\ap_CS_fsm_reg_n_0_[474] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[475] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[474] ),
        .Q(ap_CS_fsm_state476),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[476] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state476),
        .Q(ap_CS_fsm_state477),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[477] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state477),
        .Q(ap_CS_fsm_state478),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[478] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state478),
        .Q(ap_CS_fsm_state479),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[479] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state479),
        .Q(ap_CS_fsm_state480),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[480] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state480),
        .Q(ap_CS_fsm_state481),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[481] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state481),
        .Q(\ap_CS_fsm_reg_n_0_[481] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[482] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[481] ),
        .Q(ap_CS_fsm_state483),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[483] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state483),
        .Q(ap_CS_fsm_state484),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[484] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state484),
        .Q(ap_CS_fsm_state485),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[485] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state485),
        .Q(\ap_CS_fsm_reg_n_0_[485] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[486] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[485] ),
        .Q(\ap_CS_fsm_reg_n_0_[486] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[487] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[486] ),
        .Q(ap_CS_fsm_state488),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[488] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state488),
        .Q(ap_CS_fsm_state489),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[489] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state489),
        .Q(ap_CS_fsm_state490),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[490] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state490),
        .Q(ap_CS_fsm_state491),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[491] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state491),
        .Q(ap_CS_fsm_state492),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[492] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state492),
        .Q(ap_CS_fsm_state493),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[493] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state493),
        .Q(\ap_CS_fsm_reg_n_0_[493] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[494] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[493] ),
        .Q(ap_CS_fsm_state495),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[495] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state495),
        .Q(ap_CS_fsm_state496),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[496] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state496),
        .Q(ap_CS_fsm_state497),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[497] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state497),
        .Q(\ap_CS_fsm_reg_n_0_[497] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[498] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[497] ),
        .Q(\ap_CS_fsm_reg_n_0_[498] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[499] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[498] ),
        .Q(ap_CS_fsm_state500),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[500] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state500),
        .Q(ap_CS_fsm_state501),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[501] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state501),
        .Q(ap_CS_fsm_state502),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[502] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state502),
        .Q(ap_CS_fsm_state503),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[503] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state503),
        .Q(ap_CS_fsm_state504),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[504] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state504),
        .Q(ap_CS_fsm_state505),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[505] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state505),
        .Q(\ap_CS_fsm_reg_n_0_[505] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[506] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[505] ),
        .Q(ap_CS_fsm_state507),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[507] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state507),
        .Q(ap_CS_fsm_state508),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[508] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state508),
        .Q(ap_CS_fsm_state509),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[509] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state509),
        .Q(ap_CS_fsm_state510),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[510] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state510),
        .Q(ap_CS_fsm_state511),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[511] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state511),
        .Q(ap_CS_fsm_state512),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[512] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state512),
        .Q(ap_CS_fsm_state513),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[513] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state513),
        .Q(ap_CS_fsm_state514),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[514] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state514),
        .Q(ap_CS_fsm_state515),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[515] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state515),
        .Q(ap_CS_fsm_state516),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[516] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state516),
        .Q(ap_CS_fsm_state517),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[517] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state517),
        .Q(ap_CS_fsm_state518),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[518] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state518),
        .Q(ap_CS_fsm_state519),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[519] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state519),
        .Q(ap_CS_fsm_state520),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[520] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state520),
        .Q(ap_CS_fsm_state521),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[521] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state521),
        .Q(ap_CS_fsm_state522),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[522] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state522),
        .Q(ap_CS_fsm_state523),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[523] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state523),
        .Q(ap_CS_fsm_state524),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[524] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state524),
        .Q(ap_CS_fsm_state525),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[525] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state525),
        .Q(ap_CS_fsm_state526),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[526] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state526),
        .Q(\ap_CS_fsm_reg_n_0_[526] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[527] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[526] ),
        .Q(ap_CS_fsm_state528),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[528] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state528),
        .Q(ap_CS_fsm_state529),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[529] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state529),
        .Q(ap_CS_fsm_state530),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[530] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state530),
        .Q(ap_CS_fsm_state531),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[531] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state531),
        .Q(ap_CS_fsm_state532),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[532] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state532),
        .Q(ap_CS_fsm_state533),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[533] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state533),
        .Q(\ap_CS_fsm_reg_n_0_[533] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[534] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[533] ),
        .Q(ap_CS_fsm_state535),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[535] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state535),
        .Q(ap_CS_fsm_state536),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[536] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state536),
        .Q(ap_CS_fsm_state537),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[537] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state537),
        .Q(\ap_CS_fsm_reg_n_0_[537] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[538] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[537] ),
        .Q(\ap_CS_fsm_reg_n_0_[538] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[539] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[538] ),
        .Q(ap_CS_fsm_state540),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[540] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state540),
        .Q(ap_CS_fsm_state541),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[541] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state541),
        .Q(ap_CS_fsm_state542),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[542] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state542),
        .Q(ap_CS_fsm_state543),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[543] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state543),
        .Q(ap_CS_fsm_state544),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[544] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state544),
        .Q(ap_CS_fsm_state545),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[545] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state545),
        .Q(\ap_CS_fsm_reg_n_0_[545] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[546] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[545] ),
        .Q(ap_CS_fsm_state547),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[547] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state547),
        .Q(ap_CS_fsm_state548),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[548] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state548),
        .Q(ap_CS_fsm_state549),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[549] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state549),
        .Q(\ap_CS_fsm_reg_n_0_[549] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[550] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[549] ),
        .Q(\ap_CS_fsm_reg_n_0_[550] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[551] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[550] ),
        .Q(ap_CS_fsm_state552),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[552] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state552),
        .Q(ap_CS_fsm_state553),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[553] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state553),
        .Q(ap_CS_fsm_state554),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[554] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state554),
        .Q(ap_CS_fsm_state555),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[555] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state555),
        .Q(ap_CS_fsm_state556),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[556] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state556),
        .Q(ap_CS_fsm_state557),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[557] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state557),
        .Q(\ap_CS_fsm_reg_n_0_[557] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[558] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[557] ),
        .Q(ap_CS_fsm_state559),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[559] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state559),
        .Q(ap_CS_fsm_state560),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[560] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state560),
        .Q(ap_CS_fsm_state561),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[561] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state561),
        .Q(\ap_CS_fsm_reg_n_0_[561] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[562] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[561] ),
        .Q(\ap_CS_fsm_reg_n_0_[562] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[563] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[562] ),
        .Q(ap_CS_fsm_state564),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[564] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state564),
        .Q(ap_CS_fsm_state565),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[565] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state565),
        .Q(ap_CS_fsm_state566),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[566] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state566),
        .Q(ap_CS_fsm_state567),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[567] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state567),
        .Q(ap_CS_fsm_state568),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[568] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state568),
        .Q(ap_CS_fsm_state569),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[569] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state569),
        .Q(\ap_CS_fsm_reg_n_0_[569] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[570] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[569] ),
        .Q(ap_CS_fsm_state571),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[571] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state571),
        .Q(ap_CS_fsm_state572),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[572] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state572),
        .Q(ap_CS_fsm_state573),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[573] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state573),
        .Q(ap_CS_fsm_state574),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[574] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state574),
        .Q(ap_CS_fsm_state575),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[575] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state575),
        .Q(ap_CS_fsm_state576),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[576] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state576),
        .Q(ap_CS_fsm_state577),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[577] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state577),
        .Q(ap_CS_fsm_state578),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[578] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state578),
        .Q(ap_CS_fsm_state579),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[579] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state579),
        .Q(ap_CS_fsm_state580),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[580] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state580),
        .Q(ap_CS_fsm_state581),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[581] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state581),
        .Q(ap_CS_fsm_state582),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[582] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state582),
        .Q(ap_CS_fsm_state583),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[583] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state583),
        .Q(ap_CS_fsm_state584),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[584] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state584),
        .Q(ap_CS_fsm_state585),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[585] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state585),
        .Q(ap_CS_fsm_state586),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[586] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state586),
        .Q(ap_CS_fsm_state587),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[587] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state587),
        .Q(ap_CS_fsm_state588),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[588] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state588),
        .Q(ap_CS_fsm_state589),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[589] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state589),
        .Q(ap_CS_fsm_state590),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[590] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state590),
        .Q(\ap_CS_fsm_reg_n_0_[590] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[591] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[590] ),
        .Q(ap_CS_fsm_state592),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[592] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state592),
        .Q(ap_CS_fsm_state593),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[593] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state593),
        .Q(ap_CS_fsm_state594),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[594] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state594),
        .Q(ap_CS_fsm_state595),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[595] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state595),
        .Q(ap_CS_fsm_state596),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[596] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state596),
        .Q(ap_CS_fsm_state597),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[597] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state597),
        .Q(\ap_CS_fsm_reg_n_0_[597] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[598] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[597] ),
        .Q(ap_CS_fsm_state599),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[599] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state599),
        .Q(ap_CS_fsm_state600),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[600] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state600),
        .Q(ap_CS_fsm_state601),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[601] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state601),
        .Q(\ap_CS_fsm_reg_n_0_[601] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[602] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[601] ),
        .Q(\ap_CS_fsm_reg_n_0_[602] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[603] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[602] ),
        .Q(ap_CS_fsm_state604),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[604] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state604),
        .Q(ap_CS_fsm_state605),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[605] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state605),
        .Q(ap_CS_fsm_state606),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[606] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state606),
        .Q(ap_CS_fsm_state607),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[607] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state607),
        .Q(ap_CS_fsm_state608),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[608] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state608),
        .Q(ap_CS_fsm_state609),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[609] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state609),
        .Q(\ap_CS_fsm_reg_n_0_[609] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[610] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[609] ),
        .Q(ap_CS_fsm_state611),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[611] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state611),
        .Q(ap_CS_fsm_state612),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[612] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state612),
        .Q(ap_CS_fsm_state613),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[613] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state613),
        .Q(\ap_CS_fsm_reg_n_0_[613] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[614] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[613] ),
        .Q(\ap_CS_fsm_reg_n_0_[614] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[615] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[614] ),
        .Q(ap_CS_fsm_state616),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[616] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state616),
        .Q(ap_CS_fsm_state617),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[617] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state617),
        .Q(ap_CS_fsm_state618),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[618] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state618),
        .Q(ap_CS_fsm_state619),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[619] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state619),
        .Q(ap_CS_fsm_state620),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[620] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state620),
        .Q(ap_CS_fsm_state621),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[621] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state621),
        .Q(\ap_CS_fsm_reg_n_0_[621] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[622] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[621] ),
        .Q(\ap_CS_fsm_reg_n_0_[622] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[623] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[622] ),
        .Q(ap_CS_fsm_state624),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[624] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state624),
        .Q(ap_CS_fsm_state625),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[625] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state625),
        .Q(\ap_CS_fsm_reg_n_0_[625] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[626] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[625] ),
        .Q(\ap_CS_fsm_reg_n_0_[626] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[627] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[626] ),
        .Q(ap_CS_fsm_state628),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[628] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state628),
        .Q(ap_CS_fsm_state629),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[629] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state629),
        .Q(ap_CS_fsm_state630),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[630] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state630),
        .Q(ap_CS_fsm_state631),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[631] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state631),
        .Q(ap_CS_fsm_state632),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[632] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state632),
        .Q(ap_CS_fsm_state633),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[633] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state633),
        .Q(\ap_CS_fsm_reg_n_0_[633] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[634] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[633] ),
        .Q(\ap_CS_fsm_reg_n_0_[634] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[635] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[634] ),
        .Q(ap_CS_fsm_state636),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[636] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state636),
        .Q(ap_CS_fsm_state637),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[637] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state637),
        .Q(ap_CS_fsm_state638),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[638] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state638),
        .Q(ap_CS_fsm_state639),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[639] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state639),
        .Q(ap_CS_fsm_state640),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[640] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state640),
        .Q(ap_CS_fsm_state641),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[641] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state641),
        .Q(ap_CS_fsm_state642),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[642] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state642),
        .Q(ap_CS_fsm_state643),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[643] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state643),
        .Q(ap_CS_fsm_state644),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[644] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state644),
        .Q(ap_CS_fsm_state645),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[645] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state645),
        .Q(ap_CS_fsm_state646),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[646] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state646),
        .Q(ap_CS_fsm_state647),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[647] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state647),
        .Q(ap_CS_fsm_state648),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[648] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state648),
        .Q(ap_CS_fsm_state649),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[649] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state649),
        .Q(ap_CS_fsm_state650),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[650] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state650),
        .Q(ap_CS_fsm_state651),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[651] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state651),
        .Q(ap_CS_fsm_state652),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[652] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state652),
        .Q(ap_CS_fsm_state653),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[653] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state653),
        .Q(grp_ClefiaGfn8_fu_2681_ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(\ap_CS_fsm_reg_n_0_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[85] ),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(\ap_CS_fsm_reg_n_0_[89] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[89] ),
        .Q(\ap_CS_fsm_reg_n_0_[90] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[90] ),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state97),
        .Q(\ap_CS_fsm_reg_n_0_[97] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[97] ),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_con192_ROM_AUTO_1R con192_U
       (.ADDRARDADDR({sel[7:3],sel[1:0]}),
        .D(grp_fu_302_p2_0),
        .DOADO(con192_q0),
        .Q({grp_ClefiaF0Xor_2_fu_1075_n_51,grp_ClefiaF0Xor_2_fu_1075_n_52,grp_ClefiaF0Xor_2_fu_1075_n_53,grp_ClefiaF0Xor_2_fu_1075_n_54,grp_ClefiaF0Xor_2_fu_1075_n_55,grp_ClefiaF0Xor_2_fu_1075_n_56,grp_ClefiaF0Xor_2_fu_1075_n_57,grp_ClefiaF0Xor_2_fu_1075_n_58}),
        .\ap_CS_fsm_reg[118] (con192_U_n_53),
        .\ap_CS_fsm_reg[170] (con192_U_n_45),
        .\ap_CS_fsm_reg[220] (con192_U_n_47),
        .\ap_CS_fsm_reg[272] ({con192_U_n_40,con192_U_n_41,con192_U_n_42,con192_U_n_43}),
        .\ap_CS_fsm_reg[308] ({con192_U_n_48,con192_U_n_49,con192_U_n_50,con192_U_n_51}),
        .\ap_CS_fsm_reg[363] (con192_U_n_44),
        .\ap_CS_fsm_reg[502] (con192_U_n_52),
        .\ap_CS_fsm_reg[528] (con192_U_n_55),
        .\ap_CS_fsm_reg[565] (con192_U_n_46),
        .\ap_CS_fsm_reg[80] (con192_U_n_54),
        .ap_clk(ap_clk),
        .con192_ce0(con192_ce0),
        .q0_reg_0(x_15_fu_510_p2),
        .q0_reg_1(grp_fu_302_p2),
        .q0_reg_2(x_3_fu_552_p2),
        .q0_reg_3(fin_U_n_46),
        .q0_reg_i_12__4_0(fout_U_n_27),
        .q0_reg_i_24__0_0(fout_U_n_26),
        .q0_reg_i_43__0_0({ap_CS_fsm_state633,ap_CS_fsm_state632,ap_CS_fsm_state631,ap_CS_fsm_state630,ap_CS_fsm_state629,ap_CS_fsm_state621,ap_CS_fsm_state620,ap_CS_fsm_state617,ap_CS_fsm_state609,ap_CS_fsm_state608,ap_CS_fsm_state607,ap_CS_fsm_state606,ap_CS_fsm_state605,ap_CS_fsm_state597,ap_CS_fsm_state596,ap_CS_fsm_state593,ap_CS_fsm_state569,ap_CS_fsm_state568,ap_CS_fsm_state567,ap_CS_fsm_state566,ap_CS_fsm_state565,ap_CS_fsm_state557,ap_CS_fsm_state556,ap_CS_fsm_state553,ap_CS_fsm_state545,ap_CS_fsm_state544,ap_CS_fsm_state542,ap_CS_fsm_state541,ap_CS_fsm_state533,ap_CS_fsm_state532,ap_CS_fsm_state529,ap_CS_fsm_state505,ap_CS_fsm_state504,ap_CS_fsm_state503,ap_CS_fsm_state501,ap_CS_fsm_state493,ap_CS_fsm_state492,ap_CS_fsm_state489,ap_CS_fsm_state481,ap_CS_fsm_state480,ap_CS_fsm_state478,ap_CS_fsm_state477,ap_CS_fsm_state469,ap_CS_fsm_state468,ap_CS_fsm_state465,ap_CS_fsm_state441,ap_CS_fsm_state440,ap_CS_fsm_state439,ap_CS_fsm_state438,ap_CS_fsm_state437,ap_CS_fsm_state429,ap_CS_fsm_state428,ap_CS_fsm_state425,ap_CS_fsm_state417,ap_CS_fsm_state416,ap_CS_fsm_state415,ap_CS_fsm_state414,ap_CS_fsm_state413,ap_CS_fsm_state405,ap_CS_fsm_state404,ap_CS_fsm_state401,ap_CS_fsm_state377,ap_CS_fsm_state376,ap_CS_fsm_state374,ap_CS_fsm_state373,ap_CS_fsm_state365,ap_CS_fsm_state364,ap_CS_fsm_state361,\ap_CS_fsm_reg_n_0_[352] ,ap_CS_fsm_state352,ap_CS_fsm_state351,ap_CS_fsm_state350,ap_CS_fsm_state349,ap_CS_fsm_state341,ap_CS_fsm_state340,ap_CS_fsm_state337,ap_CS_fsm_state313,ap_CS_fsm_state312,ap_CS_fsm_state311,ap_CS_fsm_state310,ap_CS_fsm_state309,ap_CS_fsm_state301,ap_CS_fsm_state300,ap_CS_fsm_state297,ap_CS_fsm_state289,ap_CS_fsm_state288,ap_CS_fsm_state286,ap_CS_fsm_state285,ap_CS_fsm_state277,ap_CS_fsm_state276,ap_CS_fsm_state273,ap_CS_fsm_state249,ap_CS_fsm_state248,ap_CS_fsm_state247,ap_CS_fsm_state246,ap_CS_fsm_state245,ap_CS_fsm_state237,ap_CS_fsm_state236,ap_CS_fsm_state233,ap_CS_fsm_state225,ap_CS_fsm_state224,ap_CS_fsm_state222,ap_CS_fsm_state221,ap_CS_fsm_state213,ap_CS_fsm_state212,ap_CS_fsm_state209,ap_CS_fsm_state185,ap_CS_fsm_state184,ap_CS_fsm_state182,ap_CS_fsm_state181,ap_CS_fsm_state173,ap_CS_fsm_state172,ap_CS_fsm_state171,ap_CS_fsm_state169,ap_CS_fsm_state161,ap_CS_fsm_state160,ap_CS_fsm_state159,ap_CS_fsm_state157,ap_CS_fsm_state149,ap_CS_fsm_state148,ap_CS_fsm_state147,ap_CS_fsm_state145,ap_CS_fsm_state121,ap_CS_fsm_state120,ap_CS_fsm_state119,ap_CS_fsm_state118,ap_CS_fsm_state117,ap_CS_fsm_state109,ap_CS_fsm_state108,ap_CS_fsm_state105,ap_CS_fsm_state97,ap_CS_fsm_state96,ap_CS_fsm_state95,ap_CS_fsm_state94,ap_CS_fsm_state93,ap_CS_fsm_state85,ap_CS_fsm_state84,ap_CS_fsm_state81,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state41,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,\ap_CS_fsm_reg_n_0_[29] ,ap_CS_fsm_state29,\ap_CS_fsm_reg_n_0_[20] ,ap_CS_fsm_state20,ap_CS_fsm_state18,ap_CS_fsm_state17}),
        .ram_reg_i_23__3(grp_ClefiaF0Xor_2_fu_1075_n_49),
        .ram_reg_i_24__3(grp_ClefiaF1Xor_4_fu_1114_n_53),
        .\reg_308_reg[7] ({grp_ClefiaF1Xor_4_fu_1114_n_55,grp_ClefiaF1Xor_4_fu_1114_n_56,grp_ClefiaF1Xor_4_fu_1114_n_57,grp_ClefiaF1Xor_4_fu_1114_n_58,grp_ClefiaF1Xor_4_fu_1114_n_59,grp_ClefiaF1Xor_4_fu_1114_n_60,grp_ClefiaF1Xor_4_fu_1114_n_61,grp_ClefiaF1Xor_4_fu_1114_n_62}),
        .\x_15_reg_1070_reg[7] (src_load_10_reg_1029),
        .\x_3_reg_1229_reg[7] (src_load_3_reg_1188));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_4 fin_U
       (.ADDRARDADDR({grp_ClefiaF0Xor_2_fu_1075_n_22,grp_ClefiaF1Xor_4_fu_1114_n_48,grp_ClefiaF1Xor_4_fu_1114_n_49}),
        .D({fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31,fin_U_n_32,fin_U_n_33,fin_U_n_34}),
        .DIADI({fout_U_n_37,fout_U_n_38,fout_U_n_39,fout_U_n_40,fout_U_n_41,fout_U_n_42,fout_U_n_43,fout_U_n_44}),
        .DIBDI({fout_U_n_29,fout_U_n_30,fout_U_n_31,fout_U_n_32,fout_U_n_33,fout_U_n_34,fout_U_n_35,fout_U_n_36}),
        .DOADO(fin_q1),
        .DOBDO(fin_q0),
        .Q({\ap_CS_fsm_reg_n_0_[634] ,ap_CS_fsm_state625,ap_CS_fsm_state624,\ap_CS_fsm_reg_n_0_[622] ,ap_CS_fsm_state619,ap_CS_fsm_state618,ap_CS_fsm_state611,ap_CS_fsm_state601,ap_CS_fsm_state600,ap_CS_fsm_state599,ap_CS_fsm_state595,ap_CS_fsm_state594,ap_CS_fsm_state590,ap_CS_fsm_state589,ap_CS_fsm_state588,ap_CS_fsm_state587,ap_CS_fsm_state586,ap_CS_fsm_state585,ap_CS_fsm_state584,ap_CS_fsm_state582,ap_CS_fsm_state581,ap_CS_fsm_state577,ap_CS_fsm_state576,ap_CS_fsm_state575,ap_CS_fsm_state571,ap_CS_fsm_state561,ap_CS_fsm_state560,ap_CS_fsm_state559,ap_CS_fsm_state555,ap_CS_fsm_state554,ap_CS_fsm_state547,ap_CS_fsm_state537,ap_CS_fsm_state536,ap_CS_fsm_state535,ap_CS_fsm_state531,ap_CS_fsm_state530,ap_CS_fsm_state526,ap_CS_fsm_state525,ap_CS_fsm_state524,ap_CS_fsm_state523,ap_CS_fsm_state522,ap_CS_fsm_state521,ap_CS_fsm_state520,ap_CS_fsm_state519,ap_CS_fsm_state518,ap_CS_fsm_state517,ap_CS_fsm_state516,ap_CS_fsm_state515,ap_CS_fsm_state514,ap_CS_fsm_state513,ap_CS_fsm_state512,ap_CS_fsm_state511,ap_CS_fsm_state507,ap_CS_fsm_state497,ap_CS_fsm_state496,ap_CS_fsm_state495,ap_CS_fsm_state491,ap_CS_fsm_state490,ap_CS_fsm_state483,ap_CS_fsm_state473,ap_CS_fsm_state472,ap_CS_fsm_state471,ap_CS_fsm_state467,ap_CS_fsm_state466,ap_CS_fsm_state462,ap_CS_fsm_state461,ap_CS_fsm_state460,ap_CS_fsm_state459,ap_CS_fsm_state458,ap_CS_fsm_state457,ap_CS_fsm_state456,ap_CS_fsm_state455,ap_CS_fsm_state454,ap_CS_fsm_state453,ap_CS_fsm_state452,ap_CS_fsm_state451,ap_CS_fsm_state450,ap_CS_fsm_state449,ap_CS_fsm_state448,ap_CS_fsm_state447,ap_CS_fsm_state443,ap_CS_fsm_state433,ap_CS_fsm_state432,ap_CS_fsm_state431,ap_CS_fsm_state427,ap_CS_fsm_state426,ap_CS_fsm_state419,ap_CS_fsm_state409,ap_CS_fsm_state408,ap_CS_fsm_state407,ap_CS_fsm_state403,ap_CS_fsm_state402,ap_CS_fsm_state398,ap_CS_fsm_state397,ap_CS_fsm_state396,ap_CS_fsm_state395,ap_CS_fsm_state394,ap_CS_fsm_state393,ap_CS_fsm_state392,ap_CS_fsm_state391,ap_CS_fsm_state390,ap_CS_fsm_state389,ap_CS_fsm_state388,ap_CS_fsm_state387,ap_CS_fsm_state386,ap_CS_fsm_state385,ap_CS_fsm_state384,ap_CS_fsm_state383,ap_CS_fsm_state379,ap_CS_fsm_state369,ap_CS_fsm_state368,ap_CS_fsm_state367,ap_CS_fsm_state363,ap_CS_fsm_state362,ap_CS_fsm_state355,ap_CS_fsm_state345,ap_CS_fsm_state344,ap_CS_fsm_state343,ap_CS_fsm_state339,ap_CS_fsm_state338,ap_CS_fsm_state334,ap_CS_fsm_state333,ap_CS_fsm_state332,ap_CS_fsm_state331,ap_CS_fsm_state330,ap_CS_fsm_state329,ap_CS_fsm_state328,ap_CS_fsm_state327,ap_CS_fsm_state326,ap_CS_fsm_state325,ap_CS_fsm_state323,ap_CS_fsm_state321,ap_CS_fsm_state320,ap_CS_fsm_state319,ap_CS_fsm_state315,ap_CS_fsm_state305,ap_CS_fsm_state304,ap_CS_fsm_state303,ap_CS_fsm_state299,ap_CS_fsm_state298,ap_CS_fsm_state291,ap_CS_fsm_state281,ap_CS_fsm_state280,ap_CS_fsm_state279,ap_CS_fsm_state275,ap_CS_fsm_state274,\ap_CS_fsm_reg_n_0_[269] ,ap_CS_fsm_state269,ap_CS_fsm_state268,ap_CS_fsm_state267,ap_CS_fsm_state266,ap_CS_fsm_state265,ap_CS_fsm_state264,ap_CS_fsm_state263,ap_CS_fsm_state262,ap_CS_fsm_state261,ap_CS_fsm_state260,ap_CS_fsm_state259,ap_CS_fsm_state258,ap_CS_fsm_state257,ap_CS_fsm_state256,ap_CS_fsm_state255,ap_CS_fsm_state251,ap_CS_fsm_state241,\ap_CS_fsm_reg_n_0_[239] ,ap_CS_fsm_state239,ap_CS_fsm_state235,ap_CS_fsm_state234,ap_CS_fsm_state227,ap_CS_fsm_state217,ap_CS_fsm_state216,ap_CS_fsm_state215,ap_CS_fsm_state211,ap_CS_fsm_state210,ap_CS_fsm_state206,ap_CS_fsm_state205,ap_CS_fsm_state204,ap_CS_fsm_state203,ap_CS_fsm_state202,ap_CS_fsm_state201,ap_CS_fsm_state200,ap_CS_fsm_state199,ap_CS_fsm_state198,ap_CS_fsm_state197,ap_CS_fsm_state196,ap_CS_fsm_state195,ap_CS_fsm_state194,ap_CS_fsm_state193,ap_CS_fsm_state192,ap_CS_fsm_state191,ap_CS_fsm_state187,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state170,ap_CS_fsm_state163,ap_CS_fsm_state153,ap_CS_fsm_state152,ap_CS_fsm_state151,ap_CS_fsm_state147,ap_CS_fsm_state146,ap_CS_fsm_state142,ap_CS_fsm_state141,ap_CS_fsm_state140,ap_CS_fsm_state139,ap_CS_fsm_state138,ap_CS_fsm_state137,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state134,ap_CS_fsm_state133,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state130,ap_CS_fsm_state129,ap_CS_fsm_state128,ap_CS_fsm_state127,ap_CS_fsm_state123,ap_CS_fsm_state113,ap_CS_fsm_state112,ap_CS_fsm_state111,ap_CS_fsm_state107,ap_CS_fsm_state106,ap_CS_fsm_state99,ap_CS_fsm_state89,ap_CS_fsm_state88,ap_CS_fsm_state87,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state59,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state35,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,\ap_CS_fsm_reg_n_0_[18] ,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .WEA(fin_we0),
        .\ap_CS_fsm_reg[10] (fin_U_n_82),
        .\ap_CS_fsm_reg[110] (fin_U_n_68),
        .\ap_CS_fsm_reg[11] (fin_U_n_60),
        .\ap_CS_fsm_reg[12] (fin_U_n_21),
        .\ap_CS_fsm_reg[135] (fin_U_n_55),
        .\ap_CS_fsm_reg[14] (fin_U_n_48),
        .\ap_CS_fsm_reg[14]_0 (fin_U_n_70),
        .\ap_CS_fsm_reg[15] (fin_U_n_17),
        .\ap_CS_fsm_reg[15]_0 (fin_U_n_61),
        .\ap_CS_fsm_reg[15]_1 (fin_U_n_69),
        .\ap_CS_fsm_reg[1] (fin_U_n_77),
        .\ap_CS_fsm_reg[201] (fin_U_n_57),
        .\ap_CS_fsm_reg[23] (fin_U_n_45),
        .\ap_CS_fsm_reg[254] (fin_U_n_18),
        .\ap_CS_fsm_reg[254]_0 (fin_U_n_52),
        .\ap_CS_fsm_reg[266] (fin_U_n_63),
        .\ap_CS_fsm_reg[2] (fin_U_n_23),
        .\ap_CS_fsm_reg[2]_0 (fin_U_n_72),
        .\ap_CS_fsm_reg[378] (fin_U_n_43),
        .\ap_CS_fsm_reg[389] (fin_U_n_66),
        .\ap_CS_fsm_reg[3] (fin_U_n_78),
        .\ap_CS_fsm_reg[452] (fin_U_n_53),
        .\ap_CS_fsm_reg[489] (fin_U_n_46),
        .\ap_CS_fsm_reg[524] (fin_U_n_65),
        .\ap_CS_fsm_reg[525] (fin_U_n_24),
        .\ap_CS_fsm_reg[574] (fin_U_n_67),
        .\ap_CS_fsm_reg[584] (fin_U_n_51),
        .\ap_CS_fsm_reg[587] (fin_U_n_54),
        .\ap_CS_fsm_reg[67] (fin_U_n_26),
        .\ap_CS_fsm_reg[67]_0 (fin_U_n_59),
        .\ap_CS_fsm_reg[6] (fin_U_n_44),
        .\ap_CS_fsm_reg[6]_0 (fin_U_n_49),
        .\ap_CS_fsm_reg[6]_1 (fin_U_n_75),
        .\ap_CS_fsm_reg[6]_2 (fin_U_n_76),
        .\ap_CS_fsm_reg[71] (fin_U_n_64),
        .\ap_CS_fsm_reg[72] (fin_U_n_19),
        .\ap_CS_fsm_reg[72]_0 (fin_U_n_58),
        .\ap_CS_fsm_reg[72]_1 (fin_U_n_62),
        .\ap_CS_fsm_reg[76] (fin_U_n_25),
        .\ap_CS_fsm_reg[76]_0 (fin_U_n_56),
        .\ap_CS_fsm_reg[7] (fin_U_n_22),
        .\ap_CS_fsm_reg[7]_0 (fin_U_n_74),
        .\ap_CS_fsm_reg[8] (fin_U_n_71),
        .\ap_CS_fsm_reg[8]_0 (fin_U_n_79),
        .\ap_CS_fsm_reg[8]_1 (fin_U_n_80),
        .\ap_CS_fsm_reg[8]_2 (fin_U_n_81),
        .\ap_CS_fsm_reg[9] (fin_U_n_20),
        .\ap_CS_fsm_reg[9]_0 (fin_U_n_47),
        .\ap_CS_fsm_reg[9]_1 (fin_U_n_50),
        .\ap_CS_fsm_reg[9]_2 (fin_U_n_73),
        .ap_clk(ap_clk),
        .fin_ce1(fin_ce1),
        .grp_ClefiaGfn8_fu_2681_ap_start_reg(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .ram_reg_0({fin_U_n_35,fin_U_n_36,fin_U_n_37,fin_U_n_38,fin_U_n_39,fin_U_n_40,fin_U_n_41,fin_U_n_42}),
        .ram_reg_1(x_fu_348_p2),
        .ram_reg_2(fout_U_n_50),
        .ram_reg_3(fout_U_n_25),
        .ram_reg_4(con192_U_n_47),
        .ram_reg_5(fout_U_n_53),
        .ram_reg_i_27__3_0(fout_U_n_56),
        .ram_reg_i_29__4_0(fout_U_n_47),
        .ram_reg_i_33__4_0(fout_U_n_59),
        .ram_reg_i_39__3_0(fout_U_n_49),
        .ram_reg_i_39__3_1(fout_U_n_60),
        .ram_reg_i_42__2_0(fout_U_n_54),
        .ram_reg_i_42__2_1(fout_U_n_64),
        .ram_reg_i_46__5_0(fout_U_n_63),
        .ram_reg_i_47__3_0(fout_U_n_52),
        .\reg_297_reg[7] (ap_CS_fsm_pp0_stage2),
        .\reg_297_reg[7]_0 (ap_CS_fsm_pp0_stage2_2),
        .\x_reg_1168_reg[7] (con192_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_5 fout_U
       (.ADDRARDADDR({grp_ClefiaF0Xor_2_fu_1075_n_25,grp_ClefiaF1Xor_4_fu_1114_n_51,grp_ClefiaF1Xor_4_fu_1114_n_52}),
        .DIADI(fout_d1),
        .DIBDI(fout_d0),
        .Q({ap_CS_fsm_state653,ap_CS_fsm_state652,ap_CS_fsm_state651,ap_CS_fsm_state650,ap_CS_fsm_state649,ap_CS_fsm_state648,ap_CS_fsm_state647,ap_CS_fsm_state646,ap_CS_fsm_state645,ap_CS_fsm_state644,ap_CS_fsm_state643,ap_CS_fsm_state642,ap_CS_fsm_state641,ap_CS_fsm_state640,ap_CS_fsm_state639,ap_CS_fsm_state638,ap_CS_fsm_state637,ap_CS_fsm_state636,ap_CS_fsm_state631,ap_CS_fsm_state613,ap_CS_fsm_state612,ap_CS_fsm_state589,ap_CS_fsm_state588,ap_CS_fsm_state587,ap_CS_fsm_state586,ap_CS_fsm_state585,ap_CS_fsm_state584,ap_CS_fsm_state583,ap_CS_fsm_state582,ap_CS_fsm_state580,ap_CS_fsm_state579,ap_CS_fsm_state578,ap_CS_fsm_state577,ap_CS_fsm_state576,ap_CS_fsm_state574,ap_CS_fsm_state573,ap_CS_fsm_state572,ap_CS_fsm_state567,ap_CS_fsm_state566,ap_CS_fsm_state549,ap_CS_fsm_state548,ap_CS_fsm_state543,ap_CS_fsm_state524,ap_CS_fsm_state523,ap_CS_fsm_state521,ap_CS_fsm_state520,ap_CS_fsm_state519,ap_CS_fsm_state518,ap_CS_fsm_state516,ap_CS_fsm_state515,ap_CS_fsm_state514,ap_CS_fsm_state513,ap_CS_fsm_state512,ap_CS_fsm_state510,ap_CS_fsm_state509,ap_CS_fsm_state508,ap_CS_fsm_state502,ap_CS_fsm_state485,ap_CS_fsm_state484,ap_CS_fsm_state479,ap_CS_fsm_state461,ap_CS_fsm_state460,ap_CS_fsm_state459,ap_CS_fsm_state458,ap_CS_fsm_state457,ap_CS_fsm_state456,ap_CS_fsm_state455,ap_CS_fsm_state454,ap_CS_fsm_state452,ap_CS_fsm_state451,ap_CS_fsm_state450,ap_CS_fsm_state449,ap_CS_fsm_state448,ap_CS_fsm_state447,ap_CS_fsm_state446,ap_CS_fsm_state445,ap_CS_fsm_state444,ap_CS_fsm_state439,ap_CS_fsm_state421,ap_CS_fsm_state420,ap_CS_fsm_state415,ap_CS_fsm_state397,ap_CS_fsm_state396,ap_CS_fsm_state394,ap_CS_fsm_state393,ap_CS_fsm_state392,ap_CS_fsm_state391,ap_CS_fsm_state390,ap_CS_fsm_state388,ap_CS_fsm_state387,ap_CS_fsm_state386,ap_CS_fsm_state385,ap_CS_fsm_state384,ap_CS_fsm_state383,ap_CS_fsm_state382,ap_CS_fsm_state381,ap_CS_fsm_state380,ap_CS_fsm_state375,ap_CS_fsm_state357,ap_CS_fsm_state356,ap_CS_fsm_state333,ap_CS_fsm_state332,ap_CS_fsm_state331,ap_CS_fsm_state330,ap_CS_fsm_state329,ap_CS_fsm_state328,ap_CS_fsm_state327,ap_CS_fsm_state326,ap_CS_fsm_state324,ap_CS_fsm_state323,ap_CS_fsm_state322,ap_CS_fsm_state321,ap_CS_fsm_state320,ap_CS_fsm_state318,ap_CS_fsm_state317,ap_CS_fsm_state316,ap_CS_fsm_state311,ap_CS_fsm_state310,ap_CS_fsm_state293,ap_CS_fsm_state292,ap_CS_fsm_state287,ap_CS_fsm_state268,ap_CS_fsm_state267,ap_CS_fsm_state265,ap_CS_fsm_state264,ap_CS_fsm_state263,ap_CS_fsm_state260,ap_CS_fsm_state259,ap_CS_fsm_state258,ap_CS_fsm_state257,ap_CS_fsm_state256,ap_CS_fsm_state254,ap_CS_fsm_state253,ap_CS_fsm_state252,ap_CS_fsm_state247,ap_CS_fsm_state229,ap_CS_fsm_state228,ap_CS_fsm_state223,ap_CS_fsm_state222,ap_CS_fsm_state204,ap_CS_fsm_state203,ap_CS_fsm_state202,ap_CS_fsm_state201,ap_CS_fsm_state200,ap_CS_fsm_state199,ap_CS_fsm_state196,ap_CS_fsm_state195,ap_CS_fsm_state194,ap_CS_fsm_state193,ap_CS_fsm_state192,ap_CS_fsm_state191,ap_CS_fsm_state190,ap_CS_fsm_state189,ap_CS_fsm_state188,ap_CS_fsm_state183,ap_CS_fsm_state165,ap_CS_fsm_state164,ap_CS_fsm_state158,ap_CS_fsm_state141,ap_CS_fsm_state140,ap_CS_fsm_state139,ap_CS_fsm_state138,ap_CS_fsm_state137,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state130,ap_CS_fsm_state129,ap_CS_fsm_state128,ap_CS_fsm_state127,ap_CS_fsm_state126,ap_CS_fsm_state125,ap_CS_fsm_state124,ap_CS_fsm_state118,ap_CS_fsm_state101,ap_CS_fsm_state100,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state54,ap_CS_fsm_state37,\ap_CS_fsm_reg_n_0_[35] ,ap_CS_fsm_state31,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .WEA(fout_we1),
        .\ap_CS_fsm_reg[157] (fout_U_n_27),
        .\ap_CS_fsm_reg[191] (fout_U_n_47),
        .\ap_CS_fsm_reg[200] (fout_U_n_53),
        .\ap_CS_fsm_reg[262] (fout_U_n_50),
        .\ap_CS_fsm_reg[310] (fout_U_n_25),
        .\ap_CS_fsm_reg[331] (fout_U_n_52),
        .\ap_CS_fsm_reg[384] (fout_U_n_60),
        .\ap_CS_fsm_reg[392] (fout_U_n_63),
        .\ap_CS_fsm_reg[459] (fout_U_n_28),
        .\ap_CS_fsm_reg[478] (fout_U_n_26),
        .\ap_CS_fsm_reg[509] (fout_U_n_51),
        .\ap_CS_fsm_reg[514] (fout_U_n_64),
        .\ap_CS_fsm_reg[519] (fout_U_n_59),
        .\ap_CS_fsm_reg[577] (fout_U_n_49),
        .\ap_CS_fsm_reg[579] (fout_U_n_54),
        .\ap_CS_fsm_reg[630] (fout_U_n_24),
        .\ap_CS_fsm_reg[638] (fout_U_n_3),
        .\ap_CS_fsm_reg[638]_0 (fout_U_n_45),
        .\ap_CS_fsm_reg[641] (fout_U_n_1),
        .\ap_CS_fsm_reg[647] (fout_U_n_0),
        .\ap_CS_fsm_reg[647]_0 (fout_U_n_2),
        .\ap_CS_fsm_reg[647]_1 (fout_U_n_5),
        .\ap_CS_fsm_reg[648] (fout_U_n_46),
        .\ap_CS_fsm_reg[652] (fout_U_n_4),
        .\ap_CS_fsm_reg[67] (fout_U_n_22),
        .\ap_CS_fsm_reg[68] (fout_U_n_57),
        .\ap_CS_fsm_reg[69] (fout_U_n_61),
        .\ap_CS_fsm_reg[69]_0 (fout_U_n_62),
        .\ap_CS_fsm_reg[75] (fout_U_n_48),
        .\ap_CS_fsm_reg[75]_0 (fout_U_n_55),
        .\ap_CS_fsm_reg[76] (fout_U_n_58),
        .\ap_CS_fsm_reg[77] (fout_U_n_23),
        .\ap_CS_fsm_reg[78] (fout_U_n_56),
        .\ap_CS_fsm_reg[8] ({fout_U_n_37,fout_U_n_38,fout_U_n_39,fout_U_n_40,fout_U_n_41,fout_U_n_42,fout_U_n_43,fout_U_n_44}),
        .ap_clk(ap_clk),
        .fout_ce1(fout_ce1),
        .grp_ClefiaDoubleSwap_1_fu_2693_lk_d0(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0),
        .grp_ClefiaDoubleSwap_1_fu_2693_lk_d1(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1),
        .ram_reg_0(DIADI),
        .ram_reg_1(DIBDI),
        .ram_reg_10(fin_U_n_22),
        .ram_reg_11(fin_U_n_79),
        .ram_reg_12(fin_U_n_47),
        .ram_reg_13(fin_U_n_77),
        .ram_reg_14(fin_U_n_23),
        .ram_reg_15(fin_U_n_81),
        .ram_reg_16(fin_U_n_69),
        .ram_reg_17(fin_U_n_21),
        .ram_reg_18(fin_U_n_78),
        .ram_reg_19(fin_U_n_74),
        .ram_reg_2({fout_U_n_29,fout_U_n_30,fout_U_n_31,fout_U_n_32,fout_U_n_33,fout_U_n_34,fout_U_n_35,fout_U_n_36}),
        .ram_reg_20(fin_U_n_72),
        .ram_reg_21(fin_U_n_76),
        .ram_reg_22(fin_U_n_49),
        .ram_reg_23(fin_U_n_71),
        .ram_reg_24(fin_U_n_64),
        .ram_reg_3(ram_reg_0),
        .ram_reg_4(fin_U_n_17),
        .ram_reg_5(fin_U_n_18),
        .ram_reg_6(fin_U_n_48),
        .ram_reg_7(fin_U_n_82),
        .ram_reg_8(fin_U_n_80),
        .ram_reg_9(fin_U_n_61),
        .ram_reg_i_120__0_0(fin_U_n_67),
        .ram_reg_i_125__2_0(fin_U_n_57),
        .ram_reg_i_125__2_1(fin_U_n_63),
        .ram_reg_i_125__2_2(fin_U_n_54),
        .ram_reg_i_24__3(con192_U_n_52),
        .ram_reg_i_38__4_0(fin_U_n_66),
        .ram_reg_i_43__5_0(fin_U_n_53),
        .ram_reg_i_48__2_0(fin_U_n_65),
        .ram_reg_i_76__4_0(con192_U_n_53));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2 grp_ClefiaF0Xor_2_fu_1075
       (.ADDRARDADDR(grp_ClefiaF0Xor_2_fu_1075_n_22),
        .ADDRBWRADDR(sel_1),
        .D({con192_U_n_40,con192_U_n_41,con192_U_n_42,con192_U_n_43}),
        .DIADI(fout_d1),
        .DIBDI(fout_d0),
        .DOADO(fin_q1),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .E(reg_3080),
        .Q(ap_CS_fsm_pp0_stage2),
        .\ap_CS_fsm_reg[170] (grp_ClefiaF0Xor_2_fu_1075_n_21),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF0Xor_2_fu_1075_n_24),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_2_fu_1075_src_address1),
        .\ap_CS_fsm_reg[616] (grp_ClefiaF0Xor_2_fu_1075_n_49),
        .\ap_CS_fsm_reg[69] (grp_ClefiaF0Xor_2_fu_1075_n_25),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaF0Xor_2_fu_1075_dst_address1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .con192_ce0(con192_ce0),
        .grp_ClefiaF0Xor_2_fu_1075_ap_start_reg(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_1075_ap_start_reg0(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg0),
        .grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_reg(grp_ClefiaF0Xor_2_fu_1075_n_50),
        .grp_ClefiaF1Xor_4_fu_1114_dst_address1(grp_ClefiaF1Xor_4_fu_1114_dst_address1),
        .grp_ClefiaF1Xor_4_fu_1114_dst_d0(grp_ClefiaF1Xor_4_fu_1114_dst_d0),
        .grp_ClefiaF1Xor_4_fu_1114_dst_d1(grp_ClefiaF1Xor_4_fu_1114_dst_d1),
        .grp_ClefiaF1Xor_4_fu_1114_rk_address0({grp_ClefiaF1Xor_4_fu_1114_rk_address0[7:3],grp_ClefiaF1Xor_4_fu_1114_rk_address0[0]}),
        .grp_ClefiaF1Xor_4_fu_1114_src_address1(grp_ClefiaF1Xor_4_fu_1114_src_address1),
        .q0_reg(\clefia_s1_U/q0_reg ),
        .q0_reg_0({x_assign_5_fu_510_p3,grp_ClefiaF0Xor_2_fu_1075_n_71,grp_ClefiaF0Xor_2_fu_1075_n_72,grp_ClefiaF0Xor_2_fu_1075_n_73}),
        .q0_reg_1({x_assign_2_fu_878_p3,grp_ClefiaF0Xor_2_fu_1075_n_78,grp_ClefiaF0Xor_2_fu_1075_n_79,grp_ClefiaF0Xor_2_fu_1075_n_80}),
        .q0_reg_2({grp_ClefiaF1Xor_4_fu_1114_n_8,grp_ClefiaF1Xor_4_fu_1114_n_9,grp_ClefiaF1Xor_4_fu_1114_n_10,grp_ClefiaF1Xor_4_fu_1114_n_11,grp_ClefiaF1Xor_4_fu_1114_n_12,grp_ClefiaF1Xor_4_fu_1114_n_13,grp_ClefiaF1Xor_4_fu_1114_n_14,grp_ClefiaF1Xor_4_fu_1114_n_15}),
        .q0_reg_3(con192_U_n_44),
        .q0_reg_4(con192_U_n_46),
        .q0_reg_5(grp_ClefiaF1Xor_4_fu_1114_n_6),
        .q0_reg_6(con192_U_n_55),
        .q0_reg_7({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2_2}),
        .ram_reg(fin_U_n_45),
        .ram_reg_0(fin_U_n_20),
        .ram_reg_1(fin_U_n_26),
        .ram_reg_10(fout_U_n_3),
        .ram_reg_11(fout_U_n_5),
        .ram_reg_12(fout_U_n_58),
        .ram_reg_13(fout_U_n_23),
        .ram_reg_14(fout_U_n_24),
        .ram_reg_15(fout_U_n_62),
        .ram_reg_2(fin_U_n_56),
        .ram_reg_3(fin_U_n_19),
        .ram_reg_4(fin_U_n_50),
        .ram_reg_5(fin_U_n_44),
        .ram_reg_6(fin_U_n_43),
        .ram_reg_7(con192_U_n_45),
        .ram_reg_8(fin_U_n_68),
        .ram_reg_9(con192_U_n_54),
        .\reg_297_reg[7]_0 ({grp_ClefiaF0Xor_2_fu_1075_n_51,grp_ClefiaF0Xor_2_fu_1075_n_52,grp_ClefiaF0Xor_2_fu_1075_n_53,grp_ClefiaF0Xor_2_fu_1075_n_54,grp_ClefiaF0Xor_2_fu_1075_n_55,grp_ClefiaF0Xor_2_fu_1075_n_56,grp_ClefiaF0Xor_2_fu_1075_n_57,grp_ClefiaF0Xor_2_fu_1075_n_58}),
        .\reg_297_reg[7]_1 ({fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31,fin_U_n_32,fin_U_n_33,fin_U_n_34}),
        .\reg_308_reg[7]_0 (grp_fu_302_p2_0),
        .\rk_offset_read_reg_962_reg[7]_0 ({sel[7:3],sel[1:0]}),
        .\rk_offset_read_reg_962_reg[7]_1 ({ap_CS_fsm_state617,ap_CS_fsm_state593,ap_CS_fsm_state553,ap_CS_fsm_state529,ap_CS_fsm_state489,ap_CS_fsm_state425,ap_CS_fsm_state361,ap_CS_fsm_state297,ap_CS_fsm_state233,ap_CS_fsm_state171,ap_CS_fsm_state169,ap_CS_fsm_state105,ap_CS_fsm_state70,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state41,ap_CS_fsm_state18,ap_CS_fsm_state1}),
        .\src_load_10_reg_1029_reg[7]_0 (src_load_10_reg_1029),
        .\src_load_10_reg_1029_reg[7]_1 (fin_q0),
        .\x_15_reg_1070_reg[7]_0 (x_15_fu_510_p2),
        .x_assign_1_fu_836_p3(x_assign_1_fu_836_p3),
        .x_assign_4_fu_468_p3(x_assign_4_fu_468_p3),
        .\x_reg_1009_reg[7]_0 (x_fu_348_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_2
       (.I0(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state400),
        .I2(ap_CS_fsm_state464),
        .I3(ap_CS_fsm_state208),
        .I4(ap_CS_fsm_state16),
        .I5(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state528),
        .I2(\ap_CS_fsm_reg_n_0_[39] ),
        .I3(ap_CS_fsm_state552),
        .O(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state424),
        .I1(ap_CS_fsm_state296),
        .I2(ap_CS_fsm_state232),
        .I3(ap_CS_fsm_state144),
        .I4(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_5_n_0),
        .I5(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_6_n_0),
        .O(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_5
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state272),
        .I2(ap_CS_fsm_state336),
        .I3(ap_CS_fsm_state488),
        .O(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state360),
        .I1(ap_CS_fsm_state592),
        .I2(ap_CS_fsm_state168),
        .I3(ap_CS_fsm_state616),
        .O(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_2_fu_1075_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_2_fu_1075_n_50),
        .Q(grp_ClefiaF0Xor_2_fu_1075_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_4 grp_ClefiaF1Xor_4_fu_1114
       (.ADDRARDADDR({grp_ClefiaF1Xor_4_fu_1114_n_48,grp_ClefiaF1Xor_4_fu_1114_n_49}),
        .ADDRBWRADDR(sel_1),
        .D(\clefia_s1_U/q0_reg ),
        .DOADO(fin_q1),
        .DOBDO(fin_q0),
        .E(reg_3080),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2_2}),
        .WEA(fout_we1),
        .\ap_CS_fsm_reg[116] (grp_ClefiaF1Xor_4_fu_1114_n_53),
        .\ap_CS_fsm_reg[64] ({grp_ClefiaF1Xor_4_fu_1114_n_51,grp_ClefiaF1Xor_4_fu_1114_n_52}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .\dst_offset_read_reg_1153_reg[4]_0 (grp_ClefiaF1Xor_4_fu_1114_dst_address1),
        .fin_ce1(fin_ce1),
        .fout_ce1(fout_ce1),
        .grp_ClefiaF1Xor_4_fu_1114_ap_start_reg(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .grp_ClefiaF1Xor_4_fu_1114_ap_start_reg0(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg0),
        .grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg(grp_ClefiaF1Xor_4_fu_1114_n_6),
        .grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg_0(grp_ClefiaF1Xor_4_fu_1114_n_54),
        .grp_ClefiaF1Xor_4_fu_1114_dst_d0(grp_ClefiaF1Xor_4_fu_1114_dst_d0),
        .grp_ClefiaF1Xor_4_fu_1114_dst_d1(grp_ClefiaF1Xor_4_fu_1114_dst_d1),
        .grp_ClefiaF1Xor_4_fu_1114_rk_address0({grp_ClefiaF1Xor_4_fu_1114_rk_address0[7:3],grp_ClefiaF1Xor_4_fu_1114_rk_address0[0]}),
        .ram_reg(fout_U_n_51),
        .ram_reg_0(fin_U_n_55),
        .ram_reg_1(fout_U_n_28),
        .ram_reg_10(fin_U_n_24),
        .ram_reg_11(fin_U_n_43),
        .ram_reg_12(fin_U_n_44),
        .ram_reg_13(grp_ClefiaF0Xor_2_fu_1075_src_address1),
        .ram_reg_14(fin_U_n_73),
        .ram_reg_15(fin_we0),
        .ram_reg_16(grp_ClefiaF0Xor_2_fu_1075_n_24),
        .ram_reg_17(fout_U_n_2),
        .ram_reg_18(fout_U_n_57),
        .ram_reg_19(fout_U_n_61),
        .ram_reg_2(fin_U_n_52),
        .ram_reg_20(fout_U_n_48),
        .ram_reg_21(fout_U_n_45),
        .ram_reg_22(grp_ClefiaF0Xor_2_fu_1075_dst_address1),
        .ram_reg_23(fin_U_n_25),
        .ram_reg_24(fin_U_n_58),
        .ram_reg_25(fin_U_n_70),
        .ram_reg_26(fin_U_n_26),
        .ram_reg_27(fin_U_n_75),
        .ram_reg_28(fout_U_n_0),
        .ram_reg_29(fout_U_n_22),
        .ram_reg_3(fin_U_n_51),
        .ram_reg_30(fout_U_n_55),
        .ram_reg_31(fout_U_n_1),
        .ram_reg_32(fout_U_n_4),
        .ram_reg_33(fout_U_n_62),
        .ram_reg_4(fout_U_n_24),
        .ram_reg_5(grp_ClefiaF0Xor_2_fu_1075_n_21),
        .ram_reg_6(fin_U_n_59),
        .ram_reg_7(fin_U_n_62),
        .ram_reg_8(fin_U_n_56),
        .ram_reg_9(fin_U_n_60),
        .\reg_297_reg[7]_0 ({grp_ClefiaF1Xor_4_fu_1114_n_55,grp_ClefiaF1Xor_4_fu_1114_n_56,grp_ClefiaF1Xor_4_fu_1114_n_57,grp_ClefiaF1Xor_4_fu_1114_n_58,grp_ClefiaF1Xor_4_fu_1114_n_59,grp_ClefiaF1Xor_4_fu_1114_n_60,grp_ClefiaF1Xor_4_fu_1114_n_61,grp_ClefiaF1Xor_4_fu_1114_n_62}),
        .\reg_297_reg[7]_1 ({fin_U_n_35,fin_U_n_36,fin_U_n_37,fin_U_n_38,fin_U_n_39,fin_U_n_40,fin_U_n_41,fin_U_n_42}),
        .\reg_308_reg[7]_0 ({grp_ClefiaF1Xor_4_fu_1114_n_8,grp_ClefiaF1Xor_4_fu_1114_n_9,grp_ClefiaF1Xor_4_fu_1114_n_10,grp_ClefiaF1Xor_4_fu_1114_n_11,grp_ClefiaF1Xor_4_fu_1114_n_12,grp_ClefiaF1Xor_4_fu_1114_n_13,grp_ClefiaF1Xor_4_fu_1114_n_14,grp_ClefiaF1Xor_4_fu_1114_n_15}),
        .\reg_308_reg[7]_1 (grp_fu_302_p2),
        .\rk_offset_read_reg_1121_reg[6]_0 ({con192_U_n_48,con192_U_n_49,con192_U_n_50,con192_U_n_51}),
        .\src_load_3_reg_1188_reg[7]_0 (src_load_3_reg_1188),
        .\src_offset_read_reg_1128_reg[4]_0 (grp_ClefiaF1Xor_4_fu_1114_src_address1),
        .\src_offset_read_reg_1128_reg[4]_1 ({ap_CS_fsm_state629,ap_CS_fsm_state605,ap_CS_fsm_state565,ap_CS_fsm_state541,ap_CS_fsm_state501,ap_CS_fsm_state437,ap_CS_fsm_state373,ap_CS_fsm_state309,ap_CS_fsm_state245,ap_CS_fsm_state181,ap_CS_fsm_state117,ap_CS_fsm_state67,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state53,ap_CS_fsm_state1}),
        .\trunc_ln134_11_reg_1276_reg[4]_0 ({x_assign_5_fu_510_p3,grp_ClefiaF0Xor_2_fu_1075_n_71,grp_ClefiaF0Xor_2_fu_1075_n_72,grp_ClefiaF0Xor_2_fu_1075_n_73}),
        .\trunc_ln134_6_reg_1297_reg[4]_0 ({x_assign_2_fu_878_p3,grp_ClefiaF0Xor_2_fu_1075_n_78,grp_ClefiaF0Xor_2_fu_1075_n_79,grp_ClefiaF0Xor_2_fu_1075_n_80}),
        .\x_3_reg_1229_reg[7]_0 (x_3_fu_552_p2),
        .x_assign_1_fu_836_p3(x_assign_1_fu_836_p3),
        .x_assign_4_fu_468_p3(x_assign_4_fu_468_p3),
        .\x_reg_1168_reg[7]_0 (x_fu_348_p2),
        .\z_1_reg_1234_reg[7]_0 (\clefia_s0_U/q0_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state564),
        .I1(ap_CS_fsm_state348),
        .I2(ap_CS_fsm_state540),
        .I3(ap_CS_fsm_state92),
        .I4(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_3_n_0),
        .I5(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state244),
        .I1(ap_CS_fsm_state220),
        .I2(ap_CS_fsm_state308),
        .I3(ap_CS_fsm_state284),
        .I4(ap_CS_fsm_state500),
        .I5(ap_CS_fsm_state372),
        .O(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state436),
        .I1(ap_CS_fsm_state412),
        .I2(ap_CS_fsm_state476),
        .I3(ap_CS_fsm_state604),
        .I4(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_5_n_0),
        .O(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_5
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state180),
        .I2(\ap_CS_fsm_reg_n_0_[27] ),
        .I3(ap_CS_fsm_state628),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state52),
        .O(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_4_fu_1114_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_4_fu_1114_n_54),
        .Q(grp_ClefiaF1Xor_4_fu_1114_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_ClefiaGfn8_fu_2681_ap_start_reg_i_1
       (.I0(grp_ClefiaGfn8_fu_2681_ap_ready),
        .I1(Q[0]),
        .I2(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .I3(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .O(\ap_CS_fsm_reg[653]_0 ));
  LUT6 #(
    .INIT(64'h0000000111111111)) 
    ram_reg_i_106__3
       (.I0(ap_CS_fsm_state652),
        .I1(ap_CS_fsm_state651),
        .I2(ap_CS_fsm_state648),
        .I3(ap_CS_fsm_state647),
        .I4(ram_reg_i_183__3_n_0),
        .I5(fout_U_n_46),
        .O(ram_reg_i_106__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_113__1
       (.I0(ap_CS_fsm_state650),
        .I1(ap_CS_fsm_state649),
        .I2(ap_CS_fsm_state651),
        .I3(ap_CS_fsm_state652),
        .I4(grp_ClefiaGfn8_fu_2681_ap_ready),
        .I5(ap_CS_fsm_state653),
        .O(ram_reg_i_113__1_n_0));
  LUT6 #(
    .INIT(64'h5555555500001011)) 
    ram_reg_i_114__5
       (.I0(ap_CS_fsm_state648),
        .I1(ap_CS_fsm_state646),
        .I2(ap_CS_fsm_state645),
        .I3(ap_CS_fsm_state644),
        .I4(ram_reg_i_189__2_n_0),
        .I5(ap_CS_fsm_state647),
        .O(ram_reg_i_114__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT5 #(
    .INIT(32'hAAAAEFEE)) 
    ram_reg_i_115__4
       (.I0(grp_ClefiaGfn8_fu_2681_ap_ready),
        .I1(ap_CS_fsm_state652),
        .I2(ap_CS_fsm_state651),
        .I3(ap_CS_fsm_state650),
        .I4(ap_CS_fsm_state653),
        .O(ram_reg_i_115__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_163__4
       (.I0(ram_reg_7),
        .I1(ram_reg_8),
        .I2(ram_reg_9),
        .I3(ram_reg_i_590_n_0),
        .I4(ram_reg_10),
        .I5(ram_reg_11),
        .O(grp_ClefiaKeySet192_fu_331_rk_ce1));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_i_183__3
       (.I0(ap_CS_fsm_state646),
        .I1(ap_CS_fsm_state645),
        .I2(ap_CS_fsm_state643),
        .I3(ap_CS_fsm_state644),
        .I4(ap_CS_fsm_state641),
        .I5(ap_CS_fsm_state642),
        .O(ram_reg_i_183__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT5 #(
    .INIT(32'h10111010)) 
    ram_reg_i_189__2
       (.I0(ap_CS_fsm_state645),
        .I1(ap_CS_fsm_state643),
        .I2(ap_CS_fsm_state642),
        .I3(ap_CS_fsm_state641),
        .I4(ap_CS_fsm_state640),
        .O(ram_reg_i_189__2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    ram_reg_i_31__3
       (.I0(Q[1]),
        .I1(ram_reg_i_83__5_n_0),
        .I2(ap_CS_fsm_state639),
        .I3(ap_CS_fsm_state640),
        .I4(ram_reg_i_84__3_n_0),
        .I5(\ap_CS_fsm_reg[646]_0 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_36__3
       (.I0(ram_reg_i_93__4_n_0),
        .I1(ap_CS_fsm_state647),
        .I2(ap_CS_fsm_state648),
        .I3(ap_CS_fsm_state649),
        .I4(ap_CS_fsm_state650),
        .O(\ap_CS_fsm_reg[646]_0 ));
  LUT5 #(
    .INIT(32'hCCCC404C)) 
    ram_reg_i_38__1
       (.I0(grp_ClefiaGfn8_fu_2681_y_address1),
        .I1(ram_reg_19),
        .I2(ram_reg_0),
        .I3(ram_reg_15[2]),
        .I4(Q[2]),
        .O(ram_reg_i_38__1_n_0));
  LUT6 #(
    .INIT(64'h55750000FFFFFFFF)) 
    ram_reg_i_3__5
       (.I0(ram_reg_2),
        .I1(ram_reg_i_38__1_n_0),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
    ram_reg_i_46__3
       (.I0(ram_reg_15[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_i_106__3_n_0),
        .I3(grp_ClefiaGfn8_fu_2681_ap_ready),
        .I4(ap_CS_fsm_state653),
        .I5(ram_reg_1),
        .O(ram_reg_i_46__3_n_0));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    ram_reg_i_4__4
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .I2(ram_reg_14),
        .I3(ram_reg_i_46__3_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_5),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    ram_reg_i_50__5
       (.I0(ram_reg_15[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_i_113__1_n_0),
        .I3(ram_reg_i_114__5_n_0),
        .I4(ram_reg_i_115__4_n_0),
        .I5(ram_reg_1),
        .O(ram_reg_i_50__5_n_0));
  LUT6 #(
    .INIT(64'h00000000FEFEFF00)) 
    ram_reg_i_53__5
       (.I0(ap_CS_fsm_state653),
        .I1(grp_ClefiaGfn8_fu_2681_ap_ready),
        .I2(ram_reg_i_106__3_n_0),
        .I3(ram_reg[1]),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(ram_reg_i_53__5_n_0));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    ram_reg_i_54__5
       (.I0(ram_reg_i_115__4_n_0),
        .I1(ram_reg_i_114__5_n_0),
        .I2(ram_reg_i_113__1_n_0),
        .I3(ram_reg[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(ram_reg_i_54__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    ram_reg_i_590
       (.I0(grp_ClefiaGfn8_fu_2681_ap_done),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .I5(Q[0]),
        .O(ram_reg_i_590_n_0));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    ram_reg_i_5__5
       (.I0(ram_reg_16),
        .I1(ram_reg_17),
        .I2(ram_reg_18),
        .I3(ram_reg_i_50__5_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_5),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_83__5
       (.I0(ap_CS_fsm_state644),
        .I1(ap_CS_fsm_state643),
        .I2(ap_CS_fsm_state646),
        .I3(ap_CS_fsm_state645),
        .O(ram_reg_i_83__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_84__3
       (.I0(ap_CS_fsm_state641),
        .I1(ap_CS_fsm_state642),
        .O(ram_reg_i_84__3_n_0));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    ram_reg_i_8__5
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .I2(ram_reg_14),
        .I3(ram_reg_i_53__5_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_5),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_93__4
       (.I0(ap_CS_fsm_state653),
        .I1(grp_ClefiaGfn8_fu_2681_ap_ready),
        .I2(ap_CS_fsm_state652),
        .I3(ap_CS_fsm_state651),
        .O(ram_reg_i_93__4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    ram_reg_i_96__2
       (.I0(ram_reg_i_93__4_n_0),
        .I1(ram_reg_i_83__5_n_0),
        .I2(ap_CS_fsm_state650),
        .I3(ap_CS_fsm_state649),
        .I4(ap_CS_fsm_state648),
        .I5(ap_CS_fsm_state647),
        .O(grp_ClefiaGfn8_fu_2681_y_address1));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    ram_reg_i_9__5
       (.I0(ram_reg_16),
        .I1(ram_reg_17),
        .I2(ram_reg_18),
        .I3(ram_reg_i_54__5_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_5),
        .O(ADDRBWRADDR[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1
   (SR,
    grp_ClefiaKeySet256_fu_319_rk_ce0,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    ADDRARDADDR,
    ADDRBWRADDR,
    grp_ClefiaGfn8_1_fu_3071_y_address1,
    DIADI,
    DIBDI,
    \ap_CS_fsm_reg[653]_0 ,
    ap_rst_n,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0,
    Q,
    grp_ClefiaKeySet256_fu_319_ap_start_reg,
    ram_reg_i_165__1_0,
    ram_reg_i_165__1_1,
    grp_ClefiaGfn8_1_fu_3071_ap_start_reg,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    grp_ClefiaDoubleSwap_1_fu_3083_lk_d1,
    grp_ClefiaDoubleSwap_1_fu_3083_lk_d0,
    ap_clk);
  output [0:0]SR;
  output grp_ClefiaKeySet256_fu_319_rk_ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]ADDRARDADDR;
  output [1:0]ADDRBWRADDR;
  output [1:0]grp_ClefiaGfn8_1_fu_3071_y_address1;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output \ap_CS_fsm_reg[653]_0 ;
  input ap_rst_n;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0;
  input [1:0]Q;
  input grp_ClefiaKeySet256_fu_319_ap_start_reg;
  input ram_reg_i_165__1_0;
  input ram_reg_i_165__1_1;
  input grp_ClefiaGfn8_1_fu_3071_ap_start_reg;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input [2:0]ram_reg_11;
  input [1:0]ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d1;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d0;
  input ap_clk;

  wire [2:0]ADDRARDADDR;
  wire [1:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage2_2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[653]_0 ;
  wire \ap_CS_fsm_reg_n_0_[101] ;
  wire \ap_CS_fsm_reg_n_0_[102] ;
  wire \ap_CS_fsm_reg_n_0_[109] ;
  wire \ap_CS_fsm_reg_n_0_[113] ;
  wire \ap_CS_fsm_reg_n_0_[114] ;
  wire \ap_CS_fsm_reg_n_0_[121] ;
  wire \ap_CS_fsm_reg_n_0_[140] ;
  wire \ap_CS_fsm_reg_n_0_[142] ;
  wire \ap_CS_fsm_reg_n_0_[143] ;
  wire \ap_CS_fsm_reg_n_0_[149] ;
  wire \ap_CS_fsm_reg_n_0_[153] ;
  wire \ap_CS_fsm_reg_n_0_[154] ;
  wire \ap_CS_fsm_reg_n_0_[161] ;
  wire \ap_CS_fsm_reg_n_0_[165] ;
  wire \ap_CS_fsm_reg_n_0_[166] ;
  wire \ap_CS_fsm_reg_n_0_[173] ;
  wire \ap_CS_fsm_reg_n_0_[177] ;
  wire \ap_CS_fsm_reg_n_0_[178] ;
  wire \ap_CS_fsm_reg_n_0_[185] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[206] ;
  wire \ap_CS_fsm_reg_n_0_[213] ;
  wire \ap_CS_fsm_reg_n_0_[217] ;
  wire \ap_CS_fsm_reg_n_0_[218] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[225] ;
  wire \ap_CS_fsm_reg_n_0_[229] ;
  wire \ap_CS_fsm_reg_n_0_[230] ;
  wire \ap_CS_fsm_reg_n_0_[237] ;
  wire \ap_CS_fsm_reg_n_0_[241] ;
  wire \ap_CS_fsm_reg_n_0_[242] ;
  wire \ap_CS_fsm_reg_n_0_[249] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[270] ;
  wire \ap_CS_fsm_reg_n_0_[277] ;
  wire \ap_CS_fsm_reg_n_0_[281] ;
  wire \ap_CS_fsm_reg_n_0_[282] ;
  wire \ap_CS_fsm_reg_n_0_[289] ;
  wire \ap_CS_fsm_reg_n_0_[293] ;
  wire \ap_CS_fsm_reg_n_0_[294] ;
  wire \ap_CS_fsm_reg_n_0_[301] ;
  wire \ap_CS_fsm_reg_n_0_[305] ;
  wire \ap_CS_fsm_reg_n_0_[306] ;
  wire \ap_CS_fsm_reg_n_0_[309] ;
  wire \ap_CS_fsm_reg_n_0_[313] ;
  wire \ap_CS_fsm_reg_n_0_[334] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[341] ;
  wire \ap_CS_fsm_reg_n_0_[345] ;
  wire \ap_CS_fsm_reg_n_0_[346] ;
  wire \ap_CS_fsm_reg_n_0_[353] ;
  wire \ap_CS_fsm_reg_n_0_[357] ;
  wire \ap_CS_fsm_reg_n_0_[358] ;
  wire \ap_CS_fsm_reg_n_0_[365] ;
  wire \ap_CS_fsm_reg_n_0_[369] ;
  wire \ap_CS_fsm_reg_n_0_[370] ;
  wire \ap_CS_fsm_reg_n_0_[377] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[398] ;
  wire \ap_CS_fsm_reg_n_0_[405] ;
  wire \ap_CS_fsm_reg_n_0_[409] ;
  wire \ap_CS_fsm_reg_n_0_[410] ;
  wire \ap_CS_fsm_reg_n_0_[417] ;
  wire \ap_CS_fsm_reg_n_0_[421] ;
  wire \ap_CS_fsm_reg_n_0_[422] ;
  wire \ap_CS_fsm_reg_n_0_[429] ;
  wire \ap_CS_fsm_reg_n_0_[433] ;
  wire \ap_CS_fsm_reg_n_0_[434] ;
  wire \ap_CS_fsm_reg_n_0_[441] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[462] ;
  wire \ap_CS_fsm_reg_n_0_[469] ;
  wire \ap_CS_fsm_reg_n_0_[473] ;
  wire \ap_CS_fsm_reg_n_0_[474] ;
  wire \ap_CS_fsm_reg_n_0_[481] ;
  wire \ap_CS_fsm_reg_n_0_[485] ;
  wire \ap_CS_fsm_reg_n_0_[486] ;
  wire \ap_CS_fsm_reg_n_0_[493] ;
  wire \ap_CS_fsm_reg_n_0_[497] ;
  wire \ap_CS_fsm_reg_n_0_[498] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[505] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[526] ;
  wire \ap_CS_fsm_reg_n_0_[533] ;
  wire \ap_CS_fsm_reg_n_0_[534] ;
  wire \ap_CS_fsm_reg_n_0_[537] ;
  wire \ap_CS_fsm_reg_n_0_[538] ;
  wire \ap_CS_fsm_reg_n_0_[545] ;
  wire \ap_CS_fsm_reg_n_0_[549] ;
  wire \ap_CS_fsm_reg_n_0_[550] ;
  wire \ap_CS_fsm_reg_n_0_[557] ;
  wire \ap_CS_fsm_reg_n_0_[561] ;
  wire \ap_CS_fsm_reg_n_0_[562] ;
  wire \ap_CS_fsm_reg_n_0_[569] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[589] ;
  wire \ap_CS_fsm_reg_n_0_[590] ;
  wire \ap_CS_fsm_reg_n_0_[597] ;
  wire \ap_CS_fsm_reg_n_0_[601] ;
  wire \ap_CS_fsm_reg_n_0_[602] ;
  wire \ap_CS_fsm_reg_n_0_[609] ;
  wire \ap_CS_fsm_reg_n_0_[613] ;
  wire \ap_CS_fsm_reg_n_0_[614] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[620] ;
  wire \ap_CS_fsm_reg_n_0_[621] ;
  wire \ap_CS_fsm_reg_n_0_[625] ;
  wire \ap_CS_fsm_reg_n_0_[626] ;
  wire \ap_CS_fsm_reg_n_0_[627] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[631] ;
  wire \ap_CS_fsm_reg_n_0_[633] ;
  wire \ap_CS_fsm_reg_n_0_[634] ;
  wire \ap_CS_fsm_reg_n_0_[85] ;
  wire \ap_CS_fsm_reg_n_0_[89] ;
  wire \ap_CS_fsm_reg_n_0_[90] ;
  wire \ap_CS_fsm_reg_n_0_[97] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state187;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state189;
  wire ap_CS_fsm_state190;
  wire ap_CS_fsm_state191;
  wire ap_CS_fsm_state192;
  wire ap_CS_fsm_state193;
  wire ap_CS_fsm_state194;
  wire ap_CS_fsm_state195;
  wire ap_CS_fsm_state196;
  wire ap_CS_fsm_state197;
  wire ap_CS_fsm_state198;
  wire ap_CS_fsm_state199;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state200;
  wire ap_CS_fsm_state201;
  wire ap_CS_fsm_state202;
  wire ap_CS_fsm_state203;
  wire ap_CS_fsm_state204;
  wire ap_CS_fsm_state205;
  wire ap_CS_fsm_state206;
  wire ap_CS_fsm_state208;
  wire ap_CS_fsm_state209;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state210;
  wire ap_CS_fsm_state211;
  wire ap_CS_fsm_state212;
  wire ap_CS_fsm_state213;
  wire ap_CS_fsm_state215;
  wire ap_CS_fsm_state216;
  wire ap_CS_fsm_state217;
  wire ap_CS_fsm_state220;
  wire ap_CS_fsm_state221;
  wire ap_CS_fsm_state222;
  wire ap_CS_fsm_state223;
  wire ap_CS_fsm_state224;
  wire ap_CS_fsm_state225;
  wire ap_CS_fsm_state227;
  wire ap_CS_fsm_state228;
  wire ap_CS_fsm_state229;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state232;
  wire ap_CS_fsm_state233;
  wire ap_CS_fsm_state234;
  wire ap_CS_fsm_state235;
  wire ap_CS_fsm_state236;
  wire ap_CS_fsm_state237;
  wire ap_CS_fsm_state239;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state240;
  wire ap_CS_fsm_state241;
  wire ap_CS_fsm_state244;
  wire ap_CS_fsm_state245;
  wire ap_CS_fsm_state246;
  wire ap_CS_fsm_state247;
  wire ap_CS_fsm_state248;
  wire ap_CS_fsm_state249;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state251;
  wire ap_CS_fsm_state252;
  wire ap_CS_fsm_state253;
  wire ap_CS_fsm_state254;
  wire ap_CS_fsm_state255;
  wire ap_CS_fsm_state256;
  wire ap_CS_fsm_state257;
  wire ap_CS_fsm_state258;
  wire ap_CS_fsm_state259;
  wire ap_CS_fsm_state260;
  wire ap_CS_fsm_state261;
  wire ap_CS_fsm_state262;
  wire ap_CS_fsm_state263;
  wire ap_CS_fsm_state264;
  wire ap_CS_fsm_state265;
  wire ap_CS_fsm_state266;
  wire ap_CS_fsm_state267;
  wire ap_CS_fsm_state268;
  wire ap_CS_fsm_state269;
  wire ap_CS_fsm_state270;
  wire ap_CS_fsm_state272;
  wire ap_CS_fsm_state273;
  wire ap_CS_fsm_state274;
  wire ap_CS_fsm_state275;
  wire ap_CS_fsm_state276;
  wire ap_CS_fsm_state277;
  wire ap_CS_fsm_state279;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state280;
  wire ap_CS_fsm_state281;
  wire ap_CS_fsm_state284;
  wire ap_CS_fsm_state285;
  wire ap_CS_fsm_state286;
  wire ap_CS_fsm_state287;
  wire ap_CS_fsm_state288;
  wire ap_CS_fsm_state289;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state291;
  wire ap_CS_fsm_state292;
  wire ap_CS_fsm_state293;
  wire ap_CS_fsm_state296;
  wire ap_CS_fsm_state297;
  wire ap_CS_fsm_state298;
  wire ap_CS_fsm_state299;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state300;
  wire ap_CS_fsm_state301;
  wire ap_CS_fsm_state303;
  wire ap_CS_fsm_state304;
  wire ap_CS_fsm_state305;
  wire ap_CS_fsm_state308;
  wire ap_CS_fsm_state309;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state311;
  wire ap_CS_fsm_state312;
  wire ap_CS_fsm_state313;
  wire ap_CS_fsm_state315;
  wire ap_CS_fsm_state316;
  wire ap_CS_fsm_state317;
  wire ap_CS_fsm_state318;
  wire ap_CS_fsm_state319;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state320;
  wire ap_CS_fsm_state321;
  wire ap_CS_fsm_state322;
  wire ap_CS_fsm_state323;
  wire ap_CS_fsm_state324;
  wire ap_CS_fsm_state325;
  wire ap_CS_fsm_state326;
  wire ap_CS_fsm_state327;
  wire ap_CS_fsm_state328;
  wire ap_CS_fsm_state329;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state330;
  wire ap_CS_fsm_state331;
  wire ap_CS_fsm_state332;
  wire ap_CS_fsm_state333;
  wire ap_CS_fsm_state334;
  wire ap_CS_fsm_state336;
  wire ap_CS_fsm_state337;
  wire ap_CS_fsm_state338;
  wire ap_CS_fsm_state339;
  wire ap_CS_fsm_state340;
  wire ap_CS_fsm_state341;
  wire ap_CS_fsm_state343;
  wire ap_CS_fsm_state344;
  wire ap_CS_fsm_state345;
  wire ap_CS_fsm_state348;
  wire ap_CS_fsm_state349;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state350;
  wire ap_CS_fsm_state351;
  wire ap_CS_fsm_state352;
  wire ap_CS_fsm_state353;
  wire ap_CS_fsm_state355;
  wire ap_CS_fsm_state356;
  wire ap_CS_fsm_state357;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state360;
  wire ap_CS_fsm_state361;
  wire ap_CS_fsm_state362;
  wire ap_CS_fsm_state363;
  wire ap_CS_fsm_state364;
  wire ap_CS_fsm_state365;
  wire ap_CS_fsm_state367;
  wire ap_CS_fsm_state368;
  wire ap_CS_fsm_state369;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state372;
  wire ap_CS_fsm_state373;
  wire ap_CS_fsm_state374;
  wire ap_CS_fsm_state375;
  wire ap_CS_fsm_state376;
  wire ap_CS_fsm_state377;
  wire ap_CS_fsm_state379;
  wire ap_CS_fsm_state380;
  wire ap_CS_fsm_state381;
  wire ap_CS_fsm_state382;
  wire ap_CS_fsm_state383;
  wire ap_CS_fsm_state384;
  wire ap_CS_fsm_state385;
  wire ap_CS_fsm_state386;
  wire ap_CS_fsm_state387;
  wire ap_CS_fsm_state388;
  wire ap_CS_fsm_state389;
  wire ap_CS_fsm_state390;
  wire ap_CS_fsm_state391;
  wire ap_CS_fsm_state392;
  wire ap_CS_fsm_state393;
  wire ap_CS_fsm_state394;
  wire ap_CS_fsm_state395;
  wire ap_CS_fsm_state396;
  wire ap_CS_fsm_state397;
  wire ap_CS_fsm_state398;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state400;
  wire ap_CS_fsm_state401;
  wire ap_CS_fsm_state402;
  wire ap_CS_fsm_state403;
  wire ap_CS_fsm_state404;
  wire ap_CS_fsm_state405;
  wire ap_CS_fsm_state407;
  wire ap_CS_fsm_state408;
  wire ap_CS_fsm_state409;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state412;
  wire ap_CS_fsm_state413;
  wire ap_CS_fsm_state414;
  wire ap_CS_fsm_state415;
  wire ap_CS_fsm_state416;
  wire ap_CS_fsm_state417;
  wire ap_CS_fsm_state419;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state420;
  wire ap_CS_fsm_state421;
  wire ap_CS_fsm_state424;
  wire ap_CS_fsm_state425;
  wire ap_CS_fsm_state426;
  wire ap_CS_fsm_state427;
  wire ap_CS_fsm_state428;
  wire ap_CS_fsm_state429;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state431;
  wire ap_CS_fsm_state432;
  wire ap_CS_fsm_state433;
  wire ap_CS_fsm_state436;
  wire ap_CS_fsm_state437;
  wire ap_CS_fsm_state438;
  wire ap_CS_fsm_state439;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state440;
  wire ap_CS_fsm_state441;
  wire ap_CS_fsm_state443;
  wire ap_CS_fsm_state444;
  wire ap_CS_fsm_state445;
  wire ap_CS_fsm_state446;
  wire ap_CS_fsm_state447;
  wire ap_CS_fsm_state448;
  wire ap_CS_fsm_state449;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state450;
  wire ap_CS_fsm_state451;
  wire ap_CS_fsm_state452;
  wire ap_CS_fsm_state453;
  wire ap_CS_fsm_state454;
  wire ap_CS_fsm_state455;
  wire ap_CS_fsm_state456;
  wire ap_CS_fsm_state457;
  wire ap_CS_fsm_state458;
  wire ap_CS_fsm_state459;
  wire ap_CS_fsm_state460;
  wire ap_CS_fsm_state461;
  wire ap_CS_fsm_state462;
  wire ap_CS_fsm_state464;
  wire ap_CS_fsm_state465;
  wire ap_CS_fsm_state466;
  wire ap_CS_fsm_state467;
  wire ap_CS_fsm_state468;
  wire ap_CS_fsm_state469;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state471;
  wire ap_CS_fsm_state472;
  wire ap_CS_fsm_state473;
  wire ap_CS_fsm_state476;
  wire ap_CS_fsm_state477;
  wire ap_CS_fsm_state478;
  wire ap_CS_fsm_state479;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state480;
  wire ap_CS_fsm_state481;
  wire ap_CS_fsm_state483;
  wire ap_CS_fsm_state484;
  wire ap_CS_fsm_state485;
  wire ap_CS_fsm_state488;
  wire ap_CS_fsm_state489;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state490;
  wire ap_CS_fsm_state491;
  wire ap_CS_fsm_state492;
  wire ap_CS_fsm_state493;
  wire ap_CS_fsm_state495;
  wire ap_CS_fsm_state496;
  wire ap_CS_fsm_state497;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state500;
  wire ap_CS_fsm_state501;
  wire ap_CS_fsm_state502;
  wire ap_CS_fsm_state503;
  wire ap_CS_fsm_state504;
  wire ap_CS_fsm_state505;
  wire ap_CS_fsm_state507;
  wire ap_CS_fsm_state508;
  wire ap_CS_fsm_state509;
  wire ap_CS_fsm_state510;
  wire ap_CS_fsm_state511;
  wire ap_CS_fsm_state512;
  wire ap_CS_fsm_state513;
  wire ap_CS_fsm_state514;
  wire ap_CS_fsm_state515;
  wire ap_CS_fsm_state516;
  wire ap_CS_fsm_state517;
  wire ap_CS_fsm_state518;
  wire ap_CS_fsm_state519;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state520;
  wire ap_CS_fsm_state521;
  wire ap_CS_fsm_state522;
  wire ap_CS_fsm_state523;
  wire ap_CS_fsm_state524;
  wire ap_CS_fsm_state525;
  wire ap_CS_fsm_state526;
  wire ap_CS_fsm_state528;
  wire ap_CS_fsm_state529;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state530;
  wire ap_CS_fsm_state531;
  wire ap_CS_fsm_state532;
  wire ap_CS_fsm_state533;
  wire ap_CS_fsm_state536;
  wire ap_CS_fsm_state537;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state540;
  wire ap_CS_fsm_state541;
  wire ap_CS_fsm_state542;
  wire ap_CS_fsm_state543;
  wire ap_CS_fsm_state544;
  wire ap_CS_fsm_state545;
  wire ap_CS_fsm_state547;
  wire ap_CS_fsm_state548;
  wire ap_CS_fsm_state549;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state552;
  wire ap_CS_fsm_state553;
  wire ap_CS_fsm_state554;
  wire ap_CS_fsm_state555;
  wire ap_CS_fsm_state556;
  wire ap_CS_fsm_state557;
  wire ap_CS_fsm_state559;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state560;
  wire ap_CS_fsm_state561;
  wire ap_CS_fsm_state564;
  wire ap_CS_fsm_state565;
  wire ap_CS_fsm_state566;
  wire ap_CS_fsm_state567;
  wire ap_CS_fsm_state568;
  wire ap_CS_fsm_state569;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state571;
  wire ap_CS_fsm_state572;
  wire ap_CS_fsm_state573;
  wire ap_CS_fsm_state574;
  wire ap_CS_fsm_state575;
  wire ap_CS_fsm_state576;
  wire ap_CS_fsm_state577;
  wire ap_CS_fsm_state578;
  wire ap_CS_fsm_state579;
  wire ap_CS_fsm_state580;
  wire ap_CS_fsm_state581;
  wire ap_CS_fsm_state582;
  wire ap_CS_fsm_state583;
  wire ap_CS_fsm_state584;
  wire ap_CS_fsm_state585;
  wire ap_CS_fsm_state586;
  wire ap_CS_fsm_state587;
  wire ap_CS_fsm_state588;
  wire ap_CS_fsm_state589;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state592;
  wire ap_CS_fsm_state593;
  wire ap_CS_fsm_state594;
  wire ap_CS_fsm_state595;
  wire ap_CS_fsm_state596;
  wire ap_CS_fsm_state597;
  wire ap_CS_fsm_state599;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state600;
  wire ap_CS_fsm_state601;
  wire ap_CS_fsm_state604;
  wire ap_CS_fsm_state605;
  wire ap_CS_fsm_state606;
  wire ap_CS_fsm_state607;
  wire ap_CS_fsm_state608;
  wire ap_CS_fsm_state609;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state611;
  wire ap_CS_fsm_state612;
  wire ap_CS_fsm_state613;
  wire ap_CS_fsm_state616;
  wire ap_CS_fsm_state617;
  wire ap_CS_fsm_state618;
  wire ap_CS_fsm_state619;
  wire ap_CS_fsm_state620;
  wire ap_CS_fsm_state623;
  wire ap_CS_fsm_state624;
  wire ap_CS_fsm_state625;
  wire ap_CS_fsm_state629;
  wire ap_CS_fsm_state630;
  wire ap_CS_fsm_state631;
  wire ap_CS_fsm_state633;
  wire ap_CS_fsm_state636;
  wire ap_CS_fsm_state637;
  wire ap_CS_fsm_state638;
  wire ap_CS_fsm_state639;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state640;
  wire ap_CS_fsm_state641;
  wire ap_CS_fsm_state642;
  wire ap_CS_fsm_state643;
  wire ap_CS_fsm_state644;
  wire ap_CS_fsm_state645;
  wire ap_CS_fsm_state646;
  wire ap_CS_fsm_state647;
  wire ap_CS_fsm_state648;
  wire ap_CS_fsm_state649;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state650;
  wire ap_CS_fsm_state651;
  wire ap_CS_fsm_state652;
  wire ap_CS_fsm_state653;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state99;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\clefia_s0_U/q0_reg ;
  wire clefia_s0_ce0;
  wire [7:0]\clefia_s1_U/q0_reg ;
  wire clefia_s1_ce0;
  wire con256_U_n_40;
  wire con256_U_n_41;
  wire con256_U_n_42;
  wire con256_U_n_43;
  wire con256_U_n_44;
  wire con256_U_n_45;
  wire con256_U_n_46;
  wire con256_U_n_47;
  wire con256_U_n_48;
  wire con256_U_n_49;
  wire con256_U_n_50;
  wire con256_ce0;
  wire [7:0]con256_q0;
  wire fin_U_n_16;
  wire fin_U_n_17;
  wire fin_U_n_18;
  wire fin_U_n_19;
  wire fin_U_n_20;
  wire fin_U_n_21;
  wire fin_U_n_22;
  wire fin_U_n_23;
  wire fin_U_n_24;
  wire fin_U_n_25;
  wire fin_U_n_26;
  wire fin_U_n_27;
  wire fin_U_n_28;
  wire fin_U_n_29;
  wire fin_U_n_30;
  wire fin_U_n_31;
  wire fin_U_n_32;
  wire fin_U_n_33;
  wire fin_U_n_34;
  wire fin_U_n_35;
  wire fin_U_n_36;
  wire fin_U_n_37;
  wire fin_U_n_38;
  wire fin_U_n_39;
  wire fin_U_n_40;
  wire fin_U_n_41;
  wire fin_U_n_42;
  wire fin_U_n_43;
  wire fin_U_n_44;
  wire fin_U_n_45;
  wire fin_U_n_46;
  wire fin_U_n_47;
  wire fin_U_n_48;
  wire fin_U_n_49;
  wire fin_U_n_50;
  wire fin_U_n_51;
  wire fin_U_n_52;
  wire fin_U_n_53;
  wire fin_U_n_54;
  wire fin_U_n_55;
  wire fin_U_n_56;
  wire fin_U_n_57;
  wire fin_U_n_58;
  wire fin_U_n_59;
  wire fin_U_n_60;
  wire fin_U_n_61;
  wire fin_U_n_62;
  wire fin_U_n_63;
  wire fin_U_n_64;
  wire fin_U_n_65;
  wire fin_U_n_66;
  wire fin_U_n_67;
  wire fin_U_n_68;
  wire fin_U_n_69;
  wire fin_U_n_70;
  wire fin_U_n_71;
  wire fin_U_n_72;
  wire fin_U_n_73;
  wire fin_U_n_74;
  wire fin_U_n_75;
  wire fin_U_n_76;
  wire fin_U_n_77;
  wire fin_U_n_78;
  wire fin_U_n_79;
  wire fin_U_n_80;
  wire fin_U_n_81;
  wire fin_U_n_82;
  wire fin_U_n_83;
  wire fin_U_n_84;
  wire fin_U_n_85;
  wire fin_U_n_86;
  wire fin_U_n_87;
  wire fin_U_n_88;
  wire fin_U_n_89;
  wire fin_U_n_90;
  wire fin_U_n_91;
  wire fin_ce1;
  wire [7:0]fin_q0;
  wire [7:0]fin_q1;
  wire fout_U_n_0;
  wire fout_U_n_1;
  wire fout_U_n_2;
  wire fout_U_n_25;
  wire fout_U_n_26;
  wire fout_U_n_27;
  wire fout_U_n_28;
  wire fout_U_n_29;
  wire fout_U_n_3;
  wire fout_U_n_30;
  wire fout_U_n_31;
  wire fout_U_n_32;
  wire fout_U_n_33;
  wire fout_U_n_34;
  wire fout_U_n_35;
  wire fout_U_n_36;
  wire fout_U_n_37;
  wire fout_U_n_38;
  wire fout_U_n_39;
  wire fout_U_n_4;
  wire fout_U_n_40;
  wire fout_U_n_41;
  wire fout_U_n_42;
  wire fout_U_n_43;
  wire fout_U_n_44;
  wire fout_U_n_45;
  wire fout_U_n_46;
  wire fout_U_n_47;
  wire fout_U_n_48;
  wire fout_U_n_49;
  wire fout_U_n_5;
  wire fout_U_n_50;
  wire fout_U_n_51;
  wire fout_U_n_52;
  wire fout_U_n_53;
  wire fout_U_n_54;
  wire fout_U_n_55;
  wire fout_U_n_56;
  wire fout_U_n_57;
  wire fout_U_n_58;
  wire fout_U_n_59;
  wire fout_U_n_6;
  wire fout_U_n_60;
  wire fout_U_n_61;
  wire fout_U_n_62;
  wire fout_U_n_63;
  wire fout_U_n_64;
  wire fout_U_n_65;
  wire fout_U_n_66;
  wire fout_U_n_67;
  wire fout_U_n_68;
  wire fout_U_n_69;
  wire fout_U_n_7;
  wire fout_U_n_70;
  wire fout_U_n_71;
  wire fout_U_n_8;
  wire fout_ce1;
  wire [7:0]fout_d0;
  wire [7:0]fout_d1;
  wire fout_we1;
  wire grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d1;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg0;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_5_n_0;
  wire grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_6_n_0;
  wire [7:3]grp_ClefiaF0Xor_1_fu_1074_con256_address0;
  wire [4:1]grp_ClefiaF0Xor_1_fu_1074_dst_address1;
  wire grp_ClefiaF0Xor_1_fu_1074_n_28;
  wire grp_ClefiaF0Xor_1_fu_1074_n_29;
  wire grp_ClefiaF0Xor_1_fu_1074_n_30;
  wire grp_ClefiaF0Xor_1_fu_1074_n_31;
  wire grp_ClefiaF0Xor_1_fu_1074_n_50;
  wire grp_ClefiaF0Xor_1_fu_1074_n_51;
  wire grp_ClefiaF0Xor_1_fu_1074_n_52;
  wire grp_ClefiaF0Xor_1_fu_1074_n_53;
  wire grp_ClefiaF0Xor_1_fu_1074_n_54;
  wire grp_ClefiaF0Xor_1_fu_1074_n_55;
  wire grp_ClefiaF0Xor_1_fu_1074_n_56;
  wire grp_ClefiaF0Xor_1_fu_1074_n_57;
  wire grp_ClefiaF0Xor_1_fu_1074_n_58;
  wire grp_ClefiaF0Xor_1_fu_1074_n_71;
  wire grp_ClefiaF0Xor_1_fu_1074_n_72;
  wire grp_ClefiaF0Xor_1_fu_1074_n_73;
  wire grp_ClefiaF0Xor_1_fu_1074_n_78;
  wire grp_ClefiaF0Xor_1_fu_1074_n_79;
  wire grp_ClefiaF0Xor_1_fu_1074_n_80;
  wire [2:1]grp_ClefiaF0Xor_1_fu_1074_src_address1;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_start_reg;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_start_reg0;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_5_n_0;
  wire [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_3_fu_1113_dst_d1;
  wire grp_ClefiaF1Xor_3_fu_1113_n_10;
  wire grp_ClefiaF1Xor_3_fu_1113_n_11;
  wire grp_ClefiaF1Xor_3_fu_1113_n_12;
  wire grp_ClefiaF1Xor_3_fu_1113_n_13;
  wire grp_ClefiaF1Xor_3_fu_1113_n_14;
  wire grp_ClefiaF1Xor_3_fu_1113_n_15;
  wire grp_ClefiaF1Xor_3_fu_1113_n_2;
  wire grp_ClefiaF1Xor_3_fu_1113_n_3;
  wire grp_ClefiaF1Xor_3_fu_1113_n_4;
  wire grp_ClefiaF1Xor_3_fu_1113_n_43;
  wire grp_ClefiaF1Xor_3_fu_1113_n_44;
  wire grp_ClefiaF1Xor_3_fu_1113_n_52;
  wire grp_ClefiaF1Xor_3_fu_1113_n_53;
  wire grp_ClefiaF1Xor_3_fu_1113_n_54;
  wire grp_ClefiaF1Xor_3_fu_1113_n_55;
  wire grp_ClefiaF1Xor_3_fu_1113_n_56;
  wire grp_ClefiaF1Xor_3_fu_1113_n_57;
  wire grp_ClefiaF1Xor_3_fu_1113_n_58;
  wire grp_ClefiaF1Xor_3_fu_1113_n_59;
  wire grp_ClefiaF1Xor_3_fu_1113_n_60;
  wire grp_ClefiaF1Xor_3_fu_1113_n_61;
  wire grp_ClefiaF1Xor_3_fu_1113_n_8;
  wire grp_ClefiaF1Xor_3_fu_1113_n_9;
  wire [0:0]grp_ClefiaF1Xor_3_fu_1113_rk_address0;
  wire [4:4]grp_ClefiaF1Xor_3_fu_1113_src_address1;
  wire grp_ClefiaGfn8_1_fu_3071_ap_done;
  wire grp_ClefiaGfn8_1_fu_3071_ap_ready;
  wire grp_ClefiaGfn8_1_fu_3071_ap_start_reg;
  wire [1:0]grp_ClefiaGfn8_1_fu_3071_y_address1;
  wire grp_ClefiaKeySet256_fu_319_ap_start_reg;
  wire grp_ClefiaKeySet256_fu_319_rk_ce0;
  wire [7:0]grp_fu_302_p2;
  wire [7:0]grp_fu_302_p2_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [2:0]ram_reg_11;
  wire [1:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_104__1_n_0;
  wire ram_reg_i_105__1_n_0;
  wire ram_reg_i_111_n_0;
  wire ram_reg_i_112__0_n_0;
  wire ram_reg_i_113__0_n_0;
  wire ram_reg_i_165__1_0;
  wire ram_reg_i_165__1_1;
  wire ram_reg_i_178__0_n_0;
  wire ram_reg_i_191__0_n_0;
  wire ram_reg_i_45__1_n_0;
  wire ram_reg_i_50__2_n_0;
  wire ram_reg_i_54__2_n_0;
  wire ram_reg_i_55__2_n_0;
  wire ram_reg_i_598_n_0;
  wire ram_reg_i_85__1_n_0;
  wire ram_reg_i_86__1_n_0;
  wire ram_reg_i_87__1_n_0;
  wire [7:0]sel;
  wire [7:0]sel_1;
  wire [7:0]src_load_10_reg_1029;
  wire [7:0]src_load_3_reg_1188;
  wire [7:0]x_21_fu_510_p2;
  wire [7:0]x_6_fu_552_p2;
  wire [4:2]x_assign_1_fu_836_p3;
  wire [4:4]x_assign_2_fu_878_p3;
  wire [4:4]x_assign_5_fu_760_p3;
  wire [4:2]x_assign_9_fu_718_p3;
  wire [7:0]x_fu_348_p2;

  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .I1(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .O(grp_ClefiaGfn8_1_fu_3071_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Q[0]),
        .I1(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .I2(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .I3(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .I3(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn8_1_fu_3071_ap_done),
        .Q(ap_CS_fsm_state1),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(\ap_CS_fsm_reg_n_0_[101] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[101] ),
        .Q(\ap_CS_fsm_reg_n_0_[102] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[102] ),
        .Q(ap_CS_fsm_state104),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(\ap_CS_fsm_reg_n_0_[109] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[109] ),
        .Q(ap_CS_fsm_state111),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(\ap_CS_fsm_reg_n_0_[113] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[113] ),
        .Q(\ap_CS_fsm_reg_n_0_[114] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[114] ),
        .Q(ap_CS_fsm_state116),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state120),
        .Q(ap_CS_fsm_state121),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state121),
        .Q(\ap_CS_fsm_reg_n_0_[121] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[121] ),
        .Q(ap_CS_fsm_state123),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state127),
        .Q(ap_CS_fsm_state128),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state128),
        .Q(ap_CS_fsm_state129),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state129),
        .Q(ap_CS_fsm_state130),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state130),
        .Q(ap_CS_fsm_state131),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state131),
        .Q(ap_CS_fsm_state132),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state132),
        .Q(ap_CS_fsm_state133),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state133),
        .Q(ap_CS_fsm_state134),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state134),
        .Q(ap_CS_fsm_state135),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state135),
        .Q(ap_CS_fsm_state136),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state136),
        .Q(ap_CS_fsm_state137),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state137),
        .Q(ap_CS_fsm_state138),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state138),
        .Q(ap_CS_fsm_state139),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state139),
        .Q(ap_CS_fsm_state140),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state140),
        .Q(\ap_CS_fsm_reg_n_0_[140] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[140] ),
        .Q(ap_CS_fsm_state142),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state142),
        .Q(\ap_CS_fsm_reg_n_0_[142] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[142] ),
        .Q(\ap_CS_fsm_reg_n_0_[143] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[143] ),
        .Q(ap_CS_fsm_state145),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state145),
        .Q(ap_CS_fsm_state146),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state146),
        .Q(ap_CS_fsm_state147),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state147),
        .Q(ap_CS_fsm_state148),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state148),
        .Q(ap_CS_fsm_state149),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state149),
        .Q(\ap_CS_fsm_reg_n_0_[149] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[149] ),
        .Q(ap_CS_fsm_state151),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state151),
        .Q(ap_CS_fsm_state152),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state152),
        .Q(ap_CS_fsm_state153),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state153),
        .Q(\ap_CS_fsm_reg_n_0_[153] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[153] ),
        .Q(\ap_CS_fsm_reg_n_0_[154] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[154] ),
        .Q(ap_CS_fsm_state156),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state156),
        .Q(ap_CS_fsm_state157),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[157] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state157),
        .Q(ap_CS_fsm_state158),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[158] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state158),
        .Q(ap_CS_fsm_state159),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[159] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state159),
        .Q(ap_CS_fsm_state160),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[160] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state160),
        .Q(ap_CS_fsm_state161),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[161] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state161),
        .Q(\ap_CS_fsm_reg_n_0_[161] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[162] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[161] ),
        .Q(ap_CS_fsm_state163),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[163] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state163),
        .Q(ap_CS_fsm_state164),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[164] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state164),
        .Q(ap_CS_fsm_state165),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[165] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state165),
        .Q(\ap_CS_fsm_reg_n_0_[165] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[166] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[165] ),
        .Q(\ap_CS_fsm_reg_n_0_[166] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[167] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[166] ),
        .Q(ap_CS_fsm_state168),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[168] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state168),
        .Q(ap_CS_fsm_state169),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[169] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state169),
        .Q(ap_CS_fsm_state170),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[170] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state170),
        .Q(ap_CS_fsm_state171),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[171] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state171),
        .Q(ap_CS_fsm_state172),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[172] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state172),
        .Q(ap_CS_fsm_state173),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[173] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state173),
        .Q(\ap_CS_fsm_reg_n_0_[173] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[174] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[173] ),
        .Q(ap_CS_fsm_state175),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[175] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state175),
        .Q(ap_CS_fsm_state176),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[176] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state176),
        .Q(ap_CS_fsm_state177),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[177] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state177),
        .Q(\ap_CS_fsm_reg_n_0_[177] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[178] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[177] ),
        .Q(\ap_CS_fsm_reg_n_0_[178] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[179] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[178] ),
        .Q(ap_CS_fsm_state180),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[180] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state180),
        .Q(ap_CS_fsm_state181),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[181] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state181),
        .Q(ap_CS_fsm_state182),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[182] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state182),
        .Q(ap_CS_fsm_state183),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[183] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state183),
        .Q(ap_CS_fsm_state184),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[184] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state184),
        .Q(ap_CS_fsm_state185),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[185] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state185),
        .Q(\ap_CS_fsm_reg_n_0_[185] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[186] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[185] ),
        .Q(ap_CS_fsm_state187),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[187] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state187),
        .Q(ap_CS_fsm_state188),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[188] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state188),
        .Q(ap_CS_fsm_state189),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[189] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state189),
        .Q(ap_CS_fsm_state190),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[190] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state190),
        .Q(ap_CS_fsm_state191),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[191] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state191),
        .Q(ap_CS_fsm_state192),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[192] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state192),
        .Q(ap_CS_fsm_state193),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[193] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state193),
        .Q(ap_CS_fsm_state194),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[194] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state194),
        .Q(ap_CS_fsm_state195),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[195] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state195),
        .Q(ap_CS_fsm_state196),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[196] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state196),
        .Q(ap_CS_fsm_state197),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[197] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state197),
        .Q(ap_CS_fsm_state198),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[198] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state198),
        .Q(ap_CS_fsm_state199),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[199] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state199),
        .Q(ap_CS_fsm_state200),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_state20),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[200] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state200),
        .Q(ap_CS_fsm_state201),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[201] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state201),
        .Q(ap_CS_fsm_state202),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[202] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state202),
        .Q(ap_CS_fsm_state203),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[203] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state203),
        .Q(ap_CS_fsm_state204),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[204] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state204),
        .Q(ap_CS_fsm_state205),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[205] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state205),
        .Q(ap_CS_fsm_state206),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[206] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state206),
        .Q(\ap_CS_fsm_reg_n_0_[206] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[207] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[206] ),
        .Q(ap_CS_fsm_state208),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[208] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state208),
        .Q(ap_CS_fsm_state209),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[209] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state209),
        .Q(ap_CS_fsm_state210),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[210] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state210),
        .Q(ap_CS_fsm_state211),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[211] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state211),
        .Q(ap_CS_fsm_state212),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[212] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state212),
        .Q(ap_CS_fsm_state213),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[213] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state213),
        .Q(\ap_CS_fsm_reg_n_0_[213] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[214] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[213] ),
        .Q(ap_CS_fsm_state215),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[215] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state215),
        .Q(ap_CS_fsm_state216),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[216] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state216),
        .Q(ap_CS_fsm_state217),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[217] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state217),
        .Q(\ap_CS_fsm_reg_n_0_[217] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[218] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[217] ),
        .Q(\ap_CS_fsm_reg_n_0_[218] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[219] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[218] ),
        .Q(ap_CS_fsm_state220),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[220] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state220),
        .Q(ap_CS_fsm_state221),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[221] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state221),
        .Q(ap_CS_fsm_state222),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[222] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state222),
        .Q(ap_CS_fsm_state223),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[223] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state223),
        .Q(ap_CS_fsm_state224),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[224] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state224),
        .Q(ap_CS_fsm_state225),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[225] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state225),
        .Q(\ap_CS_fsm_reg_n_0_[225] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[226] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[225] ),
        .Q(ap_CS_fsm_state227),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[227] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state227),
        .Q(ap_CS_fsm_state228),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[228] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state228),
        .Q(ap_CS_fsm_state229),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[229] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state229),
        .Q(\ap_CS_fsm_reg_n_0_[229] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(ap_CS_fsm_state23),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[230] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[229] ),
        .Q(\ap_CS_fsm_reg_n_0_[230] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[231] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[230] ),
        .Q(ap_CS_fsm_state232),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[232] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state232),
        .Q(ap_CS_fsm_state233),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[233] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state233),
        .Q(ap_CS_fsm_state234),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[234] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state234),
        .Q(ap_CS_fsm_state235),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[235] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state235),
        .Q(ap_CS_fsm_state236),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[236] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state236),
        .Q(ap_CS_fsm_state237),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[237] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state237),
        .Q(\ap_CS_fsm_reg_n_0_[237] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[238] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[237] ),
        .Q(ap_CS_fsm_state239),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[239] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state239),
        .Q(ap_CS_fsm_state240),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[240] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state240),
        .Q(ap_CS_fsm_state241),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[241] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state241),
        .Q(\ap_CS_fsm_reg_n_0_[241] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[242] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[241] ),
        .Q(\ap_CS_fsm_reg_n_0_[242] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[243] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[242] ),
        .Q(ap_CS_fsm_state244),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[244] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state244),
        .Q(ap_CS_fsm_state245),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[245] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state245),
        .Q(ap_CS_fsm_state246),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[246] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state246),
        .Q(ap_CS_fsm_state247),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[247] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state247),
        .Q(ap_CS_fsm_state248),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[248] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state248),
        .Q(ap_CS_fsm_state249),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[249] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state249),
        .Q(\ap_CS_fsm_reg_n_0_[249] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[250] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[249] ),
        .Q(ap_CS_fsm_state251),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[251] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state251),
        .Q(ap_CS_fsm_state252),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[252] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state252),
        .Q(ap_CS_fsm_state253),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[253] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state253),
        .Q(ap_CS_fsm_state254),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[254] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state254),
        .Q(ap_CS_fsm_state255),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[255] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state255),
        .Q(ap_CS_fsm_state256),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[256] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state256),
        .Q(ap_CS_fsm_state257),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[257] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state257),
        .Q(ap_CS_fsm_state258),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[258] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state258),
        .Q(ap_CS_fsm_state259),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[259] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state259),
        .Q(ap_CS_fsm_state260),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[260] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state260),
        .Q(ap_CS_fsm_state261),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[261] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state261),
        .Q(ap_CS_fsm_state262),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[262] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state262),
        .Q(ap_CS_fsm_state263),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[263] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state263),
        .Q(ap_CS_fsm_state264),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[264] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state264),
        .Q(ap_CS_fsm_state265),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[265] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state265),
        .Q(ap_CS_fsm_state266),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[266] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state266),
        .Q(ap_CS_fsm_state267),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[267] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state267),
        .Q(ap_CS_fsm_state268),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[268] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state268),
        .Q(ap_CS_fsm_state269),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[269] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state269),
        .Q(ap_CS_fsm_state270),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[270] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state270),
        .Q(\ap_CS_fsm_reg_n_0_[270] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[271] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[270] ),
        .Q(ap_CS_fsm_state272),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[272] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state272),
        .Q(ap_CS_fsm_state273),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[273] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state273),
        .Q(ap_CS_fsm_state274),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[274] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state274),
        .Q(ap_CS_fsm_state275),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[275] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state275),
        .Q(ap_CS_fsm_state276),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[276] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state276),
        .Q(ap_CS_fsm_state277),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[277] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state277),
        .Q(\ap_CS_fsm_reg_n_0_[277] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[278] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[277] ),
        .Q(ap_CS_fsm_state279),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[279] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state279),
        .Q(ap_CS_fsm_state280),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(ap_CS_fsm_state28),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[280] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state280),
        .Q(ap_CS_fsm_state281),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[281] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state281),
        .Q(\ap_CS_fsm_reg_n_0_[281] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[282] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[281] ),
        .Q(\ap_CS_fsm_reg_n_0_[282] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[283] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[282] ),
        .Q(ap_CS_fsm_state284),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[284] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state284),
        .Q(ap_CS_fsm_state285),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[285] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state285),
        .Q(ap_CS_fsm_state286),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[286] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state286),
        .Q(ap_CS_fsm_state287),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[287] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state287),
        .Q(ap_CS_fsm_state288),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[288] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state288),
        .Q(ap_CS_fsm_state289),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[289] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state289),
        .Q(\ap_CS_fsm_reg_n_0_[289] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[290] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[289] ),
        .Q(ap_CS_fsm_state291),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[291] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state291),
        .Q(ap_CS_fsm_state292),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[292] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state292),
        .Q(ap_CS_fsm_state293),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[293] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state293),
        .Q(\ap_CS_fsm_reg_n_0_[293] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[294] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[293] ),
        .Q(\ap_CS_fsm_reg_n_0_[294] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[295] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[294] ),
        .Q(ap_CS_fsm_state296),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[296] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state296),
        .Q(ap_CS_fsm_state297),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[297] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state297),
        .Q(ap_CS_fsm_state298),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[298] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state298),
        .Q(ap_CS_fsm_state299),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[299] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state299),
        .Q(ap_CS_fsm_state300),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[300] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state300),
        .Q(ap_CS_fsm_state301),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[301] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state301),
        .Q(\ap_CS_fsm_reg_n_0_[301] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[302] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[301] ),
        .Q(ap_CS_fsm_state303),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[303] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state303),
        .Q(ap_CS_fsm_state304),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[304] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state304),
        .Q(ap_CS_fsm_state305),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[305] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state305),
        .Q(\ap_CS_fsm_reg_n_0_[305] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[306] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[305] ),
        .Q(\ap_CS_fsm_reg_n_0_[306] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[307] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[306] ),
        .Q(ap_CS_fsm_state308),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[308] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state308),
        .Q(ap_CS_fsm_state309),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[309] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state309),
        .Q(\ap_CS_fsm_reg_n_0_[309] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[310] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[309] ),
        .Q(ap_CS_fsm_state311),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[311] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state311),
        .Q(ap_CS_fsm_state312),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[312] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state312),
        .Q(ap_CS_fsm_state313),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[313] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state313),
        .Q(\ap_CS_fsm_reg_n_0_[313] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[314] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[313] ),
        .Q(ap_CS_fsm_state315),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[315] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state315),
        .Q(ap_CS_fsm_state316),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[316] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state316),
        .Q(ap_CS_fsm_state317),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[317] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state317),
        .Q(ap_CS_fsm_state318),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[318] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state318),
        .Q(ap_CS_fsm_state319),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[319] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state319),
        .Q(ap_CS_fsm_state320),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[320] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state320),
        .Q(ap_CS_fsm_state321),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[321] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state321),
        .Q(ap_CS_fsm_state322),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[322] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state322),
        .Q(ap_CS_fsm_state323),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[323] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state323),
        .Q(ap_CS_fsm_state324),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[324] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state324),
        .Q(ap_CS_fsm_state325),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[325] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state325),
        .Q(ap_CS_fsm_state326),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[326] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state326),
        .Q(ap_CS_fsm_state327),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[327] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state327),
        .Q(ap_CS_fsm_state328),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[328] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state328),
        .Q(ap_CS_fsm_state329),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[329] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state329),
        .Q(ap_CS_fsm_state330),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[330] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state330),
        .Q(ap_CS_fsm_state331),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[331] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state331),
        .Q(ap_CS_fsm_state332),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[332] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state332),
        .Q(ap_CS_fsm_state333),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[333] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state333),
        .Q(ap_CS_fsm_state334),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[334] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state334),
        .Q(\ap_CS_fsm_reg_n_0_[334] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[335] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[334] ),
        .Q(ap_CS_fsm_state336),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[336] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state336),
        .Q(ap_CS_fsm_state337),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[337] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state337),
        .Q(ap_CS_fsm_state338),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[338] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state338),
        .Q(ap_CS_fsm_state339),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[339] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state339),
        .Q(ap_CS_fsm_state340),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[340] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state340),
        .Q(ap_CS_fsm_state341),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[341] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state341),
        .Q(\ap_CS_fsm_reg_n_0_[341] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[342] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[341] ),
        .Q(ap_CS_fsm_state343),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[343] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state343),
        .Q(ap_CS_fsm_state344),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[344] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state344),
        .Q(ap_CS_fsm_state345),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[345] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state345),
        .Q(\ap_CS_fsm_reg_n_0_[345] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[346] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[345] ),
        .Q(\ap_CS_fsm_reg_n_0_[346] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[347] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[346] ),
        .Q(ap_CS_fsm_state348),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[348] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state348),
        .Q(ap_CS_fsm_state349),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[349] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state349),
        .Q(ap_CS_fsm_state350),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(ap_CS_fsm_state35),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[350] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state350),
        .Q(ap_CS_fsm_state351),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[351] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state351),
        .Q(ap_CS_fsm_state352),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[352] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state352),
        .Q(ap_CS_fsm_state353),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[353] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state353),
        .Q(\ap_CS_fsm_reg_n_0_[353] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[354] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[353] ),
        .Q(ap_CS_fsm_state355),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[355] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state355),
        .Q(ap_CS_fsm_state356),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[356] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state356),
        .Q(ap_CS_fsm_state357),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[357] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state357),
        .Q(\ap_CS_fsm_reg_n_0_[357] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[358] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[357] ),
        .Q(\ap_CS_fsm_reg_n_0_[358] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[359] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[358] ),
        .Q(ap_CS_fsm_state360),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[360] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state360),
        .Q(ap_CS_fsm_state361),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[361] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state361),
        .Q(ap_CS_fsm_state362),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[362] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state362),
        .Q(ap_CS_fsm_state363),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[363] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state363),
        .Q(ap_CS_fsm_state364),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[364] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state364),
        .Q(ap_CS_fsm_state365),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[365] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state365),
        .Q(\ap_CS_fsm_reg_n_0_[365] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[366] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[365] ),
        .Q(ap_CS_fsm_state367),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[367] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state367),
        .Q(ap_CS_fsm_state368),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[368] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state368),
        .Q(ap_CS_fsm_state369),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[369] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state369),
        .Q(\ap_CS_fsm_reg_n_0_[369] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[370] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[369] ),
        .Q(\ap_CS_fsm_reg_n_0_[370] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[371] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[370] ),
        .Q(ap_CS_fsm_state372),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[372] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state372),
        .Q(ap_CS_fsm_state373),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[373] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state373),
        .Q(ap_CS_fsm_state374),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[374] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state374),
        .Q(ap_CS_fsm_state375),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[375] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state375),
        .Q(ap_CS_fsm_state376),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[376] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state376),
        .Q(ap_CS_fsm_state377),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[377] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state377),
        .Q(\ap_CS_fsm_reg_n_0_[377] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[378] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[377] ),
        .Q(ap_CS_fsm_state379),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[379] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state379),
        .Q(ap_CS_fsm_state380),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[380] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state380),
        .Q(ap_CS_fsm_state381),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[381] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state381),
        .Q(ap_CS_fsm_state382),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[382] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state382),
        .Q(ap_CS_fsm_state383),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[383] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state383),
        .Q(ap_CS_fsm_state384),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[384] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state384),
        .Q(ap_CS_fsm_state385),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[385] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state385),
        .Q(ap_CS_fsm_state386),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[386] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state386),
        .Q(ap_CS_fsm_state387),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[387] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state387),
        .Q(ap_CS_fsm_state388),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[388] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state388),
        .Q(ap_CS_fsm_state389),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[389] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state389),
        .Q(ap_CS_fsm_state390),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[390] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state390),
        .Q(ap_CS_fsm_state391),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[391] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state391),
        .Q(ap_CS_fsm_state392),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[392] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state392),
        .Q(ap_CS_fsm_state393),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[393] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state393),
        .Q(ap_CS_fsm_state394),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[394] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state394),
        .Q(ap_CS_fsm_state395),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[395] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state395),
        .Q(ap_CS_fsm_state396),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[396] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state396),
        .Q(ap_CS_fsm_state397),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[397] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state397),
        .Q(ap_CS_fsm_state398),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[398] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state398),
        .Q(\ap_CS_fsm_reg_n_0_[398] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[399] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[398] ),
        .Q(ap_CS_fsm_state400),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(ap_CS_fsm_state40),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[400] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state400),
        .Q(ap_CS_fsm_state401),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[401] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state401),
        .Q(ap_CS_fsm_state402),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[402] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state402),
        .Q(ap_CS_fsm_state403),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[403] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state403),
        .Q(ap_CS_fsm_state404),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[404] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state404),
        .Q(ap_CS_fsm_state405),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[405] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state405),
        .Q(\ap_CS_fsm_reg_n_0_[405] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[406] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[405] ),
        .Q(ap_CS_fsm_state407),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[407] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state407),
        .Q(ap_CS_fsm_state408),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[408] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state408),
        .Q(ap_CS_fsm_state409),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[409] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state409),
        .Q(\ap_CS_fsm_reg_n_0_[409] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[410] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[409] ),
        .Q(\ap_CS_fsm_reg_n_0_[410] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[411] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[410] ),
        .Q(ap_CS_fsm_state412),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[412] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state412),
        .Q(ap_CS_fsm_state413),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[413] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state413),
        .Q(ap_CS_fsm_state414),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[414] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state414),
        .Q(ap_CS_fsm_state415),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[415] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state415),
        .Q(ap_CS_fsm_state416),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[416] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state416),
        .Q(ap_CS_fsm_state417),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[417] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state417),
        .Q(\ap_CS_fsm_reg_n_0_[417] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[418] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[417] ),
        .Q(ap_CS_fsm_state419),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[419] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state419),
        .Q(ap_CS_fsm_state420),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[420] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state420),
        .Q(ap_CS_fsm_state421),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[421] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state421),
        .Q(\ap_CS_fsm_reg_n_0_[421] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[422] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[421] ),
        .Q(\ap_CS_fsm_reg_n_0_[422] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[423] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[422] ),
        .Q(ap_CS_fsm_state424),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[424] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state424),
        .Q(ap_CS_fsm_state425),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[425] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state425),
        .Q(ap_CS_fsm_state426),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[426] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state426),
        .Q(ap_CS_fsm_state427),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[427] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state427),
        .Q(ap_CS_fsm_state428),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[428] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state428),
        .Q(ap_CS_fsm_state429),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[429] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state429),
        .Q(\ap_CS_fsm_reg_n_0_[429] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[430] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[429] ),
        .Q(ap_CS_fsm_state431),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[431] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state431),
        .Q(ap_CS_fsm_state432),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[432] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state432),
        .Q(ap_CS_fsm_state433),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[433] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state433),
        .Q(\ap_CS_fsm_reg_n_0_[433] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[434] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[433] ),
        .Q(\ap_CS_fsm_reg_n_0_[434] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[435] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[434] ),
        .Q(ap_CS_fsm_state436),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[436] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state436),
        .Q(ap_CS_fsm_state437),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[437] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state437),
        .Q(ap_CS_fsm_state438),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[438] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state438),
        .Q(ap_CS_fsm_state439),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[439] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state439),
        .Q(ap_CS_fsm_state440),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[440] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state440),
        .Q(ap_CS_fsm_state441),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[441] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state441),
        .Q(\ap_CS_fsm_reg_n_0_[441] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[442] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[441] ),
        .Q(ap_CS_fsm_state443),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[443] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state443),
        .Q(ap_CS_fsm_state444),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[444] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state444),
        .Q(ap_CS_fsm_state445),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[445] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state445),
        .Q(ap_CS_fsm_state446),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[446] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state446),
        .Q(ap_CS_fsm_state447),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[447] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state447),
        .Q(ap_CS_fsm_state448),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[448] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state448),
        .Q(ap_CS_fsm_state449),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[449] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state449),
        .Q(ap_CS_fsm_state450),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[450] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state450),
        .Q(ap_CS_fsm_state451),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[451] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state451),
        .Q(ap_CS_fsm_state452),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[452] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state452),
        .Q(ap_CS_fsm_state453),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[453] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state453),
        .Q(ap_CS_fsm_state454),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[454] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state454),
        .Q(ap_CS_fsm_state455),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[455] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state455),
        .Q(ap_CS_fsm_state456),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[456] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state456),
        .Q(ap_CS_fsm_state457),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[457] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state457),
        .Q(ap_CS_fsm_state458),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[458] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state458),
        .Q(ap_CS_fsm_state459),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[459] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state459),
        .Q(ap_CS_fsm_state460),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[460] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state460),
        .Q(ap_CS_fsm_state461),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[461] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state461),
        .Q(ap_CS_fsm_state462),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[462] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state462),
        .Q(\ap_CS_fsm_reg_n_0_[462] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[463] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[462] ),
        .Q(ap_CS_fsm_state464),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[464] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state464),
        .Q(ap_CS_fsm_state465),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[465] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state465),
        .Q(ap_CS_fsm_state466),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[466] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state466),
        .Q(ap_CS_fsm_state467),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[467] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state467),
        .Q(ap_CS_fsm_state468),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[468] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state468),
        .Q(ap_CS_fsm_state469),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[469] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state469),
        .Q(\ap_CS_fsm_reg_n_0_[469] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(ap_CS_fsm_state47),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[470] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[469] ),
        .Q(ap_CS_fsm_state471),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[471] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state471),
        .Q(ap_CS_fsm_state472),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[472] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state472),
        .Q(ap_CS_fsm_state473),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[473] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state473),
        .Q(\ap_CS_fsm_reg_n_0_[473] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[474] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[473] ),
        .Q(\ap_CS_fsm_reg_n_0_[474] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[475] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[474] ),
        .Q(ap_CS_fsm_state476),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[476] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state476),
        .Q(ap_CS_fsm_state477),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[477] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state477),
        .Q(ap_CS_fsm_state478),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[478] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state478),
        .Q(ap_CS_fsm_state479),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[479] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state479),
        .Q(ap_CS_fsm_state480),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[480] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state480),
        .Q(ap_CS_fsm_state481),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[481] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state481),
        .Q(\ap_CS_fsm_reg_n_0_[481] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[482] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[481] ),
        .Q(ap_CS_fsm_state483),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[483] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state483),
        .Q(ap_CS_fsm_state484),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[484] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state484),
        .Q(ap_CS_fsm_state485),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[485] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state485),
        .Q(\ap_CS_fsm_reg_n_0_[485] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[486] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[485] ),
        .Q(\ap_CS_fsm_reg_n_0_[486] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[487] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[486] ),
        .Q(ap_CS_fsm_state488),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[488] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state488),
        .Q(ap_CS_fsm_state489),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[489] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state489),
        .Q(ap_CS_fsm_state490),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[490] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state490),
        .Q(ap_CS_fsm_state491),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[491] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state491),
        .Q(ap_CS_fsm_state492),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[492] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state492),
        .Q(ap_CS_fsm_state493),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[493] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state493),
        .Q(\ap_CS_fsm_reg_n_0_[493] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[494] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[493] ),
        .Q(ap_CS_fsm_state495),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[495] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state495),
        .Q(ap_CS_fsm_state496),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[496] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state496),
        .Q(ap_CS_fsm_state497),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[497] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state497),
        .Q(\ap_CS_fsm_reg_n_0_[497] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[498] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[497] ),
        .Q(\ap_CS_fsm_reg_n_0_[498] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[499] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[498] ),
        .Q(ap_CS_fsm_state500),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[500] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state500),
        .Q(ap_CS_fsm_state501),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[501] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state501),
        .Q(ap_CS_fsm_state502),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[502] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state502),
        .Q(ap_CS_fsm_state503),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[503] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state503),
        .Q(ap_CS_fsm_state504),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[504] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state504),
        .Q(ap_CS_fsm_state505),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[505] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state505),
        .Q(\ap_CS_fsm_reg_n_0_[505] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[506] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[505] ),
        .Q(ap_CS_fsm_state507),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[507] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state507),
        .Q(ap_CS_fsm_state508),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[508] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state508),
        .Q(ap_CS_fsm_state509),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[509] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state509),
        .Q(ap_CS_fsm_state510),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[510] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state510),
        .Q(ap_CS_fsm_state511),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[511] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state511),
        .Q(ap_CS_fsm_state512),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[512] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state512),
        .Q(ap_CS_fsm_state513),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[513] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state513),
        .Q(ap_CS_fsm_state514),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[514] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state514),
        .Q(ap_CS_fsm_state515),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[515] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state515),
        .Q(ap_CS_fsm_state516),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[516] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state516),
        .Q(ap_CS_fsm_state517),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[517] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state517),
        .Q(ap_CS_fsm_state518),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[518] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state518),
        .Q(ap_CS_fsm_state519),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[519] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state519),
        .Q(ap_CS_fsm_state520),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(ap_CS_fsm_state52),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[520] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state520),
        .Q(ap_CS_fsm_state521),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[521] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state521),
        .Q(ap_CS_fsm_state522),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[522] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state522),
        .Q(ap_CS_fsm_state523),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[523] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state523),
        .Q(ap_CS_fsm_state524),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[524] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state524),
        .Q(ap_CS_fsm_state525),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[525] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state525),
        .Q(ap_CS_fsm_state526),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[526] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state526),
        .Q(\ap_CS_fsm_reg_n_0_[526] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[527] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[526] ),
        .Q(ap_CS_fsm_state528),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[528] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state528),
        .Q(ap_CS_fsm_state529),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[529] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state529),
        .Q(ap_CS_fsm_state530),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[530] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state530),
        .Q(ap_CS_fsm_state531),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[531] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state531),
        .Q(ap_CS_fsm_state532),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[532] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state532),
        .Q(ap_CS_fsm_state533),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[533] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state533),
        .Q(\ap_CS_fsm_reg_n_0_[533] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[534] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[533] ),
        .Q(\ap_CS_fsm_reg_n_0_[534] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[535] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[534] ),
        .Q(ap_CS_fsm_state536),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[536] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state536),
        .Q(ap_CS_fsm_state537),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[537] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state537),
        .Q(\ap_CS_fsm_reg_n_0_[537] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[538] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[537] ),
        .Q(\ap_CS_fsm_reg_n_0_[538] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[539] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[538] ),
        .Q(ap_CS_fsm_state540),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[540] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state540),
        .Q(ap_CS_fsm_state541),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[541] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state541),
        .Q(ap_CS_fsm_state542),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[542] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state542),
        .Q(ap_CS_fsm_state543),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[543] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state543),
        .Q(ap_CS_fsm_state544),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[544] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state544),
        .Q(ap_CS_fsm_state545),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[545] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state545),
        .Q(\ap_CS_fsm_reg_n_0_[545] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[546] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[545] ),
        .Q(ap_CS_fsm_state547),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[547] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state547),
        .Q(ap_CS_fsm_state548),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[548] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state548),
        .Q(ap_CS_fsm_state549),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[549] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state549),
        .Q(\ap_CS_fsm_reg_n_0_[549] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[550] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[549] ),
        .Q(\ap_CS_fsm_reg_n_0_[550] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[551] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[550] ),
        .Q(ap_CS_fsm_state552),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[552] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state552),
        .Q(ap_CS_fsm_state553),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[553] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state553),
        .Q(ap_CS_fsm_state554),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[554] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state554),
        .Q(ap_CS_fsm_state555),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[555] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state555),
        .Q(ap_CS_fsm_state556),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[556] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state556),
        .Q(ap_CS_fsm_state557),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[557] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state557),
        .Q(\ap_CS_fsm_reg_n_0_[557] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[558] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[557] ),
        .Q(ap_CS_fsm_state559),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[559] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state559),
        .Q(ap_CS_fsm_state560),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[560] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state560),
        .Q(ap_CS_fsm_state561),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[561] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state561),
        .Q(\ap_CS_fsm_reg_n_0_[561] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[562] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[561] ),
        .Q(\ap_CS_fsm_reg_n_0_[562] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[563] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[562] ),
        .Q(ap_CS_fsm_state564),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[564] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state564),
        .Q(ap_CS_fsm_state565),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[565] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state565),
        .Q(ap_CS_fsm_state566),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[566] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state566),
        .Q(ap_CS_fsm_state567),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[567] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state567),
        .Q(ap_CS_fsm_state568),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[568] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state568),
        .Q(ap_CS_fsm_state569),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[569] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state569),
        .Q(\ap_CS_fsm_reg_n_0_[569] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[570] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[569] ),
        .Q(ap_CS_fsm_state571),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[571] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state571),
        .Q(ap_CS_fsm_state572),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[572] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state572),
        .Q(ap_CS_fsm_state573),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[573] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state573),
        .Q(ap_CS_fsm_state574),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[574] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state574),
        .Q(ap_CS_fsm_state575),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[575] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state575),
        .Q(ap_CS_fsm_state576),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[576] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state576),
        .Q(ap_CS_fsm_state577),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[577] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state577),
        .Q(ap_CS_fsm_state578),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[578] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state578),
        .Q(ap_CS_fsm_state579),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[579] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state579),
        .Q(ap_CS_fsm_state580),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[580] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state580),
        .Q(ap_CS_fsm_state581),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[581] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state581),
        .Q(ap_CS_fsm_state582),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[582] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state582),
        .Q(ap_CS_fsm_state583),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[583] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state583),
        .Q(ap_CS_fsm_state584),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[584] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state584),
        .Q(ap_CS_fsm_state585),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[585] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state585),
        .Q(ap_CS_fsm_state586),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[586] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state586),
        .Q(ap_CS_fsm_state587),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[587] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state587),
        .Q(ap_CS_fsm_state588),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[588] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state588),
        .Q(ap_CS_fsm_state589),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[589] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state589),
        .Q(\ap_CS_fsm_reg_n_0_[589] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(ap_CS_fsm_state59),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[590] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[589] ),
        .Q(\ap_CS_fsm_reg_n_0_[590] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[591] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[590] ),
        .Q(ap_CS_fsm_state592),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[592] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state592),
        .Q(ap_CS_fsm_state593),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[593] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state593),
        .Q(ap_CS_fsm_state594),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[594] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state594),
        .Q(ap_CS_fsm_state595),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[595] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state595),
        .Q(ap_CS_fsm_state596),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[596] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state596),
        .Q(ap_CS_fsm_state597),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[597] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state597),
        .Q(\ap_CS_fsm_reg_n_0_[597] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[598] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[597] ),
        .Q(ap_CS_fsm_state599),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[599] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state599),
        .Q(ap_CS_fsm_state600),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[600] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state600),
        .Q(ap_CS_fsm_state601),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[601] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state601),
        .Q(\ap_CS_fsm_reg_n_0_[601] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[602] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[601] ),
        .Q(\ap_CS_fsm_reg_n_0_[602] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[603] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[602] ),
        .Q(ap_CS_fsm_state604),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[604] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state604),
        .Q(ap_CS_fsm_state605),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[605] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state605),
        .Q(ap_CS_fsm_state606),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[606] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state606),
        .Q(ap_CS_fsm_state607),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[607] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state607),
        .Q(ap_CS_fsm_state608),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[608] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state608),
        .Q(ap_CS_fsm_state609),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[609] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state609),
        .Q(\ap_CS_fsm_reg_n_0_[609] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[610] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[609] ),
        .Q(ap_CS_fsm_state611),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[611] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state611),
        .Q(ap_CS_fsm_state612),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[612] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state612),
        .Q(ap_CS_fsm_state613),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[613] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state613),
        .Q(\ap_CS_fsm_reg_n_0_[613] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[614] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[613] ),
        .Q(\ap_CS_fsm_reg_n_0_[614] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[615] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[614] ),
        .Q(ap_CS_fsm_state616),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[616] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state616),
        .Q(ap_CS_fsm_state617),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[617] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state617),
        .Q(ap_CS_fsm_state618),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[618] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state618),
        .Q(ap_CS_fsm_state619),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[619] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state619),
        .Q(ap_CS_fsm_state620),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[620] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state620),
        .Q(\ap_CS_fsm_reg_n_0_[620] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[621] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[620] ),
        .Q(\ap_CS_fsm_reg_n_0_[621] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[622] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[621] ),
        .Q(ap_CS_fsm_state623),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[623] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state623),
        .Q(ap_CS_fsm_state624),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[624] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state624),
        .Q(ap_CS_fsm_state625),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[625] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state625),
        .Q(\ap_CS_fsm_reg_n_0_[625] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[626] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[625] ),
        .Q(\ap_CS_fsm_reg_n_0_[626] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[627] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[626] ),
        .Q(\ap_CS_fsm_reg_n_0_[627] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[628] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[627] ),
        .Q(ap_CS_fsm_state629),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[629] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state629),
        .Q(ap_CS_fsm_state630),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[630] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state630),
        .Q(ap_CS_fsm_state631),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[631] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state631),
        .Q(\ap_CS_fsm_reg_n_0_[631] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[632] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[631] ),
        .Q(ap_CS_fsm_state633),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[633] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state633),
        .Q(\ap_CS_fsm_reg_n_0_[633] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[634] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[633] ),
        .Q(\ap_CS_fsm_reg_n_0_[634] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[635] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[634] ),
        .Q(ap_CS_fsm_state636),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[636] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state636),
        .Q(ap_CS_fsm_state637),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[637] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state637),
        .Q(ap_CS_fsm_state638),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[638] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state638),
        .Q(ap_CS_fsm_state639),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[639] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state639),
        .Q(ap_CS_fsm_state640),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(ap_CS_fsm_state64),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[640] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state640),
        .Q(ap_CS_fsm_state641),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[641] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state641),
        .Q(ap_CS_fsm_state642),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[642] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state642),
        .Q(ap_CS_fsm_state643),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[643] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state643),
        .Q(ap_CS_fsm_state644),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[644] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state644),
        .Q(ap_CS_fsm_state645),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[645] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state645),
        .Q(ap_CS_fsm_state646),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[646] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state646),
        .Q(ap_CS_fsm_state647),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[647] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state647),
        .Q(ap_CS_fsm_state648),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[648] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state648),
        .Q(ap_CS_fsm_state649),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[649] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state649),
        .Q(ap_CS_fsm_state650),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[650] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state650),
        .Q(ap_CS_fsm_state651),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[651] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state651),
        .Q(ap_CS_fsm_state652),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[652] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state652),
        .Q(ap_CS_fsm_state653),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[653] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state653),
        .Q(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(\ap_CS_fsm_reg_n_0_[85] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[85] ),
        .Q(ap_CS_fsm_state87),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(\ap_CS_fsm_reg_n_0_[89] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[89] ),
        .Q(\ap_CS_fsm_reg_n_0_[90] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[90] ),
        .Q(ap_CS_fsm_state92),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state97),
        .Q(\ap_CS_fsm_reg_n_0_[97] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[97] ),
        .Q(ap_CS_fsm_state99),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_con256_ROM_AUTO_1R con256_U
       (.ADDRARDADDR({sel[7:3],sel[1:0]}),
        .D(grp_fu_302_p2_0),
        .DOADO(con256_q0),
        .Q({grp_ClefiaF0Xor_1_fu_1074_n_51,grp_ClefiaF0Xor_1_fu_1074_n_52,grp_ClefiaF0Xor_1_fu_1074_n_53,grp_ClefiaF0Xor_1_fu_1074_n_54,grp_ClefiaF0Xor_1_fu_1074_n_55,grp_ClefiaF0Xor_1_fu_1074_n_56,grp_ClefiaF0Xor_1_fu_1074_n_57,grp_ClefiaF0Xor_1_fu_1074_n_58}),
        .\ap_CS_fsm_reg[272] ({con256_U_n_47,con256_U_n_48,con256_U_n_49,con256_U_n_50}),
        .\ap_CS_fsm_reg[348] ({con256_U_n_41,con256_U_n_42,con256_U_n_43,con256_U_n_44}),
        .\ap_CS_fsm_reg[428] (con256_U_n_45),
        .\ap_CS_fsm_reg[439] (con256_U_n_40),
        .\ap_CS_fsm_reg[43] (con256_U_n_46),
        .ap_clk(ap_clk),
        .con256_ce0(con256_ce0),
        .q0_reg_0(x_21_fu_510_p2),
        .q0_reg_1(grp_fu_302_p2),
        .q0_reg_2(x_6_fu_552_p2),
        .q0_reg_3(fin_U_n_49),
        .q0_reg_i_34_0({ap_CS_fsm_state633,\ap_CS_fsm_reg_n_0_[631] ,ap_CS_fsm_state629,\ap_CS_fsm_reg_n_0_[620] ,ap_CS_fsm_state620,ap_CS_fsm_state617,ap_CS_fsm_state609,ap_CS_fsm_state608,ap_CS_fsm_state605,ap_CS_fsm_state597,ap_CS_fsm_state596,ap_CS_fsm_state593,ap_CS_fsm_state569,ap_CS_fsm_state568,ap_CS_fsm_state565,ap_CS_fsm_state557,ap_CS_fsm_state556,ap_CS_fsm_state553,ap_CS_fsm_state545,ap_CS_fsm_state544,ap_CS_fsm_state541,ap_CS_fsm_state533,ap_CS_fsm_state532,ap_CS_fsm_state529,ap_CS_fsm_state505,ap_CS_fsm_state504,ap_CS_fsm_state501,ap_CS_fsm_state493,ap_CS_fsm_state492,ap_CS_fsm_state489,ap_CS_fsm_state481,ap_CS_fsm_state480,ap_CS_fsm_state477,ap_CS_fsm_state469,ap_CS_fsm_state468,ap_CS_fsm_state465,ap_CS_fsm_state441,ap_CS_fsm_state440,ap_CS_fsm_state437,ap_CS_fsm_state429,ap_CS_fsm_state428,ap_CS_fsm_state425,ap_CS_fsm_state417,ap_CS_fsm_state416,ap_CS_fsm_state413,ap_CS_fsm_state405,ap_CS_fsm_state404,ap_CS_fsm_state401,ap_CS_fsm_state377,ap_CS_fsm_state376,ap_CS_fsm_state373,ap_CS_fsm_state365,ap_CS_fsm_state364,ap_CS_fsm_state361,ap_CS_fsm_state353,ap_CS_fsm_state352,ap_CS_fsm_state349,ap_CS_fsm_state341,ap_CS_fsm_state340,ap_CS_fsm_state337,ap_CS_fsm_state313,ap_CS_fsm_state312,ap_CS_fsm_state309,ap_CS_fsm_state301,ap_CS_fsm_state300,ap_CS_fsm_state297,ap_CS_fsm_state289,ap_CS_fsm_state288,ap_CS_fsm_state285,ap_CS_fsm_state277,ap_CS_fsm_state276,ap_CS_fsm_state273,ap_CS_fsm_state249,ap_CS_fsm_state248,ap_CS_fsm_state245,ap_CS_fsm_state237,ap_CS_fsm_state236,ap_CS_fsm_state233,ap_CS_fsm_state225,ap_CS_fsm_state224,ap_CS_fsm_state221,ap_CS_fsm_state213,ap_CS_fsm_state212,ap_CS_fsm_state209,ap_CS_fsm_state185,ap_CS_fsm_state184,ap_CS_fsm_state181,ap_CS_fsm_state173,ap_CS_fsm_state172,ap_CS_fsm_state169,ap_CS_fsm_state161,ap_CS_fsm_state160,ap_CS_fsm_state157,ap_CS_fsm_state149,ap_CS_fsm_state148,ap_CS_fsm_state145,ap_CS_fsm_state121,ap_CS_fsm_state120,ap_CS_fsm_state117,ap_CS_fsm_state109,ap_CS_fsm_state108,ap_CS_fsm_state105,ap_CS_fsm_state97,ap_CS_fsm_state96,ap_CS_fsm_state93,ap_CS_fsm_state85,ap_CS_fsm_state84,ap_CS_fsm_state81,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state53,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state41,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state21,ap_CS_fsm_state20}),
        .\reg_308_reg[7] ({grp_ClefiaF1Xor_3_fu_1113_n_54,grp_ClefiaF1Xor_3_fu_1113_n_55,grp_ClefiaF1Xor_3_fu_1113_n_56,grp_ClefiaF1Xor_3_fu_1113_n_57,grp_ClefiaF1Xor_3_fu_1113_n_58,grp_ClefiaF1Xor_3_fu_1113_n_59,grp_ClefiaF1Xor_3_fu_1113_n_60,grp_ClefiaF1Xor_3_fu_1113_n_61}),
        .\x_21_reg_1070_reg[7] (src_load_10_reg_1029),
        .\x_6_reg_1229_reg[7] (src_load_3_reg_1188));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_0 fin_U
       (.ADDRARDADDR({grp_ClefiaF0Xor_1_fu_1074_n_29,grp_ClefiaF1Xor_3_fu_1113_n_43,grp_ClefiaF1Xor_3_fu_1113_n_44}),
        .D({fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31,fin_U_n_32,fin_U_n_33,fin_U_n_34,fin_U_n_35}),
        .DIADI({fout_U_n_33,fout_U_n_34,fout_U_n_35,fout_U_n_36,fout_U_n_37,fout_U_n_38,fout_U_n_39,fout_U_n_40}),
        .DIBDI({fout_U_n_41,fout_U_n_42,fout_U_n_43,fout_U_n_44,fout_U_n_45,fout_U_n_46,fout_U_n_47,fout_U_n_48}),
        .DOADO(fin_q1),
        .DOBDO(fin_q0),
        .Q({\ap_CS_fsm_reg_n_0_[634] ,ap_CS_fsm_state629,ap_CS_fsm_state625,ap_CS_fsm_state624,ap_CS_fsm_state623,ap_CS_fsm_state619,ap_CS_fsm_state618,ap_CS_fsm_state617,ap_CS_fsm_state611,ap_CS_fsm_state607,ap_CS_fsm_state606,ap_CS_fsm_state605,ap_CS_fsm_state601,ap_CS_fsm_state600,ap_CS_fsm_state599,ap_CS_fsm_state595,ap_CS_fsm_state594,ap_CS_fsm_state593,\ap_CS_fsm_reg_n_0_[589] ,ap_CS_fsm_state589,ap_CS_fsm_state588,ap_CS_fsm_state587,ap_CS_fsm_state586,ap_CS_fsm_state585,ap_CS_fsm_state584,ap_CS_fsm_state583,ap_CS_fsm_state582,ap_CS_fsm_state581,ap_CS_fsm_state580,ap_CS_fsm_state579,ap_CS_fsm_state578,ap_CS_fsm_state577,ap_CS_fsm_state576,ap_CS_fsm_state575,ap_CS_fsm_state571,ap_CS_fsm_state561,ap_CS_fsm_state560,ap_CS_fsm_state559,ap_CS_fsm_state555,ap_CS_fsm_state554,ap_CS_fsm_state553,ap_CS_fsm_state548,ap_CS_fsm_state547,ap_CS_fsm_state541,ap_CS_fsm_state537,ap_CS_fsm_state536,\ap_CS_fsm_reg_n_0_[534] ,ap_CS_fsm_state531,ap_CS_fsm_state530,ap_CS_fsm_state529,ap_CS_fsm_state526,ap_CS_fsm_state525,ap_CS_fsm_state524,ap_CS_fsm_state523,ap_CS_fsm_state522,ap_CS_fsm_state520,ap_CS_fsm_state519,ap_CS_fsm_state518,ap_CS_fsm_state517,ap_CS_fsm_state516,ap_CS_fsm_state514,ap_CS_fsm_state513,ap_CS_fsm_state512,ap_CS_fsm_state511,ap_CS_fsm_state509,ap_CS_fsm_state508,ap_CS_fsm_state507,ap_CS_fsm_state497,ap_CS_fsm_state496,ap_CS_fsm_state495,ap_CS_fsm_state491,ap_CS_fsm_state490,ap_CS_fsm_state489,ap_CS_fsm_state485,ap_CS_fsm_state484,ap_CS_fsm_state483,ap_CS_fsm_state477,ap_CS_fsm_state473,ap_CS_fsm_state472,ap_CS_fsm_state471,ap_CS_fsm_state467,ap_CS_fsm_state466,ap_CS_fsm_state465,ap_CS_fsm_state462,ap_CS_fsm_state461,ap_CS_fsm_state460,ap_CS_fsm_state459,ap_CS_fsm_state458,ap_CS_fsm_state457,ap_CS_fsm_state456,ap_CS_fsm_state455,ap_CS_fsm_state454,ap_CS_fsm_state453,ap_CS_fsm_state452,ap_CS_fsm_state451,ap_CS_fsm_state450,ap_CS_fsm_state449,ap_CS_fsm_state448,ap_CS_fsm_state447,ap_CS_fsm_state445,ap_CS_fsm_state444,ap_CS_fsm_state443,ap_CS_fsm_state438,ap_CS_fsm_state433,ap_CS_fsm_state432,ap_CS_fsm_state431,ap_CS_fsm_state427,ap_CS_fsm_state426,ap_CS_fsm_state425,ap_CS_fsm_state419,ap_CS_fsm_state413,ap_CS_fsm_state409,ap_CS_fsm_state408,ap_CS_fsm_state407,ap_CS_fsm_state403,ap_CS_fsm_state402,ap_CS_fsm_state401,ap_CS_fsm_state398,ap_CS_fsm_state396,ap_CS_fsm_state395,ap_CS_fsm_state394,ap_CS_fsm_state393,ap_CS_fsm_state392,ap_CS_fsm_state391,ap_CS_fsm_state390,ap_CS_fsm_state389,ap_CS_fsm_state388,ap_CS_fsm_state387,ap_CS_fsm_state386,ap_CS_fsm_state385,ap_CS_fsm_state384,ap_CS_fsm_state383,ap_CS_fsm_state379,ap_CS_fsm_state369,ap_CS_fsm_state368,ap_CS_fsm_state367,ap_CS_fsm_state363,ap_CS_fsm_state362,ap_CS_fsm_state361,ap_CS_fsm_state357,ap_CS_fsm_state356,ap_CS_fsm_state355,ap_CS_fsm_state349,ap_CS_fsm_state345,ap_CS_fsm_state344,ap_CS_fsm_state343,ap_CS_fsm_state339,ap_CS_fsm_state338,ap_CS_fsm_state337,ap_CS_fsm_state334,ap_CS_fsm_state333,ap_CS_fsm_state332,ap_CS_fsm_state331,ap_CS_fsm_state329,ap_CS_fsm_state328,ap_CS_fsm_state327,ap_CS_fsm_state326,ap_CS_fsm_state325,ap_CS_fsm_state324,ap_CS_fsm_state323,ap_CS_fsm_state322,ap_CS_fsm_state320,ap_CS_fsm_state319,ap_CS_fsm_state316,ap_CS_fsm_state315,ap_CS_fsm_state305,ap_CS_fsm_state304,ap_CS_fsm_state303,ap_CS_fsm_state299,ap_CS_fsm_state298,ap_CS_fsm_state297,ap_CS_fsm_state292,ap_CS_fsm_state291,ap_CS_fsm_state285,ap_CS_fsm_state281,ap_CS_fsm_state280,ap_CS_fsm_state279,ap_CS_fsm_state275,ap_CS_fsm_state274,ap_CS_fsm_state273,ap_CS_fsm_state270,ap_CS_fsm_state268,ap_CS_fsm_state267,ap_CS_fsm_state264,ap_CS_fsm_state263,ap_CS_fsm_state262,ap_CS_fsm_state261,ap_CS_fsm_state259,ap_CS_fsm_state258,ap_CS_fsm_state256,ap_CS_fsm_state255,ap_CS_fsm_state253,ap_CS_fsm_state251,ap_CS_fsm_state247,ap_CS_fsm_state241,ap_CS_fsm_state240,ap_CS_fsm_state239,ap_CS_fsm_state235,ap_CS_fsm_state234,ap_CS_fsm_state233,ap_CS_fsm_state229,ap_CS_fsm_state228,ap_CS_fsm_state227,ap_CS_fsm_state221,ap_CS_fsm_state217,ap_CS_fsm_state216,ap_CS_fsm_state215,ap_CS_fsm_state211,ap_CS_fsm_state210,ap_CS_fsm_state209,ap_CS_fsm_state206,ap_CS_fsm_state204,ap_CS_fsm_state203,ap_CS_fsm_state202,ap_CS_fsm_state200,ap_CS_fsm_state198,ap_CS_fsm_state197,ap_CS_fsm_state195,ap_CS_fsm_state194,ap_CS_fsm_state191,ap_CS_fsm_state189,ap_CS_fsm_state187,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state171,ap_CS_fsm_state170,ap_CS_fsm_state169,ap_CS_fsm_state164,ap_CS_fsm_state163,ap_CS_fsm_state157,ap_CS_fsm_state153,ap_CS_fsm_state152,ap_CS_fsm_state151,ap_CS_fsm_state147,ap_CS_fsm_state146,ap_CS_fsm_state145,ap_CS_fsm_state142,ap_CS_fsm_state140,ap_CS_fsm_state139,ap_CS_fsm_state138,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state134,ap_CS_fsm_state133,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state130,ap_CS_fsm_state128,ap_CS_fsm_state127,ap_CS_fsm_state125,ap_CS_fsm_state124,ap_CS_fsm_state123,ap_CS_fsm_state113,ap_CS_fsm_state112,ap_CS_fsm_state111,ap_CS_fsm_state107,ap_CS_fsm_state106,ap_CS_fsm_state105,ap_CS_fsm_state99,ap_CS_fsm_state93,ap_CS_fsm_state89,ap_CS_fsm_state88,ap_CS_fsm_state87,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state59,ap_CS_fsm_state55,ap_CS_fsm_state53,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state35,ap_CS_fsm_state29,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,\ap_CS_fsm_reg_n_0_[18] ,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[0] (fin_U_n_47),
        .\ap_CS_fsm_reg[10] (fin_U_n_77),
        .\ap_CS_fsm_reg[11] (fin_U_n_60),
        .\ap_CS_fsm_reg[12] (fin_U_n_58),
        .\ap_CS_fsm_reg[13] (fin_U_n_84),
        .\ap_CS_fsm_reg[14] (fin_U_n_16),
        .\ap_CS_fsm_reg[14]_0 (fin_U_n_17),
        .\ap_CS_fsm_reg[14]_1 (fin_U_n_19),
        .\ap_CS_fsm_reg[14]_2 (fin_U_n_59),
        .\ap_CS_fsm_reg[14]_3 (fin_U_n_83),
        .\ap_CS_fsm_reg[14]_4 (fin_U_n_85),
        .\ap_CS_fsm_reg[15] (fin_U_n_57),
        .\ap_CS_fsm_reg[15]_0 (fin_U_n_71),
        .\ap_CS_fsm_reg[15]_1 (fin_U_n_86),
        .\ap_CS_fsm_reg[15]_2 (fin_U_n_87),
        .\ap_CS_fsm_reg[176] (fin_U_n_56),
        .\ap_CS_fsm_reg[196] (fin_U_n_70),
        .\ap_CS_fsm_reg[199] (fin_U_n_63),
        .\ap_CS_fsm_reg[1] (fin_U_n_73),
        .\ap_CS_fsm_reg[1]_0 (fin_U_n_78),
        .\ap_CS_fsm_reg[1]_1 (fin_U_n_80),
        .\ap_CS_fsm_reg[266] (fin_U_n_69),
        .\ap_CS_fsm_reg[296] (fin_U_n_20),
        .\ap_CS_fsm_reg[296]_0 (fin_U_n_50),
        .\ap_CS_fsm_reg[2] (fin_U_n_79),
        .\ap_CS_fsm_reg[336] (fin_U_n_52),
        .\ap_CS_fsm_reg[343] (fin_U_n_51),
        .\ap_CS_fsm_reg[360] (fin_U_n_21),
        .\ap_CS_fsm_reg[367] (fin_U_n_53),
        .\ap_CS_fsm_reg[393] (fin_U_n_61),
        .\ap_CS_fsm_reg[3] (fin_U_n_81),
        .\ap_CS_fsm_reg[41] (fin_U_n_22),
        .\ap_CS_fsm_reg[443] (fin_U_n_54),
        .\ap_CS_fsm_reg[446] (fin_U_n_62),
        .\ap_CS_fsm_reg[448] (fin_U_n_26),
        .\ap_CS_fsm_reg[459] (fin_U_n_67),
        .\ap_CS_fsm_reg[460] (fin_U_n_25),
        .\ap_CS_fsm_reg[4] (fin_U_n_75),
        .\ap_CS_fsm_reg[4]_0 (fin_U_n_88),
        .\ap_CS_fsm_reg[4]_1 (fin_U_n_91),
        .\ap_CS_fsm_reg[508] (fin_U_n_55),
        .\ap_CS_fsm_reg[513] (fin_U_n_64),
        .\ap_CS_fsm_reg[517] (fin_U_n_68),
        .\ap_CS_fsm_reg[518] (fin_U_n_27),
        .\ap_CS_fsm_reg[542] (fin_U_n_49),
        .\ap_CS_fsm_reg[548] (fin_U_n_48),
        .\ap_CS_fsm_reg[66] (fin_U_n_45),
        .\ap_CS_fsm_reg[6] (fin_U_n_18),
        .\ap_CS_fsm_reg[6]_0 (fin_U_n_72),
        .\ap_CS_fsm_reg[72] (fin_U_n_44),
        .\ap_CS_fsm_reg[76] (fin_U_n_24),
        .\ap_CS_fsm_reg[76]_0 (fin_U_n_65),
        .\ap_CS_fsm_reg[76]_1 (fin_U_n_66),
        .\ap_CS_fsm_reg[77] (fin_U_n_23),
        .\ap_CS_fsm_reg[7] (fin_U_n_90),
        .\ap_CS_fsm_reg[8] (fin_U_n_74),
        .\ap_CS_fsm_reg[9] (fin_U_n_46),
        .\ap_CS_fsm_reg[9]_0 (fin_U_n_76),
        .\ap_CS_fsm_reg[9]_1 (fin_U_n_82),
        .\ap_CS_fsm_reg[9]_2 (fin_U_n_89),
        .ap_clk(ap_clk),
        .fin_ce1(fin_ce1),
        .grp_ClefiaGfn8_1_fu_3071_ap_start_reg(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .q0_reg_i_10__1(fout_U_n_30),
        .q0_reg_i_10__1_0(grp_ClefiaF1Xor_3_fu_1113_n_52),
        .ram_reg_0({fin_U_n_36,fin_U_n_37,fin_U_n_38,fin_U_n_39,fin_U_n_40,fin_U_n_41,fin_U_n_42,fin_U_n_43}),
        .ram_reg_1(x_fu_348_p2),
        .ram_reg_2(fout_U_n_28),
        .ram_reg_3(fout_U_n_29),
        .ram_reg_4(fout_U_n_54),
        .ram_reg_i_103_0(fout_U_n_67),
        .ram_reg_i_103_1(fout_U_n_56),
        .ram_reg_i_110_0(fout_U_n_57),
        .ram_reg_i_110_1(fout_U_n_68),
        .ram_reg_i_23__0(fout_U_n_25),
        .ram_reg_i_34__4_0(fout_U_n_65),
        .ram_reg_i_34__4_1(fout_U_n_50),
        .ram_reg_i_39_0(fout_U_n_66),
        .ram_reg_i_44__0_0(fout_U_n_69),
        .ram_reg_i_77__1_0(fout_U_n_27),
        .ram_reg_i_77__1_1(fout_U_n_31),
        .ram_reg_i_92__5_0(fout_U_n_55),
        .\reg_297_reg[7] (ap_CS_fsm_pp0_stage2),
        .\reg_297_reg[7]_0 (ap_CS_fsm_pp0_stage2_2),
        .\x_reg_1168_reg[7] (con256_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_1 fout_U
       (.ADDRARDADDR({grp_ClefiaF1Xor_3_fu_1113_n_2,grp_ClefiaF1Xor_3_fu_1113_n_3,grp_ClefiaF1Xor_3_fu_1113_n_4}),
        .DIADI(fout_d1),
        .DIBDI(fout_d0),
        .Q({ap_CS_fsm_state653,ap_CS_fsm_state652,ap_CS_fsm_state651,ap_CS_fsm_state650,ap_CS_fsm_state649,ap_CS_fsm_state648,ap_CS_fsm_state647,ap_CS_fsm_state646,ap_CS_fsm_state645,ap_CS_fsm_state644,ap_CS_fsm_state643,ap_CS_fsm_state642,ap_CS_fsm_state641,ap_CS_fsm_state640,ap_CS_fsm_state639,ap_CS_fsm_state638,ap_CS_fsm_state637,ap_CS_fsm_state636,ap_CS_fsm_state631,ap_CS_fsm_state630,ap_CS_fsm_state613,ap_CS_fsm_state612,ap_CS_fsm_state607,ap_CS_fsm_state606,ap_CS_fsm_state589,ap_CS_fsm_state587,ap_CS_fsm_state586,ap_CS_fsm_state585,ap_CS_fsm_state584,ap_CS_fsm_state583,ap_CS_fsm_state581,ap_CS_fsm_state580,ap_CS_fsm_state579,ap_CS_fsm_state578,ap_CS_fsm_state577,ap_CS_fsm_state576,ap_CS_fsm_state575,ap_CS_fsm_state574,ap_CS_fsm_state573,ap_CS_fsm_state572,ap_CS_fsm_state567,ap_CS_fsm_state566,ap_CS_fsm_state549,ap_CS_fsm_state548,ap_CS_fsm_state543,ap_CS_fsm_state542,ap_CS_fsm_state537,ap_CS_fsm_state525,ap_CS_fsm_state523,ap_CS_fsm_state522,ap_CS_fsm_state521,ap_CS_fsm_state520,ap_CS_fsm_state519,ap_CS_fsm_state518,ap_CS_fsm_state516,ap_CS_fsm_state515,ap_CS_fsm_state514,ap_CS_fsm_state513,ap_CS_fsm_state512,ap_CS_fsm_state511,ap_CS_fsm_state510,ap_CS_fsm_state508,ap_CS_fsm_state503,ap_CS_fsm_state502,ap_CS_fsm_state485,ap_CS_fsm_state484,ap_CS_fsm_state479,ap_CS_fsm_state478,ap_CS_fsm_state467,ap_CS_fsm_state461,ap_CS_fsm_state459,ap_CS_fsm_state458,ap_CS_fsm_state457,ap_CS_fsm_state456,ap_CS_fsm_state455,ap_CS_fsm_state453,ap_CS_fsm_state452,ap_CS_fsm_state451,ap_CS_fsm_state450,ap_CS_fsm_state449,ap_CS_fsm_state448,ap_CS_fsm_state447,ap_CS_fsm_state446,ap_CS_fsm_state439,ap_CS_fsm_state438,ap_CS_fsm_state421,ap_CS_fsm_state420,ap_CS_fsm_state415,ap_CS_fsm_state414,ap_CS_fsm_state409,ap_CS_fsm_state397,ap_CS_fsm_state396,ap_CS_fsm_state395,ap_CS_fsm_state394,ap_CS_fsm_state393,ap_CS_fsm_state392,ap_CS_fsm_state391,ap_CS_fsm_state390,ap_CS_fsm_state389,ap_CS_fsm_state388,ap_CS_fsm_state387,ap_CS_fsm_state386,ap_CS_fsm_state385,ap_CS_fsm_state384,ap_CS_fsm_state383,ap_CS_fsm_state382,ap_CS_fsm_state381,ap_CS_fsm_state380,ap_CS_fsm_state375,ap_CS_fsm_state374,ap_CS_fsm_state357,ap_CS_fsm_state356,ap_CS_fsm_state351,ap_CS_fsm_state350,ap_CS_fsm_state333,ap_CS_fsm_state332,ap_CS_fsm_state331,ap_CS_fsm_state330,ap_CS_fsm_state329,ap_CS_fsm_state328,ap_CS_fsm_state327,ap_CS_fsm_state326,ap_CS_fsm_state325,ap_CS_fsm_state324,ap_CS_fsm_state323,ap_CS_fsm_state322,ap_CS_fsm_state321,ap_CS_fsm_state320,ap_CS_fsm_state319,ap_CS_fsm_state318,ap_CS_fsm_state317,ap_CS_fsm_state316,ap_CS_fsm_state311,\ap_CS_fsm_reg_n_0_[309] ,ap_CS_fsm_state293,ap_CS_fsm_state292,ap_CS_fsm_state287,ap_CS_fsm_state286,ap_CS_fsm_state281,ap_CS_fsm_state269,ap_CS_fsm_state268,ap_CS_fsm_state266,ap_CS_fsm_state265,ap_CS_fsm_state264,ap_CS_fsm_state263,ap_CS_fsm_state262,ap_CS_fsm_state260,ap_CS_fsm_state259,ap_CS_fsm_state258,ap_CS_fsm_state257,ap_CS_fsm_state256,ap_CS_fsm_state255,ap_CS_fsm_state254,ap_CS_fsm_state252,ap_CS_fsm_state247,ap_CS_fsm_state246,ap_CS_fsm_state241,ap_CS_fsm_state229,ap_CS_fsm_state223,ap_CS_fsm_state222,ap_CS_fsm_state217,ap_CS_fsm_state205,ap_CS_fsm_state204,ap_CS_fsm_state202,ap_CS_fsm_state201,ap_CS_fsm_state200,ap_CS_fsm_state199,ap_CS_fsm_state198,ap_CS_fsm_state196,ap_CS_fsm_state195,ap_CS_fsm_state194,ap_CS_fsm_state193,ap_CS_fsm_state192,ap_CS_fsm_state191,ap_CS_fsm_state190,ap_CS_fsm_state189,ap_CS_fsm_state188,ap_CS_fsm_state183,ap_CS_fsm_state182,ap_CS_fsm_state165,ap_CS_fsm_state159,ap_CS_fsm_state158,\ap_CS_fsm_reg_n_0_[140] ,ap_CS_fsm_state138,ap_CS_fsm_state137,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state134,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state130,ap_CS_fsm_state129,ap_CS_fsm_state128,ap_CS_fsm_state127,ap_CS_fsm_state126,ap_CS_fsm_state119,ap_CS_fsm_state118,ap_CS_fsm_state101,ap_CS_fsm_state100,ap_CS_fsm_state95,ap_CS_fsm_state94,ap_CS_fsm_state88,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state55,ap_CS_fsm_state54,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .WEA(fout_we1),
        .\ap_CS_fsm_reg[17] (fout_U_n_32),
        .\ap_CS_fsm_reg[192] (fout_U_n_66),
        .\ap_CS_fsm_reg[197] (fout_U_n_50),
        .\ap_CS_fsm_reg[198] (fout_U_n_65),
        .\ap_CS_fsm_reg[200] (fout_U_n_56),
        .\ap_CS_fsm_reg[204] (fout_U_n_55),
        .\ap_CS_fsm_reg[258] (fout_U_n_68),
        .\ap_CS_fsm_reg[317] (fout_U_n_2),
        .\ap_CS_fsm_reg[325] (fout_U_n_64),
        .\ap_CS_fsm_reg[332] (fout_U_n_51),
        .\ap_CS_fsm_reg[332]_0 (fout_U_n_52),
        .\ap_CS_fsm_reg[35] (fout_U_n_29),
        .\ap_CS_fsm_reg[373] (fout_U_n_31),
        .\ap_CS_fsm_reg[374] (fout_U_n_26),
        .\ap_CS_fsm_reg[374]_0 (fout_U_n_27),
        .\ap_CS_fsm_reg[393] (fout_U_n_67),
        .\ap_CS_fsm_reg[447] (fout_U_n_54),
        .\ap_CS_fsm_reg[515] (fout_U_n_57),
        .\ap_CS_fsm_reg[518] (fout_U_n_69),
        .\ap_CS_fsm_reg[542] (fout_U_n_30),
        .\ap_CS_fsm_reg[548] (fout_U_n_28),
        .\ap_CS_fsm_reg[638] (fout_U_n_49),
        .\ap_CS_fsm_reg[645] (fout_U_n_3),
        .\ap_CS_fsm_reg[647] (fout_U_n_0),
        .\ap_CS_fsm_reg[647]_0 (fout_U_n_1),
        .\ap_CS_fsm_reg[648] (fout_U_n_8),
        .\ap_CS_fsm_reg[649] (fout_U_n_6),
        .\ap_CS_fsm_reg[649]_0 (fout_U_n_63),
        .\ap_CS_fsm_reg[64] (fout_U_n_70),
        .\ap_CS_fsm_reg[650] (fout_U_n_4),
        .\ap_CS_fsm_reg[650]_0 (fout_U_n_5),
        .\ap_CS_fsm_reg[651] (fout_U_n_7),
        .\ap_CS_fsm_reg[65] (fout_U_n_71),
        .\ap_CS_fsm_reg[67] (fout_U_n_59),
        .\ap_CS_fsm_reg[69] (fout_U_n_25),
        .\ap_CS_fsm_reg[69]_0 (fout_U_n_61),
        .\ap_CS_fsm_reg[72] (fout_U_n_60),
        .\ap_CS_fsm_reg[75] (fout_U_n_62),
        .\ap_CS_fsm_reg[76] (fout_U_n_58),
        .\ap_CS_fsm_reg[78] (fout_U_n_53),
        .ap_clk(ap_clk),
        .fout_ce1(fout_ce1),
        .grp_ClefiaDoubleSwap_1_fu_3083_lk_d0(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0),
        .grp_ClefiaDoubleSwap_1_fu_3083_lk_d1(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1),
        .ram_reg_0(DIADI),
        .ram_reg_1(DIBDI),
        .ram_reg_10(fin_U_n_81),
        .ram_reg_11(fin_U_n_18),
        .ram_reg_12(fin_U_n_80),
        .ram_reg_13(fin_U_n_17),
        .ram_reg_14(fin_U_n_90),
        .ram_reg_15(fin_U_n_83),
        .ram_reg_16(fin_U_n_16),
        .ram_reg_17(fin_U_n_76),
        .ram_reg_18(fin_U_n_58),
        .ram_reg_19(fin_U_n_89),
        .ram_reg_2({fout_U_n_33,fout_U_n_34,fout_U_n_35,fout_U_n_36,fout_U_n_37,fout_U_n_38,fout_U_n_39,fout_U_n_40}),
        .ram_reg_20(fin_U_n_75),
        .ram_reg_21(fin_U_n_82),
        .ram_reg_22(fin_U_n_19),
        .ram_reg_23(fin_U_n_60),
        .ram_reg_24(fin_U_n_87),
        .ram_reg_25(fin_U_n_84),
        .ram_reg_26(fin_U_n_71),
        .ram_reg_27(fin_U_n_74),
        .ram_reg_28(fin_U_n_26),
        .ram_reg_29(fin_U_n_63),
        .ram_reg_3({fout_U_n_41,fout_U_n_42,fout_U_n_43,fout_U_n_44,fout_U_n_45,fout_U_n_46,fout_U_n_47,fout_U_n_48}),
        .ram_reg_4(ram_reg_10),
        .ram_reg_5(fin_U_n_25),
        .ram_reg_6(fin_U_n_79),
        .ram_reg_7(fin_U_n_57),
        .ram_reg_8(fin_U_n_91),
        .ram_reg_9(fin_U_n_78),
        .ram_reg_i_115_0(fin_U_n_62),
        .ram_reg_i_122__0_0(fin_U_n_64),
        .ram_reg_i_125__0_0(fin_U_n_69),
        .ram_reg_i_125__0_1(fin_U_n_67),
        .ram_reg_i_127_0(fin_U_n_54),
        .ram_reg_i_41__4_0(fin_U_n_68),
        .ram_reg_i_44__4_0(fin_U_n_70),
        .ram_reg_i_50__0_0(fin_U_n_55),
        .ram_reg_i_84__0(fin_U_n_56));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1 grp_ClefiaF0Xor_1_fu_1074
       (.ADDRARDADDR(grp_ClefiaF0Xor_1_fu_1074_n_29),
        .ADDRBWRADDR(sel_1),
        .D({con256_U_n_47,con256_U_n_48,con256_U_n_49,con256_U_n_50}),
        .DIADI(fout_d1),
        .DIBDI(fout_d0),
        .DOADO(fin_q1),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q(ap_CS_fsm_pp0_stage2),
        .SR(SR),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF0Xor_1_fu_1074_n_30),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaF0Xor_1_fu_1074_n_31),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_1_fu_1074_src_address1),
        .\ap_CS_fsm_reg[3]_0 (sel[1:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaF0Xor_1_fu_1074_n_28),
        .ap_rst_n(ap_rst_n),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .grp_ClefiaF0Xor_1_fu_1074_ap_start_reg(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .grp_ClefiaF0Xor_1_fu_1074_ap_start_reg0(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg0),
        .grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_reg(grp_ClefiaF0Xor_1_fu_1074_n_50),
        .grp_ClefiaF0Xor_1_fu_1074_con256_address0(grp_ClefiaF0Xor_1_fu_1074_con256_address0),
        .grp_ClefiaF0Xor_1_fu_1074_dst_address1({grp_ClefiaF0Xor_1_fu_1074_dst_address1[4],grp_ClefiaF0Xor_1_fu_1074_dst_address1[2:1]}),
        .grp_ClefiaF1Xor_3_fu_1113_dst_d0(grp_ClefiaF1Xor_3_fu_1113_dst_d0),
        .grp_ClefiaF1Xor_3_fu_1113_dst_d1(grp_ClefiaF1Xor_3_fu_1113_dst_d1),
        .grp_ClefiaF1Xor_3_fu_1113_rk_address0(grp_ClefiaF1Xor_3_fu_1113_rk_address0),
        .grp_ClefiaF1Xor_3_fu_1113_src_address1(grp_ClefiaF1Xor_3_fu_1113_src_address1),
        .q0_reg(\clefia_s1_U/q0_reg ),
        .q0_reg_0({x_assign_5_fu_760_p3,grp_ClefiaF0Xor_1_fu_1074_n_71,grp_ClefiaF0Xor_1_fu_1074_n_72,grp_ClefiaF0Xor_1_fu_1074_n_73}),
        .q0_reg_1({x_assign_2_fu_878_p3,grp_ClefiaF0Xor_1_fu_1074_n_78,grp_ClefiaF0Xor_1_fu_1074_n_79,grp_ClefiaF0Xor_1_fu_1074_n_80}),
        .q0_reg_2({grp_ClefiaF1Xor_3_fu_1113_n_8,grp_ClefiaF1Xor_3_fu_1113_n_9,grp_ClefiaF1Xor_3_fu_1113_n_10,grp_ClefiaF1Xor_3_fu_1113_n_11,grp_ClefiaF1Xor_3_fu_1113_n_12,grp_ClefiaF1Xor_3_fu_1113_n_13,grp_ClefiaF1Xor_3_fu_1113_n_14,grp_ClefiaF1Xor_3_fu_1113_n_15}),
        .q0_reg_3(con256_U_n_46),
        .q0_reg_4(con256_U_n_45),
        .q0_reg_5(fin_U_n_52),
        .q0_reg_6(fin_U_n_20),
        .q0_reg_7(con256_U_n_40),
        .q0_reg_8({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2_2}),
        .ram_reg(fin_U_n_51),
        .ram_reg_0(fin_U_n_53),
        .ram_reg_1(fout_U_n_32),
        .ram_reg_10(fout_U_n_26),
        .ram_reg_2(fin_U_n_22),
        .ram_reg_3(fin_U_n_45),
        .ram_reg_4(fin_U_n_86),
        .ram_reg_5(fin_U_n_44),
        .ram_reg_6(fin_U_n_46),
        .ram_reg_7(fin_U_n_48),
        .ram_reg_8(fin_U_n_47),
        .ram_reg_9(fin_U_n_50),
        .\reg_297_reg[7]_0 ({grp_ClefiaF0Xor_1_fu_1074_n_51,grp_ClefiaF0Xor_1_fu_1074_n_52,grp_ClefiaF0Xor_1_fu_1074_n_53,grp_ClefiaF0Xor_1_fu_1074_n_54,grp_ClefiaF0Xor_1_fu_1074_n_55,grp_ClefiaF0Xor_1_fu_1074_n_56,grp_ClefiaF0Xor_1_fu_1074_n_57,grp_ClefiaF0Xor_1_fu_1074_n_58}),
        .\reg_297_reg[7]_1 ({fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31,fin_U_n_32,fin_U_n_33,fin_U_n_34,fin_U_n_35}),
        .\reg_308_reg[7]_0 (grp_fu_302_p2_0),
        .\rk_offset_read_reg_962_reg[7]_0 ({ap_CS_fsm_state617,ap_CS_fsm_state593,ap_CS_fsm_state553,ap_CS_fsm_state529,ap_CS_fsm_state297,ap_CS_fsm_state233,ap_CS_fsm_state169,ap_CS_fsm_state41}),
        .\src_load_10_reg_1029_reg[7]_0 (src_load_10_reg_1029),
        .\src_load_10_reg_1029_reg[7]_1 (fin_q0),
        .\src_offset_read_reg_969_reg[4]_0 (fin_U_n_21),
        .\x_21_reg_1070_reg[7]_0 (x_21_fu_510_p2),
        .x_assign_1_fu_836_p3(x_assign_1_fu_836_p3),
        .x_assign_9_fu_718_p3(x_assign_9_fu_718_p3),
        .\x_reg_1009_reg[7]_0 (x_fu_348_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_2
       (.I0(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state360),
        .I2(ap_CS_fsm_state592),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state488),
        .I5(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state528),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state424),
        .I3(ap_CS_fsm_state552),
        .O(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state208),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state232),
        .I3(ap_CS_fsm_state272),
        .I4(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_5_n_0),
        .I5(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_6_n_0),
        .O(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_5
       (.I0(\ap_CS_fsm_reg_n_0_[143] ),
        .I1(ap_CS_fsm_state464),
        .I2(ap_CS_fsm_state296),
        .I3(ap_CS_fsm_state16),
        .O(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state336),
        .I1(ap_CS_fsm_state616),
        .I2(ap_CS_fsm_state168),
        .I3(ap_CS_fsm_state400),
        .O(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_1_fu_1074_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_1_fu_1074_n_50),
        .Q(grp_ClefiaF0Xor_1_fu_1074_ap_start_reg),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3 grp_ClefiaF1Xor_3_fu_1113
       (.ADDRARDADDR({grp_ClefiaF1Xor_3_fu_1113_n_2,grp_ClefiaF1Xor_3_fu_1113_n_3,grp_ClefiaF1Xor_3_fu_1113_n_4}),
        .ADDRBWRADDR(sel_1),
        .D(\clefia_s1_U/q0_reg ),
        .DOADO(fin_q1),
        .DOBDO(fin_q0),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2_2}),
        .SR(SR),
        .WEA(fout_we1),
        .\ap_CS_fsm_reg[10] ({grp_ClefiaF1Xor_3_fu_1113_n_43,grp_ClefiaF1Xor_3_fu_1113_n_44}),
        .\ap_CS_fsm_reg[372] (grp_ClefiaF1Xor_3_fu_1113_n_52),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaF1Xor_3_fu_1113_rk_address0),
        .\ap_CS_fsm_reg[628] (sel[7:3]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .con256_ce0(con256_ce0),
        .fin_ce1(fin_ce1),
        .fout_ce1(fout_ce1),
        .grp_ClefiaF0Xor_1_fu_1074_con256_address0(grp_ClefiaF0Xor_1_fu_1074_con256_address0),
        .grp_ClefiaF0Xor_1_fu_1074_dst_address1({grp_ClefiaF0Xor_1_fu_1074_dst_address1[4],grp_ClefiaF0Xor_1_fu_1074_dst_address1[2:1]}),
        .grp_ClefiaF1Xor_3_fu_1113_ap_start_reg(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .grp_ClefiaF1Xor_3_fu_1113_ap_start_reg0(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg0),
        .grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_reg(grp_ClefiaF1Xor_3_fu_1113_n_53),
        .grp_ClefiaF1Xor_3_fu_1113_dst_d0(grp_ClefiaF1Xor_3_fu_1113_dst_d0),
        .grp_ClefiaF1Xor_3_fu_1113_dst_d1(grp_ClefiaF1Xor_3_fu_1113_dst_d1),
        .q0_reg(con256_U_n_40),
        .q0_reg_0(grp_ClefiaF0Xor_1_fu_1074_n_30),
        .ram_reg(fout_U_n_25),
        .ram_reg_0(fout_U_n_5),
        .ram_reg_1(fout_U_n_6),
        .ram_reg_10(fout_U_n_26),
        .ram_reg_11(grp_ClefiaF0Xor_1_fu_1074_n_28),
        .ram_reg_12(fin_U_n_46),
        .ram_reg_13(fin_U_n_85),
        .ram_reg_14(fin_U_n_45),
        .ram_reg_15(fin_U_n_65),
        .ram_reg_16(fin_U_n_23),
        .ram_reg_17(grp_ClefiaF0Xor_1_fu_1074_src_address1),
        .ram_reg_18(fin_U_n_47),
        .ram_reg_19(fin_U_n_48),
        .ram_reg_2(fout_U_n_0),
        .ram_reg_20(fin_U_n_88),
        .ram_reg_21(fin_U_n_73),
        .ram_reg_22(fin_U_n_59),
        .ram_reg_23(grp_ClefiaF0Xor_1_fu_1074_n_31),
        .ram_reg_24(fout_U_n_3),
        .ram_reg_25(fout_U_n_8),
        .ram_reg_26(fout_U_n_4),
        .ram_reg_27(fout_U_n_53),
        .ram_reg_28(fout_U_n_58),
        .ram_reg_29(fout_U_n_70),
        .ram_reg_3(fout_U_n_7),
        .ram_reg_30(fout_U_n_1),
        .ram_reg_31(fout_U_n_61),
        .ram_reg_32(fout_U_n_62),
        .ram_reg_33(fout_U_n_2),
        .ram_reg_34(fout_U_n_51),
        .ram_reg_35(fin_U_n_77),
        .ram_reg_36(fin_U_n_86),
        .ram_reg_37(fin_U_n_66),
        .ram_reg_38(fin_U_n_24),
        .ram_reg_39(fin_U_n_72),
        .ram_reg_4(fout_U_n_52),
        .ram_reg_40(fout_U_n_59),
        .ram_reg_41(fout_U_n_60),
        .ram_reg_5(fout_U_n_49),
        .ram_reg_6(fin_U_n_27),
        .ram_reg_7(fout_U_n_63),
        .ram_reg_8(fin_U_n_61),
        .ram_reg_9(fout_U_n_64),
        .ram_reg_i_42_0(fout_U_n_71),
        .\reg_297_reg[7]_0 ({grp_ClefiaF1Xor_3_fu_1113_n_54,grp_ClefiaF1Xor_3_fu_1113_n_55,grp_ClefiaF1Xor_3_fu_1113_n_56,grp_ClefiaF1Xor_3_fu_1113_n_57,grp_ClefiaF1Xor_3_fu_1113_n_58,grp_ClefiaF1Xor_3_fu_1113_n_59,grp_ClefiaF1Xor_3_fu_1113_n_60,grp_ClefiaF1Xor_3_fu_1113_n_61}),
        .\reg_297_reg[7]_1 ({fin_U_n_36,fin_U_n_37,fin_U_n_38,fin_U_n_39,fin_U_n_40,fin_U_n_41,fin_U_n_42,fin_U_n_43}),
        .\reg_308_reg[7]_0 ({grp_ClefiaF1Xor_3_fu_1113_n_8,grp_ClefiaF1Xor_3_fu_1113_n_9,grp_ClefiaF1Xor_3_fu_1113_n_10,grp_ClefiaF1Xor_3_fu_1113_n_11,grp_ClefiaF1Xor_3_fu_1113_n_12,grp_ClefiaF1Xor_3_fu_1113_n_13,grp_ClefiaF1Xor_3_fu_1113_n_14,grp_ClefiaF1Xor_3_fu_1113_n_15}),
        .\reg_308_reg[7]_1 (grp_fu_302_p2),
        .\rk_offset_read_reg_1121_reg[6]_0 ({con256_U_n_41,con256_U_n_42,con256_U_n_43,con256_U_n_44}),
        .\rk_offset_read_reg_1121_reg[7]_0 ({ap_CS_fsm_state629,ap_CS_fsm_state605,ap_CS_fsm_state565,ap_CS_fsm_state541,ap_CS_fsm_state501,ap_CS_fsm_state437,ap_CS_fsm_state373,ap_CS_fsm_state309,ap_CS_fsm_state245,ap_CS_fsm_state181,ap_CS_fsm_state117,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state53}),
        .\src_load_3_reg_1188_reg[7]_0 (src_load_3_reg_1188),
        .\src_offset_read_reg_1128_reg[4]_0 (grp_ClefiaF1Xor_3_fu_1113_src_address1),
        .\trunc_ln134_17_reg_1297_reg[4]_0 ({x_assign_2_fu_878_p3,grp_ClefiaF0Xor_1_fu_1074_n_78,grp_ClefiaF0Xor_1_fu_1074_n_79,grp_ClefiaF0Xor_1_fu_1074_n_80}),
        .\trunc_ln134_22_reg_1276_reg[4]_0 ({x_assign_5_fu_760_p3,grp_ClefiaF0Xor_1_fu_1074_n_71,grp_ClefiaF0Xor_1_fu_1074_n_72,grp_ClefiaF0Xor_1_fu_1074_n_73}),
        .\x_6_reg_1229_reg[7]_0 (x_6_fu_552_p2),
        .x_assign_1_fu_836_p3(x_assign_1_fu_836_p3),
        .x_assign_9_fu_718_p3(x_assign_9_fu_718_p3),
        .\x_reg_1168_reg[7]_0 (x_fu_348_p2),
        .\z_4_reg_1234_reg[7]_0 (\clefia_s0_U/q0_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state540),
        .I1(ap_CS_fsm_state436),
        .I2(ap_CS_fsm_state500),
        .I3(ap_CS_fsm_state156),
        .I4(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_3_n_0),
        .I5(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state284),
        .I3(ap_CS_fsm_state244),
        .I4(ap_CS_fsm_state476),
        .I5(ap_CS_fsm_state348),
        .O(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state372),
        .I1(ap_CS_fsm_state308),
        .I2(ap_CS_fsm_state564),
        .I3(ap_CS_fsm_state412),
        .I4(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_5_n_0),
        .O(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_5
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state116),
        .I2(\ap_CS_fsm_reg_n_0_[627] ),
        .I3(ap_CS_fsm_state604),
        .I4(ap_CS_fsm_state52),
        .I5(ap_CS_fsm_state28),
        .O(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_3_fu_1113_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_3_fu_1113_n_53),
        .Q(grp_ClefiaF1Xor_3_fu_1113_ap_start_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_ClefiaGfn8_1_fu_3071_ap_start_reg_i_1
       (.I0(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .I1(Q[0]),
        .I2(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .I3(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .O(\ap_CS_fsm_reg[653]_0 ));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_104__1
       (.I0(ap_CS_fsm_state646),
        .I1(ap_CS_fsm_state645),
        .I2(ap_CS_fsm_state641),
        .I3(ap_CS_fsm_state642),
        .I4(ap_CS_fsm_state643),
        .I5(ap_CS_fsm_state644),
        .O(ram_reg_i_104__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_105__1
       (.I0(ap_CS_fsm_state649),
        .I1(ap_CS_fsm_state650),
        .I2(ap_CS_fsm_state651),
        .I3(ap_CS_fsm_state652),
        .I4(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .I5(ap_CS_fsm_state653),
        .O(ram_reg_i_105__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBFB)) 
    ram_reg_i_111
       (.I0(ap_CS_fsm_state648),
        .I1(ram_reg_i_191__0_n_0),
        .I2(ap_CS_fsm_state644),
        .I3(ap_CS_fsm_state645),
        .I4(ap_CS_fsm_state646),
        .I5(ap_CS_fsm_state647),
        .O(ram_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_112__0
       (.I0(ap_CS_fsm_state651),
        .I1(ap_CS_fsm_state652),
        .I2(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .I3(ap_CS_fsm_state653),
        .I4(ap_CS_fsm_state650),
        .I5(ap_CS_fsm_state649),
        .O(ram_reg_i_112__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT5 #(
    .INIT(32'hAAAAFFAE)) 
    ram_reg_i_113__0
       (.I0(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .I1(ap_CS_fsm_state650),
        .I2(ap_CS_fsm_state651),
        .I3(ap_CS_fsm_state652),
        .I4(ap_CS_fsm_state653),
        .O(ram_reg_i_113__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_165__1
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .I5(ram_reg_i_598_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_ce0));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_178__0
       (.I0(ap_CS_fsm_state650),
        .I1(ap_CS_fsm_state649),
        .I2(ap_CS_fsm_state648),
        .I3(ap_CS_fsm_state647),
        .O(ram_reg_i_178__0_n_0));
  LUT5 #(
    .INIT(32'hFCFEFCFF)) 
    ram_reg_i_191__0
       (.I0(ap_CS_fsm_state641),
        .I1(ap_CS_fsm_state643),
        .I2(ap_CS_fsm_state645),
        .I3(ap_CS_fsm_state642),
        .I4(ap_CS_fsm_state640),
        .O(ram_reg_i_191__0_n_0));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    ram_reg_i_2__2
       (.I0(ram_reg_16),
        .I1(ram_reg_9),
        .I2(ram_reg_7),
        .I3(grp_ClefiaGfn8_1_fu_3071_y_address1[1]),
        .I4(ram_reg_10),
        .I5(ram_reg_11[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hAAA8)) 
    ram_reg_i_31__1
       (.I0(Q[1]),
        .I1(ram_reg_i_85__1_n_0),
        .I2(ram_reg_i_86__1_n_0),
        .I3(ram_reg_i_87__1_n_0),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_35__2
       (.I0(ram_reg_i_85__1_n_0),
        .I1(ap_CS_fsm_state647),
        .I2(ap_CS_fsm_state648),
        .I3(ap_CS_fsm_state649),
        .I4(ap_CS_fsm_state650),
        .O(grp_ClefiaGfn8_1_fu_3071_y_address1[1]));
  LUT6 #(
    .INIT(64'h00F100FF00F10000)) 
    ram_reg_i_45__1
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_address1[1]),
        .I1(ram_reg_i_104__1_n_0),
        .I2(ram_reg_i_105__1_n_0),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .I5(ram_reg_11[1]),
        .O(ram_reg_i_45__1_n_0));
  LUT6 #(
    .INIT(64'hBBBBFFBFAAAAAAAA)) 
    ram_reg_i_4__1
       (.I0(ram_reg_13),
        .I1(ram_reg_14),
        .I2(ram_reg_15),
        .I3(ram_reg_i_45__1_n_0),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h00E200FF00E20000)) 
    ram_reg_i_50__2
       (.I0(ram_reg_i_111_n_0),
        .I1(ram_reg_i_112__0_n_0),
        .I2(ram_reg_i_113__0_n_0),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .I5(ram_reg_11[0]),
        .O(ram_reg_i_50__2_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    ram_reg_i_54__2
       (.I0(ram_reg_12[1]),
        .I1(ram_reg_10),
        .I2(grp_ClefiaGfn8_1_fu_3071_y_address1[1]),
        .I3(ram_reg_i_104__1_n_0),
        .I4(ram_reg_i_105__1_n_0),
        .I5(ram_reg_9),
        .O(ram_reg_i_54__2_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    ram_reg_i_55__2
       (.I0(ram_reg_12[0]),
        .I1(ram_reg_10),
        .I2(ram_reg_i_111_n_0),
        .I3(ram_reg_i_112__0_n_0),
        .I4(ram_reg_i_113__0_n_0),
        .I5(ram_reg_9),
        .O(ram_reg_i_55__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    ram_reg_i_598
       (.I0(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0),
        .I1(Q[0]),
        .I2(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .I3(D[1]),
        .I4(ram_reg_i_165__1_0),
        .I5(ram_reg_i_165__1_1),
        .O(ram_reg_i_598_n_0));
  LUT6 #(
    .INIT(64'hBBBBFFBFAAAAAAAA)) 
    ram_reg_i_5__2
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(ram_reg_i_50__2_n_0),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_85__1
       (.I0(ap_CS_fsm_state653),
        .I1(grp_ClefiaGfn8_1_fu_3071_ap_ready),
        .I2(ap_CS_fsm_state652),
        .I3(ap_CS_fsm_state651),
        .O(ram_reg_i_85__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_86__1
       (.I0(ap_CS_fsm_state642),
        .I1(ap_CS_fsm_state640),
        .I2(ap_CS_fsm_state648),
        .I3(ap_CS_fsm_state643),
        .I4(ap_CS_fsm_state645),
        .I5(ap_CS_fsm_state644),
        .O(ram_reg_i_86__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_87__1
       (.I0(ap_CS_fsm_state647),
        .I1(ap_CS_fsm_state646),
        .I2(ap_CS_fsm_state650),
        .I3(ap_CS_fsm_state639),
        .I4(ap_CS_fsm_state641),
        .I5(ap_CS_fsm_state649),
        .O(ram_reg_i_87__1_n_0));
  LUT6 #(
    .INIT(64'hBBBBFFBFAAAAAAAA)) 
    ram_reg_i_8__2
       (.I0(ram_reg_13),
        .I1(ram_reg_14),
        .I2(ram_reg_15),
        .I3(ram_reg_i_54__2_n_0),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    ram_reg_i_96__1
       (.I0(ram_reg_i_85__1_n_0),
        .I1(ap_CS_fsm_state646),
        .I2(ap_CS_fsm_state643),
        .I3(ap_CS_fsm_state645),
        .I4(ap_CS_fsm_state644),
        .I5(ram_reg_i_178__0_n_0),
        .O(grp_ClefiaGfn8_1_fu_3071_y_address1[0]));
  LUT6 #(
    .INIT(64'hBBBBFFBFAAAAAAAA)) 
    ram_reg_i_9__2
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(ram_reg_i_55__2_n_0),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(ADDRBWRADDR[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_con256_ROM_AUTO_1R
   (DOADO,
    D,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    \ap_CS_fsm_reg[439] ,
    \ap_CS_fsm_reg[348] ,
    \ap_CS_fsm_reg[428] ,
    \ap_CS_fsm_reg[43] ,
    \ap_CS_fsm_reg[272] ,
    ap_clk,
    con256_ce0,
    ADDRARDADDR,
    Q,
    \x_21_reg_1070_reg[7] ,
    \reg_308_reg[7] ,
    \x_6_reg_1229_reg[7] ,
    q0_reg_3,
    q0_reg_i_34_0);
  output [7:0]DOADO;
  output [7:0]D;
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output [7:0]q0_reg_2;
  output \ap_CS_fsm_reg[439] ;
  output [3:0]\ap_CS_fsm_reg[348] ;
  output \ap_CS_fsm_reg[428] ;
  output \ap_CS_fsm_reg[43] ;
  output [3:0]\ap_CS_fsm_reg[272] ;
  input ap_clk;
  input con256_ce0;
  input [6:0]ADDRARDADDR;
  input [7:0]Q;
  input [7:0]\x_21_reg_1070_reg[7] ;
  input [7:0]\reg_308_reg[7] ;
  input [7:0]\x_6_reg_1229_reg[7] ;
  input q0_reg_3;
  input [117:0]q0_reg_i_34_0;

  wire [6:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]Q;
  wire [3:0]\ap_CS_fsm_reg[272] ;
  wire [3:0]\ap_CS_fsm_reg[348] ;
  wire \ap_CS_fsm_reg[428] ;
  wire \ap_CS_fsm_reg[439] ;
  wire \ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire con256_ce0;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_i_24_n_0;
  wire q0_reg_i_25_n_0;
  wire q0_reg_i_33_n_0;
  wire [117:0]q0_reg_i_34_0;
  wire q0_reg_i_34_n_0;
  wire q0_reg_i_35_n_0;
  wire q0_reg_i_36_n_0;
  wire q0_reg_i_37_n_0;
  wire q0_reg_i_38_n_0;
  wire q0_reg_i_39_n_0;
  wire q0_reg_i_40_n_0;
  wire q0_reg_i_43_n_0;
  wire q0_reg_i_44_n_0;
  wire q0_reg_i_45_n_0;
  wire q0_reg_i_46_n_0;
  wire q0_reg_i_47_n_0;
  wire q0_reg_i_48_n_0;
  wire q0_reg_i_49_n_0;
  wire q0_reg_i_50_n_0;
  wire [7:0]\reg_308_reg[7] ;
  wire \rk_offset_read_reg_1121[3]_i_2_n_0 ;
  wire \rk_offset_read_reg_1121[3]_i_3_n_0 ;
  wire \rk_offset_read_reg_1121[3]_i_4_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_2_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_3_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_4_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_5_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_6_n_0 ;
  wire \rk_offset_read_reg_1121[5]_i_2_n_0 ;
  wire \rk_offset_read_reg_1121[5]_i_3_n_0 ;
  wire \rk_offset_read_reg_1121[6]_i_2_n_0 ;
  wire \rk_offset_read_reg_1121[6]_i_3_n_0 ;
  wire \rk_offset_read_reg_962[3]_i_2_n_0 ;
  wire \rk_offset_read_reg_962[3]_i_3_n_0 ;
  wire \rk_offset_read_reg_962[3]_i_4_n_0 ;
  wire \rk_offset_read_reg_962[4]_i_2_n_0 ;
  wire \rk_offset_read_reg_962[4]_i_3_n_0 ;
  wire \rk_offset_read_reg_962[4]_i_4_n_0 ;
  wire \rk_offset_read_reg_962[4]_i_5_n_0 ;
  wire \rk_offset_read_reg_962[5]_i_2_n_0 ;
  wire \rk_offset_read_reg_962[5]_i_3_n_0 ;
  wire \rk_offset_read_reg_962[6]_i_2_n_0 ;
  wire \rk_offset_read_reg_962[6]_i_3_n_0 ;
  wire [2:2]sel;
  wire [7:0]\x_21_reg_1070_reg[7] ;
  wire [7:0]\x_6_reg_1229_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_319/grp_ClefiaGfn8_1_fu_3071/con256_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h005A00E000200081003F004A000100ED00B500C00000006E007E009400210002),
    .INIT_01(256'h001600B8007800CD008F00D2005900A1002D007000B000F6001F00A50091009A),
    .INIT_02(256'h000500AE006E00DE00A300F4004F00B2000B005C009C00D0004700E900BD00BC),
    .INIT_03(256'h00D5007300B3000E0018005500920062000200D7001700D9005100FA003600B5),
    .INIT_04(256'h008B004800880050006E00E900A9003C00BE00A10061006500BC008200400009),
    .INIT_05(256'h002200D2001200F9005B00BA00330095004500A40064009E00B70074004500F2),
    .INIT_06(256'h00DC00AC006C000700A60046004D006B0011006900A900CA002D00DD008800A6),
    .INIT_07(256'h0037002B00EB00EC00A9009100CA0080006E0056009600B50053002300B700D9),
    .INIT_08(256'h00B300DE001E006800420098003F000400CF008D004D001400E40060006C0078),
    .INIT_09(256'h00F800EF002F00230020000E000E004F005900EF002F00820021004C000E00EE),
    .INIT_0A(256'h0080002F00EF005B00A000FF00CE003700A8006F00AF0073002000AF008E001F),
    .INIT_0B(256'h009E001F00DF004500C000C300FE00290094000F00CF004F00E000D700EE0023),
    .INIT_0C(256'h009900930053004200D800CC0072002E009B001700D7004000D000C900F6002C),
    .INIT_0D(256'h0098007000B00043001E00CF0091002F009800D100110043005C00CE0030002F),
    .INIT_0E(256'h0026001C00DC00FD00C700B300FD0091004C003800F80097008F006700D900FB),
    .INIT_0F(256'h00090087004700D200F100EC006600BE0013000E00CE00C800E300D900EF00A4),
    .INIT_10(256'h00BC007500B50067001400870094000B00D000DB001B000B0048005E003A0067),
    .INIT_11(256'h0045001100D1009E00DD007500F000F2008A002200E2005100BA00EB00C3003D),
    .INIT_12(256'h007B0048008800A0006F000900A900CC00F600900050002D00DE001200710041),
    .INIT_13(256'h001E00D2001200C5005B00C2003300A9003D00A4006400E600B700840045008A),
    .INIT_14(256'h00D300AC006C000800A60058004D0064000F006900A900D4002D00E1008800B8),
    .INIT_15(256'h003400EB002B00EF00290096000A0083006900D6001600B20053002C003700DE),
    .INIT_16(256'h00B3002E00EE006800A2009900CF000400CE006D00AD001500240063008C0079),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR[6:2],sel,ADDRARDADDR[1:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con256_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    q0_reg_i_10__1
       (.I0(q0_reg_3),
        .I1(q0_reg_i_24_n_0),
        .I2(q0_reg_i_25_n_0),
        .O(\ap_CS_fsm_reg[439] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_24
       (.I0(q0_reg_i_33_n_0),
        .I1(q0_reg_i_34_0[80]),
        .I2(q0_reg_i_34_0[75]),
        .I3(q0_reg_i_34_0[93]),
        .I4(q0_reg_i_34_0[86]),
        .I5(q0_reg_i_34_n_0),
        .O(q0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_25
       (.I0(q0_reg_i_35_n_0),
        .I1(q0_reg_i_34_0[32]),
        .I2(q0_reg_i_34_0[27]),
        .I3(q0_reg_i_34_0[45]),
        .I4(q0_reg_i_34_0[38]),
        .I5(q0_reg_i_36_n_0),
        .O(q0_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_27
       (.I0(q0_reg_i_37_n_0),
        .I1(q0_reg_i_34_0[5]),
        .I2(q0_reg_i_34_0[77]),
        .I3(q0_reg_i_34_0[48]),
        .I4(q0_reg_i_34_0[113]),
        .I5(q0_reg_i_38_n_0),
        .O(\ap_CS_fsm_reg[43] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_28
       (.I0(q0_reg_i_39_n_0),
        .I1(q0_reg_i_34_0[78]),
        .I2(q0_reg_i_34_0[102]),
        .I3(q0_reg_i_34_0[35]),
        .I4(q0_reg_i_34_0[96]),
        .I5(q0_reg_i_40_n_0),
        .O(\ap_CS_fsm_reg[428] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_33
       (.I0(q0_reg_i_34_0[68]),
        .I1(q0_reg_i_34_0[63]),
        .I2(q0_reg_i_34_0[57]),
        .I3(q0_reg_i_34_0[50]),
        .O(q0_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_34
       (.I0(q0_reg_i_43_n_0),
        .I1(q0_reg_i_34_0[116]),
        .I2(q0_reg_i_34_0[111]),
        .I3(q0_reg_i_34_0[105]),
        .I4(q0_reg_i_34_0[98]),
        .I5(q0_reg_i_44_n_0),
        .O(q0_reg_i_34_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_35
       (.I0(q0_reg_i_34_0[20]),
        .I1(q0_reg_i_34_0[15]),
        .I2(q0_reg_i_34_0[9]),
        .I3(q0_reg_i_34_0[2]),
        .O(q0_reg_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_36
       (.I0(q0_reg_i_34_0[26]),
        .I1(q0_reg_i_34_0[33]),
        .I2(q0_reg_i_34_0[39]),
        .I3(q0_reg_i_34_0[44]),
        .I4(q0_reg_i_45_n_0),
        .O(q0_reg_i_36_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_37
       (.I0(q0_reg_i_34_0[23]),
        .I1(q0_reg_i_34_0[41]),
        .I2(q0_reg_i_34_0[11]),
        .I3(q0_reg_i_34_0[83]),
        .O(q0_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_38
       (.I0(q0_reg_i_46_n_0),
        .I1(q0_reg_i_34_0[18]),
        .I2(q0_reg_i_34_0[29]),
        .I3(q0_reg_i_34_0[12]),
        .I4(q0_reg_i_34_0[59]),
        .I5(q0_reg_i_47_n_0),
        .O(q0_reg_i_38_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_39
       (.I0(q0_reg_i_34_0[47]),
        .I1(q0_reg_i_34_0[71]),
        .I2(q0_reg_i_34_0[1]),
        .I3(q0_reg_i_34_0[36]),
        .O(q0_reg_i_39_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_40
       (.I0(q0_reg_i_34_0[95]),
        .I1(q0_reg_i_34_0[72]),
        .I2(q0_reg_i_34_0[108]),
        .I3(q0_reg_i_34_0[107]),
        .I4(q0_reg_i_48_n_0),
        .O(q0_reg_i_40_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_43
       (.I0(q0_reg_i_34_0[104]),
        .I1(q0_reg_i_34_0[99]),
        .I2(q0_reg_i_34_0[110]),
        .I3(q0_reg_i_34_0[117]),
        .O(q0_reg_i_43_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_44
       (.I0(q0_reg_i_34_0[74]),
        .I1(q0_reg_i_34_0[81]),
        .I2(q0_reg_i_34_0[87]),
        .I3(q0_reg_i_34_0[92]),
        .I4(q0_reg_i_49_n_0),
        .O(q0_reg_i_44_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_45
       (.I0(q0_reg_i_34_0[8]),
        .I1(q0_reg_i_34_0[3]),
        .I2(q0_reg_i_34_0[21]),
        .I3(q0_reg_i_34_0[14]),
        .O(q0_reg_i_45_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_46
       (.I0(q0_reg_i_34_0[6]),
        .I1(q0_reg_i_34_0[30]),
        .I2(q0_reg_i_34_0[0]),
        .I3(q0_reg_i_34_0[42]),
        .O(q0_reg_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_47
       (.I0(q0_reg_i_34_0[60]),
        .I1(q0_reg_i_34_0[24]),
        .I2(q0_reg_i_34_0[101]),
        .I3(q0_reg_i_34_0[89]),
        .I4(q0_reg_i_50_n_0),
        .O(q0_reg_i_47_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_48
       (.I0(q0_reg_i_34_0[54]),
        .I1(q0_reg_i_34_0[90]),
        .I2(q0_reg_i_34_0[17]),
        .I3(q0_reg_i_34_0[53]),
        .O(q0_reg_i_48_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_49
       (.I0(q0_reg_i_34_0[56]),
        .I1(q0_reg_i_34_0[51]),
        .I2(q0_reg_i_34_0[69]),
        .I3(q0_reg_i_34_0[62]),
        .O(q0_reg_i_49_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_50
       (.I0(q0_reg_i_34_0[114]),
        .I1(q0_reg_i_34_0[65]),
        .I2(q0_reg_i_34_0[66]),
        .I3(q0_reg_i_34_0[84]),
        .O(q0_reg_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    q0_reg_i_7__1
       (.I0(\ap_CS_fsm_reg[439] ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1 
       (.I0(DOADO[0]),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1__0 
       (.I0(DOADO[0]),
        .I1(\reg_308_reg[7] [0]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1 
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1__0 
       (.I0(DOADO[1]),
        .I1(\reg_308_reg[7] [1]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1__0 
       (.I0(DOADO[2]),
        .I1(\reg_308_reg[7] [2]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1 
       (.I0(DOADO[3]),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1__0 
       (.I0(DOADO[3]),
        .I1(\reg_308_reg[7] [3]),
        .O(q0_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1 
       (.I0(DOADO[4]),
        .I1(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1__0 
       (.I0(DOADO[4]),
        .I1(\reg_308_reg[7] [4]),
        .O(q0_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1 
       (.I0(DOADO[5]),
        .I1(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1__0 
       (.I0(DOADO[5]),
        .I1(\reg_308_reg[7] [5]),
        .O(q0_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1 
       (.I0(DOADO[6]),
        .I1(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1__0 
       (.I0(DOADO[6]),
        .I1(\reg_308_reg[7] [6]),
        .O(q0_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2 
       (.I0(DOADO[7]),
        .I1(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2__0 
       (.I0(DOADO[7]),
        .I1(\reg_308_reg[7] [7]),
        .O(q0_reg_1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \rk_offset_read_reg_1121[3]_i_1 
       (.I0(\rk_offset_read_reg_1121[3]_i_2_n_0 ),
        .I1(\rk_offset_read_reg_1121[4]_i_3_n_0 ),
        .I2(q0_reg_i_34_0[109]),
        .I3(q0_reg_i_34_0[103]),
        .I4(\rk_offset_read_reg_1121[3]_i_3_n_0 ),
        .I5(q0_reg_i_34_0[115]),
        .O(\ap_CS_fsm_reg[348] [0]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT5 #(
    .INIT(32'h0000DFDD)) 
    \rk_offset_read_reg_1121[3]_i_2 
       (.I0(\rk_offset_read_reg_1121[3]_i_4_n_0 ),
        .I1(q0_reg_i_34_0[49]),
        .I2(q0_reg_i_34_0[43]),
        .I3(q0_reg_i_34_0[37]),
        .I4(q0_reg_i_34_0[55]),
        .O(\rk_offset_read_reg_1121[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF33FF0200000000)) 
    \rk_offset_read_reg_1121[3]_i_3 
       (.I0(q0_reg_i_34_0[67]),
        .I1(q0_reg_i_34_0[85]),
        .I2(q0_reg_i_34_0[73]),
        .I3(q0_reg_i_34_0[91]),
        .I4(q0_reg_i_34_0[79]),
        .I5(\rk_offset_read_reg_1121[4]_i_6_n_0 ),
        .O(\rk_offset_read_reg_1121[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    \rk_offset_read_reg_1121[3]_i_4 
       (.I0(q0_reg_i_34_0[31]),
        .I1(q0_reg_i_34_0[43]),
        .I2(q0_reg_i_34_0[25]),
        .I3(q0_reg_i_34_0[19]),
        .I4(q0_reg_i_34_0[13]),
        .I5(q0_reg_i_34_0[7]),
        .O(\rk_offset_read_reg_1121[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAEA)) 
    \rk_offset_read_reg_1121[4]_i_1 
       (.I0(\rk_offset_read_reg_1121[4]_i_2_n_0 ),
        .I1(\rk_offset_read_reg_1121[4]_i_3_n_0 ),
        .I2(\rk_offset_read_reg_1121[4]_i_4_n_0 ),
        .I3(q0_reg_i_34_0[55]),
        .I4(q0_reg_i_34_0[49]),
        .I5(q0_reg_i_34_0[115]),
        .O(\ap_CS_fsm_reg[348] [1]));
  LUT6 #(
    .INIT(64'hFEFFFEFEAAAAAAAA)) 
    \rk_offset_read_reg_1121[4]_i_2 
       (.I0(q0_reg_i_34_0[109]),
        .I1(q0_reg_i_34_0[85]),
        .I2(q0_reg_i_34_0[91]),
        .I3(\rk_offset_read_reg_1121[4]_i_5_n_0 ),
        .I4(\rk_offset_read_reg_1121[6]_i_3_n_0 ),
        .I5(\rk_offset_read_reg_1121[4]_i_6_n_0 ),
        .O(\rk_offset_read_reg_1121[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rk_offset_read_reg_1121[4]_i_3 
       (.I0(q0_reg_i_34_0[109]),
        .I1(q0_reg_i_34_0[97]),
        .I2(q0_reg_i_34_0[103]),
        .I3(q0_reg_i_34_0[67]),
        .I4(q0_reg_i_34_0[61]),
        .I5(\rk_offset_read_reg_1121[6]_i_3_n_0 ),
        .O(\rk_offset_read_reg_1121[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \rk_offset_read_reg_1121[4]_i_4 
       (.I0(q0_reg_i_34_0[19]),
        .I1(q0_reg_i_34_0[13]),
        .I2(q0_reg_i_34_0[31]),
        .I3(q0_reg_i_34_0[25]),
        .I4(q0_reg_i_34_0[37]),
        .I5(q0_reg_i_34_0[43]),
        .O(\rk_offset_read_reg_1121[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_1121[4]_i_5 
       (.I0(q0_reg_i_34_0[67]),
        .I1(q0_reg_i_34_0[61]),
        .O(\rk_offset_read_reg_1121[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rk_offset_read_reg_1121[4]_i_6 
       (.I0(q0_reg_i_34_0[103]),
        .I1(q0_reg_i_34_0[97]),
        .I2(q0_reg_i_34_0[109]),
        .O(\rk_offset_read_reg_1121[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888808AAAAAAAA)) 
    \rk_offset_read_reg_1121[5]_i_1 
       (.I0(\rk_offset_read_reg_1121[6]_i_2_n_0 ),
        .I1(\rk_offset_read_reg_1121[5]_i_2_n_0 ),
        .I2(\rk_offset_read_reg_1121[5]_i_3_n_0 ),
        .I3(q0_reg_i_34_0[31]),
        .I4(q0_reg_i_34_0[25]),
        .I5(\rk_offset_read_reg_1121[6]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[348] [2]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_1121[5]_i_2 
       (.I0(q0_reg_i_34_0[61]),
        .I1(q0_reg_i_34_0[67]),
        .I2(q0_reg_i_34_0[49]),
        .I3(q0_reg_i_34_0[55]),
        .O(\rk_offset_read_reg_1121[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_1121[5]_i_3 
       (.I0(q0_reg_i_34_0[43]),
        .I1(q0_reg_i_34_0[37]),
        .O(\rk_offset_read_reg_1121[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rk_offset_read_reg_1121[6]_i_1 
       (.I0(\rk_offset_read_reg_1121[6]_i_2_n_0 ),
        .I1(q0_reg_i_34_0[61]),
        .I2(q0_reg_i_34_0[67]),
        .I3(q0_reg_i_34_0[49]),
        .I4(q0_reg_i_34_0[55]),
        .I5(\rk_offset_read_reg_1121[6]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[348] [3]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_1121[6]_i_2 
       (.I0(q0_reg_i_34_0[109]),
        .I1(q0_reg_i_34_0[97]),
        .I2(q0_reg_i_34_0[103]),
        .I3(q0_reg_i_34_0[115]),
        .O(\rk_offset_read_reg_1121[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_1121[6]_i_3 
       (.I0(q0_reg_i_34_0[79]),
        .I1(q0_reg_i_34_0[91]),
        .I2(q0_reg_i_34_0[73]),
        .I3(q0_reg_i_34_0[85]),
        .O(\rk_offset_read_reg_1121[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    \rk_offset_read_reg_962[3]_i_1 
       (.I0(q0_reg_i_34_0[112]),
        .I1(q0_reg_i_34_0[106]),
        .I2(q0_reg_i_34_0[100]),
        .I3(q0_reg_i_34_0[94]),
        .I4(q0_reg_i_34_0[88]),
        .I5(\rk_offset_read_reg_962[3]_i_2_n_0 ),
        .O(\ap_CS_fsm_reg[272] [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    \rk_offset_read_reg_962[3]_i_2 
       (.I0(\rk_offset_read_reg_962[3]_i_3_n_0 ),
        .I1(q0_reg_i_34_0[58]),
        .I2(q0_reg_i_34_0[64]),
        .I3(q0_reg_i_34_0[70]),
        .I4(q0_reg_i_34_0[76]),
        .I5(q0_reg_i_34_0[82]),
        .O(\rk_offset_read_reg_962[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBBBBBABBBA)) 
    \rk_offset_read_reg_962[3]_i_3 
       (.I0(q0_reg_i_34_0[52]),
        .I1(q0_reg_i_34_0[46]),
        .I2(\rk_offset_read_reg_962[3]_i_4_n_0 ),
        .I3(q0_reg_i_34_0[40]),
        .I4(q0_reg_i_34_0[34]),
        .I5(q0_reg_i_34_0[28]),
        .O(\rk_offset_read_reg_962[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10111010)) 
    \rk_offset_read_reg_962[3]_i_4 
       (.I0(q0_reg_i_34_0[22]),
        .I1(q0_reg_i_34_0[34]),
        .I2(q0_reg_i_34_0[16]),
        .I3(q0_reg_i_34_0[10]),
        .I4(q0_reg_i_34_0[4]),
        .O(\rk_offset_read_reg_962[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFEF)) 
    \rk_offset_read_reg_962[4]_i_1 
       (.I0(q0_reg_i_34_0[106]),
        .I1(q0_reg_i_34_0[112]),
        .I2(\rk_offset_read_reg_962[4]_i_2_n_0 ),
        .I3(\rk_offset_read_reg_962[4]_i_3_n_0 ),
        .I4(q0_reg_i_34_0[100]),
        .I5(q0_reg_i_34_0[94]),
        .O(\ap_CS_fsm_reg[272] [1]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_962[4]_i_2 
       (.I0(q0_reg_i_34_0[88]),
        .I1(q0_reg_i_34_0[82]),
        .O(\rk_offset_read_reg_962[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111110010)) 
    \rk_offset_read_reg_962[4]_i_3 
       (.I0(q0_reg_i_34_0[70]),
        .I1(q0_reg_i_34_0[76]),
        .I2(\rk_offset_read_reg_962[4]_i_4_n_0 ),
        .I3(\rk_offset_read_reg_962[4]_i_5_n_0 ),
        .I4(q0_reg_i_34_0[64]),
        .I5(q0_reg_i_34_0[58]),
        .O(\rk_offset_read_reg_962[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_962[4]_i_4 
       (.I0(q0_reg_i_34_0[52]),
        .I1(q0_reg_i_34_0[46]),
        .O(\rk_offset_read_reg_962[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    \rk_offset_read_reg_962[4]_i_5 
       (.I0(q0_reg_i_34_0[34]),
        .I1(q0_reg_i_34_0[40]),
        .I2(q0_reg_i_34_0[16]),
        .I3(q0_reg_i_34_0[10]),
        .I4(q0_reg_i_34_0[28]),
        .I5(q0_reg_i_34_0[22]),
        .O(\rk_offset_read_reg_962[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888808AAAAAAAA)) 
    \rk_offset_read_reg_962[5]_i_1 
       (.I0(\rk_offset_read_reg_962[6]_i_2_n_0 ),
        .I1(\rk_offset_read_reg_962[5]_i_2_n_0 ),
        .I2(\rk_offset_read_reg_962[5]_i_3_n_0 ),
        .I3(q0_reg_i_34_0[40]),
        .I4(q0_reg_i_34_0[34]),
        .I5(\rk_offset_read_reg_962[6]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[272] [2]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_962[5]_i_2 
       (.I0(q0_reg_i_34_0[46]),
        .I1(q0_reg_i_34_0[52]),
        .I2(q0_reg_i_34_0[58]),
        .I3(q0_reg_i_34_0[64]),
        .O(\rk_offset_read_reg_962[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_962[5]_i_3 
       (.I0(q0_reg_i_34_0[28]),
        .I1(q0_reg_i_34_0[22]),
        .O(\rk_offset_read_reg_962[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \rk_offset_read_reg_962[6]_i_1 
       (.I0(\rk_offset_read_reg_962[6]_i_2_n_0 ),
        .I1(\rk_offset_read_reg_962[6]_i_3_n_0 ),
        .I2(q0_reg_i_34_0[46]),
        .I3(q0_reg_i_34_0[52]),
        .I4(q0_reg_i_34_0[58]),
        .I5(q0_reg_i_34_0[64]),
        .O(\ap_CS_fsm_reg[272] [3]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_962[6]_i_2 
       (.I0(q0_reg_i_34_0[94]),
        .I1(q0_reg_i_34_0[100]),
        .I2(q0_reg_i_34_0[106]),
        .I3(q0_reg_i_34_0[112]),
        .O(\rk_offset_read_reg_962[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_962[6]_i_3 
       (.I0(q0_reg_i_34_0[70]),
        .I1(q0_reg_i_34_0[76]),
        .I2(q0_reg_i_34_0[82]),
        .I3(q0_reg_i_34_0[88]),
        .O(\rk_offset_read_reg_962[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_21_reg_1070[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\x_21_reg_1070_reg[7] [0]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_21_reg_1070[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\x_21_reg_1070_reg[7] [1]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_21_reg_1070[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\x_21_reg_1070_reg[7] [2]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_21_reg_1070[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\x_21_reg_1070_reg[7] [3]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_21_reg_1070[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\x_21_reg_1070_reg[7] [4]),
        .O(q0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_21_reg_1070[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\x_21_reg_1070_reg[7] [5]),
        .O(q0_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_21_reg_1070[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\x_21_reg_1070_reg[7] [6]),
        .O(q0_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_21_reg_1070[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\x_21_reg_1070_reg[7] [7]),
        .O(q0_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_6_reg_1229[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\x_6_reg_1229_reg[7] [0]),
        .O(q0_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_6_reg_1229[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\x_6_reg_1229_reg[7] [1]),
        .O(q0_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_6_reg_1229[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\x_6_reg_1229_reg[7] [2]),
        .O(q0_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_6_reg_1229[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\x_6_reg_1229_reg[7] [3]),
        .O(q0_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_6_reg_1229[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\x_6_reg_1229_reg[7] [4]),
        .O(q0_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_6_reg_1229[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\x_6_reg_1229_reg[7] [5]),
        .O(q0_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_6_reg_1229[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\x_6_reg_1229_reg[7] [6]),
        .O(q0_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_6_reg_1229[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\x_6_reg_1229_reg[7] [7]),
        .O(q0_reg_2[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W
   (DOADO,
    DOBDO,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[22]_1 ,
    \ap_CS_fsm_reg[22]_2 ,
    ram_reg_0,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[191] ,
    grp_ClefiaKeySet256_fu_319_rk_d1,
    grp_ClefiaKeySet256_fu_319_rk_d0,
    grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1,
    \ap_CS_fsm_reg[252] ,
    \ap_CS_fsm_reg[58] ,
    \ap_CS_fsm_reg[59] ,
    \ap_CS_fsm_reg[57] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[252]_0 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[159] ,
    \ap_CS_fsm_reg[159]_0 ,
    \ap_CS_fsm_reg[253] ,
    \ap_CS_fsm_reg[253]_0 ,
    \ap_CS_fsm_reg[159]_1 ,
    ap_clk,
    lk_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    grp_ClefiaKeySet192_fu_331_rk_d0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    grp_ClefiaKeySet192_fu_331_rk_d1,
    grp_ClefiaKeySet128_fu_343_rk_d1,
    ram_reg_i_344_0,
    ram_reg_i_344_1,
    ram_reg_i_344_2,
    ram_reg_i_344_3,
    ram_reg_i_415_0,
    Q,
    ram_reg_i_1357_0,
    ram_reg_i_122__2_0,
    ram_reg_i_115__2_0,
    ram_reg_i_2183_0,
    ram_reg_i_326_0,
    ram_reg_i_118__2_0,
    ram_reg_i_326_1,
    ram_reg_5,
    ram_reg_i_1232_0,
    ram_reg_i_398_0,
    ram_reg_i_398_1,
    ram_reg_i_415_1,
    ram_reg_i_846_0,
    ram_reg_i_1147_0,
    ram_reg_i_401_0,
    ram_reg_i_547_0,
    ram_reg_i_1346_0,
    ram_reg_6,
    ram_reg_i_502_0,
    ram_reg_i_978_0,
    ram_reg_7,
    ram_reg_i_118__2_1,
    ram_reg_i_344_4,
    ram_reg_i_363_0,
    ram_reg_i_415_2,
    ram_reg_i_363_1,
    ram_reg_i_433_0,
    ram_reg_8,
    ram_reg_i_385_0,
    ram_reg_i_400_0,
    ram_reg_i_148__2_0,
    ram_reg_i_400_1,
    ram_reg_i_126__2_0,
    ram_reg_i_1047_0,
    ram_reg_i_385_1,
    ram_reg_i_433_1,
    ram_reg_9,
    ram_reg_i_131__1_0,
    ram_reg_i_131__1_1,
    ram_reg_i_131__1_2,
    ram_reg_i_131__1_3,
    ram_reg_i_453_0,
    ram_reg_i_453_1,
    ram_reg_i_453_2,
    ram_reg_i_453_3,
    ram_reg_i_122__2_1,
    ram_reg_i_106__2_0,
    ram_reg_i_415_3,
    ram_reg_i_415_4,
    ram_reg_i_501_0,
    ram_reg_i_569_0,
    ram_reg_i_473_0,
    ram_reg_i_509_0,
    ram_reg_i_473_1,
    ram_reg_i_473_2,
    ram_reg_i_2183_1,
    ram_reg_i_144__2_0,
    ram_reg_i_487_0,
    ram_reg_i_487_1,
    ram_reg_i_487_2,
    ram_reg_10,
    ram_reg_i_501_1,
    ram_reg_i_546_0,
    ram_reg_i_159__1_0,
    ram_reg_i_1236_0,
    ram_reg_i_1409_0,
    ram_reg_i_1409_1,
    ram_reg_11,
    ram_reg_i_569_1,
    ram_reg_i_569_2,
    ram_reg_i_385_2,
    ram_reg_i_1409_2,
    ram_reg_i_385_3,
    ram_reg_i_1185_0,
    ram_reg_12,
    ram_reg_i_148__2_1,
    ram_reg_i_527_0,
    ram_reg_i_527_1,
    ram_reg_i_546_1,
    ram_reg_i_546_2,
    ram_reg_13,
    ram_reg_i_327_0,
    ram_reg_i_543_0,
    ram_reg_i_1345_0,
    ram_reg_i_2184_0,
    ram_reg_i_1236_1,
    ram_reg_i_1355_0,
    ram_reg_i_509_1,
    ram_reg_i_1355_1,
    ram_reg_i_1309_0,
    ram_reg_i_1009_0,
    ram_reg_i_1049_0,
    ram_reg_i_978_1,
    ram_reg_i_896_0,
    ram_reg_i_896_1,
    ram_reg_i_848_0,
    ram_reg_i_848_1,
    ram_reg_i_546_3,
    ram_reg_i_546_4,
    ram_reg_i_546_5,
    ram_reg_i_327_1,
    ram_reg_i_433_2,
    ram_reg_i_400_2,
    ram_reg_i_1010_0,
    ram_reg_i_846_1,
    ram_reg_i_1090_0,
    ram_reg_i_327_2,
    ram_reg_i_1406_0,
    ram_reg_i_363_2,
    ram_reg_i_363_3,
    ram_reg_i_844_0,
    ram_reg_i_1052_0,
    ram_reg_i_844_1,
    ram_reg_i_434_0,
    ram_reg_i_131__1_4,
    ram_reg_i_401_1,
    ram_reg_i_329_0,
    ram_reg_i_891_0,
    ram_reg_i_1052_1,
    ram_reg_i_895_0,
    ram_reg_i_454_0,
    ram_reg_i_383_0,
    ram_reg_i_383_1,
    ram_reg_i_131__1_5,
    ram_reg_i_363_4,
    ram_reg_i_814_0,
    ram_reg_i_122__2_2,
    ram_reg_i_329_1,
    ram_reg_i_110__1_0,
    ram_reg_i_362_0,
    ram_reg_i_432_0,
    ram_reg_i_1149_0,
    ram_reg_i_529_0,
    ram_reg_i_2183_2,
    ram_reg_i_2183_3,
    ram_reg_i_2183_4,
    ram_reg_i_134__2_0,
    ram_reg_i_134__2_1,
    ram_reg_i_501_2,
    ram_reg_i_529_1,
    ram_reg_i_891_1,
    ram_reg_i_891_2,
    ram_reg_i_454_1,
    ram_reg_i_844_2,
    ram_reg_i_383_2,
    ram_reg_i_891_3,
    ram_reg_i_383_3,
    ram_reg_i_142_0,
    ram_reg_i_142_1,
    ram_reg_i_142_2,
    ram_reg_14,
    ram_reg_i_139__1_0,
    ram_reg_i_159__1_1,
    ram_reg_i_139__1_1,
    ram_reg_i_544_0,
    ram_reg_i_544_1,
    ram_reg_i_153_0,
    ram_reg_i_159__1_2,
    ram_reg_i_122__2_3,
    ram_reg_i_118__2_2,
    ram_reg_i_402_0,
    ram_reg_i_402_1,
    ram_reg_i_402_2,
    ram_reg_15,
    ram_reg_i_447_0,
    ram_reg_i_330_0,
    ram_reg_i_402_3,
    ram_reg_i_435_0,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_i_106__2_1,
    ram_reg_i_106__2_2,
    ram_reg_i_106__2_3,
    ram_reg_i_102__1_0,
    ram_reg_i_102__1_1,
    ram_reg_i_330_1,
    ram_reg_i_122__2_4,
    ram_reg_i_122__2_5,
    ram_reg_i_114__2_0,
    ram_reg_i_326_2,
    ram_reg_i_889_0,
    ram_reg_i_1083_0,
    ram_reg_i_414_0,
    ram_reg_i_106__2_4,
    ram_reg_i_106__2_5,
    ram_reg_i_102__1_2,
    ram_reg_i_383_4,
    ram_reg_i_1045_0,
    ram_reg_i_432_1,
    ram_reg_i_1006_0,
    ram_reg_i_326_3,
    ram_reg_i_326_4,
    ram_reg_i_1006_1,
    ram_reg_i_1006_2,
    ram_reg_i_1006_3,
    ram_reg_i_347_0,
    ram_reg_i_381_0,
    ram_reg_i_381_1,
    ram_reg_i_398_2,
    ram_reg_i_890_0,
    ram_reg_i_398_3,
    ram_reg_i_1084_0,
    ram_reg_i_1084_1,
    ram_reg_i_487_3,
    ram_reg_i_487_4,
    ram_reg_i_546_6,
    ram_reg_i_131__1_6,
    ram_reg_i_1408_0,
    ram_reg_i_1408_1,
    ram_reg_i_1408_2,
    ram_reg_i_529_2,
    ram_reg_i_529_3,
    ram_reg_i_529_4,
    ram_reg_i_895_1,
    ram_reg_i_529_5,
    ram_reg_i_501_3,
    ram_reg_i_501_4,
    ram_reg_i_1357_1,
    ram_reg_i_1357_2,
    ram_reg_i_1357_3,
    ram_reg_i_1357_4,
    ram_reg_i_473_3,
    ram_reg_i_529_6,
    ram_reg_i_1312_0,
    ram_reg_i_1145_0,
    ram_reg_i_1145_1,
    ram_reg_i_1234_0,
    ram_reg_i_2183_5,
    ram_reg_i_473_4,
    ram_reg_i_473_5,
    ram_reg_i_1233_0,
    ram_reg_i_1149_1,
    ram_reg_i_1184_0,
    ram_reg_i_1406_1,
    ram_reg_i_1357_5,
    ram_reg_i_106__2_6,
    ram_reg_i_399_0,
    ram_reg_i_399_1,
    ram_reg_i_326_5,
    ram_reg_i_500_0,
    ram_reg_i_512_0,
    ram_reg_i_383_5,
    ram_reg_i_895_2,
    ram_reg_i_383_6,
    ram_reg_i_401_2,
    ram_reg_i_401_3,
    ram_reg_i_401_4,
    ram_reg_i_845_0,
    ram_reg_i_845_1,
    ram_reg_i_845_2,
    ram_reg_i_845_3,
    ram_reg_i_845_4,
    ram_reg_i_1301_0,
    ram_reg_i_1301_1,
    ram_reg_i_130__2_0,
    ram_reg_i_110__1_1,
    ram_reg_i_110__1_2,
    ram_reg_i_330_2,
    ram_reg_i_330_3,
    ram_reg_i_513_0,
    ram_reg_i_330_4,
    ram_reg_i_400_3,
    ram_reg_i_400_4,
    ram_reg_i_400_5,
    ram_reg_i_1147_1,
    ram_reg_i_546_7,
    ram_reg_i_1409_3,
    ram_reg_i_814_1,
    ram_reg_i_512_1,
    ram_reg_i_512_2,
    ram_reg_i_1303_0,
    ram_reg_i_500_1,
    ram_reg_i_1303_1,
    ram_reg_i_500_2,
    ram_reg_i_1346_1,
    ram_reg_i_526_0,
    ram_reg_i_1303_2,
    ram_reg_i_1346_2,
    ram_reg_i_1346_3,
    ram_reg_i_138__2_0,
    ram_reg_i_547_1,
    ram_reg_i_134__2_2,
    ram_reg_i_470_0,
    ram_reg_i_470_1,
    ram_reg_i_470_2,
    ram_reg_i_1005_0,
    ram_reg_i_470_3,
    ram_reg_i_856_0,
    ram_reg_i_856_1,
    ram_reg_i_1043_0,
    ram_reg_i_484_0,
    ram_reg_i_1405_0,
    ram_reg_i_472_0,
    ram_reg_i_547_2,
    ram_reg_i_362_1,
    ram_reg_i_362_2,
    ram_reg_i_414_1,
    ram_reg_i_114__2_1,
    ram_reg_i_1228_0,
    ram_reg_i_526_1,
    ram_reg_i_526_2,
    ram_reg_i_526_3,
    ram_reg_i_526_4,
    ram_reg_i_526_5,
    ram_reg_i_513_1,
    ram_reg_i_488_0,
    ram_reg_i_417_0,
    ram_reg_i_364_0,
    ram_reg_i_346_0,
    ram_reg_i_484_1,
    ram_reg_i_1346_4,
    ram_reg_i_2188_0,
    ram_reg_i_486_0,
    ram_reg_i_1230_0,
    ram_reg_i_500_3,
    ram_reg_i_470_4,
    ram_reg_i_512_3,
    ram_reg_i_512_4,
    ram_reg_i_512_5);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[22]_1 ;
  output [1:0]\ap_CS_fsm_reg[22]_2 ;
  output [1:0]ram_reg_0;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[191] ;
  output [5:0]grp_ClefiaKeySet256_fu_319_rk_d1;
  output [2:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  output grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1;
  output \ap_CS_fsm_reg[252] ;
  output \ap_CS_fsm_reg[58] ;
  output \ap_CS_fsm_reg[59] ;
  output \ap_CS_fsm_reg[57] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[252]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[159] ;
  output \ap_CS_fsm_reg[159]_0 ;
  output \ap_CS_fsm_reg[253] ;
  output \ap_CS_fsm_reg[253]_0 ;
  output \ap_CS_fsm_reg[159]_1 ;
  input ap_clk;
  input lk_ce1;
  input [4:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [4:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [1:0]ram_reg_4;
  input [1:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  input [1:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  input ram_reg_i_344_0;
  input ram_reg_i_344_1;
  input ram_reg_i_344_2;
  input ram_reg_i_344_3;
  input ram_reg_i_415_0;
  input [320:0]Q;
  input ram_reg_i_1357_0;
  input ram_reg_i_122__2_0;
  input ram_reg_i_115__2_0;
  input ram_reg_i_2183_0;
  input ram_reg_i_326_0;
  input ram_reg_i_118__2_0;
  input ram_reg_i_326_1;
  input ram_reg_5;
  input ram_reg_i_1232_0;
  input ram_reg_i_398_0;
  input ram_reg_i_398_1;
  input ram_reg_i_415_1;
  input ram_reg_i_846_0;
  input ram_reg_i_1147_0;
  input ram_reg_i_401_0;
  input ram_reg_i_547_0;
  input ram_reg_i_1346_0;
  input ram_reg_6;
  input ram_reg_i_502_0;
  input ram_reg_i_978_0;
  input ram_reg_7;
  input ram_reg_i_118__2_1;
  input ram_reg_i_344_4;
  input ram_reg_i_363_0;
  input ram_reg_i_415_2;
  input ram_reg_i_363_1;
  input ram_reg_i_433_0;
  input ram_reg_8;
  input ram_reg_i_385_0;
  input ram_reg_i_400_0;
  input ram_reg_i_148__2_0;
  input ram_reg_i_400_1;
  input ram_reg_i_126__2_0;
  input ram_reg_i_1047_0;
  input ram_reg_i_385_1;
  input ram_reg_i_433_1;
  input ram_reg_9;
  input ram_reg_i_131__1_0;
  input ram_reg_i_131__1_1;
  input ram_reg_i_131__1_2;
  input ram_reg_i_131__1_3;
  input ram_reg_i_453_0;
  input [0:0]ram_reg_i_453_1;
  input ram_reg_i_453_2;
  input ram_reg_i_453_3;
  input ram_reg_i_122__2_1;
  input ram_reg_i_106__2_0;
  input ram_reg_i_415_3;
  input ram_reg_i_415_4;
  input ram_reg_i_501_0;
  input ram_reg_i_569_0;
  input ram_reg_i_473_0;
  input ram_reg_i_509_0;
  input ram_reg_i_473_1;
  input ram_reg_i_473_2;
  input ram_reg_i_2183_1;
  input ram_reg_i_144__2_0;
  input ram_reg_i_487_0;
  input ram_reg_i_487_1;
  input ram_reg_i_487_2;
  input ram_reg_10;
  input ram_reg_i_501_1;
  input ram_reg_i_546_0;
  input ram_reg_i_159__1_0;
  input ram_reg_i_1236_0;
  input ram_reg_i_1409_0;
  input ram_reg_i_1409_1;
  input ram_reg_11;
  input ram_reg_i_569_1;
  input ram_reg_i_569_2;
  input ram_reg_i_385_2;
  input ram_reg_i_1409_2;
  input ram_reg_i_385_3;
  input ram_reg_i_1185_0;
  input ram_reg_12;
  input ram_reg_i_148__2_1;
  input ram_reg_i_527_0;
  input ram_reg_i_527_1;
  input ram_reg_i_546_1;
  input ram_reg_i_546_2;
  input ram_reg_13;
  input ram_reg_i_327_0;
  input ram_reg_i_543_0;
  input ram_reg_i_1345_0;
  input ram_reg_i_2184_0;
  input ram_reg_i_1236_1;
  input ram_reg_i_1355_0;
  input ram_reg_i_509_1;
  input ram_reg_i_1355_1;
  input ram_reg_i_1309_0;
  input ram_reg_i_1009_0;
  input ram_reg_i_1049_0;
  input ram_reg_i_978_1;
  input ram_reg_i_896_0;
  input ram_reg_i_896_1;
  input ram_reg_i_848_0;
  input ram_reg_i_848_1;
  input ram_reg_i_546_3;
  input ram_reg_i_546_4;
  input ram_reg_i_546_5;
  input ram_reg_i_327_1;
  input ram_reg_i_433_2;
  input ram_reg_i_400_2;
  input ram_reg_i_1010_0;
  input ram_reg_i_846_1;
  input ram_reg_i_1090_0;
  input ram_reg_i_327_2;
  input ram_reg_i_1406_0;
  input ram_reg_i_363_2;
  input ram_reg_i_363_3;
  input ram_reg_i_844_0;
  input ram_reg_i_1052_0;
  input ram_reg_i_844_1;
  input ram_reg_i_434_0;
  input ram_reg_i_131__1_4;
  input ram_reg_i_401_1;
  input ram_reg_i_329_0;
  input ram_reg_i_891_0;
  input ram_reg_i_1052_1;
  input ram_reg_i_895_0;
  input ram_reg_i_454_0;
  input ram_reg_i_383_0;
  input ram_reg_i_383_1;
  input ram_reg_i_131__1_5;
  input ram_reg_i_363_4;
  input ram_reg_i_814_0;
  input ram_reg_i_122__2_2;
  input ram_reg_i_329_1;
  input ram_reg_i_110__1_0;
  input ram_reg_i_362_0;
  input ram_reg_i_432_0;
  input ram_reg_i_1149_0;
  input ram_reg_i_529_0;
  input ram_reg_i_2183_2;
  input ram_reg_i_2183_3;
  input ram_reg_i_2183_4;
  input ram_reg_i_134__2_0;
  input ram_reg_i_134__2_1;
  input ram_reg_i_501_2;
  input ram_reg_i_529_1;
  input ram_reg_i_891_1;
  input ram_reg_i_891_2;
  input ram_reg_i_454_1;
  input ram_reg_i_844_2;
  input ram_reg_i_383_2;
  input ram_reg_i_891_3;
  input ram_reg_i_383_3;
  input ram_reg_i_142_0;
  input ram_reg_i_142_1;
  input ram_reg_i_142_2;
  input ram_reg_14;
  input ram_reg_i_139__1_0;
  input ram_reg_i_159__1_1;
  input ram_reg_i_139__1_1;
  input ram_reg_i_544_0;
  input ram_reg_i_544_1;
  input ram_reg_i_153_0;
  input ram_reg_i_159__1_2;
  input ram_reg_i_122__2_3;
  input ram_reg_i_118__2_2;
  input ram_reg_i_402_0;
  input ram_reg_i_402_1;
  input ram_reg_i_402_2;
  input ram_reg_15;
  input ram_reg_i_447_0;
  input ram_reg_i_330_0;
  input ram_reg_i_402_3;
  input ram_reg_i_435_0;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_i_106__2_1;
  input ram_reg_i_106__2_2;
  input ram_reg_i_106__2_3;
  input ram_reg_i_102__1_0;
  input ram_reg_i_102__1_1;
  input ram_reg_i_330_1;
  input ram_reg_i_122__2_4;
  input ram_reg_i_122__2_5;
  input ram_reg_i_114__2_0;
  input ram_reg_i_326_2;
  input ram_reg_i_889_0;
  input ram_reg_i_1083_0;
  input ram_reg_i_414_0;
  input ram_reg_i_106__2_4;
  input ram_reg_i_106__2_5;
  input ram_reg_i_102__1_2;
  input ram_reg_i_383_4;
  input ram_reg_i_1045_0;
  input ram_reg_i_432_1;
  input ram_reg_i_1006_0;
  input ram_reg_i_326_3;
  input ram_reg_i_326_4;
  input ram_reg_i_1006_1;
  input ram_reg_i_1006_2;
  input ram_reg_i_1006_3;
  input ram_reg_i_347_0;
  input ram_reg_i_381_0;
  input ram_reg_i_381_1;
  input ram_reg_i_398_2;
  input ram_reg_i_890_0;
  input ram_reg_i_398_3;
  input ram_reg_i_1084_0;
  input ram_reg_i_1084_1;
  input ram_reg_i_487_3;
  input ram_reg_i_487_4;
  input ram_reg_i_546_6;
  input ram_reg_i_131__1_6;
  input ram_reg_i_1408_0;
  input ram_reg_i_1408_1;
  input ram_reg_i_1408_2;
  input ram_reg_i_529_2;
  input ram_reg_i_529_3;
  input ram_reg_i_529_4;
  input ram_reg_i_895_1;
  input ram_reg_i_529_5;
  input ram_reg_i_501_3;
  input ram_reg_i_501_4;
  input ram_reg_i_1357_1;
  input ram_reg_i_1357_2;
  input ram_reg_i_1357_3;
  input ram_reg_i_1357_4;
  input ram_reg_i_473_3;
  input ram_reg_i_529_6;
  input ram_reg_i_1312_0;
  input ram_reg_i_1145_0;
  input ram_reg_i_1145_1;
  input ram_reg_i_1234_0;
  input ram_reg_i_2183_5;
  input ram_reg_i_473_4;
  input ram_reg_i_473_5;
  input ram_reg_i_1233_0;
  input ram_reg_i_1149_1;
  input ram_reg_i_1184_0;
  input ram_reg_i_1406_1;
  input ram_reg_i_1357_5;
  input ram_reg_i_106__2_6;
  input ram_reg_i_399_0;
  input ram_reg_i_399_1;
  input ram_reg_i_326_5;
  input ram_reg_i_500_0;
  input ram_reg_i_512_0;
  input ram_reg_i_383_5;
  input ram_reg_i_895_2;
  input ram_reg_i_383_6;
  input ram_reg_i_401_2;
  input ram_reg_i_401_3;
  input ram_reg_i_401_4;
  input ram_reg_i_845_0;
  input ram_reg_i_845_1;
  input ram_reg_i_845_2;
  input ram_reg_i_845_3;
  input ram_reg_i_845_4;
  input ram_reg_i_1301_0;
  input ram_reg_i_1301_1;
  input ram_reg_i_130__2_0;
  input ram_reg_i_110__1_1;
  input ram_reg_i_110__1_2;
  input ram_reg_i_330_2;
  input ram_reg_i_330_3;
  input ram_reg_i_513_0;
  input ram_reg_i_330_4;
  input ram_reg_i_400_3;
  input ram_reg_i_400_4;
  input ram_reg_i_400_5;
  input ram_reg_i_1147_1;
  input ram_reg_i_546_7;
  input ram_reg_i_1409_3;
  input ram_reg_i_814_1;
  input ram_reg_i_512_1;
  input ram_reg_i_512_2;
  input ram_reg_i_1303_0;
  input ram_reg_i_500_1;
  input ram_reg_i_1303_1;
  input ram_reg_i_500_2;
  input ram_reg_i_1346_1;
  input ram_reg_i_526_0;
  input ram_reg_i_1303_2;
  input ram_reg_i_1346_2;
  input ram_reg_i_1346_3;
  input ram_reg_i_138__2_0;
  input ram_reg_i_547_1;
  input ram_reg_i_134__2_2;
  input ram_reg_i_470_0;
  input ram_reg_i_470_1;
  input ram_reg_i_470_2;
  input ram_reg_i_1005_0;
  input ram_reg_i_470_3;
  input ram_reg_i_856_0;
  input ram_reg_i_856_1;
  input ram_reg_i_1043_0;
  input ram_reg_i_484_0;
  input ram_reg_i_1405_0;
  input ram_reg_i_472_0;
  input ram_reg_i_547_2;
  input ram_reg_i_362_1;
  input ram_reg_i_362_2;
  input ram_reg_i_414_1;
  input ram_reg_i_114__2_1;
  input ram_reg_i_1228_0;
  input ram_reg_i_526_1;
  input ram_reg_i_526_2;
  input ram_reg_i_526_3;
  input ram_reg_i_526_4;
  input ram_reg_i_526_5;
  input ram_reg_i_513_1;
  input ram_reg_i_488_0;
  input ram_reg_i_417_0;
  input ram_reg_i_364_0;
  input ram_reg_i_346_0;
  input ram_reg_i_484_1;
  input ram_reg_i_1346_4;
  input ram_reg_i_2188_0;
  input ram_reg_i_486_0;
  input ram_reg_i_1230_0;
  input ram_reg_i_500_3;
  input ram_reg_i_470_4;
  input ram_reg_i_512_3;
  input ram_reg_i_512_4;
  input ram_reg_i_512_5;

  wire [4:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [320:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[159] ;
  wire \ap_CS_fsm_reg[159]_0 ;
  wire \ap_CS_fsm_reg[159]_1 ;
  wire \ap_CS_fsm_reg[191] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[22]_1 ;
  wire [1:0]\ap_CS_fsm_reg[22]_2 ;
  wire \ap_CS_fsm_reg[252] ;
  wire \ap_CS_fsm_reg[252]_0 ;
  wire \ap_CS_fsm_reg[253] ;
  wire \ap_CS_fsm_reg[253]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[57] ;
  wire \ap_CS_fsm_reg[58] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1;
  wire [1:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  wire [4:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  wire [1:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  wire [2:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  wire [5:0]grp_ClefiaKeySet256_fu_319_rk_d1;
  wire lk_ce1;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [1:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_1005_0;
  wire ram_reg_i_1005_n_0;
  wire ram_reg_i_1006_0;
  wire ram_reg_i_1006_1;
  wire ram_reg_i_1006_2;
  wire ram_reg_i_1006_3;
  wire ram_reg_i_1006_n_0;
  wire ram_reg_i_1007_n_0;
  wire ram_reg_i_1008_n_0;
  wire ram_reg_i_1009_0;
  wire ram_reg_i_1009_n_0;
  wire ram_reg_i_100__1_n_0;
  wire ram_reg_i_1010_0;
  wire ram_reg_i_1010_n_0;
  wire ram_reg_i_1012_n_0;
  wire ram_reg_i_1014_n_0;
  wire ram_reg_i_1015_n_0;
  wire ram_reg_i_1018_n_0;
  wire ram_reg_i_101__1_n_0;
  wire ram_reg_i_102__1_0;
  wire ram_reg_i_102__1_1;
  wire ram_reg_i_102__1_2;
  wire ram_reg_i_102__2_n_0;
  wire ram_reg_i_103__1_n_0;
  wire ram_reg_i_1043_0;
  wire ram_reg_i_1043_n_0;
  wire ram_reg_i_1044_n_0;
  wire ram_reg_i_1045_0;
  wire ram_reg_i_1045_n_0;
  wire ram_reg_i_1046_n_0;
  wire ram_reg_i_1047_0;
  wire ram_reg_i_1047_n_0;
  wire ram_reg_i_1049_0;
  wire ram_reg_i_1049_n_0;
  wire ram_reg_i_1051_n_0;
  wire ram_reg_i_1052_0;
  wire ram_reg_i_1052_1;
  wire ram_reg_i_1052_n_0;
  wire ram_reg_i_1053_n_0;
  wire ram_reg_i_1054_n_0;
  wire ram_reg_i_1056_n_0;
  wire ram_reg_i_1057_n_0;
  wire ram_reg_i_106__2_0;
  wire ram_reg_i_106__2_1;
  wire ram_reg_i_106__2_2;
  wire ram_reg_i_106__2_3;
  wire ram_reg_i_106__2_4;
  wire ram_reg_i_106__2_5;
  wire ram_reg_i_106__2_6;
  wire ram_reg_i_107__1_n_0;
  wire ram_reg_i_1081_n_0;
  wire ram_reg_i_1083_0;
  wire ram_reg_i_1083_n_0;
  wire ram_reg_i_1084_0;
  wire ram_reg_i_1084_1;
  wire ram_reg_i_1084_n_0;
  wire ram_reg_i_1086_n_0;
  wire ram_reg_i_108__1_n_0;
  wire ram_reg_i_1090_0;
  wire ram_reg_i_1090_n_0;
  wire ram_reg_i_1091_n_0;
  wire ram_reg_i_1095_n_0;
  wire ram_reg_i_109__1_n_0;
  wire ram_reg_i_1101_n_0;
  wire ram_reg_i_110__1_0;
  wire ram_reg_i_110__1_1;
  wire ram_reg_i_110__1_2;
  wire ram_reg_i_110__2_n_0;
  wire ram_reg_i_1138_n_0;
  wire ram_reg_i_1141_n_0;
  wire ram_reg_i_1144_n_0;
  wire ram_reg_i_1145_0;
  wire ram_reg_i_1145_1;
  wire ram_reg_i_1145_n_0;
  wire ram_reg_i_1146_n_0;
  wire ram_reg_i_1147_0;
  wire ram_reg_i_1147_1;
  wire ram_reg_i_1147_n_0;
  wire ram_reg_i_1149_0;
  wire ram_reg_i_1149_1;
  wire ram_reg_i_1149_n_0;
  wire ram_reg_i_114__2_0;
  wire ram_reg_i_114__2_1;
  wire ram_reg_i_114__2_n_0;
  wire ram_reg_i_1153_n_0;
  wire ram_reg_i_115__2_0;
  wire ram_reg_i_115__2_n_0;
  wire ram_reg_i_1176_n_0;
  wire ram_reg_i_1177_n_0;
  wire ram_reg_i_1179_n_0;
  wire ram_reg_i_1181_n_0;
  wire ram_reg_i_1184_0;
  wire ram_reg_i_1184_n_0;
  wire ram_reg_i_1185_0;
  wire ram_reg_i_1185_n_0;
  wire ram_reg_i_1186_n_0;
  wire ram_reg_i_1187_n_0;
  wire ram_reg_i_118__2_0;
  wire ram_reg_i_118__2_1;
  wire ram_reg_i_118__2_2;
  wire ram_reg_i_1228_0;
  wire ram_reg_i_1228_n_0;
  wire ram_reg_i_1229_n_0;
  wire ram_reg_i_122__2_0;
  wire ram_reg_i_122__2_1;
  wire ram_reg_i_122__2_2;
  wire ram_reg_i_122__2_3;
  wire ram_reg_i_122__2_4;
  wire ram_reg_i_122__2_5;
  wire ram_reg_i_1230_0;
  wire ram_reg_i_1230_n_0;
  wire ram_reg_i_1231_n_0;
  wire ram_reg_i_1232_0;
  wire ram_reg_i_1232_n_0;
  wire ram_reg_i_1233_0;
  wire ram_reg_i_1233_n_0;
  wire ram_reg_i_1234_0;
  wire ram_reg_i_1234_n_0;
  wire ram_reg_i_1235_n_0;
  wire ram_reg_i_1236_0;
  wire ram_reg_i_1236_1;
  wire ram_reg_i_1236_n_0;
  wire ram_reg_i_1237_n_0;
  wire ram_reg_i_1239_n_0;
  wire ram_reg_i_1260_n_0;
  wire ram_reg_i_1261_n_0;
  wire ram_reg_i_1263_n_0;
  wire ram_reg_i_1267_n_0;
  wire ram_reg_i_1268_n_0;
  wire ram_reg_i_1269_n_0;
  wire ram_reg_i_126__2_0;
  wire ram_reg_i_1270_n_0;
  wire ram_reg_i_1271_n_0;
  wire ram_reg_i_1272_n_0;
  wire ram_reg_i_1301_0;
  wire ram_reg_i_1301_1;
  wire ram_reg_i_1301_n_0;
  wire ram_reg_i_1302_n_0;
  wire ram_reg_i_1303_0;
  wire ram_reg_i_1303_1;
  wire ram_reg_i_1303_2;
  wire ram_reg_i_1303_n_0;
  wire ram_reg_i_1304_n_0;
  wire ram_reg_i_1305_n_0;
  wire ram_reg_i_1309_0;
  wire ram_reg_i_1309_n_0;
  wire ram_reg_i_130__2_0;
  wire ram_reg_i_130__2_n_0;
  wire ram_reg_i_1312_0;
  wire ram_reg_i_1312_n_0;
  wire ram_reg_i_1313_n_0;
  wire ram_reg_i_1314_n_0;
  wire ram_reg_i_131__1_0;
  wire ram_reg_i_131__1_1;
  wire ram_reg_i_131__1_2;
  wire ram_reg_i_131__1_3;
  wire ram_reg_i_131__1_4;
  wire ram_reg_i_131__1_5;
  wire ram_reg_i_131__1_6;
  wire ram_reg_i_131__1_n_0;
  wire ram_reg_i_1345_0;
  wire ram_reg_i_1345_n_0;
  wire ram_reg_i_1346_0;
  wire ram_reg_i_1346_1;
  wire ram_reg_i_1346_2;
  wire ram_reg_i_1346_3;
  wire ram_reg_i_1346_4;
  wire ram_reg_i_1346_n_0;
  wire ram_reg_i_1347_n_0;
  wire ram_reg_i_134__2_0;
  wire ram_reg_i_134__2_1;
  wire ram_reg_i_134__2_2;
  wire ram_reg_i_134__2_n_0;
  wire ram_reg_i_1354_n_0;
  wire ram_reg_i_1355_0;
  wire ram_reg_i_1355_1;
  wire ram_reg_i_1355_n_0;
  wire ram_reg_i_1356_n_0;
  wire ram_reg_i_1357_0;
  wire ram_reg_i_1357_1;
  wire ram_reg_i_1357_2;
  wire ram_reg_i_1357_3;
  wire ram_reg_i_1357_4;
  wire ram_reg_i_1357_5;
  wire ram_reg_i_1357_n_0;
  wire ram_reg_i_1358_n_0;
  wire ram_reg_i_1359_n_0;
  wire ram_reg_i_135__1_n_0;
  wire ram_reg_i_1360_n_0;
  wire ram_reg_i_1361_n_0;
  wire ram_reg_i_1362_n_0;
  wire ram_reg_i_1363_n_0;
  wire ram_reg_i_138__2_0;
  wire ram_reg_i_138__2_n_0;
  wire ram_reg_i_139__1_0;
  wire ram_reg_i_139__1_1;
  wire ram_reg_i_139__1_n_0;
  wire ram_reg_i_1401_n_0;
  wire ram_reg_i_1402_n_0;
  wire ram_reg_i_1403_n_0;
  wire ram_reg_i_1404_n_0;
  wire ram_reg_i_1405_0;
  wire ram_reg_i_1405_n_0;
  wire ram_reg_i_1406_0;
  wire ram_reg_i_1406_1;
  wire ram_reg_i_1406_n_0;
  wire ram_reg_i_1407_n_0;
  wire ram_reg_i_1408_0;
  wire ram_reg_i_1408_1;
  wire ram_reg_i_1408_2;
  wire ram_reg_i_1408_n_0;
  wire ram_reg_i_1409_0;
  wire ram_reg_i_1409_1;
  wire ram_reg_i_1409_2;
  wire ram_reg_i_1409_3;
  wire ram_reg_i_1409_n_0;
  wire ram_reg_i_142_0;
  wire ram_reg_i_142_1;
  wire ram_reg_i_142_2;
  wire ram_reg_i_144__2_0;
  wire ram_reg_i_148__2_0;
  wire ram_reg_i_148__2_1;
  wire ram_reg_i_153_0;
  wire ram_reg_i_154__1_n_0;
  wire ram_reg_i_155__1_n_0;
  wire ram_reg_i_156__1_n_0;
  wire ram_reg_i_159__1_0;
  wire ram_reg_i_159__1_1;
  wire ram_reg_i_159__1_2;
  wire ram_reg_i_159__2_n_0;
  wire ram_reg_i_1605_n_0;
  wire ram_reg_i_1606_n_0;
  wire ram_reg_i_1609_n_0;
  wire ram_reg_i_160__1_n_0;
  wire ram_reg_i_161__1_n_0;
  wire ram_reg_i_162__1_n_0;
  wire ram_reg_i_163__1_n_0;
  wire ram_reg_i_1640_n_0;
  wire ram_reg_i_1641_n_0;
  wire ram_reg_i_1642_n_0;
  wire ram_reg_i_1643_n_0;
  wire ram_reg_i_1644_n_0;
  wire ram_reg_i_1645_n_0;
  wire ram_reg_i_1646_n_0;
  wire ram_reg_i_1648_n_0;
  wire ram_reg_i_164__2_n_0;
  wire ram_reg_i_1655_n_0;
  wire ram_reg_i_165__2_n_0;
  wire ram_reg_i_166__1_n_0;
  wire ram_reg_i_167__1_n_0;
  wire ram_reg_i_168__1_n_0;
  wire ram_reg_i_1691_n_0;
  wire ram_reg_i_1694_n_0;
  wire ram_reg_i_1695_n_0;
  wire ram_reg_i_169__1_n_0;
  wire ram_reg_i_1703_n_0;
  wire ram_reg_i_1706_n_0;
  wire ram_reg_i_1707_n_0;
  wire ram_reg_i_170__1_n_0;
  wire ram_reg_i_171__1_n_0;
  wire ram_reg_i_172__1_n_0;
  wire ram_reg_i_173__1_n_0;
  wire ram_reg_i_1746_n_0;
  wire ram_reg_i_176__0_n_0;
  wire ram_reg_i_1774_n_0;
  wire ram_reg_i_177__0_n_0;
  wire ram_reg_i_1784_n_0;
  wire ram_reg_i_1786_n_0;
  wire ram_reg_i_179__0_n_0;
  wire ram_reg_i_180__0_n_0;
  wire ram_reg_i_1815_n_0;
  wire ram_reg_i_1816_n_0;
  wire ram_reg_i_1818_n_0;
  wire ram_reg_i_1819_n_0;
  wire ram_reg_i_181__0_n_0;
  wire ram_reg_i_1820_n_0;
  wire ram_reg_i_1821_n_0;
  wire ram_reg_i_1823_n_0;
  wire ram_reg_i_1825_n_0;
  wire ram_reg_i_1826_n_0;
  wire ram_reg_i_182__0_n_0;
  wire ram_reg_i_183__0_n_0;
  wire ram_reg_i_1849_n_0;
  wire ram_reg_i_184__0_n_0;
  wire ram_reg_i_1850_n_0;
  wire ram_reg_i_1851_n_0;
  wire ram_reg_i_1852_n_0;
  wire ram_reg_i_1853_n_0;
  wire ram_reg_i_1856_n_0;
  wire ram_reg_i_1860_n_0;
  wire ram_reg_i_1861_n_0;
  wire ram_reg_i_187__0_n_0;
  wire ram_reg_i_1885_n_0;
  wire ram_reg_i_1886_n_0;
  wire ram_reg_i_1887_n_0;
  wire ram_reg_i_188__0_n_0;
  wire ram_reg_i_1891_n_0;
  wire ram_reg_i_1892_n_0;
  wire ram_reg_i_1893_n_0;
  wire ram_reg_i_1895_n_0;
  wire ram_reg_i_189__0_n_0;
  wire ram_reg_i_190__0_n_0;
  wire ram_reg_i_1934_n_0;
  wire ram_reg_i_1940_n_0;
  wire ram_reg_i_1944_n_0;
  wire ram_reg_i_197__0_n_0;
  wire ram_reg_i_198__0_n_0;
  wire ram_reg_i_1992_n_0;
  wire ram_reg_i_1994_n_0;
  wire ram_reg_i_1995_n_0;
  wire ram_reg_i_1996_n_0;
  wire ram_reg_i_199__0_n_0;
  wire ram_reg_i_200__0_n_0;
  wire ram_reg_i_201__0_n_0;
  wire ram_reg_i_202__0_n_0;
  wire ram_reg_i_203__0_n_0;
  wire ram_reg_i_204__0_n_0;
  wire ram_reg_i_2053_n_0;
  wire ram_reg_i_2055_n_0;
  wire ram_reg_i_2056_n_0;
  wire ram_reg_i_2058_n_0;
  wire ram_reg_i_205__0_n_0;
  wire ram_reg_i_2060_n_0;
  wire ram_reg_i_2062_n_0;
  wire ram_reg_i_2066_n_0;
  wire ram_reg_i_2067_n_0;
  wire ram_reg_i_2068_n_0;
  wire ram_reg_i_206__0_n_0;
  wire ram_reg_i_207__0_n_0;
  wire ram_reg_i_2087_n_0;
  wire ram_reg_i_208__0_n_0;
  wire ram_reg_i_2092_n_0;
  wire ram_reg_i_2093_n_0;
  wire ram_reg_i_209__0_n_0;
  wire ram_reg_i_210__0_n_0;
  wire ram_reg_i_2119_n_0;
  wire ram_reg_i_211__0_n_0;
  wire ram_reg_i_2123_n_0;
  wire ram_reg_i_2124_n_0;
  wire ram_reg_i_212__0_n_0;
  wire ram_reg_i_2132_n_0;
  wire ram_reg_i_2134_n_0;
  wire ram_reg_i_2135_n_0;
  wire ram_reg_i_2138_n_0;
  wire ram_reg_i_213__0_n_0;
  wire ram_reg_i_214__1_n_0;
  wire ram_reg_i_215__0_n_0;
  wire ram_reg_i_216__0_n_0;
  wire ram_reg_i_217__0_n_0;
  wire ram_reg_i_2183_0;
  wire ram_reg_i_2183_1;
  wire ram_reg_i_2183_2;
  wire ram_reg_i_2183_3;
  wire ram_reg_i_2183_4;
  wire ram_reg_i_2183_5;
  wire ram_reg_i_2183_n_0;
  wire ram_reg_i_2184_0;
  wire ram_reg_i_2184_n_0;
  wire ram_reg_i_2185_n_0;
  wire ram_reg_i_2186_n_0;
  wire ram_reg_i_2187_n_0;
  wire ram_reg_i_2188_0;
  wire ram_reg_i_2188_n_0;
  wire ram_reg_i_218__0_n_0;
  wire ram_reg_i_2203_n_0;
  wire ram_reg_i_2204_n_0;
  wire ram_reg_i_2205_n_0;
  wire ram_reg_i_2207_n_0;
  wire ram_reg_i_2208_n_0;
  wire ram_reg_i_2209_n_0;
  wire ram_reg_i_220__0_n_0;
  wire ram_reg_i_2210_n_0;
  wire ram_reg_i_2211_n_0;
  wire ram_reg_i_2212_n_0;
  wire ram_reg_i_2213_n_0;
  wire ram_reg_i_2215_n_0;
  wire ram_reg_i_2217_n_0;
  wire ram_reg_i_221__0_n_0;
  wire ram_reg_i_222__0_n_0;
  wire ram_reg_i_2236_n_0;
  wire ram_reg_i_2237_n_0;
  wire ram_reg_i_2238_n_0;
  wire ram_reg_i_2239_n_0;
  wire ram_reg_i_223__0_n_0;
  wire ram_reg_i_2240_n_0;
  wire ram_reg_i_2241_n_0;
  wire ram_reg_i_2242_n_0;
  wire ram_reg_i_2244_n_0;
  wire ram_reg_i_2245_n_0;
  wire ram_reg_i_2246_n_0;
  wire ram_reg_i_2247_n_0;
  wire ram_reg_i_2249_n_0;
  wire ram_reg_i_224__0_n_0;
  wire ram_reg_i_2251_n_0;
  wire ram_reg_i_225__1_n_0;
  wire ram_reg_i_226__0_n_0;
  wire ram_reg_i_228__0_n_0;
  wire ram_reg_i_229__0_n_0;
  wire ram_reg_i_230__1_n_0;
  wire ram_reg_i_231__0_n_0;
  wire ram_reg_i_232__0_n_0;
  wire ram_reg_i_233__0_n_0;
  wire ram_reg_i_234__0_n_0;
  wire ram_reg_i_235__0_n_0;
  wire ram_reg_i_236__0_n_0;
  wire ram_reg_i_237__0_n_0;
  wire ram_reg_i_2521_n_0;
  wire ram_reg_i_2522_n_0;
  wire ram_reg_i_2523_n_0;
  wire ram_reg_i_2524_n_0;
  wire ram_reg_i_2525_n_0;
  wire ram_reg_i_2526_n_0;
  wire ram_reg_i_2527_n_0;
  wire ram_reg_i_2529_n_0;
  wire ram_reg_i_2533_n_0;
  wire ram_reg_i_326_0;
  wire ram_reg_i_326_1;
  wire ram_reg_i_326_2;
  wire ram_reg_i_326_3;
  wire ram_reg_i_326_4;
  wire ram_reg_i_326_5;
  wire ram_reg_i_326_n_0;
  wire ram_reg_i_327_0;
  wire ram_reg_i_327_1;
  wire ram_reg_i_327_2;
  wire ram_reg_i_327_n_0;
  wire ram_reg_i_329_0;
  wire ram_reg_i_329_1;
  wire ram_reg_i_329_n_0;
  wire ram_reg_i_330_0;
  wire ram_reg_i_330_1;
  wire ram_reg_i_330_2;
  wire ram_reg_i_330_3;
  wire ram_reg_i_330_4;
  wire ram_reg_i_330_n_0;
  wire ram_reg_i_344_0;
  wire ram_reg_i_344_1;
  wire ram_reg_i_344_2;
  wire ram_reg_i_344_3;
  wire ram_reg_i_344_4;
  wire ram_reg_i_344_n_0;
  wire ram_reg_i_346_0;
  wire ram_reg_i_346_n_0;
  wire ram_reg_i_347_0;
  wire ram_reg_i_347_n_0;
  wire ram_reg_i_348_n_0;
  wire ram_reg_i_362_0;
  wire ram_reg_i_362_1;
  wire ram_reg_i_362_2;
  wire ram_reg_i_362_n_0;
  wire ram_reg_i_363_0;
  wire ram_reg_i_363_1;
  wire ram_reg_i_363_2;
  wire ram_reg_i_363_3;
  wire ram_reg_i_363_4;
  wire ram_reg_i_363_n_0;
  wire ram_reg_i_364_0;
  wire ram_reg_i_364_n_0;
  wire ram_reg_i_366_n_0;
  wire ram_reg_i_381_0;
  wire ram_reg_i_381_1;
  wire ram_reg_i_381_n_0;
  wire ram_reg_i_382_n_0;
  wire ram_reg_i_383_0;
  wire ram_reg_i_383_1;
  wire ram_reg_i_383_2;
  wire ram_reg_i_383_3;
  wire ram_reg_i_383_4;
  wire ram_reg_i_383_5;
  wire ram_reg_i_383_6;
  wire ram_reg_i_383_n_0;
  wire ram_reg_i_384_n_0;
  wire ram_reg_i_385_0;
  wire ram_reg_i_385_1;
  wire ram_reg_i_385_2;
  wire ram_reg_i_385_3;
  wire ram_reg_i_385_n_0;
  wire ram_reg_i_386_n_0;
  wire ram_reg_i_398_0;
  wire ram_reg_i_398_1;
  wire ram_reg_i_398_2;
  wire ram_reg_i_398_3;
  wire ram_reg_i_398_n_0;
  wire ram_reg_i_399_0;
  wire ram_reg_i_399_1;
  wire ram_reg_i_399_n_0;
  wire ram_reg_i_400_0;
  wire ram_reg_i_400_1;
  wire ram_reg_i_400_2;
  wire ram_reg_i_400_3;
  wire ram_reg_i_400_4;
  wire ram_reg_i_400_5;
  wire ram_reg_i_400_n_0;
  wire ram_reg_i_401_0;
  wire ram_reg_i_401_1;
  wire ram_reg_i_401_2;
  wire ram_reg_i_401_3;
  wire ram_reg_i_401_4;
  wire ram_reg_i_401_n_0;
  wire ram_reg_i_402_0;
  wire ram_reg_i_402_1;
  wire ram_reg_i_402_2;
  wire ram_reg_i_402_3;
  wire ram_reg_i_402_n_0;
  wire ram_reg_i_414_0;
  wire ram_reg_i_414_1;
  wire ram_reg_i_414_n_0;
  wire ram_reg_i_415_0;
  wire ram_reg_i_415_1;
  wire ram_reg_i_415_2;
  wire ram_reg_i_415_3;
  wire ram_reg_i_415_4;
  wire ram_reg_i_415_n_0;
  wire ram_reg_i_416_n_0;
  wire ram_reg_i_417_0;
  wire ram_reg_i_417_n_0;
  wire ram_reg_i_418_n_0;
  wire ram_reg_i_432_0;
  wire ram_reg_i_432_1;
  wire ram_reg_i_432_n_0;
  wire ram_reg_i_433_0;
  wire ram_reg_i_433_1;
  wire ram_reg_i_433_2;
  wire ram_reg_i_433_n_0;
  wire ram_reg_i_434_0;
  wire ram_reg_i_434_n_0;
  wire ram_reg_i_435_0;
  wire ram_reg_i_435_n_0;
  wire ram_reg_i_447_0;
  wire ram_reg_i_447_n_0;
  wire ram_reg_i_448_n_0;
  wire ram_reg_i_449_n_0;
  wire ram_reg_i_451_n_0;
  wire ram_reg_i_452_n_0;
  wire ram_reg_i_453_0;
  wire [0:0]ram_reg_i_453_1;
  wire ram_reg_i_453_2;
  wire ram_reg_i_453_3;
  wire ram_reg_i_453_n_0;
  wire ram_reg_i_454_0;
  wire ram_reg_i_454_1;
  wire ram_reg_i_454_n_0;
  wire ram_reg_i_455_n_0;
  wire ram_reg_i_457_n_0;
  wire ram_reg_i_470_0;
  wire ram_reg_i_470_1;
  wire ram_reg_i_470_2;
  wire ram_reg_i_470_3;
  wire ram_reg_i_470_4;
  wire ram_reg_i_470_n_0;
  wire ram_reg_i_472_0;
  wire ram_reg_i_472_n_0;
  wire ram_reg_i_473_0;
  wire ram_reg_i_473_1;
  wire ram_reg_i_473_2;
  wire ram_reg_i_473_3;
  wire ram_reg_i_473_4;
  wire ram_reg_i_473_5;
  wire ram_reg_i_473_n_0;
  wire ram_reg_i_474_n_0;
  wire ram_reg_i_475_n_0;
  wire ram_reg_i_484_0;
  wire ram_reg_i_484_1;
  wire ram_reg_i_484_n_0;
  wire ram_reg_i_485_n_0;
  wire ram_reg_i_486_0;
  wire ram_reg_i_486_n_0;
  wire ram_reg_i_487_0;
  wire ram_reg_i_487_1;
  wire ram_reg_i_487_2;
  wire ram_reg_i_487_3;
  wire ram_reg_i_487_4;
  wire ram_reg_i_487_n_0;
  wire ram_reg_i_488_0;
  wire ram_reg_i_488_n_0;
  wire ram_reg_i_500_0;
  wire ram_reg_i_500_1;
  wire ram_reg_i_500_2;
  wire ram_reg_i_500_3;
  wire ram_reg_i_500_n_0;
  wire ram_reg_i_501_0;
  wire ram_reg_i_501_1;
  wire ram_reg_i_501_2;
  wire ram_reg_i_501_3;
  wire ram_reg_i_501_4;
  wire ram_reg_i_501_n_0;
  wire ram_reg_i_502_0;
  wire ram_reg_i_502_n_0;
  wire ram_reg_i_509_0;
  wire ram_reg_i_509_1;
  wire ram_reg_i_509_n_0;
  wire ram_reg_i_510_n_0;
  wire ram_reg_i_512_0;
  wire ram_reg_i_512_1;
  wire ram_reg_i_512_2;
  wire ram_reg_i_512_3;
  wire ram_reg_i_512_4;
  wire ram_reg_i_512_5;
  wire ram_reg_i_512_n_0;
  wire ram_reg_i_513_0;
  wire ram_reg_i_513_1;
  wire ram_reg_i_513_n_0;
  wire ram_reg_i_525_n_0;
  wire ram_reg_i_526_0;
  wire ram_reg_i_526_1;
  wire ram_reg_i_526_2;
  wire ram_reg_i_526_3;
  wire ram_reg_i_526_4;
  wire ram_reg_i_526_5;
  wire ram_reg_i_526_n_0;
  wire ram_reg_i_527_0;
  wire ram_reg_i_527_1;
  wire ram_reg_i_527_n_0;
  wire ram_reg_i_529_0;
  wire ram_reg_i_529_1;
  wire ram_reg_i_529_2;
  wire ram_reg_i_529_3;
  wire ram_reg_i_529_4;
  wire ram_reg_i_529_5;
  wire ram_reg_i_529_6;
  wire ram_reg_i_529_n_0;
  wire ram_reg_i_543_0;
  wire ram_reg_i_543_n_0;
  wire ram_reg_i_544_0;
  wire ram_reg_i_544_1;
  wire ram_reg_i_544_n_0;
  wire ram_reg_i_546_0;
  wire ram_reg_i_546_1;
  wire ram_reg_i_546_2;
  wire ram_reg_i_546_3;
  wire ram_reg_i_546_4;
  wire ram_reg_i_546_5;
  wire ram_reg_i_546_6;
  wire ram_reg_i_546_7;
  wire ram_reg_i_546_n_0;
  wire ram_reg_i_547_0;
  wire ram_reg_i_547_1;
  wire ram_reg_i_547_2;
  wire ram_reg_i_547_n_0;
  wire ram_reg_i_548_n_0;
  wire ram_reg_i_568_n_0;
  wire ram_reg_i_569_0;
  wire ram_reg_i_569_1;
  wire ram_reg_i_569_2;
  wire ram_reg_i_569_n_0;
  wire ram_reg_i_570_n_0;
  wire ram_reg_i_572_n_0;
  wire ram_reg_i_77__2_n_0;
  wire ram_reg_i_801_n_0;
  wire ram_reg_i_802_n_0;
  wire ram_reg_i_803_n_0;
  wire ram_reg_i_804_n_0;
  wire ram_reg_i_805_n_0;
  wire ram_reg_i_806_n_0;
  wire ram_reg_i_807_n_0;
  wire ram_reg_i_809_n_0;
  wire ram_reg_i_80__2_n_0;
  wire ram_reg_i_810_n_0;
  wire ram_reg_i_814_0;
  wire ram_reg_i_814_1;
  wire ram_reg_i_814_n_0;
  wire ram_reg_i_815_n_0;
  wire ram_reg_i_816_n_0;
  wire ram_reg_i_819_n_0;
  wire ram_reg_i_81__1_n_0;
  wire ram_reg_i_82__1_n_0;
  wire ram_reg_i_83__2_n_0;
  wire ram_reg_i_844_0;
  wire ram_reg_i_844_1;
  wire ram_reg_i_844_2;
  wire ram_reg_i_844_n_0;
  wire ram_reg_i_845_0;
  wire ram_reg_i_845_1;
  wire ram_reg_i_845_2;
  wire ram_reg_i_845_3;
  wire ram_reg_i_845_4;
  wire ram_reg_i_845_n_0;
  wire ram_reg_i_846_0;
  wire ram_reg_i_846_1;
  wire ram_reg_i_846_n_0;
  wire ram_reg_i_848_0;
  wire ram_reg_i_848_1;
  wire ram_reg_i_848_n_0;
  wire ram_reg_i_849_n_0;
  wire ram_reg_i_84__2_n_0;
  wire ram_reg_i_852_n_0;
  wire ram_reg_i_855_n_0;
  wire ram_reg_i_856_0;
  wire ram_reg_i_856_1;
  wire ram_reg_i_856_n_0;
  wire ram_reg_i_888_n_0;
  wire ram_reg_i_889_0;
  wire ram_reg_i_889_n_0;
  wire ram_reg_i_88__1_n_0;
  wire ram_reg_i_890_0;
  wire ram_reg_i_890_n_0;
  wire ram_reg_i_891_0;
  wire ram_reg_i_891_1;
  wire ram_reg_i_891_2;
  wire ram_reg_i_891_3;
  wire ram_reg_i_891_n_0;
  wire ram_reg_i_892_n_0;
  wire ram_reg_i_895_0;
  wire ram_reg_i_895_1;
  wire ram_reg_i_895_2;
  wire ram_reg_i_895_n_0;
  wire ram_reg_i_896_0;
  wire ram_reg_i_896_1;
  wire ram_reg_i_896_n_0;
  wire ram_reg_i_897_n_0;
  wire ram_reg_i_898_n_0;
  wire ram_reg_i_929_n_0;
  wire ram_reg_i_930_n_0;
  wire ram_reg_i_931_n_0;
  wire ram_reg_i_932_n_0;
  wire ram_reg_i_935_n_0;
  wire ram_reg_i_937_n_0;
  wire ram_reg_i_938_n_0;
  wire ram_reg_i_93__1_n_0;
  wire ram_reg_i_940_n_0;
  wire ram_reg_i_941_n_0;
  wire ram_reg_i_942_n_0;
  wire ram_reg_i_944_n_0;
  wire ram_reg_i_94__2_n_0;
  wire ram_reg_i_970_n_0;
  wire ram_reg_i_971_n_0;
  wire ram_reg_i_973_n_0;
  wire ram_reg_i_975_n_0;
  wire ram_reg_i_976_n_0;
  wire ram_reg_i_977_n_0;
  wire ram_reg_i_978_0;
  wire ram_reg_i_978_1;
  wire ram_reg_i_978_n_0;
  wire ram_reg_i_979_n_0;
  wire ram_reg_i_980_n_0;
  wire ram_reg_i_981_n_0;
  wire ram_reg_i_982_n_0;
  wire ram_reg_i_983_n_0;
  wire ram_reg_i_985_n_0;
  wire ram_reg_i_98__1_n_0;
  wire ram_reg_i_99__0_n_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \lk_addr_reg_579[4]_i_2 
       (.I0(Q[255]),
        .I1(Q[155]),
        .I2(Q[80]),
        .I3(Q[280]),
        .I4(Q[180]),
        .I5(Q[55]),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_319/lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR[3],ADDRARDADDR[3],ADDRBWRADDR[2:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lk_ce1),
        .ENBWREN(lk_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT6 #(
    .INIT(64'h000000002828282A)) 
    ram_reg_i_1005
       (.I0(ram_reg_i_1815_n_0),
        .I1(DOADO[2]),
        .I2(Q[199]),
        .I3(Q[198]),
        .I4(Q[197]),
        .I5(ram_reg_i_102__1_2),
        .O(ram_reg_i_1005_n_0));
  LUT6 #(
    .INIT(64'h0000000055FFFD55)) 
    ram_reg_i_1006
       (.I0(ram_reg_i_1816_n_0),
        .I1(Q[175]),
        .I2(Q[174]),
        .I3(DOADO[2]),
        .I4(Q[176]),
        .I5(ram_reg_i_414_0),
        .O(ram_reg_i_1006_n_0));
  LUT6 #(
    .INIT(64'hFF0000FFF4F4F8F8)) 
    ram_reg_i_1007
       (.I0(Q[226]),
        .I1(ram_reg_i_414_1),
        .I2(ram_reg_i_1818_n_0),
        .I3(Q[249]),
        .I4(DOADO[2]),
        .I5(ram_reg_i_326_2),
        .O(ram_reg_i_1007_n_0));
  LUT6 #(
    .INIT(64'hFF00FF5400FF0054)) 
    ram_reg_i_1008
       (.I0(ram_reg_i_1819_n_0),
        .I1(ram_reg_i_1820_n_0),
        .I2(ram_reg_i_1821_n_0),
        .I3(Q[103]),
        .I4(ram_reg_i_401_1),
        .I5(DOADO[2]),
        .O(ram_reg_i_1008_n_0));
  LUT5 #(
    .INIT(32'h08880808)) 
    ram_reg_i_1009
       (.I0(ram_reg_i_415_3),
        .I1(ram_reg_i_415_0),
        .I2(ram_reg_i_1823_n_0),
        .I3(ram_reg_i_415_4),
        .I4(ram_reg_i_415_2),
        .O(ram_reg_i_1009_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_100__1
       (.I0(Q[248]),
        .I1(Q[273]),
        .I2(Q[173]),
        .I3(Q[73]),
        .I4(Q[148]),
        .I5(ram_reg_i_181__0_n_0),
        .O(ram_reg_i_100__1_n_0));
  LUT6 #(
    .INIT(64'h4540454045405555)) 
    ram_reg_i_1010
       (.I0(ram_reg_i_415_0),
        .I1(ram_reg_i_415_1),
        .I2(DOADO[2]),
        .I3(Q[50]),
        .I4(ram_reg_i_1825_n_0),
        .I5(ram_reg_i_1826_n_0),
        .O(ram_reg_i_1010_n_0));
  LUT5 #(
    .INIT(32'h00FF4A4A)) 
    ram_reg_i_1012
       (.I0(Q[128]),
        .I1(Q[127]),
        .I2(DOADO[2]),
        .I3(DOBDO[2]),
        .I4(Q[129]),
        .O(ram_reg_i_1012_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFAFFFB)) 
    ram_reg_i_1014
       (.I0(ram_reg_13),
        .I1(ram_reg_i_401_2),
        .I2(Q[125]),
        .I3(Q[126]),
        .I4(Q[124]),
        .I5(DOADO[2]),
        .O(ram_reg_i_1014_n_0));
  LUT6 #(
    .INIT(64'h0000010001010101)) 
    ram_reg_i_1015
       (.I0(Q[300]),
        .I1(Q[301]),
        .I2(Q[299]),
        .I3(Q[279]),
        .I4(DOBDO[2]),
        .I5(ram_reg_i_417_0),
        .O(ram_reg_i_1015_n_0));
  LUT6 #(
    .INIT(64'h0100000001010101)) 
    ram_reg_i_1018
       (.I0(Q[300]),
        .I1(Q[301]),
        .I2(Q[299]),
        .I3(Q[279]),
        .I4(DOBDO[2]),
        .I5(ram_reg_i_364_0),
        .O(ram_reg_i_1018_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_101__1
       (.I0(Q[53]),
        .I1(Q[52]),
        .I2(Q[49]),
        .I3(Q[48]),
        .I4(Q[50]),
        .I5(Q[51]),
        .O(ram_reg_i_101__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8A8A88)) 
    ram_reg_i_102__1
       (.I0(ram_reg_5),
        .I1(ram_reg_i_326_n_0),
        .I2(ram_reg_i_327_n_0),
        .I3(ram_reg_13),
        .I4(ram_reg_i_329_n_0),
        .I5(ram_reg_i_330_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d1[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAA80888888)) 
    ram_reg_i_102__2
       (.I0(ram_reg_i_182__0_n_0),
        .I1(ram_reg_i_179__0_n_0),
        .I2(ram_reg_i_156__1_n_0),
        .I3(Q[7]),
        .I4(ram_reg_i_155__1_n_0),
        .I5(ram_reg_i_183__0_n_0),
        .O(ram_reg_i_102__2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_103__1
       (.I0(ram_reg_i_184__0_n_0),
        .I1(Q[46]),
        .I2(Q[49]),
        .I3(Q[47]),
        .I4(Q[48]),
        .O(ram_reg_i_103__1_n_0));
  LUT6 #(
    .INIT(64'h0FF00FF00FF00BFB)) 
    ram_reg_i_1043
       (.I0(ram_reg_i_1849_n_0),
        .I1(ram_reg_i_1850_n_0),
        .I2(Q[222]),
        .I3(DOADO[1]),
        .I4(Q[200]),
        .I5(Q[203]),
        .O(ram_reg_i_1043_n_0));
  LUT6 #(
    .INIT(64'hAEEAFFFFFFFFFFFF)) 
    ram_reg_i_1044
       (.I0(ram_reg_9),
        .I1(ram_reg_i_432_0),
        .I2(DOADO[1]),
        .I3(Q[176]),
        .I4(ram_reg_i_1045_0),
        .I5(ram_reg_i_432_1),
        .O(ram_reg_i_1044_n_0));
  LUT6 #(
    .INIT(64'h0000000074477747)) 
    ram_reg_i_1045
       (.I0(DOBDO[1]),
        .I1(Q[229]),
        .I2(Q[228]),
        .I3(DOADO[1]),
        .I4(Q[227]),
        .I5(ram_reg_i_1851_n_0),
        .O(ram_reg_i_1045_n_0));
  LUT5 #(
    .INIT(32'hFFAAAAFE)) 
    ram_reg_i_1046
       (.I0(ram_reg_i_433_0),
        .I1(Q[49]),
        .I2(Q[48]),
        .I3(Q[50]),
        .I4(DOADO[1]),
        .O(ram_reg_i_1046_n_0));
  LUT6 #(
    .INIT(64'h00000000A200A2AA)) 
    ram_reg_i_1047
       (.I0(ram_reg_i_1852_n_0),
        .I1(Q[29]),
        .I2(DOBDO[1]),
        .I3(ram_reg_i_433_2),
        .I4(DOADO[1]),
        .I5(ram_reg_i_400_2),
        .O(ram_reg_i_1047_n_0));
  LUT5 #(
    .INIT(32'hEFEEEFEF)) 
    ram_reg_i_1049
       (.I0(ram_reg_i_1047_0),
        .I1(ram_reg_i_385_1),
        .I2(ram_reg_i_1853_n_0),
        .I3(ram_reg_i_433_1),
        .I4(ram_reg_i_415_2),
        .O(ram_reg_i_1049_n_0));
  LUT5 #(
    .INIT(32'h8B88B8B8)) 
    ram_reg_i_1051
       (.I0(DOBDO[1]),
        .I1(Q[129]),
        .I2(Q[128]),
        .I3(Q[127]),
        .I4(DOADO[1]),
        .O(ram_reg_i_1051_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAA02AA)) 
    ram_reg_i_1052
       (.I0(ram_reg_i_1856_n_0),
        .I1(ram_reg_i_814_0),
        .I2(ram_reg_i_1052_1),
        .I3(DOADO[1]),
        .I4(ram_reg_i_434_0),
        .I5(ram_reg_i_118__2_1),
        .O(ram_reg_i_1052_n_0));
  LUT6 #(
    .INIT(64'h5555AA5C5555AA5F)) 
    ram_reg_i_1053
       (.I0(DOADO[1]),
        .I1(ram_reg_i_1860_n_0),
        .I2(Q[101]),
        .I3(Q[102]),
        .I4(Q[103]),
        .I5(ram_reg_i_1861_n_0),
        .O(ram_reg_i_1053_n_0));
  LUT6 #(
    .INIT(64'h000000000000001E)) 
    ram_reg_i_1054
       (.I0(Q[125]),
        .I1(Q[126]),
        .I2(DOADO[1]),
        .I3(Q[127]),
        .I4(Q[128]),
        .I5(Q[129]),
        .O(ram_reg_i_1054_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0BF00BF)) 
    ram_reg_i_1056
       (.I0(ram_reg_i_402_3),
        .I1(ram_reg_i_330_0),
        .I2(ram_reg_i_435_0),
        .I3(DOADO[1]),
        .I4(Q[298]),
        .I5(ram_reg_7),
        .O(ram_reg_i_1056_n_0));
  LUT6 #(
    .INIT(64'hBBEBBBEEAAAAAAAA)) 
    ram_reg_i_1057
       (.I0(ram_reg_5),
        .I1(DOADO[1]),
        .I2(Q[276]),
        .I3(Q[277]),
        .I4(Q[275]),
        .I5(ram_reg_7),
        .O(ram_reg_i_1057_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1F110000)) 
    ram_reg_i_106__2
       (.I0(ram_reg_i_344_n_0),
        .I1(ram_reg_8),
        .I2(ram_reg_i_346_n_0),
        .I3(ram_reg_i_347_n_0),
        .I4(ram_reg_5),
        .I5(ram_reg_i_348_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d1[4]));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    ram_reg_i_107__1
       (.I0(ram_reg_i_176__0_n_0),
        .I1(ram_reg_i_177__0_n_0),
        .I2(ram_reg_i_187__0_n_0),
        .I3(ram_reg_i_188__0_n_0),
        .I4(ram_reg_i_181__0_n_0),
        .I5(ram_reg_i_189__0_n_0),
        .O(ram_reg_i_107__1_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEEFEFFFEFE)) 
    ram_reg_i_1081
       (.I0(ram_reg_i_447_0),
        .I1(Q[297]),
        .I2(Q[279]),
        .I3(DOADO[0]),
        .I4(Q[278]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_1081_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    ram_reg_i_1083
       (.I0(ram_reg_i_1885_n_0),
        .I1(Q[172]),
        .I2(Q[173]),
        .I3(Q[152]),
        .I4(Q[148]),
        .I5(ram_reg_i_1006_1),
        .O(ram_reg_i_1083_n_0));
  LUT6 #(
    .INIT(64'h0000000022DC23DD)) 
    ram_reg_i_1084
       (.I0(Q[198]),
        .I1(Q[199]),
        .I2(Q[197]),
        .I3(DOADO[0]),
        .I4(ram_reg_i_1886_n_0),
        .I5(ram_reg_i_1887_n_0),
        .O(ram_reg_i_1084_n_0));
  LUT6 #(
    .INIT(64'h111F000FFFFF000F)) 
    ram_reg_i_1086
       (.I0(ram_reg_i_453_0),
        .I1(ram_reg_i_453_1),
        .I2(DOADO[0]),
        .I3(ram_reg_i_453_2),
        .I4(ram_reg_i_415_2),
        .I5(ram_reg_i_453_3),
        .O(ram_reg_i_1086_n_0));
  LUT6 #(
    .INIT(64'hDDDDDCDCDCDFDCDC)) 
    ram_reg_i_108__1
       (.I0(ram_reg_i_190__0_n_0),
        .I1(ram_reg_i_88__1_n_0),
        .I2(ram_reg_i_154__1_n_0),
        .I3(Q[7]),
        .I4(ram_reg_i_155__1_n_0),
        .I5(ram_reg_i_156__1_n_0),
        .O(ram_reg_i_108__1_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF4F)) 
    ram_reg_i_1090
       (.I0(Q[50]),
        .I1(Q[49]),
        .I2(DOADO[0]),
        .I3(ram_reg_i_1891_n_0),
        .I4(ram_reg_i_1892_n_0),
        .I5(ram_reg_i_415_0),
        .O(ram_reg_i_1090_n_0));
  LUT5 #(
    .INIT(32'hEFAAEAAA)) 
    ram_reg_i_1091
       (.I0(DOADO[0]),
        .I1(Q[100]),
        .I2(ram_reg_i_891_2),
        .I3(ram_reg_i_454_0),
        .I4(ram_reg_i_1893_n_0),
        .O(ram_reg_i_1091_n_0));
  LUT6 #(
    .INIT(64'hBFBFBFBFBBBBBFBB)) 
    ram_reg_i_1095
       (.I0(ram_reg_i_454_1),
        .I1(DOADO[0]),
        .I2(Q[100]),
        .I3(Q[79]),
        .I4(DOBDO[0]),
        .I5(Q[97]),
        .O(ram_reg_i_1095_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEEFE)) 
    ram_reg_i_109__1
       (.I0(Q[51]),
        .I1(Q[53]),
        .I2(Q[47]),
        .I3(Q[48]),
        .I4(Q[49]),
        .I5(Q[50]),
        .O(ram_reg_i_109__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF90909080)) 
    ram_reg_i_1101
       (.I0(Q[226]),
        .I1(DOADO[0]),
        .I2(ram_reg_i_1045_0),
        .I3(Q[225]),
        .I4(Q[224]),
        .I5(ram_reg_i_1895_n_0),
        .O(ram_reg_i_1101_n_0));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFFFFFD0)) 
    ram_reg_i_110__1
       (.I0(ram_reg_i_362_n_0),
        .I1(ram_reg_i_363_n_0),
        .I2(ram_reg_5),
        .I3(ram_reg_i_364_n_0),
        .I4(ram_reg_7),
        .I5(ram_reg_i_366_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d1[3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_110__2
       (.I0(Q[246]),
        .I1(Q[171]),
        .I2(Q[271]),
        .I3(Q[71]),
        .I4(Q[146]),
        .I5(ram_reg_i_103__1_n_0),
        .O(ram_reg_i_110__2_n_0));
  LUT6 #(
    .INIT(64'hAAA8FFFCFFFC0000)) 
    ram_reg_i_1138
       (.I0(ram_reg_i_470_0),
        .I1(ram_reg_i_512_2),
        .I2(DOADO[7]),
        .I3(ram_reg_i_470_1),
        .I4(DOBDO[7]),
        .I5(ram_reg_i_470_2),
        .O(ram_reg_i_1138_n_0));
  LUT6 #(
    .INIT(64'h553F000055F0FFFF)) 
    ram_reg_i_1141
       (.I0(DOADO[7]),
        .I1(Q[175]),
        .I2(ram_reg_i_470_4),
        .I3(Q[179]),
        .I4(ram_reg_i_470_3),
        .I5(DOBDO[7]),
        .O(ram_reg_i_1141_n_0));
  LUT5 #(
    .INIT(32'hA2A200F3)) 
    ram_reg_i_1144
       (.I0(ram_reg_i_547_2),
        .I1(Q[229]),
        .I2(DOADO[7]),
        .I3(ram_reg_i_472_0),
        .I4(DOBDO[7]),
        .O(ram_reg_i_1144_n_0));
  LUT6 #(
    .INIT(64'h000000008282888A)) 
    ram_reg_i_1145
       (.I0(ram_reg_i_1934_n_0),
        .I1(DOBDO[7]),
        .I2(Q[76]),
        .I3(Q[74]),
        .I4(Q[75]),
        .I5(ram_reg_i_473_3),
        .O(ram_reg_i_1145_n_0));
  LUT5 #(
    .INIT(32'hFFFFC4F7)) 
    ram_reg_i_1146
       (.I0(ram_reg_i_473_0),
        .I1(ram_reg_i_509_0),
        .I2(ram_reg_i_473_1),
        .I3(DOBDO[7]),
        .I4(ram_reg_i_473_2),
        .O(ram_reg_i_1146_n_0));
  LUT6 #(
    .INIT(64'hDDCFDFCFDFCFDFCF)) 
    ram_reg_i_1147
       (.I0(ram_reg_i_1940_n_0),
        .I1(ram_reg_i_473_4),
        .I2(DOBDO[7]),
        .I3(ram_reg_i_1355_0),
        .I4(ram_reg_i_1236_1),
        .I5(ram_reg_i_473_5),
        .O(ram_reg_i_1147_n_0));
  LUT5 #(
    .INIT(32'hFC03FE02)) 
    ram_reg_i_1149
       (.I0(ram_reg_i_1944_n_0),
        .I1(Q[102]),
        .I2(Q[101]),
        .I3(DOBDO[7]),
        .I4(Q[100]),
        .O(ram_reg_i_1149_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A8AA)) 
    ram_reg_i_114__2
       (.I0(ram_reg_5),
        .I1(ram_reg_i_381_n_0),
        .I2(ram_reg_i_382_n_0),
        .I3(ram_reg_i_383_n_0),
        .I4(ram_reg_i_384_n_0),
        .I5(ram_reg_i_385_n_0),
        .O(ram_reg_i_114__2_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_i_1153
       (.I0(Q[298]),
        .I1(Q[299]),
        .I2(Q[297]),
        .I3(DOADO[7]),
        .I4(Q[279]),
        .O(ram_reg_i_1153_n_0));
  LUT6 #(
    .INIT(64'hFFABABABFFABFFAB)) 
    ram_reg_i_115__2
       (.I0(ram_reg_i_386_n_0),
        .I1(DOBDO[4]),
        .I2(ram_reg_16),
        .I3(DOADO[4]),
        .I4(ram_reg_17),
        .I5(ram_reg_18),
        .O(ram_reg_i_115__2_n_0));
  LUT6 #(
    .INIT(64'hBFB0B0B05F505F5F)) 
    ram_reg_i_1176
       (.I0(ram_reg_i_484_1),
        .I1(Q[222]),
        .I2(ram_reg_i_484_0),
        .I3(DOADO[6]),
        .I4(Q[229]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_1176_n_0));
  LUT6 #(
    .INIT(64'hF033663300000000)) 
    ram_reg_i_1177
       (.I0(Q[178]),
        .I1(DOBDO[6]),
        .I2(DOADO[6]),
        .I3(ram_reg_i_470_3),
        .I4(Q[179]),
        .I5(ram_reg_i_1346_0),
        .O(ram_reg_i_1177_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F8)) 
    ram_reg_i_1179
       (.I0(Q[129]),
        .I1(DOADO[6]),
        .I2(Q[147]),
        .I3(Q[174]),
        .I4(Q[148]),
        .I5(ram_reg_i_486_0),
        .O(ram_reg_i_1179_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEEFEEE)) 
    ram_reg_i_1181
       (.I0(Q[148]),
        .I1(Q[174]),
        .I2(DOADO[6]),
        .I3(Q[129]),
        .I4(Q[147]),
        .I5(ram_reg_i_486_0),
        .O(ram_reg_i_1181_n_0));
  LUT5 #(
    .INIT(32'hFFFF444F)) 
    ram_reg_i_1184
       (.I0(ram_reg_i_1992_n_0),
        .I1(ram_reg_i_529_0),
        .I2(DOBDO[6]),
        .I3(ram_reg_i_1357_0),
        .I4(ram_reg_i_569_0),
        .O(ram_reg_i_1184_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDD0)) 
    ram_reg_i_1185
       (.I0(ram_reg_i_1994_n_0),
        .I1(ram_reg_i_1995_n_0),
        .I2(ram_reg_i_1996_n_0),
        .I3(ram_reg_i_487_0),
        .I4(ram_reg_i_487_1),
        .I5(ram_reg_i_487_2),
        .O(ram_reg_i_1185_n_0));
  LUT6 #(
    .INIT(64'hEAFAAAAAEBFBAAAA)) 
    ram_reg_i_1186
       (.I0(ram_reg_10),
        .I1(Q[128]),
        .I2(DOBDO[6]),
        .I3(ram_reg_i_487_3),
        .I4(ram_reg_i_569_0),
        .I5(ram_reg_i_487_4),
        .O(ram_reg_i_1186_n_0));
  LUT6 #(
    .INIT(64'h55F055FC55FF55FF)) 
    ram_reg_i_1187
       (.I0(DOADO[6]),
        .I1(ram_reg_i_488_0),
        .I2(Q[278]),
        .I3(Q[279]),
        .I4(Q[277]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_1187_n_0));
  LUT6 #(
    .INIT(64'h00000000EFEEEFEF)) 
    ram_reg_i_118__2
       (.I0(ram_reg_i_398_n_0),
        .I1(ram_reg_i_399_n_0),
        .I2(ram_reg_8),
        .I3(ram_reg_i_400_n_0),
        .I4(ram_reg_i_401_n_0),
        .I5(ram_reg_i_402_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d1[2]));
  LUT6 #(
    .INIT(64'h00000000D7D7D7D5)) 
    ram_reg_i_1228
       (.I0(ram_reg_i_484_0),
        .I1(DOBDO[5]),
        .I2(Q[224]),
        .I3(Q[223]),
        .I4(Q[222]),
        .I5(ram_reg_i_2053_n_0),
        .O(ram_reg_i_1228_n_0));
  LUT5 #(
    .INIT(32'hFEFF0101)) 
    ram_reg_i_1229
       (.I0(Q[252]),
        .I1(Q[276]),
        .I2(Q[253]),
        .I3(Q[251]),
        .I4(DOBDO[5]),
        .O(ram_reg_i_1229_n_0));
  LUT6 #(
    .INIT(64'hAEFFAE00AEFFAEFF)) 
    ram_reg_i_122__2
       (.I0(ram_reg_i_414_n_0),
        .I1(ram_reg_i_415_n_0),
        .I2(ram_reg_i_416_n_0),
        .I3(ram_reg_5),
        .I4(ram_reg_i_417_n_0),
        .I5(ram_reg_i_418_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d1[1]));
  LUT6 #(
    .INIT(64'h0000000002202222)) 
    ram_reg_i_1230
       (.I0(ram_reg_i_500_1),
        .I1(ram_reg_i_500_0),
        .I2(Q[153]),
        .I3(DOBDO[5]),
        .I4(ram_reg_i_512_1),
        .I5(ram_reg_i_2055_n_0),
        .O(ram_reg_i_1230_n_0));
  LUT6 #(
    .INIT(64'h000E000E0000000E)) 
    ram_reg_i_1231
       (.I0(ram_reg_i_2056_n_0),
        .I1(ram_reg_i_500_3),
        .I2(Q[204]),
        .I3(DOBDO[5]),
        .I4(ram_reg_i_500_2),
        .I5(ram_reg_i_500_0),
        .O(ram_reg_i_1231_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA02000202)) 
    ram_reg_i_1232
       (.I0(DOBDO[5]),
        .I1(Q[203]),
        .I2(Q[247]),
        .I3(ram_reg_i_2058_n_0),
        .I4(ram_reg_i_512_0),
        .I5(Q[204]),
        .O(ram_reg_i_1232_n_0));
  LUT6 #(
    .INIT(64'h00DD000DDD00DDDD)) 
    ram_reg_i_1233
       (.I0(ram_reg_i_529_0),
        .I1(ram_reg_i_2060_n_0),
        .I2(Q[100]),
        .I3(Q[102]),
        .I4(Q[101]),
        .I5(DOBDO[5]),
        .O(ram_reg_i_1233_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF4F)) 
    ram_reg_i_1234
       (.I0(Q[76]),
        .I1(Q[75]),
        .I2(DOBDO[5]),
        .I3(ram_reg_i_501_2),
        .I4(ram_reg_i_2062_n_0),
        .I5(ram_reg_i_501_0),
        .O(ram_reg_i_1234_n_0));
  MUXF7 ram_reg_i_1235
       (.I0(ram_reg_i_501_3),
        .I1(ram_reg_i_501_4),
        .O(ram_reg_i_1235_n_0),
        .S(DOBDO[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0DFF)) 
    ram_reg_i_1236
       (.I0(ram_reg_i_501_1),
        .I1(ram_reg_i_2066_n_0),
        .I2(ram_reg_i_546_0),
        .I3(ram_reg_i_159__1_0),
        .I4(ram_reg_i_2067_n_0),
        .I5(ram_reg_i_2068_n_0),
        .O(ram_reg_i_1236_n_0));
  LUT6 #(
    .INIT(64'h5500101055555555)) 
    ram_reg_i_1237
       (.I0(Q[297]),
        .I1(Q[278]),
        .I2(Q[277]),
        .I3(DOADO[5]),
        .I4(Q[279]),
        .I5(ram_reg_i_502_0),
        .O(ram_reg_i_1237_n_0));
  LUT6 #(
    .INIT(64'h0000000E0F000F0E)) 
    ram_reg_i_1239
       (.I0(Q[275]),
        .I1(Q[277]),
        .I2(Q[297]),
        .I3(Q[279]),
        .I4(Q[278]),
        .I5(DOADO[5]),
        .O(ram_reg_i_1239_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_1260
       (.I0(DOADO[4]),
        .I1(Q[29]),
        .I2(Q[200]),
        .I3(Q[47]),
        .O(ram_reg_i_1260_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF08FCF80C)) 
    ram_reg_i_1261
       (.I0(ram_reg_i_509_0),
        .I1(ram_reg_i_509_1),
        .I2(ram_reg_i_1355_1),
        .I3(DOBDO[4]),
        .I4(Q[27]),
        .I5(ram_reg_i_1309_0),
        .O(ram_reg_i_1261_n_0));
  LUT6 #(
    .INIT(64'hFF44FFF444FF4444)) 
    ram_reg_i_1263
       (.I0(ram_reg_i_2087_n_0),
        .I1(ram_reg_i_529_0),
        .I2(Q[100]),
        .I3(Q[102]),
        .I4(Q[101]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_1263_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFEFEEEE)) 
    ram_reg_i_1267
       (.I0(ram_reg_i_486_0),
        .I1(Q[173]),
        .I2(DOBDO[4]),
        .I3(ram_reg_i_1230_0),
        .I4(DOADO[4]),
        .I5(ram_reg_i_512_2),
        .O(ram_reg_i_1267_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF3333CCC8)) 
    ram_reg_i_1268
       (.I0(ram_reg_i_512_3),
        .I1(ram_reg_i_512_4),
        .I2(ram_reg_i_512_5),
        .I3(ram_reg_i_512_1),
        .I4(DOBDO[4]),
        .I5(Q[173]),
        .O(ram_reg_i_1268_n_0));
  LUT6 #(
    .INIT(64'h3C3C3C1D3C3C3C3C)) 
    ram_reg_i_1269
       (.I0(ram_reg_i_2092_n_0),
        .I1(Q[204]),
        .I2(DOBDO[4]),
        .I3(Q[203]),
        .I4(Q[247]),
        .I5(ram_reg_i_512_0),
        .O(ram_reg_i_1269_n_0));
  LUT6 #(
    .INIT(64'h00000000BFBBBFBF)) 
    ram_reg_i_126__2
       (.I0(ram_reg_i_432_n_0),
        .I1(ram_reg_5),
        .I2(ram_reg_8),
        .I3(ram_reg_i_433_n_0),
        .I4(ram_reg_i_434_n_0),
        .I5(ram_reg_i_435_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d1[0]));
  LUT6 #(
    .INIT(64'hEFEAEAEA45404545)) 
    ram_reg_i_1270
       (.I0(ram_reg_i_1228_0),
        .I1(ram_reg_i_2093_n_0),
        .I2(ram_reg_i_484_0),
        .I3(DOADO[4]),
        .I4(Q[229]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_1270_n_0));
  LUT6 #(
    .INIT(64'hDDDDDDD0DDDDDDDD)) 
    ram_reg_i_1271
       (.I0(Q[279]),
        .I1(DOADO[4]),
        .I2(DOBDO[4]),
        .I3(ram_reg_i_513_0),
        .I4(Q[275]),
        .I5(ram_reg_i_513_1),
        .O(ram_reg_i_1271_n_0));
  LUT6 #(
    .INIT(64'h00AAAAAA00A8AAAA)) 
    ram_reg_i_1272
       (.I0(DOBDO[4]),
        .I1(Q[277]),
        .I2(Q[278]),
        .I3(Q[279]),
        .I4(ram_reg_i_159__1_1),
        .I5(Q[275]),
        .O(ram_reg_i_1272_n_0));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    ram_reg_i_1301
       (.I0(DOADO[3]),
        .I1(Q[279]),
        .I2(Q[297]),
        .I3(Q[298]),
        .I4(Q[299]),
        .I5(ram_reg_i_2119_n_0),
        .O(ram_reg_i_1301_n_0));
  LUT6 #(
    .INIT(64'h01FF0BFFFFFF00FF)) 
    ram_reg_i_1302
       (.I0(ram_reg_i_526_4),
        .I1(DOADO[3]),
        .I2(ram_reg_i_526_5),
        .I3(ram_reg_6),
        .I4(DOBDO[3]),
        .I5(ram_reg_i_1346_0),
        .O(ram_reg_i_1302_n_0));
  LUT6 #(
    .INIT(64'hFCCDFCCDFFFFFCCD)) 
    ram_reg_i_1303
       (.I0(ram_reg_i_526_0),
        .I1(ram_reg_i_500_0),
        .I2(DOBDO[3]),
        .I3(Q[173]),
        .I4(ram_reg_i_500_1),
        .I5(ram_reg_i_2123_n_0),
        .O(ram_reg_i_1303_n_0));
  LUT6 #(
    .INIT(64'h000000AEAAAA00AE)) 
    ram_reg_i_1304
       (.I0(ram_reg_i_2124_n_0),
        .I1(ram_reg_i_484_0),
        .I2(ram_reg_i_526_1),
        .I3(ram_reg_i_526_2),
        .I4(DOBDO[3]),
        .I5(ram_reg_i_526_3),
        .O(ram_reg_i_1304_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF404040FF40)) 
    ram_reg_i_1305
       (.I0(ram_reg_i_527_0),
        .I1(ram_reg_i_509_0),
        .I2(ram_reg_i_527_1),
        .I3(ram_reg_i_546_1),
        .I4(DOBDO[3]),
        .I5(ram_reg_i_546_2),
        .O(ram_reg_i_1305_n_0));
  LUT6 #(
    .INIT(64'h04FF0400050005FF)) 
    ram_reg_i_1309
       (.I0(ram_reg_i_2132_n_0),
        .I1(ram_reg_i_1409_3),
        .I2(ram_reg_i_2134_n_0),
        .I3(ram_reg_i_1355_0),
        .I4(Q[50]),
        .I5(DOBDO[3]),
        .O(ram_reg_i_1309_n_0));
  LUT6 #(
    .INIT(64'h000000002A222222)) 
    ram_reg_i_130__2
       (.I0(ram_reg_i_447_n_0),
        .I1(ram_reg_i_448_n_0),
        .I2(ram_reg_i_449_n_0),
        .I3(ram_reg_15),
        .I4(ram_reg_i_451_n_0),
        .I5(ram_reg_5),
        .O(ram_reg_i_130__2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    ram_reg_i_1312
       (.I0(ram_reg_i_2135_n_0),
        .I1(ram_reg_i_529_1),
        .I2(Q[76]),
        .I3(Q[75]),
        .I4(DOBDO[3]),
        .I5(ram_reg_i_529_6),
        .O(ram_reg_i_1312_n_0));
  LUT6 #(
    .INIT(64'h44FF44F4FF44FF44)) 
    ram_reg_i_1313
       (.I0(ram_reg_i_2138_n_0),
        .I1(ram_reg_i_529_0),
        .I2(Q[100]),
        .I3(Q[102]),
        .I4(Q[101]),
        .I5(DOBDO[3]),
        .O(ram_reg_i_1313_n_0));
  LUT6 #(
    .INIT(64'hB0B0B0B00FFF0F0F)) 
    ram_reg_i_1314
       (.I0(ram_reg_i_529_2),
        .I1(ram_reg_i_529_3),
        .I2(ram_reg_i_529_4),
        .I3(ram_reg_i_895_1),
        .I4(ram_reg_i_529_5),
        .I5(DOBDO[3]),
        .O(ram_reg_i_1314_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAEAAAA)) 
    ram_reg_i_131__1
       (.I0(ram_reg_i_452_n_0),
        .I1(ram_reg_i_453_n_0),
        .I2(ram_reg_i_454_n_0),
        .I3(ram_reg_i_455_n_0),
        .I4(ram_reg_9),
        .I5(ram_reg_i_457_n_0),
        .O(ram_reg_i_131__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF02F2F303)) 
    ram_reg_i_1345
       (.I0(ram_reg_i_1357_0),
        .I1(ram_reg_i_2183_n_0),
        .I2(ram_reg_i_569_0),
        .I3(ram_reg_i_543_0),
        .I4(DOBDO[2]),
        .I5(ram_reg_i_2184_n_0),
        .O(ram_reg_i_1345_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFABAAAAAAAA)) 
    ram_reg_i_1346
       (.I0(ram_reg_i_2185_n_0),
        .I1(ram_reg_i_2186_n_0),
        .I2(ram_reg_i_500_2),
        .I3(ram_reg_i_2187_n_0),
        .I4(ram_reg_i_2188_n_0),
        .I5(ram_reg_6),
        .O(ram_reg_i_1346_n_0));
  LUT6 #(
    .INIT(64'h008A00FFCF8A00FF)) 
    ram_reg_i_1347
       (.I0(ram_reg_i_544_0),
        .I1(DOADO[2]),
        .I2(Q[279]),
        .I3(DOBDO[2]),
        .I4(ram_reg_i_159__1_1),
        .I5(ram_reg_i_544_1),
        .O(ram_reg_i_1347_n_0));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    ram_reg_i_134__2
       (.I0(ram_reg_2),
        .I1(ram_reg_i_470_n_0),
        .I2(ram_reg_6),
        .I3(ram_reg_i_472_n_0),
        .I4(ram_reg_i_473_n_0),
        .I5(ram_reg_i_474_n_0),
        .O(ram_reg_i_134__2_n_0));
  LUT6 #(
    .INIT(64'h33013300CCFECCFE)) 
    ram_reg_i_1354
       (.I0(ram_reg_i_546_6),
        .I1(Q[128]),
        .I2(Q[126]),
        .I3(Q[127]),
        .I4(Q[103]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_1354_n_0));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    ram_reg_i_1355
       (.I0(ram_reg_i_546_3),
        .I1(ram_reg_i_546_4),
        .I2(ram_reg_i_546_5),
        .I3(ram_reg_i_2203_n_0),
        .I4(ram_reg_i_2204_n_0),
        .I5(ram_reg_i_2205_n_0),
        .O(ram_reg_i_1355_n_0));
  LUT5 #(
    .INIT(32'hFFFFEFEA)) 
    ram_reg_i_1356
       (.I0(ram_reg_i_546_7),
        .I1(ram_reg_i_546_2),
        .I2(DOBDO[1]),
        .I3(ram_reg_i_546_1),
        .I4(ram_reg_i_546_0),
        .O(ram_reg_i_1356_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F100)) 
    ram_reg_i_1357
       (.I0(ram_reg_i_2207_n_0),
        .I1(ram_reg_i_529_1),
        .I2(ram_reg_i_2208_n_0),
        .I3(ram_reg_i_2209_n_0),
        .I4(ram_reg_i_2210_n_0),
        .I5(ram_reg_i_2211_n_0),
        .O(ram_reg_i_1357_n_0));
  LUT6 #(
    .INIT(64'h00474747FFFFFFFF)) 
    ram_reg_i_1358
       (.I0(ram_reg_i_547_0),
        .I1(DOBDO[1]),
        .I2(Q[204]),
        .I3(ram_reg_i_1346_0),
        .I4(ram_reg_i_2212_n_0),
        .I5(ram_reg_6),
        .O(ram_reg_i_1358_n_0));
  LUT6 #(
    .INIT(64'h0A0A0A8AA0A0A080)) 
    ram_reg_i_1359
       (.I0(ram_reg_i_500_1),
        .I1(ram_reg_i_2213_n_0),
        .I2(ram_reg_i_1303_1),
        .I3(Q[227]),
        .I4(Q[149]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_1359_n_0));
  LUT6 #(
    .INIT(64'hAEAE0000FBFAFFFF)) 
    ram_reg_i_135__1
       (.I0(ram_reg_i_475_n_0),
        .I1(Q[298]),
        .I2(Q[299]),
        .I3(Q[297]),
        .I4(ram_reg_14),
        .I5(DOBDO[7]),
        .O(ram_reg_i_135__1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    ram_reg_i_1360
       (.I0(Q[154]),
        .I1(Q[274]),
        .I2(Q[172]),
        .I3(Q[248]),
        .I4(DOBDO[1]),
        .I5(Q[173]),
        .O(ram_reg_i_1360_n_0));
  LUT6 #(
    .INIT(64'hFF00FF000000FE00)) 
    ram_reg_i_1361
       (.I0(ram_reg_i_2215_n_0),
        .I1(Q[251]),
        .I2(ram_reg_i_472_0),
        .I3(DOBDO[1]),
        .I4(Q[252]),
        .I5(ram_reg_i_547_1),
        .O(ram_reg_i_1361_n_0));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT5 #(
    .INIT(32'h0000BAFF)) 
    ram_reg_i_1362
       (.I0(Q[252]),
        .I1(DOADO[1]),
        .I2(Q[229]),
        .I3(ram_reg_i_547_2),
        .I4(ram_reg_i_2217_n_0),
        .O(ram_reg_i_1362_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAFFFC)) 
    ram_reg_i_1363
       (.I0(DOADO[1]),
        .I1(Q[277]),
        .I2(Q[275]),
        .I3(Q[278]),
        .I4(Q[279]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_1363_n_0));
  LUT6 #(
    .INIT(64'hAA8A8888AAAAAAAA)) 
    ram_reg_i_138__2
       (.I0(ram_reg_2),
        .I1(ram_reg_i_484_n_0),
        .I2(ram_reg_i_485_n_0),
        .I3(ram_reg_i_486_n_0),
        .I4(ram_reg_6),
        .I5(ram_reg_i_487_n_0),
        .O(ram_reg_i_138__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44441141)) 
    ram_reg_i_139__1
       (.I0(ram_reg_14),
        .I1(DOBDO[6]),
        .I2(Q[302]),
        .I3(Q[303]),
        .I4(Q[304]),
        .I5(ram_reg_i_488_n_0),
        .O(ram_reg_i_139__1_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFF2)) 
    ram_reg_i_1401
       (.I0(ram_reg_i_512_0),
        .I1(ram_reg_i_2236_n_0),
        .I2(Q[247]),
        .I3(Q[203]),
        .I4(DOBDO[0]),
        .I5(Q[204]),
        .O(ram_reg_i_1401_n_0));
  LUT6 #(
    .INIT(64'hF00FF00FF00FF0E0)) 
    ram_reg_i_1402
       (.I0(Q[154]),
        .I1(Q[274]),
        .I2(DOBDO[0]),
        .I3(Q[173]),
        .I4(Q[248]),
        .I5(Q[172]),
        .O(ram_reg_i_1402_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF54005454)) 
    ram_reg_i_1403
       (.I0(ram_reg_i_512_1),
        .I1(ram_reg_i_512_2),
        .I2(DOADO[0]),
        .I3(ram_reg_i_1303_0),
        .I4(DOBDO[0]),
        .I5(ram_reg_i_2237_n_0),
        .O(ram_reg_i_1403_n_0));
  LUT6 #(
    .INIT(64'hAAAB0000FFFFFFFF)) 
    ram_reg_i_1404
       (.I0(Q[204]),
        .I1(ram_reg_i_2238_n_0),
        .I2(Q[247]),
        .I3(Q[203]),
        .I4(DOBDO[0]),
        .I5(ram_reg_6),
        .O(ram_reg_i_1404_n_0));
  LUT6 #(
    .INIT(64'hFFF5555DFFFF555D)) 
    ram_reg_i_1405
       (.I0(ram_reg_10),
        .I1(ram_reg_i_2239_n_0),
        .I2(Q[252]),
        .I3(ram_reg_i_547_1),
        .I4(DOBDO[0]),
        .I5(ram_reg_i_2240_n_0),
        .O(ram_reg_i_1405_n_0));
  LUT6 #(
    .INIT(64'h00000000AABAA000)) 
    ram_reg_i_1406
       (.I0(ram_reg_i_2241_n_0),
        .I1(ram_reg_i_2183_2),
        .I2(ram_reg_i_2183_3),
        .I3(ram_reg_i_2183_4),
        .I4(ram_reg_i_2242_n_0),
        .I5(ram_reg_i_144__2_0),
        .O(ram_reg_i_1406_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF9F009000)) 
    ram_reg_i_1407
       (.I0(Q[99]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_1149_0),
        .I3(ram_reg_i_1357_0),
        .I4(ram_reg_i_2244_n_0),
        .I5(ram_reg_i_2245_n_0),
        .O(ram_reg_i_1407_n_0));
  LUT6 #(
    .INIT(64'h00E0E0E0E0E00000)) 
    ram_reg_i_1408
       (.I0(ram_reg_i_2246_n_0),
        .I1(ram_reg_i_2247_n_0),
        .I2(ram_reg_i_569_0),
        .I3(Q[126]),
        .I4(DOBDO[0]),
        .I5(ram_reg_i_131__1_6),
        .O(ram_reg_i_1408_n_0));
  LUT6 #(
    .INIT(64'hEE00E0EEEE00000E)) 
    ram_reg_i_1409
       (.I0(ram_reg_i_569_1),
        .I1(ram_reg_i_2249_n_0),
        .I2(ram_reg_i_569_2),
        .I3(DOBDO[0]),
        .I4(ram_reg_i_385_2),
        .I5(ram_reg_i_2251_n_0),
        .O(ram_reg_i_1409_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBB8B8888)) 
    ram_reg_i_142
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d0[2]),
        .I1(ram_reg_1),
        .I2(ram_reg_i_500_n_0),
        .I3(ram_reg_i_501_n_0),
        .I4(ram_reg_2),
        .I5(ram_reg_i_502_n_0),
        .O(\ap_CS_fsm_reg[22]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_i_144__2
       (.I0(ram_reg_i_509_n_0),
        .I1(ram_reg_i_510_n_0),
        .I2(ram_reg_10),
        .I3(ram_reg_i_512_n_0),
        .I4(ram_reg_2),
        .I5(ram_reg_i_513_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d0[2]));
  LUT5 #(
    .INIT(32'h8888A8AA)) 
    ram_reg_i_148__2
       (.I0(ram_reg_i_525_n_0),
        .I1(ram_reg_i_526_n_0),
        .I2(ram_reg_i_527_n_0),
        .I3(ram_reg_12),
        .I4(ram_reg_i_529_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_152
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d0[1]),
        .I1(ram_reg_1),
        .I2(ram_reg_i_543_n_0),
        .I3(ram_reg_2),
        .I4(ram_reg_i_544_n_0),
        .O(\ap_CS_fsm_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    ram_reg_i_153
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d0[0]),
        .I1(ram_reg_1),
        .I2(ram_reg_i_546_n_0),
        .I3(ram_reg_i_547_n_0),
        .I4(ram_reg_2),
        .I5(ram_reg_i_548_n_0),
        .O(\ap_CS_fsm_reg[22] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_154__1
       (.I0(ram_reg_i_180__0_n_0),
        .I1(ram_reg_i_179__0_n_0),
        .O(ram_reg_i_154__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_155__1
       (.I0(Q[297]),
        .I1(Q[97]),
        .I2(Q[22]),
        .I3(Q[197]),
        .I4(Q[222]),
        .I5(Q[122]),
        .O(ram_reg_i_155__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_156__1
       (.I0(Q[196]),
        .I1(Q[296]),
        .I2(Q[21]),
        .I3(Q[121]),
        .I4(Q[221]),
        .I5(Q[96]),
        .O(ram_reg_i_156__1_n_0));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    ram_reg_i_159__1
       (.I0(ram_reg_i_568_n_0),
        .I1(ram_reg_2),
        .I2(ram_reg_i_569_n_0),
        .I3(ram_reg_i_570_n_0),
        .I4(ram_reg_11),
        .I5(ram_reg_i_572_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_d0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_159__2
       (.I0(ram_reg_i_197__0_n_0),
        .I1(Q[308]),
        .I2(Q[245]),
        .I3(Q[143]),
        .I4(Q[310]),
        .I5(ram_reg_i_198__0_n_0),
        .O(ram_reg_i_159__2_n_0));
  LUT5 #(
    .INIT(32'hF0F000D0)) 
    ram_reg_i_1605
       (.I0(ram_reg_i_814_0),
        .I1(Q[72]),
        .I2(DOADO[7]),
        .I3(Q[73]),
        .I4(Q[74]),
        .O(ram_reg_i_1605_n_0));
  LUT5 #(
    .INIT(32'h00003032)) 
    ram_reg_i_1606
       (.I0(ram_reg_i_814_1),
        .I1(Q[74]),
        .I2(Q[73]),
        .I3(Q[72]),
        .I4(DOADO[7]),
        .O(ram_reg_i_1606_n_0));
  LUT5 #(
    .INIT(32'h0C2C3F2C)) 
    ram_reg_i_1609
       (.I0(Q[78]),
        .I1(Q[97]),
        .I2(DOADO[7]),
        .I3(Q[79]),
        .I4(DOBDO[7]),
        .O(ram_reg_i_1609_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_160__1
       (.I0(ram_reg_i_199__0_n_0),
        .I1(Q[285]),
        .I2(Q[230]),
        .I3(Q[182]),
        .I4(Q[164]),
        .I5(ram_reg_i_200__0_n_0),
        .O(ram_reg_i_160__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_161__1
       (.I0(ram_reg_i_201__0_n_0),
        .I1(Q[262]),
        .I2(Q[62]),
        .I3(Q[213]),
        .I4(Q[189]),
        .I5(ram_reg_i_202__0_n_0),
        .O(ram_reg_i_161__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_162__1
       (.I0(ram_reg_i_203__0_n_0),
        .I1(Q[283]),
        .I2(Q[44]),
        .I3(Q[191]),
        .I4(Q[158]),
        .I5(ram_reg_i_204__0_n_0),
        .O(ram_reg_i_162__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_163__1
       (.I0(ram_reg_i_205__0_n_0),
        .I1(Q[11]),
        .I2(Q[292]),
        .I3(Q[63]),
        .I4(Q[295]),
        .I5(ram_reg_i_206__0_n_0),
        .O(ram_reg_i_163__1_n_0));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    ram_reg_i_1640
       (.I0(ram_reg_i_844_2),
        .I1(DOBDO[6]),
        .I2(Q[79]),
        .I3(Q[78]),
        .I4(Q[97]),
        .I5(ram_reg_i_383_2),
        .O(ram_reg_i_1640_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    ram_reg_i_1641
       (.I0(ram_reg_i_844_2),
        .I1(Q[147]),
        .I2(Q[153]),
        .I3(Q[98]),
        .I4(ram_reg_i_891_3),
        .I5(DOBDO[6]),
        .O(ram_reg_i_1641_n_0));
  LUT6 #(
    .INIT(64'h00000000DDFFDDF0)) 
    ram_reg_i_1642
       (.I0(ram_reg_i_844_0),
        .I1(ram_reg_i_1052_0),
        .I2(ram_reg_i_844_1),
        .I3(DOADO[6]),
        .I4(ram_reg_i_434_0),
        .I5(ram_reg_i_131__1_4),
        .O(ram_reg_i_1642_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_1643
       (.I0(Q[127]),
        .I1(Q[125]),
        .I2(Q[124]),
        .I3(ram_reg_i_845_3),
        .I4(ram_reg_i_845_4),
        .I5(DOADO[6]),
        .O(ram_reg_i_1643_n_0));
  LUT6 #(
    .INIT(64'h00000000BABB0000)) 
    ram_reg_i_1644
       (.I0(ram_reg_i_845_0),
        .I1(Q[125]),
        .I2(Q[124]),
        .I3(ram_reg_i_845_1),
        .I4(DOADO[6]),
        .I5(ram_reg_i_845_2),
        .O(ram_reg_i_1644_n_0));
  LUT6 #(
    .INIT(64'h00005551FFFFFFFF)) 
    ram_reg_i_1645
       (.I0(ram_reg_i_846_0),
        .I1(Q[47]),
        .I2(Q[48]),
        .I3(Q[49]),
        .I4(Q[50]),
        .I5(DOADO[6]),
        .O(ram_reg_i_1645_n_0));
  LUT6 #(
    .INIT(64'h00000000AAFE0054)) 
    ram_reg_i_1646
       (.I0(Q[29]),
        .I1(Q[154]),
        .I2(Q[28]),
        .I3(DOADO[6]),
        .I4(DOBDO[6]),
        .I5(ram_reg_i_846_1),
        .O(ram_reg_i_1646_n_0));
  LUT6 #(
    .INIT(64'hB4A4FFFFB4A4B4A4)) 
    ram_reg_i_1648
       (.I0(Q[24]),
        .I1(Q[23]),
        .I2(DOADO[6]),
        .I3(Q[22]),
        .I4(ram_reg_i_848_0),
        .I5(ram_reg_i_848_1),
        .O(ram_reg_i_1648_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_164__2
       (.I0(ram_reg_i_207__0_n_0),
        .I1(Q[307]),
        .I2(Q[269]),
        .I3(Q[205]),
        .I4(Q[183]),
        .I5(ram_reg_i_208__0_n_0),
        .O(ram_reg_i_164__2_n_0));
  LUT6 #(
    .INIT(64'h00FB00FBF800F8FB)) 
    ram_reg_i_1655
       (.I0(DOBDO[6]),
        .I1(Q[179]),
        .I2(ram_reg_i_856_0),
        .I3(DOADO[6]),
        .I4(Q[197]),
        .I5(ram_reg_i_856_1),
        .O(ram_reg_i_1655_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_165__2
       (.I0(ram_reg_i_209__0_n_0),
        .I1(Q[187]),
        .I2(Q[19]),
        .I3(Q[134]),
        .I4(Q[261]),
        .I5(ram_reg_i_210__0_n_0),
        .O(ram_reg_i_165__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_166__1
       (.I0(ram_reg_i_211__0_n_0),
        .I1(Q[260]),
        .I2(Q[139]),
        .I3(Q[216]),
        .I4(Q[116]),
        .I5(ram_reg_i_212__0_n_0),
        .O(ram_reg_i_166__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_167__1
       (.I0(ram_reg_i_213__0_n_0),
        .I1(Q[88]),
        .I2(Q[210]),
        .I3(Q[86]),
        .I4(Q[138]),
        .I5(ram_reg_i_214__1_n_0),
        .O(ram_reg_i_167__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_168__1
       (.I0(Q[65]),
        .I1(Q[319]),
        .I2(Q[56]),
        .I3(Q[12]),
        .O(ram_reg_i_168__1_n_0));
  LUT6 #(
    .INIT(64'h000000F4F7F700F4)) 
    ram_reg_i_1691
       (.I0(DOBDO[5]),
        .I1(Q[179]),
        .I2(ram_reg_i_856_0),
        .I3(Q[199]),
        .I4(DOADO[5]),
        .I5(ram_reg_i_889_0),
        .O(ram_reg_i_1691_n_0));
  LUT6 #(
    .INIT(64'h00CC00CC00CC0008)) 
    ram_reg_i_1694
       (.I0(ram_reg_i_398_2),
        .I1(DOADO[5]),
        .I2(ram_reg_i_890_0),
        .I3(Q[176]),
        .I4(Q[174]),
        .I5(Q[175]),
        .O(ram_reg_i_1694_n_0));
  LUT6 #(
    .INIT(64'h00FFFF00F7F4F7F4)) 
    ram_reg_i_1695
       (.I0(DOBDO[5]),
        .I1(ram_reg_i_891_3),
        .I2(ram_reg_i_891_0),
        .I3(DOADO[5]),
        .I4(ram_reg_i_891_1),
        .I5(ram_reg_i_891_2),
        .O(ram_reg_i_1695_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_169__1
       (.I0(Q[18]),
        .I1(Q[111]),
        .I2(Q[70]),
        .I3(Q[232]),
        .I4(ram_reg_i_215__0_n_0),
        .O(ram_reg_i_169__1_n_0));
  LUT6 #(
    .INIT(64'h0000000022223033)) 
    ram_reg_i_1703
       (.I0(ram_reg_i_895_2),
        .I1(ram_reg_13),
        .I2(Q[126]),
        .I3(ram_reg_i_895_1),
        .I4(DOADO[5]),
        .I5(ram_reg_i_895_0),
        .O(ram_reg_i_1703_n_0));
  LUT6 #(
    .INIT(64'h4FF44FF44FF444F4)) 
    ram_reg_i_1706
       (.I0(ram_reg_i_896_0),
        .I1(ram_reg_i_896_1),
        .I2(Q[24]),
        .I3(DOADO[5]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(ram_reg_i_1706_n_0));
  LUT6 #(
    .INIT(64'h2222222FFFFF222F)) 
    ram_reg_i_1707
       (.I0(DOBDO[5]),
        .I1(ram_reg_i_327_1),
        .I2(ram_reg_i_433_2),
        .I3(ram_reg_i_400_2),
        .I4(DOADO[5]),
        .I5(ram_reg_i_1010_0),
        .O(ram_reg_i_1707_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_170__1
       (.I0(Q[163]),
        .I1(Q[212]),
        .I2(Q[17]),
        .I3(Q[270]),
        .O(ram_reg_i_170__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_171__1
       (.I0(Q[109]),
        .I1(Q[192]),
        .I2(Q[208]),
        .I3(Q[305]),
        .I4(ram_reg_i_216__0_n_0),
        .O(ram_reg_i_171__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_172__1
       (.I0(Q[20]),
        .I1(Q[145]),
        .I2(Q[120]),
        .I3(Q[39]),
        .O(ram_reg_i_172__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_173__1
       (.I0(ram_reg_i_217__0_n_0),
        .I1(Q[95]),
        .I2(Q[168]),
        .I3(Q[30]),
        .I4(Q[268]),
        .I5(ram_reg_i_218__0_n_0),
        .O(ram_reg_i_173__1_n_0));
  LUT6 #(
    .INIT(64'h7466746674667444)) 
    ram_reg_i_1746
       (.I0(DOADO[4]),
        .I1(Q[47]),
        .I2(DOBDO[4]),
        .I3(Q[29]),
        .I4(Q[154]),
        .I5(Q[28]),
        .O(ram_reg_i_1746_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_176__0
       (.I0(Q[252]),
        .I1(Q[152]),
        .I2(Q[77]),
        .I3(Q[277]),
        .I4(Q[177]),
        .O(ram_reg_i_176__0_n_0));
  LUT5 #(
    .INIT(32'h8B888B8B)) 
    ram_reg_i_1774
       (.I0(DOBDO[3]),
        .I1(Q[179]),
        .I2(Q[178]),
        .I3(DOADO[3]),
        .I4(Q[177]),
        .O(ram_reg_i_1774_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_177__0
       (.I0(Q[250]),
        .I1(Q[275]),
        .I2(Q[150]),
        .I3(Q[175]),
        .I4(Q[75]),
        .O(ram_reg_i_177__0_n_0));
  LUT6 #(
    .INIT(64'h0FF00FF00FF004F4)) 
    ram_reg_i_1784
       (.I0(ram_reg_i_978_1),
        .I1(ram_reg_i_978_0),
        .I2(Q[24]),
        .I3(DOADO[3]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(ram_reg_i_1784_n_0));
  LUT6 #(
    .INIT(64'h5444110154441000)) 
    ram_reg_i_1786
       (.I0(ram_reg_i_891_2),
        .I1(Q[97]),
        .I2(Q[79]),
        .I3(DOBDO[3]),
        .I4(DOADO[3]),
        .I5(Q[78]),
        .O(ram_reg_i_1786_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_179__0
       (.I0(ram_reg_i_220__0_n_0),
        .I1(Q[123]),
        .I2(Q[198]),
        .I3(Q[298]),
        .I4(Q[98]),
        .I5(ram_reg_i_221__0_n_0),
        .O(ram_reg_i_179__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_180__0
       (.I0(ram_reg_i_183__0_n_0),
        .I1(ram_reg_i_182__0_n_0),
        .O(ram_reg_i_180__0_n_0));
  LUT6 #(
    .INIT(64'hBABFBFBABABFBFBF)) 
    ram_reg_i_1815
       (.I0(ram_reg_i_1005_0),
        .I1(DOBDO[2]),
        .I2(Q[179]),
        .I3(Q[178]),
        .I4(DOADO[2]),
        .I5(Q[177]),
        .O(ram_reg_i_1815_n_0));
  LUT6 #(
    .INIT(64'h5F557777F5F5DDDD)) 
    ram_reg_i_1816
       (.I0(ram_reg_i_1006_2),
        .I1(ram_reg_i_1006_3),
        .I2(ram_reg_i_1006_1),
        .I3(Q[148]),
        .I4(ram_reg_i_1006_0),
        .I5(DOADO[2]),
        .O(ram_reg_i_1816_n_0));
  LUT5 #(
    .INIT(32'hACA3ACA0)) 
    ram_reg_i_1818
       (.I0(DOBDO[2]),
        .I1(Q[228]),
        .I2(Q[229]),
        .I3(DOADO[2]),
        .I4(Q[227]),
        .O(ram_reg_i_1818_n_0));
  LUT6 #(
    .INIT(64'hFFFF00000000FFFE)) 
    ram_reg_i_1819
       (.I0(Q[99]),
        .I1(Q[147]),
        .I2(Q[153]),
        .I3(Q[98]),
        .I4(DOADO[2]),
        .I5(Q[100]),
        .O(ram_reg_i_1819_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_181__0
       (.I0(Q[174]),
        .I1(Q[74]),
        .I2(Q[149]),
        .I3(Q[274]),
        .I4(Q[249]),
        .O(ram_reg_i_181__0_n_0));
  LUT5 #(
    .INIT(32'h00044440)) 
    ram_reg_i_1820
       (.I0(ram_reg_i_329_0),
        .I1(ram_reg_i_891_0),
        .I2(Q[53]),
        .I3(ram_reg_i_1052_1),
        .I4(DOADO[2]),
        .O(ram_reg_i_1820_n_0));
  LUT6 #(
    .INIT(64'hCCCCCFCCFFFFCFEE)) 
    ram_reg_i_1821
       (.I0(Q[78]),
        .I1(ram_reg_i_891_2),
        .I2(DOBDO[2]),
        .I3(Q[79]),
        .I4(Q[97]),
        .I5(DOADO[2]),
        .O(ram_reg_i_1821_n_0));
  LUT6 #(
    .INIT(64'hFFF0000FFFF70007)) 
    ram_reg_i_1823
       (.I0(ram_reg_i_1009_0),
        .I1(ram_reg_i_978_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(DOADO[2]),
        .I5(Q[22]),
        .O(ram_reg_i_1823_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF5556)) 
    ram_reg_i_1825
       (.I0(DOADO[2]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(Q[54]),
        .I4(ram_reg_i_400_2),
        .I5(ram_reg_i_1010_0),
        .O(ram_reg_i_1825_n_0));
  LUT6 #(
    .INIT(64'hF0FFF0E0F000F0E0)) 
    ram_reg_i_1826
       (.I0(Q[154]),
        .I1(Q[28]),
        .I2(DOADO[2]),
        .I3(Q[47]),
        .I4(Q[29]),
        .I5(DOBDO[2]),
        .O(ram_reg_i_1826_n_0));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_182__0
       (.I0(ram_reg_i_222__0_n_0),
        .I1(ram_reg_i_223__0_n_0),
        .O(ram_reg_i_182__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_183__0
       (.I0(Q[125]),
        .I1(Q[300]),
        .I2(Q[200]),
        .I3(Q[25]),
        .I4(ram_reg_i_224__0_n_0),
        .I5(ram_reg_i_225__1_n_0),
        .O(ram_reg_i_183__0_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0B00000008)) 
    ram_reg_i_1849
       (.I0(DOBDO[1]),
        .I1(Q[179]),
        .I2(Q[198]),
        .I3(Q[199]),
        .I4(Q[197]),
        .I5(DOADO[1]),
        .O(ram_reg_i_1849_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_184__0
       (.I0(Q[51]),
        .I1(Q[50]),
        .I2(Q[53]),
        .I3(Q[52]),
        .O(ram_reg_i_184__0_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBF8)) 
    ram_reg_i_1850
       (.I0(DOADO[1]),
        .I1(Q[198]),
        .I2(Q[199]),
        .I3(Q[197]),
        .I4(Q[177]),
        .I5(ram_reg_i_1043_0),
        .O(ram_reg_i_1850_n_0));
  LUT5 #(
    .INIT(32'h0008CCC0)) 
    ram_reg_i_1851
       (.I0(Q[224]),
        .I1(ram_reg_i_1045_0),
        .I2(Q[226]),
        .I3(Q[225]),
        .I4(DOADO[1]),
        .O(ram_reg_i_1851_n_0));
  LUT6 #(
    .INIT(64'hFFFBAAAEFFFAAAAE)) 
    ram_reg_i_1852
       (.I0(ram_reg_i_1047_0),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(Q[54]),
        .I4(DOADO[1]),
        .I5(Q[25]),
        .O(ram_reg_i_1852_n_0));
  LUT6 #(
    .INIT(64'h00000004FFFFFFF4)) 
    ram_reg_i_1853
       (.I0(ram_reg_i_1049_0),
        .I1(ram_reg_i_978_0),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(DOADO[1]),
        .O(ram_reg_i_1853_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4445)) 
    ram_reg_i_1856
       (.I0(ram_reg_i_1052_1),
        .I1(Q[53]),
        .I2(Q[201]),
        .I3(Q[52]),
        .I4(ram_reg_i_1052_0),
        .I5(DOADO[1]),
        .O(ram_reg_i_1856_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    ram_reg_i_1860
       (.I0(Q[99]),
        .I1(Q[147]),
        .I2(Q[153]),
        .I3(Q[98]),
        .I4(DOADO[1]),
        .I5(Q[100]),
        .O(ram_reg_i_1860_n_0));
  LUT6 #(
    .INIT(64'hAAFFEFEAAAFFEFEF)) 
    ram_reg_i_1861
       (.I0(ram_reg_i_891_2),
        .I1(DOBDO[1]),
        .I2(Q[79]),
        .I3(DOADO[1]),
        .I4(Q[97]),
        .I5(Q[78]),
        .O(ram_reg_i_1861_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_187__0
       (.I0(Q[72]),
        .I1(Q[147]),
        .I2(Q[172]),
        .I3(Q[272]),
        .I4(Q[247]),
        .O(ram_reg_i_187__0_n_0));
  LUT5 #(
    .INIT(32'h8882888A)) 
    ram_reg_i_1885
       (.I0(ram_reg_i_1083_0),
        .I1(DOADO[0]),
        .I2(Q[175]),
        .I3(Q[176]),
        .I4(Q[174]),
        .O(ram_reg_i_1885_n_0));
  LUT5 #(
    .INIT(32'hFFC200C2)) 
    ram_reg_i_1886
       (.I0(Q[177]),
        .I1(DOADO[0]),
        .I2(Q[178]),
        .I3(Q[179]),
        .I4(DOBDO[0]),
        .O(ram_reg_i_1886_n_0));
  LUT6 #(
    .INIT(64'h0A0AA0A00080A0A0)) 
    ram_reg_i_1887
       (.I0(ram_reg_i_1083_0),
        .I1(ram_reg_i_1084_0),
        .I2(DOADO[0]),
        .I3(ram_reg_i_1084_1),
        .I4(ram_reg_i_1232_0),
        .I5(Q[174]),
        .O(ram_reg_i_1887_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_188__0
       (.I0(Q[148]),
        .I1(Q[73]),
        .I2(Q[173]),
        .I3(Q[273]),
        .I4(Q[248]),
        .O(ram_reg_i_188__0_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8AA8888888A)) 
    ram_reg_i_1891
       (.I0(ram_reg_i_1010_0),
        .I1(Q[47]),
        .I2(Q[29]),
        .I3(Q[154]),
        .I4(Q[28]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_1891_n_0));
  LUT6 #(
    .INIT(64'h00000000000000F4)) 
    ram_reg_i_1892
       (.I0(DOBDO[0]),
        .I1(Q[29]),
        .I2(ram_reg_i_846_1),
        .I3(Q[50]),
        .I4(ram_reg_i_1090_0),
        .I5(DOADO[0]),
        .O(ram_reg_i_1892_n_0));
  LUT4 #(
    .INIT(16'h1504)) 
    ram_reg_i_1893
       (.I0(Q[97]),
        .I1(Q[79]),
        .I2(DOBDO[0]),
        .I3(Q[78]),
        .O(ram_reg_i_1893_n_0));
  LUT6 #(
    .INIT(64'hAAFFEBEBAAFFEAEA)) 
    ram_reg_i_1895
       (.I0(ram_reg_i_326_2),
        .I1(DOADO[0]),
        .I2(Q[228]),
        .I3(DOBDO[0]),
        .I4(Q[229]),
        .I5(Q[227]),
        .O(ram_reg_i_1895_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_189__0
       (.I0(Q[151]),
        .I1(Q[76]),
        .I2(Q[251]),
        .I3(Q[176]),
        .I4(Q[276]),
        .O(ram_reg_i_189__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT5 #(
    .INIT(32'hFFFF040F)) 
    ram_reg_i_190__0
       (.I0(ram_reg_i_226__0_n_0),
        .I1(ram_reg_i_220__0_n_0),
        .I2(ram_reg_i_223__0_n_0),
        .I3(ram_reg_i_225__1_n_0),
        .I4(ram_reg_i_222__0_n_0),
        .O(ram_reg_i_190__0_n_0));
  LUT6 #(
    .INIT(64'hF5FFF5F75F555F5F)) 
    ram_reg_i_1934
       (.I0(ram_reg_i_1145_0),
        .I1(Q[51]),
        .I2(ram_reg_i_1145_1),
        .I3(ram_reg_i_2183_4),
        .I4(Q[52]),
        .I5(DOBDO[7]),
        .O(ram_reg_i_1934_n_0));
  LUT6 #(
    .INIT(64'hDDD0DDDDDDDDDDDD)) 
    ram_reg_i_1940
       (.I0(DOADO[7]),
        .I1(ram_reg_i_1147_1),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(DOBDO[7]),
        .I5(ram_reg_i_1147_0),
        .O(ram_reg_i_1940_n_0));
  LUT6 #(
    .INIT(64'h3F301015FFFF5055)) 
    ram_reg_i_1944
       (.I0(ram_reg_i_1149_0),
        .I1(DOADO[7]),
        .I2(Q[79]),
        .I3(Q[78]),
        .I4(DOBDO[7]),
        .I5(ram_reg_i_1149_1),
        .O(ram_reg_i_1944_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_197__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[194]),
        .I3(Q[184]),
        .O(ram_reg_i_197__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_198__0
       (.I0(Q[91]),
        .I1(Q[131]),
        .I2(Q[34]),
        .I3(Q[241]),
        .I4(ram_reg_i_228__0_n_0),
        .O(ram_reg_i_198__0_n_0));
  LUT6 #(
    .INIT(64'h7444BB8B7747B888)) 
    ram_reg_i_1992
       (.I0(ram_reg_i_1184_0),
        .I1(ram_reg_i_1149_0),
        .I2(Q[79]),
        .I3(DOADO[6]),
        .I4(DOBDO[6]),
        .I5(Q[78]),
        .O(ram_reg_i_1992_n_0));
  LUT6 #(
    .INIT(64'hFF4F4F4FFF4FFF4F)) 
    ram_reg_i_1994
       (.I0(DOBDO[6]),
        .I1(ram_reg_i_1147_1),
        .I2(ram_reg_i_1355_0),
        .I3(ram_reg_i_1236_1),
        .I4(DOADO[6]),
        .I5(Q[29]),
        .O(ram_reg_i_1994_n_0));
  LUT5 #(
    .INIT(32'h003F5A5A)) 
    ram_reg_i_1995
       (.I0(Q[50]),
        .I1(ram_reg_i_1355_1),
        .I2(DOBDO[6]),
        .I3(ram_reg_i_1309_0),
        .I4(ram_reg_i_1355_0),
        .O(ram_reg_i_1995_n_0));
  LUT6 #(
    .INIT(64'hFC03FC03FC03FE02)) 
    ram_reg_i_1996
       (.I0(ram_reg_i_1185_0),
        .I1(Q[202]),
        .I2(Q[24]),
        .I3(DOBDO[6]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(ram_reg_i_1996_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_199__0
       (.I0(Q[42]),
        .I1(Q[105]),
        .I2(Q[293]),
        .I3(Q[64]),
        .O(ram_reg_i_199__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_200__0
       (.I0(Q[294]),
        .I1(Q[289]),
        .I2(Q[15]),
        .I3(Q[190]),
        .I4(ram_reg_i_229__0_n_0),
        .O(ram_reg_i_200__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_201__0
       (.I0(Q[290]),
        .I1(Q[236]),
        .I2(Q[90]),
        .I3(Q[45]),
        .O(ram_reg_i_201__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_202__0
       (.I0(Q[243]),
        .I1(Q[89]),
        .I2(Q[110]),
        .I3(Q[218]),
        .I4(ram_reg_i_230__1_n_0),
        .O(ram_reg_i_202__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_203__0
       (.I0(Q[287]),
        .I1(Q[284]),
        .I2(Q[68]),
        .I3(Q[314]),
        .O(ram_reg_i_203__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_204__0
       (.I0(Q[282]),
        .I1(Q[257]),
        .I2(Q[320]),
        .I3(Q[266]),
        .I4(ram_reg_i_231__0_n_0),
        .O(ram_reg_i_204__0_n_0));
  LUT6 #(
    .INIT(64'hAFAEFFFEAAAAFAFA)) 
    ram_reg_i_2053
       (.I0(ram_reg_i_1228_0),
        .I1(Q[228]),
        .I2(Q[229]),
        .I3(Q[225]),
        .I4(DOADO[5]),
        .I5(DOBDO[5]),
        .O(ram_reg_i_2053_n_0));
  LUT6 #(
    .INIT(64'h4141014541414545)) 
    ram_reg_i_2055
       (.I0(ram_reg_i_512_1),
        .I1(ram_reg_i_1230_0),
        .I2(DOBDO[5]),
        .I3(DOADO[5]),
        .I4(Q[147]),
        .I5(Q[129]),
        .O(ram_reg_i_2055_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000220A)) 
    ram_reg_i_2056
       (.I0(ram_reg_i_512_0),
        .I1(DOADO[5]),
        .I2(Q[178]),
        .I3(Q[179]),
        .I4(Q[197]),
        .I5(Q[199]),
        .O(ram_reg_i_2056_n_0));
  LUT6 #(
    .INIT(64'h5555555515151510)) 
    ram_reg_i_2058
       (.I0(Q[199]),
        .I1(DOADO[5]),
        .I2(Q[179]),
        .I3(Q[178]),
        .I4(ram_reg_i_1232_0),
        .I5(Q[197]),
        .O(ram_reg_i_2058_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_205__0
       (.I0(Q[217]),
        .I1(Q[81]),
        .I2(Q[207]),
        .I3(Q[60]),
        .O(ram_reg_i_205__0_n_0));
  LUT6 #(
    .INIT(64'h8AFF8A00CF00CFFF)) 
    ram_reg_i_2060
       (.I0(ram_reg_i_1233_0),
        .I1(DOADO[5]),
        .I2(Q[79]),
        .I3(ram_reg_i_1149_1),
        .I4(Q[99]),
        .I5(DOBDO[5]),
        .O(ram_reg_i_2060_n_0));
  LUT6 #(
    .INIT(64'h000000000F0F000D)) 
    ram_reg_i_2062
       (.I0(Q[51]),
        .I1(ram_reg_i_1234_0),
        .I2(Q[76]),
        .I3(Q[74]),
        .I4(Q[75]),
        .I5(DOBDO[5]),
        .O(ram_reg_i_2062_n_0));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4F44F44)) 
    ram_reg_i_2066
       (.I0(ram_reg_i_1236_0),
        .I1(ram_reg_i_1409_0),
        .I2(DOBDO[5]),
        .I3(Q[22]),
        .I4(ram_reg_i_1409_1),
        .I5(Q[23]),
        .O(ram_reg_i_2066_n_0));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    ram_reg_i_2067
       (.I0(DOADO[5]),
        .I1(ram_reg_i_1147_1),
        .I2(DOBDO[5]),
        .I3(ram_reg_i_1236_1),
        .I4(ram_reg_i_1355_0),
        .I5(ram_reg_i_1309_0),
        .O(ram_reg_i_2067_n_0));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    ram_reg_i_2068
       (.I0(DOBDO[5]),
        .I1(ram_reg_i_1147_0),
        .I2(Q[48]),
        .I3(Q[150]),
        .I4(Q[49]),
        .I5(Q[50]),
        .O(ram_reg_i_2068_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_206__0
       (.I0(Q[242]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[160]),
        .I4(ram_reg_i_232__0_n_0),
        .O(ram_reg_i_206__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_207__0
       (.I0(Q[318]),
        .I1(Q[115]),
        .I2(Q[166]),
        .I3(Q[82]),
        .O(ram_reg_i_207__0_n_0));
  LUT6 #(
    .INIT(64'h3F002AFF3FFF2A00)) 
    ram_reg_i_2087
       (.I0(ram_reg_i_1233_0),
        .I1(DOADO[4]),
        .I2(Q[79]),
        .I3(ram_reg_i_1149_1),
        .I4(DOBDO[4]),
        .I5(ram_reg_i_1184_0),
        .O(ram_reg_i_2087_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_208__0
       (.I0(Q[144]),
        .I1(Q[214]),
        .I2(Q[114]),
        .I3(Q[132]),
        .I4(ram_reg_i_233__0_n_0),
        .O(ram_reg_i_208__0_n_0));
  LUT6 #(
    .INIT(64'h00F0FFF07AF07AF0)) 
    ram_reg_i_2092
       (.I0(ram_reg_i_470_4),
        .I1(Q[175]),
        .I2(DOBDO[4]),
        .I3(ram_reg_i_470_3),
        .I4(DOADO[4]),
        .I5(Q[179]),
        .O(ram_reg_i_2092_n_0));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT4 #(
    .INIT(16'hF02C)) 
    ram_reg_i_2093
       (.I0(Q[222]),
        .I1(Q[223]),
        .I2(DOBDO[4]),
        .I3(Q[224]),
        .O(ram_reg_i_2093_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_209__0
       (.I0(Q[83]),
        .I1(Q[69]),
        .I2(Q[219]),
        .I3(Q[161]),
        .O(ram_reg_i_209__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_210__0
       (.I0(Q[170]),
        .I1(Q[259]),
        .I2(Q[136]),
        .I3(Q[233]),
        .I4(ram_reg_i_234__0_n_0),
        .O(ram_reg_i_210__0_n_0));
  LUT6 #(
    .INIT(64'hF00FF0B0FF0FFFBF)) 
    ram_reg_i_2119
       (.I0(Q[297]),
        .I1(ram_reg_i_1301_0),
        .I2(DOBDO[3]),
        .I3(Q[299]),
        .I4(Q[298]),
        .I5(ram_reg_i_1301_1),
        .O(ram_reg_i_2119_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_211__0
       (.I0(Q[188]),
        .I1(Q[311]),
        .I2(Q[215]),
        .I3(Q[157]),
        .O(ram_reg_i_211__0_n_0));
  LUT6 #(
    .INIT(64'h8A558A558A55AA77)) 
    ram_reg_i_2123
       (.I0(ram_reg_i_1303_1),
        .I1(ram_reg_i_1303_2),
        .I2(ram_reg_i_1303_0),
        .I3(DOBDO[3]),
        .I4(DOADO[3]),
        .I5(ram_reg_i_512_2),
        .O(ram_reg_i_2123_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFFFAFEAAFEA)) 
    ram_reg_i_2124
       (.I0(ram_reg_i_1228_0),
        .I1(Q[225]),
        .I2(DOBDO[3]),
        .I3(Q[228]),
        .I4(DOADO[3]),
        .I5(Q[229]),
        .O(ram_reg_i_2124_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_212__0
       (.I0(Q[13]),
        .I1(Q[57]),
        .I2(Q[220]),
        .I3(Q[211]),
        .I4(ram_reg_i_235__0_n_0),
        .O(ram_reg_i_212__0_n_0));
  LUT6 #(
    .INIT(64'h000000009A9A9A9B)) 
    ram_reg_i_2132
       (.I0(DOBDO[3]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[152]),
        .I4(Q[25]),
        .I5(ram_reg_i_1309_0),
        .O(ram_reg_i_2132_n_0));
  LUT6 #(
    .INIT(64'h0000000000005350)) 
    ram_reg_i_2134
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(Q[47]),
        .I5(Q[200]),
        .O(ram_reg_i_2134_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000F04)) 
    ram_reg_i_2135
       (.I0(Q[73]),
        .I1(ram_reg_i_1312_0),
        .I2(Q[76]),
        .I3(Q[74]),
        .I4(Q[75]),
        .I5(DOBDO[3]),
        .O(ram_reg_i_2135_n_0));
  LUT6 #(
    .INIT(64'hFF22E3E322222323)) 
    ram_reg_i_2138
       (.I0(ram_reg_i_1149_0),
        .I1(DOBDO[3]),
        .I2(Q[78]),
        .I3(DOADO[3]),
        .I4(Q[79]),
        .I5(ram_reg_i_1149_1),
        .O(ram_reg_i_2138_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_213__0
       (.I0(Q[36]),
        .I1(Q[265]),
        .I2(Q[315]),
        .I3(Q[267]),
        .O(ram_reg_i_213__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_214__1
       (.I0(Q[33]),
        .I1(Q[281]),
        .I2(Q[140]),
        .I3(Q[291]),
        .I4(ram_reg_i_236__0_n_0),
        .O(ram_reg_i_214__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_215__0
       (.I0(Q[112]),
        .I1(Q[142]),
        .I2(Q[309]),
        .I3(Q[306]),
        .O(ram_reg_i_215__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_216__0
       (.I0(Q[288]),
        .I1(Q[94]),
        .I2(Q[10]),
        .I3(Q[258]),
        .O(ram_reg_i_216__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_217__0
       (.I0(Q[206]),
        .I1(Q[181]),
        .I2(Q[186]),
        .I3(Q[133]),
        .O(ram_reg_i_217__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFAE)) 
    ram_reg_i_2183
       (.I0(ram_reg_i_2521_n_0),
        .I1(Q[79]),
        .I2(DOADO[2]),
        .I3(ram_reg_i_1149_0),
        .I4(ram_reg_i_2522_n_0),
        .I5(ram_reg_i_2523_n_0),
        .O(ram_reg_i_2183_n_0));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    ram_reg_i_2184
       (.I0(ram_reg_12),
        .I1(ram_reg_i_2524_n_0),
        .I2(ram_reg_i_2525_n_0),
        .I3(ram_reg_i_2526_n_0),
        .I4(ram_reg_i_2527_n_0),
        .I5(ram_reg_i_1345_0),
        .O(ram_reg_i_2184_n_0));
  LUT6 #(
    .INIT(64'h8A80AAAA8A80808A)) 
    ram_reg_i_2185
       (.I0(ram_reg_i_2529_n_0),
        .I1(DOADO[2]),
        .I2(Q[229]),
        .I3(Q[228]),
        .I4(DOBDO[2]),
        .I5(ram_reg_i_1228_0),
        .O(ram_reg_i_2185_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFFF8000C0FF)) 
    ram_reg_i_2186
       (.I0(ram_reg_i_1346_1),
        .I1(Q[129]),
        .I2(DOADO[2]),
        .I3(ram_reg_i_1303_0),
        .I4(DOBDO[2]),
        .I5(ram_reg_i_512_1),
        .O(ram_reg_i_2186_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFFE)) 
    ram_reg_i_2187
       (.I0(ram_reg_i_1346_2),
        .I1(Q[172]),
        .I2(Q[173]),
        .I3(Q[248]),
        .I4(ram_reg_i_1346_3),
        .I5(DOBDO[2]),
        .O(ram_reg_i_2187_n_0));
  LUT6 #(
    .INIT(64'h88800000BBBBBBBB)) 
    ram_reg_i_2188
       (.I0(ram_reg_i_2533_n_0),
        .I1(ram_reg_i_1346_0),
        .I2(Q[179]),
        .I3(Q[176]),
        .I4(ram_reg_i_1346_4),
        .I5(DOBDO[2]),
        .O(ram_reg_i_2188_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_218__0
       (.I0(Q[286]),
        .I1(Q[66]),
        .I2(Q[61]),
        .I3(Q[107]),
        .I4(ram_reg_i_237__0_n_0),
        .O(ram_reg_i_218__0_n_0));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    ram_reg_i_22
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d1[1]),
        .I1(ram_reg_1),
        .I2(ram_reg_i_114__2_n_0),
        .I3(ram_reg_i_115__2_n_0),
        .I4(ram_reg_3),
        .I5(grp_ClefiaKeySet128_fu_343_rk_d1[1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hDD0D000000000000)) 
    ram_reg_i_2203
       (.I0(DOADO[1]),
        .I1(ram_reg_i_1147_1),
        .I2(DOBDO[1]),
        .I3(ram_reg_i_1236_1),
        .I4(ram_reg_i_1355_0),
        .I5(ram_reg_i_1309_0),
        .O(ram_reg_i_2203_n_0));
  LUT5 #(
    .INIT(32'h0F0F0FE0)) 
    ram_reg_i_2204
       (.I0(Q[48]),
        .I1(Q[150]),
        .I2(DOBDO[1]),
        .I3(Q[50]),
        .I4(Q[49]),
        .O(ram_reg_i_2204_n_0));
  LUT6 #(
    .INIT(64'hDFFDDFDFDDDDDDDD)) 
    ram_reg_i_2205
       (.I0(ram_reg_i_1355_0),
        .I1(ram_reg_i_1309_0),
        .I2(DOBDO[1]),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ram_reg_i_1355_1),
        .O(ram_reg_i_2205_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0FFF1)) 
    ram_reg_i_2207
       (.I0(Q[73]),
        .I1(ram_reg_i_1357_5),
        .I2(Q[76]),
        .I3(Q[74]),
        .I4(Q[75]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_2207_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_reg_i_2208
       (.I0(ram_reg_i_1357_1),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_1357_2),
        .I3(ram_reg_i_1357_3),
        .I4(ram_reg_i_1357_4),
        .I5(ram_reg_i_473_3),
        .O(ram_reg_i_2208_n_0));
  LUT6 #(
    .INIT(64'hAAAAEEEFFFFFEEEF)) 
    ram_reg_i_2209
       (.I0(ram_reg_i_1149_0),
        .I1(DOBDO[1]),
        .I2(Q[78]),
        .I3(Q[77]),
        .I4(Q[79]),
        .I5(DOADO[1]),
        .O(ram_reg_i_2209_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_220__0
       (.I0(Q[99]),
        .I1(Q[24]),
        .I2(Q[299]),
        .I3(Q[124]),
        .I4(Q[224]),
        .I5(Q[199]),
        .O(ram_reg_i_220__0_n_0));
  LUT6 #(
    .INIT(64'h9A9A9A98FFFFFFFF)) 
    ram_reg_i_2210
       (.I0(DOBDO[1]),
        .I1(Q[99]),
        .I2(Q[98]),
        .I3(Q[272]),
        .I4(Q[97]),
        .I5(ram_reg_i_1357_0),
        .O(ram_reg_i_2210_n_0));
  LUT5 #(
    .INIT(32'hFAFAAFAE)) 
    ram_reg_i_2211
       (.I0(ram_reg_i_569_0),
        .I1(Q[100]),
        .I2(Q[102]),
        .I3(Q[101]),
        .I4(DOBDO[1]),
        .O(ram_reg_i_2211_n_0));
  LUT6 #(
    .INIT(64'hAAAAFF0030FFFF00)) 
    ram_reg_i_2212
       (.I0(DOADO[1]),
        .I1(Q[175]),
        .I2(ram_reg_i_470_4),
        .I3(DOBDO[1]),
        .I4(ram_reg_i_470_3),
        .I5(Q[179]),
        .O(ram_reg_i_2212_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA55AA3F)) 
    ram_reg_i_2213
       (.I0(DOBDO[1]),
        .I1(Q[129]),
        .I2(DOADO[1]),
        .I3(Q[174]),
        .I4(Q[147]),
        .I5(Q[148]),
        .O(ram_reg_i_2213_n_0));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2215
       (.I0(Q[229]),
        .I1(DOADO[1]),
        .O(ram_reg_i_2215_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_2217
       (.I0(Q[252]),
        .I1(Q[251]),
        .I2(Q[253]),
        .I3(DOBDO[1]),
        .I4(Q[276]),
        .O(ram_reg_i_2217_n_0));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_221__0
       (.I0(Q[23]),
        .I1(Q[223]),
        .O(ram_reg_i_221__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_222__0
       (.I0(Q[28]),
        .I1(Q[228]),
        .I2(Q[103]),
        .I3(Q[303]),
        .I4(Q[128]),
        .I5(Q[203]),
        .O(ram_reg_i_222__0_n_0));
  LUT6 #(
    .INIT(64'h5555555555005454)) 
    ram_reg_i_2236
       (.I0(Q[199]),
        .I1(Q[178]),
        .I2(ram_reg_i_1232_0),
        .I3(DOADO[0]),
        .I4(Q[179]),
        .I5(Q[197]),
        .O(ram_reg_i_2236_n_0));
  LUT6 #(
    .INIT(64'hFFFF55FD5555FF55)) 
    ram_reg_i_2237
       (.I0(ram_reg_i_500_1),
        .I1(Q[149]),
        .I2(Q[227]),
        .I3(Q[151]),
        .I4(Q[153]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_2237_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A000202)) 
    ram_reg_i_2238
       (.I0(ram_reg_i_512_0),
        .I1(Q[178]),
        .I2(Q[197]),
        .I3(DOADO[0]),
        .I4(Q[179]),
        .I5(Q[199]),
        .O(ram_reg_i_2238_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0E000E)) 
    ram_reg_i_2239
       (.I0(Q[225]),
        .I1(ram_reg_i_1405_0),
        .I2(Q[228]),
        .I3(Q[229]),
        .I4(DOADO[0]),
        .I5(Q[251]),
        .O(ram_reg_i_2239_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_223__0
       (.I0(Q[127]),
        .I1(Q[27]),
        .I2(Q[227]),
        .I3(Q[102]),
        .I4(Q[302]),
        .I5(Q[202]),
        .O(ram_reg_i_223__0_n_0));
  LUT6 #(
    .INIT(64'hDCDFDCDFDCDCDCDF)) 
    ram_reg_i_2240
       (.I0(DOADO[0]),
        .I1(Q[251]),
        .I2(Q[229]),
        .I3(Q[228]),
        .I4(Q[224]),
        .I5(Q[225]),
        .O(ram_reg_i_2240_n_0));
  LUT6 #(
    .INIT(64'h00FF00FFFFFF0EFF)) 
    ram_reg_i_2241
       (.I0(Q[198]),
        .I1(ram_reg_i_1406_0),
        .I2(Q[74]),
        .I3(DOBDO[0]),
        .I4(Q[75]),
        .I5(Q[76]),
        .O(ram_reg_i_2241_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0FFF4)) 
    ram_reg_i_2242
       (.I0(Q[73]),
        .I1(ram_reg_i_1406_1),
        .I2(Q[76]),
        .I3(Q[74]),
        .I4(Q[75]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_2242_n_0));
  LUT5 #(
    .INIT(32'h00FFE0E0)) 
    ram_reg_i_2244
       (.I0(Q[77]),
        .I1(Q[78]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(Q[79]),
        .O(ram_reg_i_2244_n_0));
  LUT5 #(
    .INIT(32'hABFEAAFE)) 
    ram_reg_i_2245
       (.I0(ram_reg_i_569_0),
        .I1(Q[102]),
        .I2(Q[101]),
        .I3(DOBDO[0]),
        .I4(Q[100]),
        .O(ram_reg_i_2245_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAEAEAF)) 
    ram_reg_i_2246
       (.I0(ram_reg_i_1408_2),
        .I1(Q[124]),
        .I2(Q[125]),
        .I3(Q[123]),
        .I4(ram_reg_i_1408_0),
        .I5(DOBDO[0]),
        .O(ram_reg_i_2246_n_0));
  LUT6 #(
    .INIT(64'hFF00FF000000FE00)) 
    ram_reg_i_2247
       (.I0(ram_reg_i_1408_0),
        .I1(ram_reg_i_1408_1),
        .I2(Q[123]),
        .I3(DOBDO[0]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(ram_reg_i_2247_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0002FE)) 
    ram_reg_i_2249
       (.I0(ram_reg_i_1409_2),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(DOBDO[0]),
        .I4(ram_reg_i_1409_1),
        .I5(ram_reg_i_1409_0),
        .O(ram_reg_i_2249_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_224__0
       (.I0(Q[100]),
        .I1(Q[225]),
        .O(ram_reg_i_224__0_n_0));
  LUT6 #(
    .INIT(64'h45C045CF00FF00FF)) 
    ram_reg_i_2251
       (.I0(ram_reg_i_1147_0),
        .I1(DOADO[0]),
        .I2(Q[29]),
        .I3(DOBDO[0]),
        .I4(Q[28]),
        .I5(ram_reg_i_1409_3),
        .O(ram_reg_i_2251_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_225__1
       (.I0(Q[126]),
        .I1(Q[301]),
        .I2(Q[101]),
        .I3(Q[26]),
        .I4(Q[226]),
        .I5(Q[201]),
        .O(ram_reg_i_225__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_226__0
       (.I0(Q[225]),
        .I1(Q[100]),
        .I2(Q[25]),
        .I3(Q[200]),
        .I4(Q[300]),
        .I5(Q[125]),
        .O(ram_reg_i_226__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_228__0
       (.I0(Q[244]),
        .I1(Q[16]),
        .I2(Q[85]),
        .I3(Q[195]),
        .O(ram_reg_i_228__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_229__0
       (.I0(Q[234]),
        .I1(Q[35]),
        .I2(Q[106]),
        .I3(Q[193]),
        .O(ram_reg_i_229__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_230__1
       (.I0(Q[59]),
        .I1(Q[58]),
        .I2(Q[264]),
        .I3(Q[238]),
        .O(ram_reg_i_230__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_231__0
       (.I0(Q[92]),
        .I1(Q[312]),
        .I2(Q[14]),
        .I3(Q[118]),
        .O(ram_reg_i_231__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_232__0
       (.I0(Q[117]),
        .I1(Q[119]),
        .I2(Q[169]),
        .I3(Q[135]),
        .O(ram_reg_i_232__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_233__0
       (.I0(Q[130]),
        .I1(Q[317]),
        .I2(Q[137]),
        .I3(Q[93]),
        .O(ram_reg_i_233__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_234__0
       (.I0(Q[108]),
        .I1(Q[37]),
        .I2(Q[113]),
        .I3(Q[313]),
        .O(ram_reg_i_234__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_235__0
       (.I0(Q[263]),
        .I1(Q[87]),
        .I2(Q[159]),
        .I3(Q[237]),
        .O(ram_reg_i_235__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_236__0
       (.I0(Q[67]),
        .I1(Q[165]),
        .I2(Q[84]),
        .I3(Q[162]),
        .O(ram_reg_i_236__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_237__0
       (.I0(Q[240]),
        .I1(Q[256]),
        .I2(Q[239]),
        .I3(Q[40]),
        .O(ram_reg_i_237__0_n_0));
  LUT6 #(
    .INIT(64'h0505050505050001)) 
    ram_reg_i_2521
       (.I0(DOBDO[2]),
        .I1(Q[76]),
        .I2(Q[79]),
        .I3(ram_reg_i_2183_0),
        .I4(Q[77]),
        .I5(Q[78]),
        .O(ram_reg_i_2521_n_0));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    ram_reg_i_2522
       (.I0(ram_reg_i_2183_5),
        .I1(ram_reg_i_2183_1),
        .I2(DOBDO[2]),
        .I3(ram_reg_i_2183_3),
        .I4(ram_reg_i_2183_4),
        .I5(ram_reg_i_2183_2),
        .O(ram_reg_i_2522_n_0));
  LUT6 #(
    .INIT(64'h9A9A9A98FFFFFFFF)) 
    ram_reg_i_2523
       (.I0(DOBDO[2]),
        .I1(Q[99]),
        .I2(Q[98]),
        .I3(Q[272]),
        .I4(Q[97]),
        .I5(ram_reg_i_1357_0),
        .O(ram_reg_i_2523_n_0));
  LUT5 #(
    .INIT(32'h5D5DFF5D)) 
    ram_reg_i_2524
       (.I0(ram_reg_i_546_0),
        .I1(DOADO[2]),
        .I2(ram_reg_i_1147_1),
        .I3(DOBDO[2]),
        .I4(ram_reg_i_1236_1),
        .O(ram_reg_i_2524_n_0));
  LUT4 #(
    .INIT(16'h82AA)) 
    ram_reg_i_2525
       (.I0(ram_reg_i_1355_0),
        .I1(Q[27]),
        .I2(DOBDO[2]),
        .I3(ram_reg_i_1147_0),
        .O(ram_reg_i_2525_n_0));
  LUT5 #(
    .INIT(32'hFF0E00F0)) 
    ram_reg_i_2526
       (.I0(Q[150]),
        .I1(Q[48]),
        .I2(Q[49]),
        .I3(Q[50]),
        .I4(DOBDO[2]),
        .O(ram_reg_i_2526_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA0A000000A2)) 
    ram_reg_i_2527
       (.I0(ram_reg_i_2184_0),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[202]),
        .I5(DOBDO[2]),
        .O(ram_reg_i_2527_n_0));
  LUT6 #(
    .INIT(64'h00005555FFFFFFFD)) 
    ram_reg_i_2529
       (.I0(ram_reg_i_484_0),
        .I1(Q[224]),
        .I2(Q[223]),
        .I3(Q[222]),
        .I4(ram_reg_i_1228_0),
        .I5(DOBDO[2]),
        .O(ram_reg_i_2529_n_0));
  LUT6 #(
    .INIT(64'h5555FFFFFFFCFFFF)) 
    ram_reg_i_2533
       (.I0(DOADO[2]),
        .I1(ram_reg_i_2188_0),
        .I2(DOBDO[2]),
        .I3(Q[178]),
        .I4(ram_reg_i_470_3),
        .I5(Q[179]),
        .O(ram_reg_i_2533_n_0));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    ram_reg_i_26
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d1[0]),
        .I1(ram_reg_1),
        .I2(ram_reg_i_130__2_n_0),
        .I3(ram_reg_i_131__1_n_0),
        .I4(ram_reg_3),
        .I5(grp_ClefiaKeySet128_fu_343_rk_d1[0]),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    ram_reg_i_27
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d0[4]),
        .I1(ram_reg_1),
        .I2(ram_reg_i_134__2_n_0),
        .I3(ram_reg_i_135__1_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_4[1]),
        .O(\ap_CS_fsm_reg[22]_2 [1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    ram_reg_i_28
       (.I0(grp_ClefiaKeySet192_fu_331_rk_d0[3]),
        .I1(ram_reg_1),
        .I2(ram_reg_i_138__2_n_0),
        .I3(ram_reg_i_139__1_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_4[0]),
        .O(\ap_CS_fsm_reg[22]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_28__2
       (.I0(\ap_CS_fsm_reg[252]_0 ),
        .I1(ram_reg_i_77__2_n_0),
        .I2(\ap_CS_fsm_reg[3] ),
        .O(\ap_CS_fsm_reg[9] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_30__2
       (.I0(ram_reg_i_80__2_n_0),
        .I1(ram_reg_i_81__1_n_0),
        .I2(ram_reg_i_82__1_n_0),
        .I3(ram_reg_i_83__2_n_0),
        .I4(ram_reg_i_84__2_n_0),
        .O(\ap_CS_fsm_reg[191] ));
  LUT6 #(
    .INIT(64'hFFF40000FFF4FFF4)) 
    ram_reg_i_326
       (.I0(ram_reg_i_102__1_2),
        .I1(ram_reg_i_801_n_0),
        .I2(ram_reg_i_802_n_0),
        .I3(ram_reg_i_803_n_0),
        .I4(ram_reg_i_804_n_0),
        .I5(ram_reg_i_805_n_0),
        .O(ram_reg_i_326_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    ram_reg_i_327
       (.I0(ram_reg_i_806_n_0),
        .I1(ram_reg_i_807_n_0),
        .I2(ram_reg_i_433_0),
        .I3(ram_reg_i_809_n_0),
        .I4(ram_reg_i_810_n_0),
        .I5(ram_reg_8),
        .O(ram_reg_i_327_n_0));
  LUT6 #(
    .INIT(64'h0000F600F6F6F6F6)) 
    ram_reg_i_329
       (.I0(DOADO[7]),
        .I1(ram_reg_i_122__2_2),
        .I2(ram_reg_i_895_0),
        .I3(ram_reg_i_363_4),
        .I4(ram_reg_i_814_n_0),
        .I5(ram_reg_i_815_n_0),
        .O(ram_reg_i_329_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_32__2
       (.I0(ram_reg_i_88__1_n_0),
        .I1(\ap_CS_fsm_reg[253] ),
        .O(\ap_CS_fsm_reg[252]_0 ));
  LUT6 #(
    .INIT(64'hAEEAFFFFAEEAAEEA)) 
    ram_reg_i_330
       (.I0(ram_reg_i_816_n_0),
        .I1(ram_reg_i_102__1_0),
        .I2(ram_reg_i_102__1_1),
        .I3(DOADO[7]),
        .I4(ram_reg_i_819_n_0),
        .I5(ram_reg_7),
        .O(ram_reg_i_330_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_33__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(Q[6]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    ram_reg_i_344
       (.I0(ram_reg_i_844_n_0),
        .I1(ram_reg_i_845_n_0),
        .I2(ram_reg_i_846_n_0),
        .I3(ram_reg_i_106__2_0),
        .I4(ram_reg_i_433_0),
        .I5(ram_reg_i_848_n_0),
        .O(ram_reg_i_344_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0AB00000000)) 
    ram_reg_i_346
       (.I0(ram_reg_i_849_n_0),
        .I1(ram_reg_i_106__2_6),
        .I2(DOADO[6]),
        .I3(Q[249]),
        .I4(Q[248]),
        .I5(ram_reg_i_326_1),
        .O(ram_reg_i_346_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45440000)) 
    ram_reg_i_347
       (.I0(ram_reg_i_414_0),
        .I1(ram_reg_i_852_n_0),
        .I2(ram_reg_i_106__2_4),
        .I3(ram_reg_i_106__2_5),
        .I4(ram_reg_i_855_n_0),
        .I5(ram_reg_i_856_n_0),
        .O(ram_reg_i_347_n_0));
  LUT6 #(
    .INIT(64'h00F0DDFDFFFFDDFD)) 
    ram_reg_i_348
       (.I0(ram_reg_i_106__2_1),
        .I1(ram_reg_i_106__2_2),
        .I2(DOBDO[6]),
        .I3(ram_reg_16),
        .I4(DOADO[6]),
        .I5(ram_reg_i_106__2_3),
        .O(ram_reg_i_348_n_0));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_34__0
       (.I0(ram_reg_i_88__1_n_0),
        .I1(ram_reg_i_77__2_n_0),
        .O(\ap_CS_fsm_reg[252] ));
  LUT6 #(
    .INIT(64'h5750FFFF57505750)) 
    ram_reg_i_362
       (.I0(DOADO[5]),
        .I1(ram_reg_i_110__1_0),
        .I2(Q[249]),
        .I3(ram_reg_i_888_n_0),
        .I4(ram_reg_i_889_n_0),
        .I5(ram_reg_i_890_n_0),
        .O(ram_reg_i_362_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFA8)) 
    ram_reg_i_363
       (.I0(ram_reg_i_891_n_0),
        .I1(ram_reg_i_892_n_0),
        .I2(ram_reg_i_118__2_1),
        .I3(ram_reg_i_344_4),
        .I4(ram_reg_i_895_n_0),
        .I5(ram_reg_i_896_n_0),
        .O(ram_reg_i_363_n_0));
  LUT6 #(
    .INIT(64'h0FF00FF00FF00DFD)) 
    ram_reg_i_364
       (.I0(ram_reg_i_897_n_0),
        .I1(ram_reg_i_898_n_0),
        .I2(Q[303]),
        .I3(DOADO[5]),
        .I4(Q[302]),
        .I5(Q[301]),
        .O(ram_reg_i_364_n_0));
  LUT6 #(
    .INIT(64'h0F00F0FF0F0DF0FE)) 
    ram_reg_i_366
       (.I0(ram_reg_i_110__1_1),
        .I1(ram_reg_i_110__1_2),
        .I2(Q[277]),
        .I3(Q[276]),
        .I4(DOADO[5]),
        .I5(Q[275]),
        .O(ram_reg_i_366_n_0));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_37__1
       (.I0(ram_reg_i_93__1_n_0),
        .I1(ram_reg_i_94__2_n_0),
        .O(\ap_CS_fsm_reg[159]_1 ));
  LUT6 #(
    .INIT(64'h3333333322223303)) 
    ram_reg_i_381
       (.I0(ram_reg_i_929_n_0),
        .I1(ram_reg_i_930_n_0),
        .I2(ram_reg_i_931_n_0),
        .I3(ram_reg_i_932_n_0),
        .I4(ram_reg_i_1083_0),
        .I5(ram_reg_i_114__2_0),
        .O(ram_reg_i_381_n_0));
  LUT6 #(
    .INIT(64'h4444FF44FFFF44F4)) 
    ram_reg_i_382
       (.I0(ram_reg_i_935_n_0),
        .I1(ram_reg_i_114__2_1),
        .I2(Q[247]),
        .I3(Q[248]),
        .I4(Q[249]),
        .I5(DOADO[4]),
        .O(ram_reg_i_382_n_0));
  LUT6 #(
    .INIT(64'h00000000D5DDDDDD)) 
    ram_reg_i_383
       (.I0(ram_reg_i_895_0),
        .I1(ram_reg_i_937_n_0),
        .I2(ram_reg_i_938_n_0),
        .I3(ram_reg_i_454_0),
        .I4(ram_reg_i_940_n_0),
        .I5(ram_reg_i_941_n_0),
        .O(ram_reg_i_383_n_0));
  LUT6 #(
    .INIT(64'hAEBFAEBFBFAEAEAE)) 
    ram_reg_i_384
       (.I0(ram_reg_8),
        .I1(Q[129]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .I4(Q[127]),
        .I5(Q[128]),
        .O(ram_reg_i_384_n_0));
  LUT6 #(
    .INIT(64'h00000000000002A2)) 
    ram_reg_i_385
       (.I0(ram_reg_i_942_n_0),
        .I1(Q[50]),
        .I2(DOADO[4]),
        .I3(ram_reg_i_415_1),
        .I4(ram_reg_i_944_n_0),
        .I5(ram_reg_i_433_0),
        .O(ram_reg_i_385_n_0));
  LUT6 #(
    .INIT(64'h5504000055555555)) 
    ram_reg_i_386
       (.I0(DOADO[4]),
        .I1(Q[273]),
        .I2(Q[275]),
        .I3(Q[276]),
        .I4(ram_reg_i_122__2_0),
        .I5(ram_reg_i_115__2_0),
        .O(ram_reg_i_386_n_0));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_38__3
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000FBFBFBAB)) 
    ram_reg_i_398
       (.I0(ram_reg_i_114__2_0),
        .I1(ram_reg_i_970_n_0),
        .I2(DOADO[3]),
        .I3(ram_reg_i_971_n_0),
        .I4(ram_reg_i_889_0),
        .I5(ram_reg_i_973_n_0),
        .O(ram_reg_i_398_n_0));
  LUT6 #(
    .INIT(64'hFFA20000FFFFFFFF)) 
    ram_reg_i_399
       (.I0(DOADO[3]),
        .I1(ram_reg_i_326_0),
        .I2(ram_reg_i_118__2_0),
        .I3(ram_reg_i_975_n_0),
        .I4(ram_reg_i_326_1),
        .I5(ram_reg_5),
        .O(ram_reg_i_399_n_0));
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    ram_reg_i_400
       (.I0(ram_reg_i_433_0),
        .I1(ram_reg_i_976_n_0),
        .I2(ram_reg_i_977_n_0),
        .I3(ram_reg_i_978_n_0),
        .I4(ram_reg_i_979_n_0),
        .O(ram_reg_i_400_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B000)) 
    ram_reg_i_401
       (.I0(ram_reg_i_118__2_1),
        .I1(ram_reg_i_980_n_0),
        .I2(ram_reg_i_895_0),
        .I3(ram_reg_i_363_4),
        .I4(ram_reg_i_981_n_0),
        .I5(ram_reg_i_982_n_0),
        .O(ram_reg_i_401_n_0));
  LUT6 #(
    .INIT(64'h3FA03FA03FA000A0)) 
    ram_reg_i_402
       (.I0(ram_reg_i_983_n_0),
        .I1(Q[301]),
        .I2(ram_reg_i_122__2_3),
        .I3(DOADO[3]),
        .I4(ram_reg_i_118__2_2),
        .I5(ram_reg_i_985_n_0),
        .O(ram_reg_i_402_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    ram_reg_i_40__1
       (.I0(Q[51]),
        .I1(Q[50]),
        .I2(Q[53]),
        .I3(Q[52]),
        .I4(ram_reg_i_98__1_n_0),
        .I5(ram_reg_i_99__0_n_0),
        .O(\ap_CS_fsm_reg[57] ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    ram_reg_i_414
       (.I0(ram_reg_i_1005_n_0),
        .I1(ram_reg_i_114__2_0),
        .I2(DOADO[2]),
        .I3(ram_reg_i_326_1),
        .I4(ram_reg_i_1006_n_0),
        .I5(ram_reg_i_1007_n_0),
        .O(ram_reg_i_414_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    ram_reg_i_415
       (.I0(ram_reg_i_344_4),
        .I1(ram_reg_i_1008_n_0),
        .I2(ram_reg_i_1009_n_0),
        .I3(ram_reg_i_1010_n_0),
        .I4(ram_reg_i_122__2_1),
        .I5(ram_reg_i_106__2_0),
        .O(ram_reg_i_415_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFEFF)) 
    ram_reg_i_416
       (.I0(ram_reg_8),
        .I1(ram_reg_i_1012_n_0),
        .I2(ram_reg_i_122__2_2),
        .I3(DOADO[2]),
        .I4(ram_reg_i_383_4),
        .I5(ram_reg_i_1014_n_0),
        .O(ram_reg_i_416_n_0));
  LUT6 #(
    .INIT(64'hFE000000FE00FE00)) 
    ram_reg_i_417
       (.I0(Q[302]),
        .I1(Q[303]),
        .I2(ram_reg_i_1015_n_0),
        .I3(DOADO[2]),
        .I4(ram_reg_i_122__2_5),
        .I5(ram_reg_i_122__2_0),
        .O(ram_reg_i_417_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0FFFF)) 
    ram_reg_i_418
       (.I0(Q[277]),
        .I1(ram_reg_i_122__2_4),
        .I2(ram_reg_7),
        .I3(DOADO[2]),
        .I4(ram_reg_i_122__2_3),
        .I5(ram_reg_i_1018_n_0),
        .O(ram_reg_i_418_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_41__1
       (.I0(Q[247]),
        .I1(Q[272]),
        .I2(Q[172]),
        .I3(Q[147]),
        .I4(Q[72]),
        .I5(ram_reg_i_100__1_n_0),
        .O(\ap_CS_fsm_reg[253]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_42__1
       (.I0(ram_reg_i_93__1_n_0),
        .I1(ram_reg_i_94__2_n_0),
        .I2(ram_reg_i_100__1_n_0),
        .O(\ap_CS_fsm_reg[159]_0 ));
  LUT6 #(
    .INIT(64'hAAAAFF0C08080C0C)) 
    ram_reg_i_432
       (.I0(DOADO[1]),
        .I1(ram_reg_i_1043_n_0),
        .I2(ram_reg_i_1044_n_0),
        .I3(ram_reg_i_1045_n_0),
        .I4(ram_reg_i_326_2),
        .I5(ram_reg_i_326_1),
        .O(ram_reg_i_432_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01550101)) 
    ram_reg_i_433
       (.I0(ram_reg_i_1046_n_0),
        .I1(ram_reg_i_1047_n_0),
        .I2(ram_reg_i_415_0),
        .I3(ram_reg_i_1049_n_0),
        .I4(ram_reg_i_126__2_0),
        .I5(ram_reg_i_1051_n_0),
        .O(ram_reg_i_433_n_0));
  LUT6 #(
    .INIT(64'h54FF545400FF00FF)) 
    ram_reg_i_434
       (.I0(ram_reg_i_1052_n_0),
        .I1(ram_reg_i_363_4),
        .I2(ram_reg_i_1053_n_0),
        .I3(ram_reg_i_1054_n_0),
        .I4(ram_reg_13),
        .I5(ram_reg_i_895_0),
        .O(ram_reg_i_434_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF0400)) 
    ram_reg_i_435
       (.I0(DOBDO[1]),
        .I1(ram_reg_i_330_0),
        .I2(ram_reg_i_402_2),
        .I3(Q[279]),
        .I4(ram_reg_i_1056_n_0),
        .I5(ram_reg_i_1057_n_0),
        .O(ram_reg_i_435_n_0));
  LUT5 #(
    .INIT(32'hCFAAFFFF)) 
    ram_reg_i_43__1
       (.I0(ram_reg_i_101__1_n_0),
        .I1(ram_reg_i_102__2_n_0),
        .I2(ram_reg_i_77__2_n_0),
        .I3(ram_reg_i_103__1_n_0),
        .I4(ram_reg_i_98__1_n_0),
        .O(\ap_CS_fsm_reg[59] ));
  LUT6 #(
    .INIT(64'hF0FF0F00F0F50F0D)) 
    ram_reg_i_447
       (.I0(ram_reg_i_1081_n_0),
        .I1(ram_reg_i_402_2),
        .I2(Q[303]),
        .I3(Q[302]),
        .I4(DOADO[0]),
        .I5(Q[301]),
        .O(ram_reg_i_447_n_0));
  LUT5 #(
    .INIT(32'hA2A2080A)) 
    ram_reg_i_448
       (.I0(ram_reg_7),
        .I1(Q[276]),
        .I2(Q[277]),
        .I3(Q[275]),
        .I4(DOADO[0]),
        .O(ram_reg_i_448_n_0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_i_449
       (.I0(Q[254]),
        .I1(Q[253]),
        .I2(Q[251]),
        .I3(Q[272]),
        .I4(Q[273]),
        .I5(DOADO[0]),
        .O(ram_reg_i_449_n_0));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT5 #(
    .INIT(32'h55555501)) 
    ram_reg_i_44__5
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0FFF0FFF0FFF0FDF)) 
    ram_reg_i_451
       (.I0(Q[250]),
        .I1(Q[251]),
        .I2(DOADO[0]),
        .I3(ram_reg_i_130__2_0),
        .I4(Q[253]),
        .I5(Q[254]),
        .O(ram_reg_i_451_n_0));
  LUT6 #(
    .INIT(64'hBBBBAAABBABAAAAA)) 
    ram_reg_i_452
       (.I0(ram_reg_i_326_1),
        .I1(ram_reg_9),
        .I2(ram_reg_i_114__2_0),
        .I3(ram_reg_i_1083_n_0),
        .I4(DOADO[0]),
        .I5(ram_reg_i_1084_n_0),
        .O(ram_reg_i_452_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEEFE)) 
    ram_reg_i_453
       (.I0(ram_reg_i_131__1_0),
        .I1(ram_reg_i_1086_n_0),
        .I2(ram_reg_i_131__1_1),
        .I3(ram_reg_i_131__1_2),
        .I4(ram_reg_i_131__1_3),
        .I5(ram_reg_i_1090_n_0),
        .O(ram_reg_i_453_n_0));
  LUT6 #(
    .INIT(64'h00000000AABA000A)) 
    ram_reg_i_454
       (.I0(ram_reg_i_1091_n_0),
        .I1(ram_reg_i_329_0),
        .I2(ram_reg_i_131__1_5),
        .I3(ram_reg_i_131__1_4),
        .I4(ram_reg_i_1095_n_0),
        .I5(ram_reg_i_344_4),
        .O(ram_reg_i_454_n_0));
  LUT6 #(
    .INIT(64'h8A80808A80808A8A)) 
    ram_reg_i_455
       (.I0(ram_reg_i_344_4),
        .I1(DOBDO[0]),
        .I2(Q[129]),
        .I3(ram_reg_i_131__1_6),
        .I4(DOADO[0]),
        .I5(ram_reg_i_383_5),
        .O(ram_reg_i_455_n_0));
  LUT6 #(
    .INIT(64'h33C70000FFFFFFFF)) 
    ram_reg_i_457
       (.I0(Q[247]),
        .I1(DOADO[0]),
        .I2(Q[248]),
        .I3(Q[249]),
        .I4(ram_reg_i_1101_n_0),
        .I5(ram_reg_5),
        .O(ram_reg_i_457_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_46__1
       (.I0(\ap_CS_fsm_reg[253]_0 ),
        .I1(\ap_CS_fsm_reg[159]_1 ),
        .O(\ap_CS_fsm_reg[253] ));
  LUT6 #(
    .INIT(64'h0E0EE0EE0E0EE000)) 
    ram_reg_i_470
       (.I0(ram_reg_i_1138_n_0),
        .I1(ram_reg_i_500_0),
        .I2(DOBDO[7]),
        .I3(ram_reg_i_134__2_2),
        .I4(Q[204]),
        .I5(ram_reg_i_1141_n_0),
        .O(ram_reg_i_470_n_0));
  LUT6 #(
    .INIT(64'hFCFF0300FCFD0301)) 
    ram_reg_i_472
       (.I0(ram_reg_i_1144_n_0),
        .I1(Q[253]),
        .I2(Q[276]),
        .I3(Q[252]),
        .I4(DOBDO[7]),
        .I5(Q[251]),
        .O(ram_reg_i_472_n_0));
  LUT6 #(
    .INIT(64'h00000000FFAE00AE)) 
    ram_reg_i_473
       (.I0(ram_reg_i_1145_n_0),
        .I1(ram_reg_i_1146_n_0),
        .I2(ram_reg_i_1147_n_0),
        .I3(ram_reg_i_501_0),
        .I4(ram_reg_i_1149_n_0),
        .I5(ram_reg_i_569_0),
        .O(ram_reg_i_473_n_0));
  LUT5 #(
    .INIT(32'hAEAABFAA)) 
    ram_reg_i_474
       (.I0(ram_reg_10),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_134__2_1),
        .I3(ram_reg_i_569_0),
        .I4(ram_reg_i_134__2_0),
        .O(ram_reg_i_474_n_0));
  LUT6 #(
    .INIT(64'h0000000055545051)) 
    ram_reg_i_475
       (.I0(ram_reg_i_1153_n_0),
        .I1(Q[277]),
        .I2(Q[279]),
        .I3(Q[278]),
        .I4(DOBDO[7]),
        .I5(ram_reg_i_159__1_2),
        .O(ram_reg_i_475_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_47__2
       (.I0(Q[153]),
        .I1(Q[278]),
        .I2(Q[178]),
        .I3(Q[78]),
        .I4(Q[253]),
        .I5(ram_reg_i_107__1_n_0),
        .O(\ap_CS_fsm_reg[159] ));
  LUT6 #(
    .INIT(64'h000000F1FFFFFF0D)) 
    ram_reg_i_484
       (.I0(ram_reg_i_1176_n_0),
        .I1(Q[251]),
        .I2(Q[252]),
        .I3(Q[253]),
        .I4(Q[276]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_484_n_0));
  LUT5 #(
    .INIT(32'h57555777)) 
    ram_reg_i_485
       (.I0(ram_reg_i_500_0),
        .I1(ram_reg_i_1177_n_0),
        .I2(ram_reg_i_547_0),
        .I3(DOBDO[6]),
        .I4(Q[204]),
        .O(ram_reg_i_485_n_0));
  LUT6 #(
    .INIT(64'h0003020300030200)) 
    ram_reg_i_486
       (.I0(ram_reg_i_1179_n_0),
        .I1(ram_reg_i_138__2_0),
        .I2(ram_reg_i_500_0),
        .I3(DOBDO[6]),
        .I4(Q[173]),
        .I5(ram_reg_i_1181_n_0),
        .O(ram_reg_i_486_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F90000)) 
    ram_reg_i_487
       (.I0(DOBDO[6]),
        .I1(ram_reg_i_2183_1),
        .I2(ram_reg_i_144__2_0),
        .I3(ram_reg_i_1184_n_0),
        .I4(ram_reg_i_1185_n_0),
        .I5(ram_reg_i_1186_n_0),
        .O(ram_reg_i_487_n_0));
  LUT6 #(
    .INIT(64'h88CC8ACC00000000)) 
    ram_reg_i_488
       (.I0(ram_reg_i_1187_n_0),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_139__1_0),
        .I3(ram_reg_i_159__1_1),
        .I4(ram_reg_i_139__1_1),
        .I5(ram_reg_11),
        .O(ram_reg_i_488_n_0));
  LUT5 #(
    .INIT(32'h08AAAAAA)) 
    ram_reg_i_48__1
       (.I0(ram_reg_i_108__1_n_0),
        .I1(Q[52]),
        .I2(Q[53]),
        .I3(ram_reg_i_109__1_n_0),
        .I4(ram_reg_i_110__2_n_0),
        .O(\ap_CS_fsm_reg[58] ));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF31)) 
    ram_reg_i_49__1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0F440F440F440044)) 
    ram_reg_i_500
       (.I0(ram_reg_i_1228_n_0),
        .I1(ram_reg_i_1229_n_0),
        .I2(ram_reg_i_1230_n_0),
        .I3(ram_reg_6),
        .I4(ram_reg_i_1231_n_0),
        .I5(ram_reg_i_1232_n_0),
        .O(ram_reg_i_500_n_0));
  LUT6 #(
    .INIT(64'h5555005155555555)) 
    ram_reg_i_501
       (.I0(ram_reg_10),
        .I1(ram_reg_i_1233_n_0),
        .I2(ram_reg_i_1234_n_0),
        .I3(ram_reg_i_569_0),
        .I4(ram_reg_i_1235_n_0),
        .I5(ram_reg_i_1236_n_0),
        .O(ram_reg_i_501_n_0));
  LUT6 #(
    .INIT(64'hCCCC04043333FFF3)) 
    ram_reg_i_502
       (.I0(ram_reg_i_1237_n_0),
        .I1(ram_reg_i_142_0),
        .I2(ram_reg_i_142_1),
        .I3(ram_reg_i_1239_n_0),
        .I4(ram_reg_i_142_2),
        .I5(DOBDO[5]),
        .O(ram_reg_i_502_n_0));
  LUT6 #(
    .INIT(64'h30FF2000FFFFFFFF)) 
    ram_reg_i_509
       (.I0(ram_reg_i_1236_1),
        .I1(ram_reg_i_1260_n_0),
        .I2(ram_reg_i_1261_n_0),
        .I3(ram_reg_i_1355_0),
        .I4(DOBDO[4]),
        .I5(ram_reg_12),
        .O(ram_reg_i_509_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF0D0C0CFF0D)) 
    ram_reg_i_510
       (.I0(ram_reg_i_144__2_0),
        .I1(ram_reg_i_1263_n_0),
        .I2(ram_reg_i_569_0),
        .I3(ram_reg_i_134__2_0),
        .I4(DOBDO[4]),
        .I5(ram_reg_i_134__2_1),
        .O(ram_reg_i_510_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    ram_reg_i_512
       (.I0(ram_reg_i_1267_n_0),
        .I1(ram_reg_i_1268_n_0),
        .I2(ram_reg_i_500_0),
        .I3(ram_reg_i_1269_n_0),
        .I4(ram_reg_6),
        .I5(ram_reg_i_1270_n_0),
        .O(ram_reg_i_512_n_0));
  LUT6 #(
    .INIT(64'hF400F4FFF4FFF400)) 
    ram_reg_i_513
       (.I0(ram_reg_i_1271_n_0),
        .I1(ram_reg_i_159__1_1),
        .I2(ram_reg_i_1272_n_0),
        .I3(ram_reg_14),
        .I4(Q[304]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_513_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8B88B8BB88B)) 
    ram_reg_i_525
       (.I0(ram_reg_i_1301_n_0),
        .I1(ram_reg_14),
        .I2(DOBDO[3]),
        .I3(Q[302]),
        .I4(Q[303]),
        .I5(Q[304]),
        .O(ram_reg_i_525_n_0));
  LUT5 #(
    .INIT(32'h4F4F4FFF)) 
    ram_reg_i_526
       (.I0(ram_reg_i_1302_n_0),
        .I1(ram_reg_i_1303_n_0),
        .I2(ram_reg_2),
        .I3(ram_reg_6),
        .I4(ram_reg_i_1304_n_0),
        .O(ram_reg_i_526_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    ram_reg_i_527
       (.I0(ram_reg_i_1305_n_0),
        .I1(Q[202]),
        .I2(ram_reg_i_148__2_0),
        .I3(ram_reg_i_148__2_1),
        .I4(ram_reg_i_546_0),
        .I5(ram_reg_i_1309_n_0),
        .O(ram_reg_i_527_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F1)) 
    ram_reg_i_529
       (.I0(ram_reg_i_1312_n_0),
        .I1(ram_reg_i_144__2_0),
        .I2(ram_reg_i_1313_n_0),
        .I3(ram_reg_i_569_0),
        .I4(ram_reg_i_1314_n_0),
        .I5(ram_reg_10),
        .O(ram_reg_i_529_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_52__1
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(ram_reg_i_77__2_n_0),
        .O(\ap_CS_fsm_reg[4] ));
  MUXF7 ram_reg_i_543
       (.I0(ram_reg_i_1345_n_0),
        .I1(ram_reg_i_1346_n_0),
        .O(ram_reg_i_543_n_0),
        .S(ram_reg_10));
  LUT6 #(
    .INIT(64'hB8B8B8B88B8BB88B)) 
    ram_reg_i_544
       (.I0(ram_reg_i_1347_n_0),
        .I1(ram_reg_14),
        .I2(DOBDO[2]),
        .I3(Q[302]),
        .I4(Q[303]),
        .I5(Q[304]),
        .O(ram_reg_i_544_n_0));
  LUT6 #(
    .INIT(64'h5444444455555555)) 
    ram_reg_i_546
       (.I0(ram_reg_10),
        .I1(ram_reg_i_1354_n_0),
        .I2(ram_reg_12),
        .I3(ram_reg_i_1355_n_0),
        .I4(ram_reg_i_1356_n_0),
        .I5(ram_reg_i_1357_n_0),
        .O(ram_reg_i_546_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    ram_reg_i_547
       (.I0(ram_reg_i_1358_n_0),
        .I1(ram_reg_i_1359_n_0),
        .I2(ram_reg_i_1360_n_0),
        .I3(ram_reg_i_500_0),
        .I4(ram_reg_i_1361_n_0),
        .I5(ram_reg_i_1362_n_0),
        .O(ram_reg_i_547_n_0));
  LUT6 #(
    .INIT(64'hFF7F00005050FFFF)) 
    ram_reg_i_548
       (.I0(ram_reg_i_1363_n_0),
        .I1(ram_reg_i_502_0),
        .I2(ram_reg_i_159__1_1),
        .I3(ram_reg_i_153_0),
        .I4(ram_reg_14),
        .I5(DOBDO[1]),
        .O(ram_reg_i_548_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFABAA)) 
    ram_reg_i_568
       (.I0(ram_reg_i_1401_n_0),
        .I1(ram_reg_i_500_0),
        .I2(ram_reg_i_1402_n_0),
        .I3(ram_reg_i_1403_n_0),
        .I4(ram_reg_i_1404_n_0),
        .I5(ram_reg_i_1405_n_0),
        .O(ram_reg_i_568_n_0));
  LUT6 #(
    .INIT(64'hFF0EFFFFFF0EFF0E)) 
    ram_reg_i_569
       (.I0(ram_reg_i_1406_n_0),
        .I1(ram_reg_i_1407_n_0),
        .I2(ram_reg_i_1408_n_0),
        .I3(ram_reg_10),
        .I4(ram_reg_i_1409_n_0),
        .I5(ram_reg_i_159__1_0),
        .O(ram_reg_i_569_n_0));
  LUT6 #(
    .INIT(64'h5555A9AA5555A9A8)) 
    ram_reg_i_570
       (.I0(DOBDO[0]),
        .I1(Q[302]),
        .I2(Q[303]),
        .I3(Q[301]),
        .I4(Q[304]),
        .I5(Q[300]),
        .O(ram_reg_i_570_n_0));
  LUT6 #(
    .INIT(64'h2EEE2EEE1DDD1D11)) 
    ram_reg_i_572
       (.I0(Q[299]),
        .I1(ram_reg_i_159__1_1),
        .I2(DOADO[0]),
        .I3(Q[279]),
        .I4(ram_reg_i_159__1_2),
        .I5(DOBDO[0]),
        .O(ram_reg_i_572_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ram_reg_i_77__2
       (.I0(ram_reg_i_154__1_n_0),
        .I1(Q[7]),
        .I2(ram_reg_i_155__1_n_0),
        .I3(ram_reg_i_156__1_n_0),
        .O(ram_reg_i_77__2_n_0));
  LUT6 #(
    .INIT(64'hF0F08BB8F0F0F0F0)) 
    ram_reg_i_801
       (.I0(DOBDO[7]),
        .I1(Q[179]),
        .I2(DOADO[7]),
        .I3(Q[178]),
        .I4(Q[198]),
        .I5(ram_reg_i_470_3),
        .O(ram_reg_i_801_n_0));
  LUT5 #(
    .INIT(32'hFFAAAAFE)) 
    ram_reg_i_802
       (.I0(ram_reg_i_326_1),
        .I1(Q[200]),
        .I2(Q[203]),
        .I3(Q[222]),
        .I4(DOADO[7]),
        .O(ram_reg_i_802_n_0));
  LUT6 #(
    .INIT(64'h0000000008F80F0F)) 
    ram_reg_i_803
       (.I0(ram_reg_i_1006_0),
        .I1(Q[150]),
        .I2(DOADO[7]),
        .I3(ram_reg_i_326_3),
        .I4(ram_reg_i_326_4),
        .I5(ram_reg_i_414_0),
        .O(ram_reg_i_803_n_0));
  LUT6 #(
    .INIT(64'h00ABFFFF00AB00AB)) 
    ram_reg_i_804
       (.I0(DOADO[7]),
        .I1(Q[225]),
        .I2(Q[224]),
        .I3(ram_reg_i_326_0),
        .I4(ram_reg_i_326_5),
        .I5(DOBDO[7]),
        .O(ram_reg_i_804_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFAAFFAB)) 
    ram_reg_i_805
       (.I0(DOADO[7]),
        .I1(Q[226]),
        .I2(Q[228]),
        .I3(Q[229]),
        .I4(Q[227]),
        .I5(ram_reg_i_326_2),
        .O(ram_reg_i_805_n_0));
  LUT6 #(
    .INIT(64'h11111111FFFF1F11)) 
    ram_reg_i_806
       (.I0(ram_reg_i_327_1),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_385_2),
        .I3(Q[48]),
        .I4(ram_reg_i_846_0),
        .I5(DOADO[7]),
        .O(ram_reg_i_806_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA02AAAAAAAA)) 
    ram_reg_i_807
       (.I0(DOADO[7]),
        .I1(ram_reg_i_433_2),
        .I2(Q[48]),
        .I3(Q[49]),
        .I4(Q[50]),
        .I5(ram_reg_i_327_2),
        .O(ram_reg_i_807_n_0));
  LUT6 #(
    .INIT(64'hFF33FF3333FFF737)) 
    ram_reg_i_809
       (.I0(ram_reg_i_327_0),
        .I1(ram_reg_i_415_0),
        .I2(Q[22]),
        .I3(DOADO[7]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(ram_reg_i_809_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_80__2
       (.I0(ram_reg_i_159__2_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1),
        .I2(ram_reg_i_160__1_n_0),
        .I3(ram_reg_i_161__1_n_0),
        .I4(ram_reg_i_162__1_n_0),
        .I5(ram_reg_i_163__1_n_0),
        .O(ram_reg_i_80__2_n_0));
  LUT5 #(
    .INIT(32'h00FFE0E0)) 
    ram_reg_i_810
       (.I0(Q[128]),
        .I1(Q[127]),
        .I2(DOADO[7]),
        .I3(DOBDO[7]),
        .I4(Q[129]),
        .O(ram_reg_i_810_n_0));
  LUT6 #(
    .INIT(64'h00000000FF000EFE)) 
    ram_reg_i_814
       (.I0(ram_reg_i_1605_n_0),
        .I1(ram_reg_i_1606_n_0),
        .I2(ram_reg_i_329_1),
        .I3(DOADO[7]),
        .I4(Q[77]),
        .I5(ram_reg_i_329_0),
        .O(ram_reg_i_814_n_0));
  LUT6 #(
    .INIT(64'h8B47FF0000000000)) 
    ram_reg_i_815
       (.I0(ram_reg_i_891_1),
        .I1(ram_reg_i_891_2),
        .I2(ram_reg_i_1609_n_0),
        .I3(DOADO[7]),
        .I4(ram_reg_i_454_0),
        .I5(ram_reg_i_895_0),
        .O(ram_reg_i_815_n_0));
  LUT6 #(
    .INIT(64'h0000000045010000)) 
    ram_reg_i_816
       (.I0(Q[297]),
        .I1(Q[279]),
        .I2(DOADO[7]),
        .I3(DOBDO[7]),
        .I4(ram_reg_i_330_0),
        .I5(ram_reg_i_330_1),
        .O(ram_reg_i_816_n_0));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3CBC8C)) 
    ram_reg_i_819
       (.I0(ram_reg_i_330_2),
        .I1(DOADO[7]),
        .I2(ram_reg_i_330_3),
        .I3(ram_reg_i_513_0),
        .I4(ram_reg_i_330_4),
        .I5(Q[275]),
        .O(ram_reg_i_819_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_81__1
       (.I0(ram_reg_i_164__2_n_0),
        .I1(ram_reg_i_165__2_n_0),
        .I2(ram_reg_i_166__1_n_0),
        .I3(ram_reg_i_167__1_n_0),
        .O(ram_reg_i_81__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_82__1
       (.I0(ram_reg_i_168__1_n_0),
        .I1(Q[185]),
        .I2(Q[38]),
        .I3(Q[43]),
        .I4(Q[231]),
        .I5(ram_reg_i_169__1_n_0),
        .O(ram_reg_i_82__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_83__2
       (.I0(ram_reg_i_170__1_n_0),
        .I1(Q[156]),
        .I2(Q[141]),
        .I3(Q[209]),
        .I4(Q[41]),
        .I5(ram_reg_i_171__1_n_0),
        .O(ram_reg_i_83__2_n_0));
  LUT6 #(
    .INIT(64'h0000000030013301)) 
    ram_reg_i_844
       (.I0(ram_reg_i_1640_n_0),
        .I1(ram_reg_i_344_4),
        .I2(Q[103]),
        .I3(DOADO[6]),
        .I4(ram_reg_i_1641_n_0),
        .I5(ram_reg_i_1642_n_0),
        .O(ram_reg_i_844_n_0));
  LUT5 #(
    .INIT(32'h0EFE0000)) 
    ram_reg_i_845
       (.I0(ram_reg_i_1643_n_0),
        .I1(ram_reg_i_1644_n_0),
        .I2(Q[129]),
        .I3(DOBDO[6]),
        .I4(ram_reg_i_344_4),
        .O(ram_reg_i_845_n_0));
  LUT6 #(
    .INIT(64'h0200020202000200)) 
    ram_reg_i_846
       (.I0(ram_reg_i_1645_n_0),
        .I1(ram_reg_i_415_0),
        .I2(ram_reg_i_1646_n_0),
        .I3(DOADO[6]),
        .I4(ram_reg_i_415_1),
        .I5(ram_reg_i_327_2),
        .O(ram_reg_i_846_n_0));
  LUT6 #(
    .INIT(64'h45444545FFFFFFFF)) 
    ram_reg_i_848
       (.I0(ram_reg_i_1648_n_0),
        .I1(ram_reg_i_344_0),
        .I2(ram_reg_i_344_1),
        .I3(ram_reg_i_344_2),
        .I4(ram_reg_i_344_3),
        .I5(ram_reg_i_415_0),
        .O(ram_reg_i_848_n_0));
  LUT5 #(
    .INIT(32'h00202220)) 
    ram_reg_i_849
       (.I0(ram_reg_i_346_0),
        .I1(Q[247]),
        .I2(DOADO[6]),
        .I3(Q[229]),
        .I4(DOBDO[6]),
        .O(ram_reg_i_849_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_84__2
       (.I0(Q[167]),
        .I1(Q[316]),
        .I2(Q[235]),
        .I3(ram_reg_i_172__1_n_0),
        .I4(ram_reg_i_978_0),
        .I5(ram_reg_i_173__1_n_0),
        .O(ram_reg_i_84__2_n_0));
  LUT6 #(
    .INIT(64'h0D0CFFFFFFFFFFFF)) 
    ram_reg_i_852
       (.I0(Q[172]),
        .I1(Q[173]),
        .I2(Q[174]),
        .I3(Q[152]),
        .I4(ram_reg_i_1232_0),
        .I5(DOADO[6]),
        .O(ram_reg_i_852_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    ram_reg_i_855
       (.I0(DOADO[6]),
        .I1(Q[172]),
        .I2(Q[173]),
        .I3(Q[174]),
        .I4(ram_reg_i_347_0),
        .I5(ram_reg_i_1232_0),
        .O(ram_reg_i_855_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FFFD01)) 
    ram_reg_i_856
       (.I0(ram_reg_i_1655_n_0),
        .I1(Q[203]),
        .I2(Q[200]),
        .I3(DOADO[6]),
        .I4(Q[222]),
        .I5(ram_reg_i_326_1),
        .O(ram_reg_i_856_n_0));
  LUT6 #(
    .INIT(64'hDFDFDFDF00001013)) 
    ram_reg_i_888
       (.I0(DOBDO[5]),
        .I1(ram_reg_i_362_1),
        .I2(Q[229]),
        .I3(Q[228]),
        .I4(ram_reg_i_362_2),
        .I5(DOADO[5]),
        .O(ram_reg_i_888_n_0));
  LUT6 #(
    .INIT(64'hABAAFEFEABABFEFF)) 
    ram_reg_i_889
       (.I0(ram_reg_i_326_1),
        .I1(Q[203]),
        .I2(Q[222]),
        .I3(Q[200]),
        .I4(DOADO[5]),
        .I5(ram_reg_i_1691_n_0),
        .O(ram_reg_i_889_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_88__1
       (.I0(Q[246]),
        .I1(Q[171]),
        .I2(Q[271]),
        .I3(Q[71]),
        .I4(Q[146]),
        .I5(ram_reg_i_103__1_n_0),
        .O(ram_reg_i_88__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF3301FFFF)) 
    ram_reg_i_890
       (.I0(Q[175]),
        .I1(DOADO[5]),
        .I2(ram_reg_i_362_0),
        .I3(Q[176]),
        .I4(ram_reg_i_432_0),
        .I5(ram_reg_i_1694_n_0),
        .O(ram_reg_i_890_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0301FCFD)) 
    ram_reg_i_891
       (.I0(ram_reg_i_1695_n_0),
        .I1(Q[102]),
        .I2(Q[103]),
        .I3(Q[101]),
        .I4(DOADO[5]),
        .I5(ram_reg_i_363_4),
        .O(ram_reg_i_891_n_0));
  LUT6 #(
    .INIT(64'h9A9A9A9A9A999A98)) 
    ram_reg_i_892
       (.I0(DOADO[5]),
        .I1(ram_reg_i_401_0),
        .I2(Q[74]),
        .I3(ram_reg_i_1406_0),
        .I4(ram_reg_i_363_2),
        .I5(ram_reg_i_363_3),
        .O(ram_reg_i_892_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEEEA)) 
    ram_reg_i_895
       (.I0(ram_reg_i_1703_n_0),
        .I1(ram_reg_13),
        .I2(DOADO[5]),
        .I3(Q[129]),
        .I4(DOBDO[5]),
        .I5(ram_reg_8),
        .O(ram_reg_i_895_n_0));
  LUT6 #(
    .INIT(64'h000000000000AAFB)) 
    ram_reg_i_896
       (.I0(ram_reg_i_363_0),
        .I1(ram_reg_i_415_2),
        .I2(ram_reg_i_363_1),
        .I3(ram_reg_i_1706_n_0),
        .I4(ram_reg_i_1707_n_0),
        .I5(ram_reg_i_433_0),
        .O(ram_reg_i_896_n_0));
  LUT6 #(
    .INIT(64'hB5B4A5B4B5B4B5B4)) 
    ram_reg_i_897
       (.I0(Q[300]),
        .I1(Q[299]),
        .I2(DOADO[5]),
        .I3(ram_reg_i_364_0),
        .I4(Q[279]),
        .I5(Q[278]),
        .O(ram_reg_i_897_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_898
       (.I0(DOBDO[5]),
        .I1(Q[279]),
        .I2(Q[300]),
        .I3(Q[299]),
        .I4(Q[298]),
        .I5(Q[297]),
        .O(ram_reg_i_898_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_89__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFFAA30EEFFAAFFEE)) 
    ram_reg_i_929
       (.I0(ram_reg_i_381_0),
        .I1(Q[175]),
        .I2(Q[174]),
        .I3(DOADO[4]),
        .I4(Q[176]),
        .I5(ram_reg_i_381_1),
        .O(ram_reg_i_929_n_0));
  LUT5 #(
    .INIT(32'hEBEEEBEA)) 
    ram_reg_i_930
       (.I0(ram_reg_i_326_1),
        .I1(DOADO[4]),
        .I2(Q[222]),
        .I3(Q[203]),
        .I4(Q[200]),
        .O(ram_reg_i_930_n_0));
  LUT6 #(
    .INIT(64'hF4F7F4F7F400F4F7)) 
    ram_reg_i_931
       (.I0(DOBDO[4]),
        .I1(Q[179]),
        .I2(ram_reg_i_856_0),
        .I3(DOADO[4]),
        .I4(Q[198]),
        .I5(Q[199]),
        .O(ram_reg_i_931_n_0));
  LUT4 #(
    .INIT(16'hA0A8)) 
    ram_reg_i_932
       (.I0(DOADO[4]),
        .I1(Q[197]),
        .I2(Q[199]),
        .I3(Q[198]),
        .O(ram_reg_i_932_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    ram_reg_i_935
       (.I0(Q[247]),
        .I1(Q[248]),
        .I2(Q[249]),
        .I3(DOADO[4]),
        .I4(Q[229]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_935_n_0));
  LUT6 #(
    .INIT(64'hABAAABABABABABAB)) 
    ram_reg_i_937
       (.I0(DOADO[4]),
        .I1(Q[103]),
        .I2(ram_reg_i_844_2),
        .I3(ram_reg_i_891_2),
        .I4(ram_reg_i_891_0),
        .I5(ram_reg_i_383_1),
        .O(ram_reg_i_937_n_0));
  LUT6 #(
    .INIT(64'hFFFF00F0FFFF0BF8)) 
    ram_reg_i_938
       (.I0(DOBDO[4]),
        .I1(ram_reg_i_891_3),
        .I2(ram_reg_i_383_2),
        .I3(DOADO[4]),
        .I4(ram_reg_i_383_3),
        .I5(ram_reg_i_891_0),
        .O(ram_reg_i_938_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_93__1
       (.I0(Q[153]),
        .I1(Q[278]),
        .I2(Q[178]),
        .I3(Q[78]),
        .I4(Q[253]),
        .I5(ram_reg_i_176__0_n_0),
        .O(ram_reg_i_93__1_n_0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_940
       (.I0(ram_reg_i_329_0),
        .I1(ram_reg_i_383_0),
        .I2(ram_reg_i_383_1),
        .I3(DOADO[4]),
        .O(ram_reg_i_940_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF0CCDD)) 
    ram_reg_i_941
       (.I0(ram_reg_i_383_6),
        .I1(ram_reg_i_383_4),
        .I2(ram_reg_i_383_5),
        .I3(Q[126]),
        .I4(DOADO[4]),
        .I5(ram_reg_13),
        .O(ram_reg_i_941_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F00FD1)) 
    ram_reg_i_942
       (.I0(ram_reg_i_385_3),
        .I1(Q[22]),
        .I2(DOADO[4]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(ram_reg_i_385_0),
        .O(ram_reg_i_942_n_0));
  LUT6 #(
    .INIT(64'h0000000011110100)) 
    ram_reg_i_944
       (.I0(Q[48]),
        .I1(ram_reg_i_385_2),
        .I2(DOADO[4]),
        .I3(ram_reg_i_385_1),
        .I4(ram_reg_i_1047_0),
        .I5(ram_reg_i_1746_n_0),
        .O(ram_reg_i_944_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_94__2
       (.I0(Q[276]),
        .I1(Q[176]),
        .I2(Q[251]),
        .I3(Q[76]),
        .I4(Q[151]),
        .I5(ram_reg_i_177__0_n_0),
        .O(ram_reg_i_94__2_n_0));
  LUT6 #(
    .INIT(64'h5454545555555555)) 
    ram_reg_i_970
       (.I0(Q[199]),
        .I1(Q[198]),
        .I2(Q[197]),
        .I3(ram_reg_i_1774_n_0),
        .I4(ram_reg_i_398_0),
        .I5(ram_reg_i_398_1),
        .O(ram_reg_i_970_n_0));
  LUT6 #(
    .INIT(64'h00000000FF020000)) 
    ram_reg_i_971
       (.I0(ram_reg_i_398_2),
        .I1(Q[175]),
        .I2(Q[174]),
        .I3(ram_reg_i_398_3),
        .I4(ram_reg_i_1774_n_0),
        .I5(Q[199]),
        .O(ram_reg_i_971_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBEBEBEA)) 
    ram_reg_i_973
       (.I0(ram_reg_9),
        .I1(DOADO[3]),
        .I2(Q[222]),
        .I3(Q[203]),
        .I4(Q[200]),
        .I5(ram_reg_i_326_1),
        .O(ram_reg_i_973_n_0));
  LUT6 #(
    .INIT(64'h444044404440FFFF)) 
    ram_reg_i_975
       (.I0(DOADO[3]),
        .I1(ram_reg_i_399_0),
        .I2(Q[247]),
        .I3(ram_reg_i_399_1),
        .I4(ram_reg_i_326_5),
        .I5(DOBDO[3]),
        .O(ram_reg_i_975_n_0));
  LUT6 #(
    .INIT(64'h001D001D003C000C)) 
    ram_reg_i_976
       (.I0(DOBDO[3]),
        .I1(Q[47]),
        .I2(DOADO[3]),
        .I3(ram_reg_i_400_2),
        .I4(ram_reg_i_400_5),
        .I5(Q[29]),
        .O(ram_reg_i_976_n_0));
  LUT6 #(
    .INIT(64'h33CC33FF33CC3338)) 
    ram_reg_i_977
       (.I0(ram_reg_i_400_3),
        .I1(DOADO[3]),
        .I2(ram_reg_i_400_4),
        .I3(ram_reg_i_385_2),
        .I4(Q[48]),
        .I5(ram_reg_i_1047_0),
        .O(ram_reg_i_977_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFAEAAAA)) 
    ram_reg_i_978
       (.I0(ram_reg_i_385_0),
        .I1(ram_reg_i_415_2),
        .I2(ram_reg_i_400_0),
        .I3(ram_reg_i_1784_n_0),
        .I4(ram_reg_i_148__2_0),
        .I5(ram_reg_i_400_1),
        .O(ram_reg_i_978_n_0));
  LUT5 #(
    .INIT(32'h74744744)) 
    ram_reg_i_979
       (.I0(DOBDO[3]),
        .I1(Q[129]),
        .I2(Q[128]),
        .I3(Q[127]),
        .I4(DOADO[3]),
        .O(ram_reg_i_979_n_0));
  LUT6 #(
    .INIT(64'h5656565656565655)) 
    ram_reg_i_980
       (.I0(DOADO[3]),
        .I1(ram_reg_i_401_0),
        .I2(Q[74]),
        .I3(Q[73]),
        .I4(Q[72]),
        .I5(Q[53]),
        .O(ram_reg_i_980_n_0));
  LUT6 #(
    .INIT(64'hFF0000FFFFF800F4)) 
    ram_reg_i_981
       (.I0(Q[100]),
        .I1(ram_reg_i_891_2),
        .I2(ram_reg_i_1786_n_0),
        .I3(Q[103]),
        .I4(DOADO[3]),
        .I5(ram_reg_i_401_1),
        .O(ram_reg_i_981_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCEFF3000)) 
    ram_reg_i_982
       (.I0(Q[104]),
        .I1(ram_reg_i_401_2),
        .I2(ram_reg_i_401_3),
        .I3(ram_reg_i_401_4),
        .I4(DOADO[3]),
        .I5(ram_reg_13),
        .O(ram_reg_i_982_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FFF1F1)) 
    ram_reg_i_983
       (.I0(ram_reg_i_402_0),
        .I1(Q[278]),
        .I2(ram_reg_i_402_1),
        .I3(DOBDO[3]),
        .I4(Q[279]),
        .I5(ram_reg_i_402_2),
        .O(ram_reg_i_983_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    ram_reg_i_985
       (.I0(ram_reg_i_402_2),
        .I1(Q[279]),
        .I2(DOBDO[3]),
        .I3(ram_reg_i_122__2_3),
        .I4(Q[300]),
        .I5(ram_reg_i_402_3),
        .O(ram_reg_i_985_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_98__1
       (.I0(Q[146]),
        .I1(Q[71]),
        .I2(Q[271]),
        .I3(Q[171]),
        .I4(Q[246]),
        .O(ram_reg_i_98__1_n_0));
  LUT6 #(
    .INIT(64'h5555555504000000)) 
    ram_reg_i_99__0
       (.I0(ram_reg_i_88__1_n_0),
        .I1(ram_reg_i_179__0_n_0),
        .I2(ram_reg_i_156__1_n_0),
        .I3(Q[7]),
        .I4(ram_reg_i_155__1_n_0),
        .I5(ram_reg_i_180__0_n_0),
        .O(ram_reg_i_99__0_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_0
   (DOADO,
    DOBDO,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[296] ,
    \ap_CS_fsm_reg[360] ,
    \ap_CS_fsm_reg[41] ,
    \ap_CS_fsm_reg[77] ,
    \ap_CS_fsm_reg[76] ,
    \ap_CS_fsm_reg[460] ,
    \ap_CS_fsm_reg[448] ,
    \ap_CS_fsm_reg[518] ,
    D,
    ram_reg_0,
    \ap_CS_fsm_reg[72] ,
    \ap_CS_fsm_reg[66] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[548] ,
    \ap_CS_fsm_reg[542] ,
    \ap_CS_fsm_reg[296]_0 ,
    \ap_CS_fsm_reg[343] ,
    \ap_CS_fsm_reg[336] ,
    \ap_CS_fsm_reg[367] ,
    \ap_CS_fsm_reg[443] ,
    \ap_CS_fsm_reg[508] ,
    \ap_CS_fsm_reg[176] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[14]_2 ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[393] ,
    \ap_CS_fsm_reg[446] ,
    \ap_CS_fsm_reg[199] ,
    \ap_CS_fsm_reg[513] ,
    \ap_CS_fsm_reg[76]_0 ,
    \ap_CS_fsm_reg[76]_1 ,
    \ap_CS_fsm_reg[459] ,
    \ap_CS_fsm_reg[517] ,
    \ap_CS_fsm_reg[266] ,
    \ap_CS_fsm_reg[196] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[9]_1 ,
    \ap_CS_fsm_reg[14]_3 ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[14]_4 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[9]_2 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[4]_1 ,
    ram_reg_1,
    ap_clk,
    fin_ce1,
    ADDRARDADDR,
    DIADI,
    DIBDI,
    Q,
    ram_reg_i_39_0,
    ram_reg_i_103_0,
    ram_reg_i_44__0_0,
    \reg_297_reg[7] ,
    \reg_297_reg[7]_0 ,
    ram_reg_2,
    ram_reg_3,
    q0_reg_i_10__1,
    q0_reg_i_10__1_0,
    ram_reg_i_77__1_0,
    ram_reg_i_77__1_1,
    ram_reg_i_34__4_0,
    ram_reg_i_34__4_1,
    ram_reg_4,
    ram_reg_i_92__5_0,
    ram_reg_i_103_1,
    ram_reg_i_110_0,
    ram_reg_i_23__0,
    ram_reg_i_110_1,
    grp_ClefiaGfn8_1_fu_3071_ap_start_reg,
    \x_reg_1168_reg[7] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \ap_CS_fsm_reg[296] ;
  output \ap_CS_fsm_reg[360] ;
  output \ap_CS_fsm_reg[41] ;
  output \ap_CS_fsm_reg[77] ;
  output \ap_CS_fsm_reg[76] ;
  output \ap_CS_fsm_reg[460] ;
  output \ap_CS_fsm_reg[448] ;
  output \ap_CS_fsm_reg[518] ;
  output [7:0]D;
  output [7:0]ram_reg_0;
  output \ap_CS_fsm_reg[72] ;
  output \ap_CS_fsm_reg[66] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[548] ;
  output \ap_CS_fsm_reg[542] ;
  output \ap_CS_fsm_reg[296]_0 ;
  output \ap_CS_fsm_reg[343] ;
  output \ap_CS_fsm_reg[336] ;
  output \ap_CS_fsm_reg[367] ;
  output \ap_CS_fsm_reg[443] ;
  output \ap_CS_fsm_reg[508] ;
  output \ap_CS_fsm_reg[176] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[14]_2 ;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[393] ;
  output \ap_CS_fsm_reg[446] ;
  output \ap_CS_fsm_reg[199] ;
  output \ap_CS_fsm_reg[513] ;
  output \ap_CS_fsm_reg[76]_0 ;
  output \ap_CS_fsm_reg[76]_1 ;
  output \ap_CS_fsm_reg[459] ;
  output \ap_CS_fsm_reg[517] ;
  output \ap_CS_fsm_reg[266] ;
  output \ap_CS_fsm_reg[196] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[9]_1 ;
  output \ap_CS_fsm_reg[14]_3 ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[14]_4 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[9]_2 ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[4]_1 ;
  output [7:0]ram_reg_1;
  input ap_clk;
  input fin_ce1;
  input [2:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [315:0]Q;
  input ram_reg_i_39_0;
  input ram_reg_i_103_0;
  input ram_reg_i_44__0_0;
  input [0:0]\reg_297_reg[7] ;
  input [0:0]\reg_297_reg[7]_0 ;
  input ram_reg_2;
  input ram_reg_3;
  input q0_reg_i_10__1;
  input q0_reg_i_10__1_0;
  input ram_reg_i_77__1_0;
  input ram_reg_i_77__1_1;
  input ram_reg_i_34__4_0;
  input ram_reg_i_34__4_1;
  input ram_reg_4;
  input ram_reg_i_92__5_0;
  input ram_reg_i_103_1;
  input ram_reg_i_110_0;
  input ram_reg_i_23__0;
  input ram_reg_i_110_1;
  input grp_ClefiaGfn8_1_fu_3071_ap_start_reg;
  input [7:0]\x_reg_1168_reg[7] ;

  wire [2:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [315:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[14]_2 ;
  wire \ap_CS_fsm_reg[14]_3 ;
  wire \ap_CS_fsm_reg[14]_4 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[176] ;
  wire \ap_CS_fsm_reg[196] ;
  wire \ap_CS_fsm_reg[199] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[266] ;
  wire \ap_CS_fsm_reg[296] ;
  wire \ap_CS_fsm_reg[296]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[336] ;
  wire \ap_CS_fsm_reg[343] ;
  wire \ap_CS_fsm_reg[360] ;
  wire \ap_CS_fsm_reg[367] ;
  wire \ap_CS_fsm_reg[393] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[41] ;
  wire \ap_CS_fsm_reg[443] ;
  wire \ap_CS_fsm_reg[446] ;
  wire \ap_CS_fsm_reg[448] ;
  wire \ap_CS_fsm_reg[459] ;
  wire \ap_CS_fsm_reg[460] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[508] ;
  wire \ap_CS_fsm_reg[513] ;
  wire \ap_CS_fsm_reg[517] ;
  wire \ap_CS_fsm_reg[518] ;
  wire \ap_CS_fsm_reg[542] ;
  wire \ap_CS_fsm_reg[548] ;
  wire \ap_CS_fsm_reg[66] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[72] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[76]_0 ;
  wire \ap_CS_fsm_reg[76]_1 ;
  wire \ap_CS_fsm_reg[77] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire ap_clk;
  wire fin_ce1;
  wire fin_we0;
  wire grp_ClefiaGfn8_1_fu_3071_ap_start_reg;
  wire q0_reg_i_10__1;
  wire q0_reg_i_10__1_0;
  wire q0_reg_i_41_n_0;
  wire q0_reg_i_42_n_0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_101_n_0;
  wire ram_reg_i_102__0_n_0;
  wire ram_reg_i_103_0;
  wire ram_reg_i_103_1;
  wire ram_reg_i_103_n_0;
  wire ram_reg_i_107__0_n_0;
  wire ram_reg_i_108__0_n_0;
  wire ram_reg_i_109__0_n_0;
  wire ram_reg_i_110_0;
  wire ram_reg_i_110_1;
  wire ram_reg_i_110_n_0;
  wire ram_reg_i_111__0_n_0;
  wire ram_reg_i_112_n_0;
  wire ram_reg_i_113__5_n_0;
  wire ram_reg_i_114__0_n_0;
  wire ram_reg_i_115__0_n_0;
  wire ram_reg_i_118__0_n_0;
  wire ram_reg_i_119_n_0;
  wire ram_reg_i_120__4_n_0;
  wire ram_reg_i_121_n_0;
  wire ram_reg_i_122_n_0;
  wire ram_reg_i_126__0_n_0;
  wire ram_reg_i_127__0_n_0;
  wire ram_reg_i_128__0_n_0;
  wire ram_reg_i_130__0_n_0;
  wire ram_reg_i_131__0_n_0;
  wire ram_reg_i_141__0_n_0;
  wire ram_reg_i_142__1_n_0;
  wire ram_reg_i_143__0_n_0;
  wire ram_reg_i_144__0_n_0;
  wire ram_reg_i_145__0_n_0;
  wire ram_reg_i_146__0_n_0;
  wire ram_reg_i_147__0_n_0;
  wire ram_reg_i_148__0_n_0;
  wire ram_reg_i_149__0_n_0;
  wire ram_reg_i_150__0_n_0;
  wire ram_reg_i_152__1_n_0;
  wire ram_reg_i_155__0_n_0;
  wire ram_reg_i_156__0_n_0;
  wire ram_reg_i_157__0_n_0;
  wire ram_reg_i_158__0_n_0;
  wire ram_reg_i_159__0_n_0;
  wire ram_reg_i_161__0_n_0;
  wire ram_reg_i_162__0_n_0;
  wire ram_reg_i_163__0_n_0;
  wire ram_reg_i_164__1_n_0;
  wire ram_reg_i_165__0_n_0;
  wire ram_reg_i_166__0_n_0;
  wire ram_reg_i_167__0_n_0;
  wire ram_reg_i_168__0_n_0;
  wire ram_reg_i_169__0_n_0;
  wire ram_reg_i_172__0_n_0;
  wire ram_reg_i_173__0_n_0;
  wire ram_reg_i_202_n_0;
  wire ram_reg_i_203_n_0;
  wire ram_reg_i_231_n_0;
  wire ram_reg_i_232_n_0;
  wire ram_reg_i_233_n_0;
  wire ram_reg_i_234_n_0;
  wire ram_reg_i_237_n_0;
  wire ram_reg_i_238_n_0;
  wire ram_reg_i_239_n_0;
  wire ram_reg_i_23__0;
  wire ram_reg_i_240_n_0;
  wire ram_reg_i_241_n_0;
  wire ram_reg_i_245_n_0;
  wire ram_reg_i_246_n_0;
  wire ram_reg_i_247_n_0;
  wire ram_reg_i_248_n_0;
  wire ram_reg_i_249_n_0;
  wire ram_reg_i_33__3_n_0;
  wire ram_reg_i_34__4_0;
  wire ram_reg_i_34__4_1;
  wire ram_reg_i_35__0_n_0;
  wire ram_reg_i_36_n_0;
  wire ram_reg_i_39_0;
  wire ram_reg_i_3__0_n_0;
  wire ram_reg_i_44__0_0;
  wire ram_reg_i_67__0_n_0;
  wire ram_reg_i_68__1_n_0;
  wire ram_reg_i_69__1_n_0;
  wire ram_reg_i_73__1_n_0;
  wire ram_reg_i_74__0_n_0;
  wire ram_reg_i_75__1_n_0;
  wire ram_reg_i_77__1_0;
  wire ram_reg_i_77__1_1;
  wire ram_reg_i_81__0_n_0;
  wire ram_reg_i_82__5_n_0;
  wire ram_reg_i_83__1_n_0;
  wire ram_reg_i_85_n_0;
  wire ram_reg_i_86__2_n_0;
  wire ram_reg_i_87__2_n_0;
  wire ram_reg_i_88__5_n_0;
  wire ram_reg_i_89__5_n_0;
  wire ram_reg_i_90__0_n_0;
  wire ram_reg_i_90_n_0;
  wire ram_reg_i_91__0_n_0;
  wire ram_reg_i_91__1_n_0;
  wire ram_reg_i_92__5_0;
  wire ram_reg_i_92__5_n_0;
  wire ram_reg_i_93_n_0;
  wire ram_reg_i_94__1_n_0;
  wire ram_reg_i_96_n_0;
  wire ram_reg_i_97__1_n_0;
  wire ram_reg_i_98__0_n_0;
  wire ram_reg_i_99__4_n_0;
  wire [0:0]\reg_297_reg[7] ;
  wire [0:0]\reg_297_reg[7]_0 ;
  wire [7:0]\x_reg_1168_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_29
       (.I0(q0_reg_i_41_n_0),
        .I1(Q[167]),
        .I2(Q[199]),
        .I3(Q[233]),
        .I4(Q[266]),
        .I5(q0_reg_i_42_n_0),
        .O(\ap_CS_fsm_reg[336] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    q0_reg_i_30__0
       (.I0(\ap_CS_fsm_reg[360] ),
        .I1(Q[145]),
        .I2(Q[116]),
        .I3(Q[88]),
        .I4(\ap_CS_fsm_reg[41] ),
        .I5(Q[235]),
        .O(\ap_CS_fsm_reg[296] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_41
       (.I0(Q[106]),
        .I1(Q[136]),
        .I2(Q[49]),
        .I3(Q[79]),
        .O(q0_reg_i_41_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_42
       (.I0(Q[298]),
        .I1(Q[16]),
        .I2(Q[24]),
        .I3(Q[17]),
        .O(q0_reg_i_42_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_319/grp_ClefiaGfn8_1_fu_3071/fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[2],ram_reg_i_3__0_n_0,ADDRARDADDR[1:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[2],ram_reg_i_3__0_n_0,ADDRARDADDR[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fin_ce1),
        .ENBWREN(fin_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({fin_we0,fin_we0}),
        .WEBWE({1'b0,1'b0,fin_we0,fin_we0}));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    ram_reg_i_100__0
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_101
       (.I0(Q[36]),
        .I1(Q[220]),
        .I2(Q[285]),
        .I3(Q[68]),
        .I4(Q[187]),
        .I5(\ap_CS_fsm_reg[513] ),
        .O(ram_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_102__0
       (.I0(Q[42]),
        .I1(Q[161]),
        .I2(Q[226]),
        .I3(Q[193]),
        .I4(Q[291]),
        .I5(\ap_CS_fsm_reg[199] ),
        .O(ram_reg_i_102__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_103
       (.I0(ram_reg_i_112_n_0),
        .I1(ram_reg_i_113__5_n_0),
        .O(ram_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h3130313131303130)) 
    ram_reg_i_106__0
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_107__0
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(ram_reg_i_107__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_108__0
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[10]),
        .O(ram_reg_i_108__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_109__0
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(ram_reg_i_109__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT5 #(
    .INIT(32'h000F0B0F)) 
    ram_reg_i_110
       (.I0(ram_reg_i_152__1_n_0),
        .I1(ram_reg_i_101_n_0),
        .I2(ram_reg_i_86__2_n_0),
        .I3(ram_reg_i_148__0_n_0),
        .I4(ram_reg_i_149__0_n_0),
        .O(ram_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_111__0
       (.I0(Q[40]),
        .I1(\ap_CS_fsm_reg[517] ),
        .I2(Q[100]),
        .I3(Q[159]),
        .I4(Q[72]),
        .I5(Q[191]),
        .O(ram_reg_i_111__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_112
       (.I0(Q[43]),
        .I1(Q[162]),
        .I2(Q[194]),
        .I3(Q[227]),
        .I4(Q[292]),
        .I5(ram_reg_i_103_1),
        .O(ram_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_113__5
       (.I0(Q[44]),
        .I1(ram_reg_i_103_0),
        .I2(Q[102]),
        .I3(Q[293]),
        .I4(Q[75]),
        .I5(Q[228]),
        .O(ram_reg_i_113__5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_114
       (.I0(Q[101]),
        .I1(Q[74]),
        .I2(Q[260]),
        .I3(Q[132]),
        .O(\ap_CS_fsm_reg[199] ));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_114__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ram_reg_i_114__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_115__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(ram_reg_i_115__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_116__0
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(Q[11]),
        .O(\ap_CS_fsm_reg[14]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_117__5
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ram_reg_i_118__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(ram_reg_i_118__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_119
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(ram_reg_i_119_n_0));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_120__4
       (.I0(Q[15]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(ram_reg_i_120__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_121
       (.I0(ram_reg_i_155__0_n_0),
        .I1(Q[111]),
        .I2(Q[121]),
        .I3(Q[19]),
        .I4(Q[210]),
        .I5(ram_reg_i_156__0_n_0),
        .O(ram_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_122
       (.I0(ram_reg_i_157__0_n_0),
        .I1(ram_reg_i_158__0_n_0),
        .I2(Q[91]),
        .I3(Q[202]),
        .I4(Q[301]),
        .I5(Q[52]),
        .O(ram_reg_i_122_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_125
       (.I0(Q[215]),
        .I1(Q[87]),
        .I2(Q[216]),
        .I3(Q[65]),
        .O(\ap_CS_fsm_reg[443] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_126__0
       (.I0(Q[176]),
        .I1(Q[242]),
        .I2(Q[175]),
        .I3(Q[250]),
        .I4(\ap_CS_fsm_reg[508] ),
        .O(ram_reg_i_126__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_127__0
       (.I0(Q[315]),
        .I1(Q[23]),
        .I2(Q[56]),
        .I3(Q[273]),
        .O(ram_reg_i_127__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_128__0
       (.I0(Q[144]),
        .I1(Q[240]),
        .I2(Q[281]),
        .I3(Q[86]),
        .I4(ram_reg_i_159__0_n_0),
        .O(ram_reg_i_128__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_130__0
       (.I0(Q[239]),
        .I1(Q[205]),
        .I2(Q[304]),
        .I3(Q[272]),
        .I4(Q[31]),
        .I5(Q[306]),
        .O(ram_reg_i_130__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_131__0
       (.I0(ram_reg_i_77__1_0),
        .I1(ram_reg_i_77__1_1),
        .I2(Q[30]),
        .I3(Q[22]),
        .I4(Q[85]),
        .I5(ram_reg_i_161__0_n_0),
        .O(ram_reg_i_131__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_137__0
       (.I0(Q[217]),
        .I1(Q[252]),
        .I2(Q[66]),
        .I3(Q[184]),
        .O(\ap_CS_fsm_reg[446] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_138__0
       (.I0(Q[230]),
        .I1(Q[77]),
        .I2(Q[295]),
        .I3(Q[263]),
        .O(\ap_CS_fsm_reg[459] ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_139__0
       (.I0(Q[133]),
        .I1(Q[103]),
        .I2(Q[163]),
        .I3(Q[76]),
        .O(\ap_CS_fsm_reg[266] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_141__0
       (.I0(Q[265]),
        .I1(Q[48]),
        .I2(Q[166]),
        .I3(Q[297]),
        .I4(Q[135]),
        .I5(Q[198]),
        .O(ram_reg_i_141__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_142__1
       (.I0(ram_reg_i_162__0_n_0),
        .I1(Q[219]),
        .I2(Q[287]),
        .I3(Q[227]),
        .I4(Q[41]),
        .I5(ram_reg_i_163__0_n_0),
        .O(ram_reg_i_142__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_143__0
       (.I0(Q[34]),
        .I1(Q[33]),
        .I2(Q[285]),
        .I3(Q[220]),
        .I4(Q[39]),
        .I5(Q[40]),
        .O(ram_reg_i_143__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_144__0
       (.I0(ram_reg_i_164__1_n_0),
        .I1(ram_reg_i_165__0_n_0),
        .I2(ram_reg_i_166__0_n_0),
        .I3(Q[284]),
        .I4(Q[221]),
        .I5(Q[289]),
        .O(ram_reg_i_144__0_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_145__0
       (.I0(Q[44]),
        .I1(Q[43]),
        .I2(Q[42]),
        .O(ram_reg_i_145__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_146__0
       (.I0(Q[161]),
        .I1(Q[134]),
        .I2(Q[254]),
        .I3(Q[159]),
        .I4(ram_reg_i_167__0_n_0),
        .I5(ram_reg_i_168__0_n_0),
        .O(ram_reg_i_146__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_147__0
       (.I0(Q[70]),
        .I1(Q[253]),
        .I2(Q[67]),
        .I3(Q[96]),
        .I4(\ap_CS_fsm_reg[199] ),
        .I5(ram_reg_i_169__0_n_0),
        .O(ram_reg_i_147__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_148__0
       (.I0(Q[38]),
        .I1(ram_reg_i_110_0),
        .I2(Q[70]),
        .I3(Q[222]),
        .I4(Q[287]),
        .I5(Q[189]),
        .O(ram_reg_i_148__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_149__0
       (.I0(Q[37]),
        .I1(ram_reg_i_110_1),
        .I2(Q[69]),
        .I3(Q[188]),
        .I4(Q[221]),
        .I5(Q[286]),
        .O(ram_reg_i_149__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_150__0
       (.I0(\ap_CS_fsm_reg[196] ),
        .I1(Q[288]),
        .I2(Q[158]),
        .I3(Q[190]),
        .I4(Q[223]),
        .O(ram_reg_i_150__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_151__0
       (.I0(Q[255]),
        .I1(Q[155]),
        .I2(Q[127]),
        .I3(Q[97]),
        .O(\ap_CS_fsm_reg[513] ));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_152__1
       (.I0(ram_reg_i_82__5_n_0),
        .I1(ram_reg_4),
        .I2(Q[34]),
        .O(ram_reg_i_152__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_153__1
       (.I0(Q[258]),
        .I1(Q[130]),
        .I2(Q[224]),
        .I3(Q[289]),
        .O(\ap_CS_fsm_reg[517] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_155__0
       (.I0(Q[269]),
        .I1(Q[180]),
        .I2(Q[246]),
        .I3(Q[139]),
        .O(ram_reg_i_155__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_156__0
       (.I0(\ap_CS_fsm_reg[176] ),
        .I1(Q[170]),
        .I2(Q[60]),
        .I3(Q[119]),
        .I4(Q[311]),
        .O(ram_reg_i_156__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_157__0
       (.I0(Q[53]),
        .I1(Q[271]),
        .I2(Q[148]),
        .I3(Q[236]),
        .I4(Q[204]),
        .I5(Q[141]),
        .O(ram_reg_i_157__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_158__0
       (.I0(Q[278]),
        .I1(Q[109]),
        .I2(Q[82]),
        .I3(Q[27]),
        .O(ram_reg_i_158__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_159__0
       (.I0(Q[214]),
        .I1(Q[307]),
        .I2(Q[94]),
        .I3(Q[206]),
        .O(ram_reg_i_159__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_161__0
       (.I0(Q[55]),
        .I1(Q[142]),
        .I2(Q[314]),
        .I3(Q[112]),
        .I4(ram_reg_i_172__0_n_0),
        .O(ram_reg_i_161__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_162__0
       (.I0(Q[288]),
        .I1(Q[292]),
        .I2(Q[47]),
        .I3(Q[193]),
        .O(ram_reg_i_162__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_163__0
       (.I0(Q[35]),
        .I1(Q[188]),
        .I2(Q[45]),
        .I3(Q[228]),
        .I4(ram_reg_i_173__0_n_0),
        .O(ram_reg_i_163__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_164__1
       (.I0(Q[165]),
        .I1(Q[46]),
        .I2(Q[218]),
        .I3(Q[294]),
        .O(ram_reg_i_164__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_165__0
       (.I0(Q[229]),
        .I1(Q[283]),
        .I2(Q[185]),
        .I3(Q[190]),
        .O(ram_reg_i_165__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_166__0
       (.I0(Q[286]),
        .I1(Q[189]),
        .I2(Q[282]),
        .I3(Q[290]),
        .O(ram_reg_i_166__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_167__0
       (.I0(Q[126]),
        .I1(Q[163]),
        .O(ram_reg_i_167__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_168__0
       (.I0(Q[194]),
        .I1(Q[162]),
        .O(ram_reg_i_168__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_169__0
       (.I0(Q[153]),
        .I1(Q[154]),
        .I2(Q[164]),
        .I3(Q[197]),
        .I4(\ap_CS_fsm_reg[513] ),
        .O(ram_reg_i_169__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_172__0
       (.I0(Q[173]),
        .I1(Q[305]),
        .I2(Q[122]),
        .I3(Q[213]),
        .O(ram_reg_i_172__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_173__0
       (.I0(Q[191]),
        .I1(Q[192]),
        .I2(Q[291]),
        .I3(Q[293]),
        .O(ram_reg_i_173__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_196
       (.I0(ram_reg_i_231_n_0),
        .I1(ram_reg_i_232_n_0),
        .I2(Q[171]),
        .I3(Q[237]),
        .I4(Q[279]),
        .I5(Q[212]),
        .O(\ap_CS_fsm_reg[343] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_197
       (.I0(ram_reg_i_233_n_0),
        .I1(Q[181]),
        .I2(Q[84]),
        .I3(Q[62]),
        .I4(Q[83]),
        .I5(ram_reg_i_234_n_0),
        .O(\ap_CS_fsm_reg[367] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_199
       (.I0(ram_reg_i_237_n_0),
        .I1(ram_reg_i_238_n_0),
        .I2(ram_reg_i_239_n_0),
        .I3(ram_reg_i_240_n_0),
        .I4(ram_reg_i_241_n_0),
        .O(\ap_CS_fsm_reg[41] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_202
       (.I0(Q[156]),
        .I1(Q[69]),
        .I2(Q[131]),
        .I3(Q[224]),
        .O(ram_reg_i_202_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_203
       (.I0(Q[196]),
        .I1(Q[262]),
        .I2(Q[226]),
        .I3(Q[223]),
        .O(ram_reg_i_203_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_204
       (.I0(Q[99]),
        .I1(Q[71]),
        .I2(Q[257]),
        .I3(Q[129]),
        .O(\ap_CS_fsm_reg[196] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_223
       (.I0(Q[251]),
        .I1(Q[124]),
        .I2(Q[64]),
        .I3(Q[114]),
        .O(\ap_CS_fsm_reg[508] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_22__1
       (.I0(\ap_CS_fsm_reg[14]_2 ),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(Q[7]),
        .I3(Q[15]),
        .I4(ram_reg_i_67__0_n_0),
        .I5(ram_reg_i_68__1_n_0),
        .O(fin_we0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_231
       (.I0(Q[61]),
        .I1(Q[54]),
        .I2(Q[149]),
        .I3(Q[110]),
        .I4(Q[238]),
        .I5(Q[120]),
        .O(ram_reg_i_231_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_232
       (.I0(Q[28]),
        .I1(Q[21]),
        .I2(Q[172]),
        .I3(Q[248]),
        .O(ram_reg_i_232_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_233
       (.I0(Q[29]),
        .I1(Q[270]),
        .I2(Q[303]),
        .I3(Q[302]),
        .O(ram_reg_i_233_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_234
       (.I0(Q[182]),
        .I1(Q[20]),
        .I2(Q[92]),
        .I3(Q[211]),
        .I4(ram_reg_i_245_n_0),
        .O(ram_reg_i_234_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_235
       (.I0(Q[93]),
        .I1(Q[247]),
        .I2(Q[203]),
        .I3(Q[150]),
        .O(\ap_CS_fsm_reg[176] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_237
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(Q[51]),
        .I3(Q[50]),
        .I4(Q[58]),
        .I5(Q[18]),
        .O(ram_reg_i_237_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_238
       (.I0(Q[200]),
        .I1(Q[147]),
        .I2(Q[209]),
        .I3(Q[201]),
        .I4(ram_reg_i_246_n_0),
        .O(ram_reg_i_238_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_239
       (.I0(Q[107]),
        .I1(Q[90]),
        .I2(Q[117]),
        .I3(Q[108]),
        .I4(ram_reg_i_247_n_0),
        .O(ram_reg_i_239_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_23__1
       (.I0(ram_reg_i_69__1_n_0),
        .I1(Q[1]),
        .I2(ram_reg_i_67__0_n_0),
        .I3(Q[15]),
        .I4(Q[7]),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_240
       (.I0(Q[179]),
        .I1(Q[168]),
        .I2(Q[208]),
        .I3(Q[245]),
        .I4(ram_reg_i_248_n_0),
        .O(ram_reg_i_240_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_241
       (.I0(Q[178]),
        .I1(Q[169]),
        .I2(Q[267]),
        .I3(Q[310]),
        .I4(ram_reg_i_249_n_0),
        .O(ram_reg_i_241_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_245
       (.I0(Q[312]),
        .I1(Q[280]),
        .I2(Q[313]),
        .I3(Q[140]),
        .O(ram_reg_i_245_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_246
       (.I0(Q[138]),
        .I1(Q[146]),
        .I2(Q[118]),
        .I3(Q[137]),
        .O(ram_reg_i_246_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_247
       (.I0(Q[81]),
        .I1(Q[89]),
        .I2(Q[59]),
        .I3(Q[80]),
        .O(ram_reg_i_247_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_248
       (.I0(Q[268]),
        .I1(Q[299]),
        .I2(Q[244]),
        .I3(Q[276]),
        .O(ram_reg_i_248_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_249
       (.I0(Q[309]),
        .I1(Q[277]),
        .I2(Q[234]),
        .I3(Q[300]),
        .O(ram_reg_i_249_n_0));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    ram_reg_i_24__0
       (.I0(\ap_CS_fsm_reg[460] ),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\ap_CS_fsm_reg[14]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_24__1
       (.I0(ram_reg_i_90__0_n_0),
        .I1(Q[259]),
        .I2(Q[160]),
        .I3(Q[76]),
        .I4(Q[222]),
        .I5(ram_reg_i_91__1_n_0),
        .O(\ap_CS_fsm_reg[518] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_26__0
       (.I0(ram_reg_2),
        .I1(ram_reg_i_73__1_n_0),
        .I2(ram_reg_i_74__0_n_0),
        .I3(ram_reg_i_75__1_n_0),
        .I4(ram_reg_3),
        .I5(\ap_CS_fsm_reg[542] ),
        .O(\ap_CS_fsm_reg[548] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_26__1
       (.I0(Q[195]),
        .I1(Q[261]),
        .I2(Q[102]),
        .I3(Q[104]),
        .I4(Q[103]),
        .I5(Q[133]),
        .O(\ap_CS_fsm_reg[393] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_30__0
       (.I0(ram_reg_i_81__0_n_0),
        .I1(ram_reg_i_82__5_n_0),
        .I2(ram_reg_i_83__1_n_0),
        .I3(ram_reg_4),
        .I4(ram_reg_i_85_n_0),
        .I5(ram_reg_i_86__2_n_0),
        .O(\ap_CS_fsm_reg[66] ));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_31__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(ram_reg_i_87__2_n_0),
        .O(\ap_CS_fsm_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_32__0
       (.I0(ram_reg_i_88__5_n_0),
        .I1(ram_reg_i_89__5_n_0),
        .O(\ap_CS_fsm_reg[72] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ram_reg_i_33__3
       (.I0(ram_reg_i_90_n_0),
        .I1(ram_reg_i_91__0_n_0),
        .I2(Q[45]),
        .I3(ram_reg_i_92__5_n_0),
        .O(ram_reg_i_33__3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_34__4
       (.I0(ram_reg_i_93_n_0),
        .I1(ram_reg_i_94__1_n_0),
        .I2(\ap_CS_fsm_reg[448] ),
        .I3(\ap_CS_fsm_reg[518] ),
        .I4(ram_reg_i_96_n_0),
        .O(\ap_CS_fsm_reg[460] ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__0
       (.I0(ram_reg_i_97__1_n_0),
        .I1(ram_reg_i_98__0_n_0),
        .O(ram_reg_i_35__0_n_0));
  LUT6 #(
    .INIT(64'h0FEEFFEE0FEE0FEE)) 
    ram_reg_i_36
       (.I0(ram_reg_i_87__2_n_0),
        .I1(ram_reg_i_99__4_n_0),
        .I2(ram_reg_i_69__1_n_0),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(\ap_CS_fsm_reg[548] ),
        .O(ram_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h0000000000001115)) 
    ram_reg_i_38__0
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[15]),
        .I5(Q[14]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    ram_reg_i_39
       (.I0(ram_reg_i_89__5_n_0),
        .I1(ram_reg_i_98__0_n_0),
        .I2(ram_reg_i_101_n_0),
        .I3(ram_reg_i_82__5_n_0),
        .I4(ram_reg_i_97__1_n_0),
        .I5(ram_reg_i_88__5_n_0),
        .O(\ap_CS_fsm_reg[76]_1 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEAAAA)) 
    ram_reg_i_3__0
       (.I0(ram_reg_i_33__3_n_0),
        .I1(\ap_CS_fsm_reg[460] ),
        .I2(ram_reg_i_35__0_n_0),
        .I3(\ap_CS_fsm_reg[72] ),
        .I4(\ap_CS_fsm_reg[66] ),
        .I5(ram_reg_i_36_n_0),
        .O(ram_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FDFDFFFD)) 
    ram_reg_i_40__5
       (.I0(ram_reg_i_90_n_0),
        .I1(ram_reg_i_91__0_n_0),
        .I2(Q[45]),
        .I3(ram_reg_i_102__0_n_0),
        .I4(ram_reg_i_103_n_0),
        .I5(ram_reg_i_92__5_n_0),
        .O(\ap_CS_fsm_reg[76] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_42__0
       (.I0(ram_reg_i_107__0_n_0),
        .I1(Q[9]),
        .I2(ram_reg_i_108__0_n_0),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(Q[15]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5400)) 
    ram_reg_i_43__0
       (.I0(Q[14]),
        .I1(ram_reg_i_109__0_n_0),
        .I2(Q[9]),
        .I3(ram_reg_i_108__0_n_0),
        .I4(\ap_CS_fsm_reg[14]_1 ),
        .I5(Q[15]),
        .O(\ap_CS_fsm_reg[14]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    ram_reg_i_44__0
       (.I0(ram_reg_i_110_n_0),
        .I1(ram_reg_i_89__5_n_0),
        .I2(ram_reg_i_88__5_n_0),
        .I3(ram_reg_i_111__0_n_0),
        .O(\ap_CS_fsm_reg[76]_0 ));
  LUT6 #(
    .INIT(64'h0E0E0E000E000E00)) 
    ram_reg_i_45__5
       (.I0(ram_reg_i_90_n_0),
        .I1(ram_reg_i_92__5_n_0),
        .I2(ram_reg_i_94__1_n_0),
        .I3(ram_reg_i_33__3_n_0),
        .I4(ram_reg_i_112_n_0),
        .I5(ram_reg_i_113__5_n_0),
        .O(\ap_CS_fsm_reg[77] ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ram_reg_i_46__0
       (.I0(Q[9]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[15]),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF2F)) 
    ram_reg_i_47__1
       (.I0(ram_reg_i_114__0_n_0),
        .I1(Q[3]),
        .I2(ram_reg_i_115__0_n_0),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ram_reg_i_48
       (.I0(Q[15]),
        .I1(\ap_CS_fsm_reg[460] ),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[9]),
        .I5(\ap_CS_fsm_reg[12] ),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFCD0000FFFFFFFF)) 
    ram_reg_i_50__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(ram_reg_i_115__0_n_0),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT5 #(
    .INIT(32'h45444545)) 
    ram_reg_i_51__3
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(Q[10]),
        .O(\ap_CS_fsm_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_i_52__0
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(\ap_CS_fsm_reg[4]_1 ),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_53__4
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[7]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_54__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000D0D0D0D0D)) 
    ram_reg_i_55__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(ram_reg_i_118__0_n_0),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_56__0
       (.I0(ram_reg_i_119_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_57__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .O(\ap_CS_fsm_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_58__1
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_59__0
       (.I0(ram_reg_i_69__1_n_0),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[15]),
        .O(\ap_CS_fsm_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_60__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_61__1
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\ap_CS_fsm_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    ram_reg_i_62__1
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(Q[15]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[8]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    ram_reg_i_63__5
       (.I0(Q[14]),
        .I1(Q[11]),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(\ap_CS_fsm_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT5 #(
    .INIT(32'h0000FF01)) 
    ram_reg_i_64__0
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(Q[15]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\ap_CS_fsm_reg[15]_2 ));
  LUT6 #(
    .INIT(64'h0000000054545455)) 
    ram_reg_i_65__1
       (.I0(ram_reg_i_120__4_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[6]),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_66__1
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[15]),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .O(\ap_CS_fsm_reg[9]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    ram_reg_i_67__0
       (.I0(Q[0]),
        .I1(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_i_67__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_68__1
       (.I0(Q[1]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(ram_reg_i_68__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_69__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(ram_reg_i_69__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_71__0
       (.I0(\ap_CS_fsm_reg[296] ),
        .I1(\ap_CS_fsm_reg[343] ),
        .I2(ram_reg_i_121_n_0),
        .I3(\ap_CS_fsm_reg[336] ),
        .I4(\ap_CS_fsm_reg[367] ),
        .I5(ram_reg_i_122_n_0),
        .O(\ap_CS_fsm_reg[296]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_73__1
       (.I0(Q[174]),
        .I1(Q[32]),
        .I2(Q[63]),
        .I3(Q[123]),
        .I4(\ap_CS_fsm_reg[443] ),
        .I5(ram_reg_i_126__0_n_0),
        .O(ram_reg_i_73__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_74__0
       (.I0(ram_reg_i_127__0_n_0),
        .I1(Q[143]),
        .I2(Q[183]),
        .I3(Q[113]),
        .I4(Q[249]),
        .I5(ram_reg_i_128__0_n_0),
        .O(ram_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_75__1
       (.I0(Q[95]),
        .I1(Q[115]),
        .I2(Q[274]),
        .I3(Q[151]),
        .I4(Q[152]),
        .I5(Q[241]),
        .O(ram_reg_i_75__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_77__1
       (.I0(q0_reg_i_10__1),
        .I1(q0_reg_i_10__1_0),
        .I2(ram_reg_i_130__0_n_0),
        .I3(ram_reg_i_131__0_n_0),
        .O(\ap_CS_fsm_reg[542] ));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_80__1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(ram_reg_i_69__1_n_0),
        .O(\ap_CS_fsm_reg[0] ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_81__0
       (.I0(ram_reg_i_101_n_0),
        .I1(ram_reg_i_97__1_n_0),
        .O(ram_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_82__5
       (.I0(Q[35]),
        .I1(Q[186]),
        .I2(Q[284]),
        .I3(Q[254]),
        .I4(Q[219]),
        .I5(ram_reg_i_39_0),
        .O(ram_reg_i_82__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_83__1
       (.I0(Q[33]),
        .I1(Q[34]),
        .O(ram_reg_i_83__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_85
       (.I0(\ap_CS_fsm_reg[446] ),
        .I1(Q[282]),
        .I2(Q[153]),
        .I3(Q[96]),
        .I4(Q[125]),
        .O(ram_reg_i_85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_86__2
       (.I0(ram_reg_i_88__5_n_0),
        .I1(ram_reg_i_98__0_n_0),
        .O(ram_reg_i_86__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_87__2
       (.I0(Q[10]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(ram_reg_i_87__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_88__5
       (.I0(Q[41]),
        .I1(ram_reg_i_44__0_0),
        .I2(Q[73]),
        .I3(Q[290]),
        .I4(Q[225]),
        .I5(Q[192]),
        .O(ram_reg_i_88__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_89__5
       (.I0(ram_reg_i_90_n_0),
        .I1(ram_reg_i_91__0_n_0),
        .I2(Q[45]),
        .I3(ram_reg_i_92__5_n_0),
        .I4(ram_reg_i_103_n_0),
        .I5(ram_reg_i_102__0_n_0),
        .O(ram_reg_i_89__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_90
       (.I0(Q[46]),
        .I1(Q[197]),
        .I2(Q[164]),
        .I3(Q[134]),
        .I4(Q[104]),
        .I5(\ap_CS_fsm_reg[459] ),
        .O(ram_reg_i_90_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_90__0
       (.I0(Q[256]),
        .I1(Q[157]),
        .I2(Q[128]),
        .I3(Q[98]),
        .O(ram_reg_i_90__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_91__0
       (.I0(Q[294]),
        .I1(Q[229]),
        .I2(Q[262]),
        .I3(Q[196]),
        .I4(\ap_CS_fsm_reg[266] ),
        .O(ram_reg_i_91__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_91__1
       (.I0(ram_reg_i_202_n_0),
        .I1(ram_reg_i_203_n_0),
        .I2(Q[225]),
        .I3(Q[186]),
        .I4(Q[187]),
        .I5(\ap_CS_fsm_reg[196] ),
        .O(ram_reg_i_91__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_92__5
       (.I0(ram_reg_i_93_n_0),
        .I1(ram_reg_i_94__1_n_0),
        .I2(Q[47]),
        .I3(Q[165]),
        .O(ram_reg_i_92__5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_93
       (.I0(Q[231]),
        .I1(Q[296]),
        .I2(Q[264]),
        .I3(ram_reg_i_92__5_0),
        .O(ram_reg_i_93_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_94__1
       (.I0(Q[232]),
        .I1(Q[78]),
        .I2(Q[105]),
        .I3(ram_reg_i_141__0_n_0),
        .O(ram_reg_i_94__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_95__0
       (.I0(ram_reg_i_142__1_n_0),
        .I1(ram_reg_i_143__0_n_0),
        .I2(ram_reg_i_144__0_n_0),
        .I3(ram_reg_i_145__0_n_0),
        .I4(ram_reg_i_23__0),
        .I5(\ap_CS_fsm_reg[459] ),
        .O(\ap_CS_fsm_reg[448] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_96
       (.I0(\ap_CS_fsm_reg[393] ),
        .I1(ram_reg_i_34__4_0),
        .I2(\ap_CS_fsm_reg[446] ),
        .I3(ram_reg_i_146__0_n_0),
        .I4(ram_reg_i_147__0_n_0),
        .I5(ram_reg_i_34__4_1),
        .O(ram_reg_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_97__1
       (.I0(ram_reg_i_148__0_n_0),
        .I1(ram_reg_i_149__0_n_0),
        .O(ram_reg_i_97__1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_98__0
       (.I0(ram_reg_i_111__0_n_0),
        .I1(ram_reg_i_150__0_n_0),
        .I2(Q[39]),
        .O(ram_reg_i_98__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_99__4
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(ram_reg_i_99__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1__0 
       (.I0(DOADO[0]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1__0 
       (.I0(DOADO[1]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1__0 
       (.I0(DOADO[2]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1__0 
       (.I0(DOADO[3]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1__0 
       (.I0(DOADO[4]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1__0 
       (.I0(DOADO[5]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1__0 
       (.I0(DOADO[6]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2__0 
       (.I0(DOADO[7]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \src_offset_read_reg_969[4]_i_2 
       (.I0(Q[177]),
        .I1(Q[207]),
        .I2(Q[308]),
        .I3(Q[57]),
        .I4(Q[275]),
        .I5(Q[243]),
        .O(\ap_CS_fsm_reg[360] ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\x_reg_1168_reg[7] [0]),
        .O(ram_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\x_reg_1168_reg[7] [1]),
        .O(ram_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\x_reg_1168_reg[7] [2]),
        .O(ram_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\x_reg_1168_reg[7] [3]),
        .O(ram_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\x_reg_1168_reg[7] [4]),
        .O(ram_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\x_reg_1168_reg[7] [5]),
        .O(ram_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\x_reg_1168_reg[7] [6]),
        .O(ram_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\x_reg_1168_reg[7] [7]),
        .O(ram_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_1
   (\ap_CS_fsm_reg[647] ,
    \ap_CS_fsm_reg[647]_0 ,
    \ap_CS_fsm_reg[317] ,
    \ap_CS_fsm_reg[645] ,
    \ap_CS_fsm_reg[650] ,
    \ap_CS_fsm_reg[650]_0 ,
    \ap_CS_fsm_reg[649] ,
    \ap_CS_fsm_reg[651] ,
    \ap_CS_fsm_reg[648] ,
    ram_reg_0,
    ram_reg_1,
    \ap_CS_fsm_reg[69] ,
    \ap_CS_fsm_reg[374] ,
    \ap_CS_fsm_reg[374]_0 ,
    \ap_CS_fsm_reg[548] ,
    \ap_CS_fsm_reg[35] ,
    \ap_CS_fsm_reg[542] ,
    \ap_CS_fsm_reg[373] ,
    \ap_CS_fsm_reg[17] ,
    ram_reg_2,
    ram_reg_3,
    \ap_CS_fsm_reg[638] ,
    \ap_CS_fsm_reg[197] ,
    \ap_CS_fsm_reg[332] ,
    \ap_CS_fsm_reg[332]_0 ,
    \ap_CS_fsm_reg[78] ,
    \ap_CS_fsm_reg[447] ,
    \ap_CS_fsm_reg[204] ,
    \ap_CS_fsm_reg[200] ,
    \ap_CS_fsm_reg[515] ,
    \ap_CS_fsm_reg[76] ,
    \ap_CS_fsm_reg[67] ,
    \ap_CS_fsm_reg[72] ,
    \ap_CS_fsm_reg[69]_0 ,
    \ap_CS_fsm_reg[75] ,
    \ap_CS_fsm_reg[649]_0 ,
    \ap_CS_fsm_reg[325] ,
    \ap_CS_fsm_reg[198] ,
    \ap_CS_fsm_reg[192] ,
    \ap_CS_fsm_reg[393] ,
    \ap_CS_fsm_reg[258] ,
    \ap_CS_fsm_reg[518] ,
    \ap_CS_fsm_reg[64] ,
    \ap_CS_fsm_reg[65] ,
    ap_clk,
    fout_ce1,
    ADDRARDADDR,
    DIADI,
    DIBDI,
    WEA,
    Q,
    ram_reg_i_41__4_0,
    ram_reg_i_125__0_0,
    ram_reg_i_44__4_0,
    ram_reg_4,
    grp_ClefiaDoubleSwap_1_fu_3083_lk_d1,
    grp_ClefiaDoubleSwap_1_fu_3083_lk_d0,
    ram_reg_i_50__0_0,
    ram_reg_i_127_0,
    ram_reg_i_84__0,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_i_125__0_1,
    ram_reg_i_115_0,
    ram_reg_i_122__0_0,
    ram_reg_29);
  output \ap_CS_fsm_reg[647] ;
  output \ap_CS_fsm_reg[647]_0 ;
  output \ap_CS_fsm_reg[317] ;
  output \ap_CS_fsm_reg[645] ;
  output \ap_CS_fsm_reg[650] ;
  output \ap_CS_fsm_reg[650]_0 ;
  output \ap_CS_fsm_reg[649] ;
  output \ap_CS_fsm_reg[651] ;
  output \ap_CS_fsm_reg[648] ;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output \ap_CS_fsm_reg[69] ;
  output \ap_CS_fsm_reg[374] ;
  output \ap_CS_fsm_reg[374]_0 ;
  output \ap_CS_fsm_reg[548] ;
  output \ap_CS_fsm_reg[35] ;
  output \ap_CS_fsm_reg[542] ;
  output \ap_CS_fsm_reg[373] ;
  output \ap_CS_fsm_reg[17] ;
  output [7:0]ram_reg_2;
  output [7:0]ram_reg_3;
  output \ap_CS_fsm_reg[638] ;
  output \ap_CS_fsm_reg[197] ;
  output \ap_CS_fsm_reg[332] ;
  output \ap_CS_fsm_reg[332]_0 ;
  output \ap_CS_fsm_reg[78] ;
  output \ap_CS_fsm_reg[447] ;
  output \ap_CS_fsm_reg[204] ;
  output \ap_CS_fsm_reg[200] ;
  output \ap_CS_fsm_reg[515] ;
  output \ap_CS_fsm_reg[76] ;
  output \ap_CS_fsm_reg[67] ;
  output \ap_CS_fsm_reg[72] ;
  output \ap_CS_fsm_reg[69]_0 ;
  output \ap_CS_fsm_reg[75] ;
  output \ap_CS_fsm_reg[649]_0 ;
  output \ap_CS_fsm_reg[325] ;
  output \ap_CS_fsm_reg[198] ;
  output \ap_CS_fsm_reg[192] ;
  output \ap_CS_fsm_reg[393] ;
  output \ap_CS_fsm_reg[258] ;
  output \ap_CS_fsm_reg[518] ;
  output \ap_CS_fsm_reg[64] ;
  output \ap_CS_fsm_reg[65] ;
  input ap_clk;
  input fout_ce1;
  input [2:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [232:0]Q;
  input ram_reg_i_41__4_0;
  input ram_reg_i_125__0_0;
  input ram_reg_i_44__4_0;
  input ram_reg_4;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d1;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d0;
  input ram_reg_i_50__0_0;
  input ram_reg_i_127_0;
  input ram_reg_i_84__0;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_i_125__0_1;
  input ram_reg_i_115_0;
  input ram_reg_i_122__0_0;
  input ram_reg_29;

  wire [2:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [232:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[192] ;
  wire \ap_CS_fsm_reg[197] ;
  wire \ap_CS_fsm_reg[198] ;
  wire \ap_CS_fsm_reg[200] ;
  wire \ap_CS_fsm_reg[204] ;
  wire \ap_CS_fsm_reg[258] ;
  wire \ap_CS_fsm_reg[317] ;
  wire \ap_CS_fsm_reg[325] ;
  wire \ap_CS_fsm_reg[332] ;
  wire \ap_CS_fsm_reg[332]_0 ;
  wire \ap_CS_fsm_reg[35] ;
  wire \ap_CS_fsm_reg[373] ;
  wire \ap_CS_fsm_reg[374] ;
  wire \ap_CS_fsm_reg[374]_0 ;
  wire \ap_CS_fsm_reg[393] ;
  wire \ap_CS_fsm_reg[447] ;
  wire \ap_CS_fsm_reg[515] ;
  wire \ap_CS_fsm_reg[518] ;
  wire \ap_CS_fsm_reg[542] ;
  wire \ap_CS_fsm_reg[548] ;
  wire \ap_CS_fsm_reg[638] ;
  wire \ap_CS_fsm_reg[645] ;
  wire \ap_CS_fsm_reg[647] ;
  wire \ap_CS_fsm_reg[647]_0 ;
  wire \ap_CS_fsm_reg[648] ;
  wire \ap_CS_fsm_reg[649] ;
  wire \ap_CS_fsm_reg[649]_0 ;
  wire \ap_CS_fsm_reg[64] ;
  wire \ap_CS_fsm_reg[650] ;
  wire \ap_CS_fsm_reg[650]_0 ;
  wire \ap_CS_fsm_reg[651] ;
  wire \ap_CS_fsm_reg[65] ;
  wire \ap_CS_fsm_reg[67] ;
  wire \ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg[69]_0 ;
  wire \ap_CS_fsm_reg[72] ;
  wire \ap_CS_fsm_reg[75] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[78] ;
  wire ap_clk;
  wire fout_ce1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d1;
  wire [7:0]grp_ClefiaGfn8_1_fu_3071_y_d0;
  wire [7:0]grp_ClefiaGfn8_1_fu_3071_y_d1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [7:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_100__5_n_0;
  wire ram_reg_i_105__0_n_0;
  wire ram_reg_i_106_n_0;
  wire ram_reg_i_107_n_0;
  wire ram_reg_i_109_n_0;
  wire ram_reg_i_110__0_n_0;
  wire ram_reg_i_111__1_n_0;
  wire ram_reg_i_112__4_n_0;
  wire ram_reg_i_115_0;
  wire ram_reg_i_115_n_0;
  wire ram_reg_i_119__4_n_0;
  wire ram_reg_i_120_n_0;
  wire ram_reg_i_121__4_n_0;
  wire ram_reg_i_122__0_0;
  wire ram_reg_i_122__0_n_0;
  wire ram_reg_i_123__0_n_0;
  wire ram_reg_i_124__0_n_0;
  wire ram_reg_i_124_n_0;
  wire ram_reg_i_125__0_0;
  wire ram_reg_i_125__0_1;
  wire ram_reg_i_125__0_n_0;
  wire ram_reg_i_127_0;
  wire ram_reg_i_127_n_0;
  wire ram_reg_i_129__0_n_0;
  wire ram_reg_i_136__0_n_0;
  wire ram_reg_i_200_n_0;
  wire ram_reg_i_201_n_0;
  wire ram_reg_i_205_n_0;
  wire ram_reg_i_206_n_0;
  wire ram_reg_i_207_n_0;
  wire ram_reg_i_208_n_0;
  wire ram_reg_i_211_n_0;
  wire ram_reg_i_212_n_0;
  wire ram_reg_i_213_n_0;
  wire ram_reg_i_214__0_n_0;
  wire ram_reg_i_215_n_0;
  wire ram_reg_i_219_n_0;
  wire ram_reg_i_220_n_0;
  wire ram_reg_i_221_n_0;
  wire ram_reg_i_222_n_0;
  wire ram_reg_i_224_n_0;
  wire ram_reg_i_225_n_0;
  wire ram_reg_i_226_n_0;
  wire ram_reg_i_236_n_0;
  wire ram_reg_i_242_n_0;
  wire ram_reg_i_243_n_0;
  wire ram_reg_i_244_n_0;
  wire ram_reg_i_34__5_n_0;
  wire ram_reg_i_35__1_n_0;
  wire ram_reg_i_36__0_n_0;
  wire ram_reg_i_37__0_n_0;
  wire ram_reg_i_38_n_0;
  wire ram_reg_i_3__1_n_0;
  wire ram_reg_i_41__4_0;
  wire ram_reg_i_44__4_0;
  wire ram_reg_i_49_n_0;
  wire ram_reg_i_50__0_0;
  wire ram_reg_i_84__0;
  wire ram_reg_i_85__0_n_0;
  wire ram_reg_i_86__0_n_0;
  wire ram_reg_i_87__0_n_0;
  wire ram_reg_i_88__0_n_0;
  wire ram_reg_i_92__0_n_0;
  wire ram_reg_i_93__0_n_0;
  wire ram_reg_i_94__0_n_0;
  wire ram_reg_i_96__0_n_0;
  wire ram_reg_i_97__0_n_0;
  wire ram_reg_i_98_n_0;
  wire ram_reg_i_99_n_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_319/grp_ClefiaGfn8_1_fu_3071/fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[2],ram_reg_i_3__1_n_0,ADDRARDADDR[1:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[2],ram_reg_i_3__1_n_0,ADDRARDADDR[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],grp_ClefiaGfn8_1_fu_3071_y_d1}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],grp_ClefiaGfn8_1_fu_3071_y_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fout_ce1),
        .ENBWREN(fout_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_100__5
       (.I0(Q[227]),
        .I1(ram_reg_i_41__4_0),
        .I2(Q[65]),
        .I3(Q[111]),
        .I4(Q[45]),
        .I5(Q[135]),
        .O(ram_reg_i_100__5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_101__0
       (.I0(Q[180]),
        .I1(Q[112]),
        .I2(Q[88]),
        .I3(Q[66]),
        .O(\ap_CS_fsm_reg[518] ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_102
       (.I0(ram_reg_i_110__0_n_0),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(Q[25]),
        .I5(ram_reg_i_112__4_n_0),
        .O(\ap_CS_fsm_reg[76] ));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_103__0
       (.I0(Q[16]),
        .I1(Q[18]),
        .I2(Q[17]),
        .O(\ap_CS_fsm_reg[64] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_105__0
       (.I0(ram_reg_i_211_n_0),
        .I1(ram_reg_i_212_n_0),
        .O(ram_reg_i_105__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_106
       (.I0(ram_reg_i_213_n_0),
        .I1(\ap_CS_fsm_reg[447] ),
        .I2(Q[221]),
        .O(ram_reg_i_106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    ram_reg_i_107
       (.I0(Q[21]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(\ap_CS_fsm_reg[76] ),
        .O(ram_reg_i_107_n_0));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_108
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[19]),
        .O(\ap_CS_fsm_reg[69] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_109
       (.I0(\ap_CS_fsm_reg[374] ),
        .I1(Q[15]),
        .O(ram_reg_i_109_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_i_10__1
       (.I0(ram_reg_5),
        .I1(grp_ClefiaGfn8_1_fu_3071_y_d1[3]),
        .I2(ram_reg_10),
        .I3(ram_reg_7),
        .O(ram_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_110__0
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(ram_reg_i_110__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_111__1
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(ram_reg_i_111__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_112__4
       (.I0(Q[24]),
        .I1(Q[23]),
        .I2(Q[22]),
        .O(ram_reg_i_112__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_113
       (.I0(Q[68]),
        .I1(Q[48]),
        .I2(Q[182]),
        .I3(Q[90]),
        .O(\ap_CS_fsm_reg[200] ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_115
       (.I0(ram_reg_i_214__0_n_0),
        .I1(ram_reg_i_215_n_0),
        .I2(Q[103]),
        .I3(Q[195]),
        .I4(Q[127]),
        .O(ram_reg_i_115_n_0));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_116
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(\ap_CS_fsm_reg[67] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA00A8)) 
    ram_reg_i_118
       (.I0(ram_reg_i_110__0_n_0),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(ram_reg_i_111__1_n_0),
        .I4(Q[27]),
        .I5(Q[28]),
        .O(\ap_CS_fsm_reg[72] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_119__4
       (.I0(Q[232]),
        .I1(ram_reg_i_125__0_0),
        .I2(Q[140]),
        .I3(Q[184]),
        .I4(Q[162]),
        .I5(Q[207]),
        .O(ram_reg_i_119__4_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_i_11__1
       (.I0(ram_reg_5),
        .I1(grp_ClefiaGfn8_1_fu_3071_y_d1[2]),
        .I2(ram_reg_9),
        .I3(ram_reg_7),
        .O(ram_reg_2[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[7]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[7]),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_120
       (.I0(Q[161]),
        .I1(Q[49]),
        .I2(Q[206]),
        .I3(Q[69]),
        .I4(\ap_CS_fsm_reg[393] ),
        .O(ram_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_121__4
       (.I0(Q[226]),
        .I1(Q[157]),
        .I2(Q[134]),
        .I3(Q[110]),
        .I4(Q[202]),
        .I5(ram_reg_i_44__4_0),
        .O(ram_reg_i_121__4_n_0));
  LUT6 #(
    .INIT(64'h0000FF01FFFFFFFF)) 
    ram_reg_i_122__0
       (.I0(ram_reg_i_214__0_n_0),
        .I1(Q[221]),
        .I2(\ap_CS_fsm_reg[447] ),
        .I3(ram_reg_i_213_n_0),
        .I4(ram_reg_i_212_n_0),
        .I5(ram_reg_i_211_n_0),
        .O(ram_reg_i_122__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_123__0
       (.I0(Q[215]),
        .I1(Q[193]),
        .I2(Q[79]),
        .I3(Q[146]),
        .I4(Q[125]),
        .I5(Q[194]),
        .O(ram_reg_i_123__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_124
       (.I0(Q[211]),
        .I1(Q[212]),
        .I2(Q[147]),
        .I3(Q[56]),
        .O(ram_reg_i_124_n_0));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    ram_reg_i_124__0
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(Q[22]),
        .O(ram_reg_i_124__0_n_0));
  LUT6 #(
    .INIT(64'hFFFBBBBBAAAAAAAA)) 
    ram_reg_i_125__0
       (.I0(ram_reg_i_98_n_0),
        .I1(\ap_CS_fsm_reg[651] ),
        .I2(\ap_CS_fsm_reg[649] ),
        .I3(\ap_CS_fsm_reg[648] ),
        .I4(\ap_CS_fsm_reg[650]_0 ),
        .I5(ram_reg_i_119__4_n_0),
        .O(ram_reg_i_125__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_126
       (.I0(ram_reg_i_219_n_0),
        .I1(ram_reg_i_220_n_0),
        .I2(ram_reg_i_221_n_0),
        .I3(Q[124]),
        .I4(Q[33]),
        .I5(Q[187]),
        .O(\ap_CS_fsm_reg[374]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_127
       (.I0(ram_reg_i_222_n_0),
        .I1(ram_reg_i_50__0_0),
        .I2(Q[209]),
        .I3(Q[97]),
        .I4(Q[189]),
        .I5(ram_reg_i_224_n_0),
        .O(ram_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_128
       (.I0(ram_reg_i_225_n_0),
        .I1(Q[188]),
        .I2(Q[96]),
        .I3(Q[191]),
        .I4(Q[165]),
        .I5(ram_reg_i_226_n_0),
        .O(\ap_CS_fsm_reg[542] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_129__0
       (.I0(Q[98]),
        .I1(Q[53]),
        .I2(Q[14]),
        .I3(Q[13]),
        .O(ram_reg_i_129__0_n_0));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    ram_reg_i_12__1
       (.I0(ram_reg_5),
        .I1(grp_ClefiaGfn8_1_fu_3071_y_d1[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_8),
        .I5(ram_reg_7),
        .O(ram_reg_2[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[6]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[6]),
        .O(ram_reg_0[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_135__0
       (.I0(Q[61]),
        .I1(Q[41]),
        .I2(Q[106]),
        .I3(Q[83]),
        .O(\ap_CS_fsm_reg[192] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_136__0
       (.I0(Q[105]),
        .I1(Q[197]),
        .I2(Q[60]),
        .I3(Q[129]),
        .O(ram_reg_i_136__0_n_0));
  LUT5 #(
    .INIT(32'h444F4444)) 
    ram_reg_i_13__1
       (.I0(ram_reg_5),
        .I1(grp_ClefiaGfn8_1_fu_3071_y_d1[0]),
        .I2(Q[1]),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .O(ram_reg_2[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[5]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[5]),
        .O(ram_reg_0[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_140__0
       (.I0(Q[71]),
        .I1(Q[93]),
        .I2(Q[50]),
        .I3(Q[142]),
        .O(\ap_CS_fsm_reg[204] ));
  LUT6 #(
    .INIT(64'hCACA0ACACACACACA)) 
    ram_reg_i_14__1
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[7]),
        .I1(ram_reg_18),
        .I2(ram_reg_5),
        .I3(ram_reg_23),
        .I4(ram_reg_21),
        .I5(ram_reg_27),
        .O(ram_reg_3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[4]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[4]),
        .O(ram_reg_0[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_154__0
       (.I0(Q[139]),
        .I1(Q[183]),
        .I2(Q[115]),
        .I3(Q[91]),
        .O(\ap_CS_fsm_reg[393] ));
  LUT6 #(
    .INIT(64'h0FAA03AA03AA03AA)) 
    ram_reg_i_15__1
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[6]),
        .I1(ram_reg_25),
        .I2(Q[4]),
        .I3(ram_reg_5),
        .I4(ram_reg_23),
        .I5(ram_reg_26),
        .O(ram_reg_3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[3]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[3]),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_160__0
       (.I0(Q[123]),
        .I1(Q[170]),
        .I2(Q[149]),
        .I3(Q[74]),
        .O(\ap_CS_fsm_reg[373] ));
  LUT6 #(
    .INIT(64'hF3AA33AA03AA33AA)) 
    ram_reg_i_16__1
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[5]),
        .I1(ram_reg_22),
        .I2(ram_reg_18),
        .I3(ram_reg_5),
        .I4(ram_reg_23),
        .I5(ram_reg_24),
        .O(ram_reg_3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[2]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[2]),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_170__0
       (.I0(Q[178]),
        .I1(Q[109]),
        .I2(Q[86]),
        .I3(Q[64]),
        .O(\ap_CS_fsm_reg[515] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_171__0
       (.I0(Q[85]),
        .I1(Q[63]),
        .I2(Q[177]),
        .I3(Q[108]),
        .O(\ap_CS_fsm_reg[258] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__1
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[4]),
        .I1(ram_reg_5),
        .O(ram_reg_3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[1]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    ram_reg_i_18__1
       (.I0(ram_reg_18),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ram_reg_21),
        .I4(ram_reg_5),
        .I5(grp_ClefiaGfn8_1_fu_3071_y_d0[3]),
        .O(ram_reg_3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[0]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1[0]),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_198
       (.I0(ram_reg_i_84__0),
        .I1(ram_reg_i_236_n_0),
        .I2(Q[6]),
        .I3(Q[164]),
        .I4(Q[72]),
        .I5(Q[76]),
        .O(\ap_CS_fsm_reg[17] ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    ram_reg_i_19__1
       (.I0(ram_reg_18),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ram_reg_20),
        .I4(ram_reg_5),
        .I5(grp_ClefiaGfn8_1_fu_3071_y_d0[2]),
        .O(ram_reg_3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[7]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[7]),
        .O(ram_reg_1[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_200
       (.I0(Q[86]),
        .I1(Q[64]),
        .I2(Q[60]),
        .I3(Q[81]),
        .O(ram_reg_i_200_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_201
       (.I0(\ap_CS_fsm_reg[200] ),
        .I1(Q[87]),
        .I2(Q[179]),
        .I3(Q[42]),
        .I4(Q[115]),
        .O(ram_reg_i_201_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_205
       (.I0(Q[181]),
        .I1(Q[230]),
        .I2(Q[89]),
        .I3(Q[224]),
        .O(ram_reg_i_205_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_206
       (.I0(Q[176]),
        .I1(Q[107]),
        .I2(Q[92]),
        .I3(Q[113]),
        .O(ram_reg_i_206_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_207
       (.I0(Q[82]),
        .I1(Q[116]),
        .I2(Q[225]),
        .I3(Q[226]),
        .I4(ram_reg_i_242_n_0),
        .O(ram_reg_i_207_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_208
       (.I0(Q[133]),
        .I1(Q[201]),
        .I2(Q[156]),
        .I3(Q[44]),
        .I4(\ap_CS_fsm_reg[515] ),
        .O(ram_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    ram_reg_i_20__1
       (.I0(ram_reg_18),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ram_reg_19),
        .I4(ram_reg_5),
        .I5(grp_ClefiaGfn8_1_fu_3071_y_d0[1]),
        .O(ram_reg_3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[6]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[6]),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_211
       (.I0(Q[224]),
        .I1(\ap_CS_fsm_reg[258] ),
        .I2(Q[43]),
        .I3(Q[132]),
        .I4(Q[155]),
        .I5(Q[200]),
        .O(ram_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_212
       (.I0(Q[223]),
        .I1(Q[154]),
        .I2(Q[199]),
        .I3(Q[42]),
        .I4(Q[131]),
        .I5(ram_reg_i_122__0_0),
        .O(ram_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_213
       (.I0(Q[222]),
        .I1(Q[130]),
        .I2(Q[198]),
        .I3(Q[175]),
        .I4(Q[153]),
        .I5(\ap_CS_fsm_reg[192] ),
        .O(ram_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_214__0
       (.I0(Q[220]),
        .I1(Q[81]),
        .I2(Q[59]),
        .I3(Q[104]),
        .I4(Q[196]),
        .I5(ram_reg_i_115_0),
        .O(ram_reg_i_214__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_215
       (.I0(Q[58]),
        .I1(Q[172]),
        .I2(Q[219]),
        .I3(Q[38]),
        .I4(Q[150]),
        .I5(Q[80]),
        .O(ram_reg_i_215_n_0));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_217
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(\ap_CS_fsm_reg[65] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_219
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(Q[99]),
        .I3(Q[8]),
        .O(ram_reg_i_219_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_21__1
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[0]),
        .I1(ram_reg_5),
        .O(ram_reg_3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[5]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[5]),
        .O(ram_reg_1[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_220
       (.I0(Q[36]),
        .I1(Q[77]),
        .I2(Q[73]),
        .I3(Q[32]),
        .O(ram_reg_i_220_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_221
       (.I0(Q[120]),
        .I1(Q[100]),
        .I2(Q[214]),
        .I3(Q[119]),
        .O(ram_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_222
       (.I0(Q[122]),
        .I1(Q[168]),
        .I2(Q[121]),
        .I3(Q[171]),
        .I4(ram_reg_i_127_0),
        .I5(\ap_CS_fsm_reg[373] ),
        .O(ram_reg_i_222_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_224
       (.I0(Q[75]),
        .I1(Q[57]),
        .I2(Q[148]),
        .I3(Q[78]),
        .I4(ram_reg_i_243_n_0),
        .O(ram_reg_i_224_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_225
       (.I0(Q[95]),
        .I1(Q[144]),
        .I2(Q[145]),
        .I3(Q[166]),
        .O(ram_reg_i_225_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_226
       (.I0(Q[213]),
        .I1(Q[169]),
        .I2(Q[55]),
        .I3(Q[37]),
        .I4(ram_reg_i_244_n_0),
        .O(ram_reg_i_226_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[4]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[4]),
        .O(ram_reg_1[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_236
       (.I0(Q[94]),
        .I1(Q[143]),
        .I2(Q[31]),
        .I3(Q[186]),
        .O(ram_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_23__0
       (.I0(ram_reg_28),
        .I1(ram_reg_i_85__0_n_0),
        .I2(ram_reg_i_86__0_n_0),
        .I3(ram_reg_i_87__0_n_0),
        .I4(ram_reg_i_88__0_n_0),
        .I5(\ap_CS_fsm_reg[197] ),
        .O(\ap_CS_fsm_reg[638] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[3]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[3]),
        .O(ram_reg_1[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_242
       (.I0(Q[80]),
        .I1(Q[150]),
        .I2(Q[223]),
        .I3(Q[222]),
        .O(ram_reg_i_242_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_243
       (.I0(Q[12]),
        .I1(Q[210]),
        .I2(Q[167]),
        .I3(Q[101]),
        .O(ram_reg_i_243_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_244
       (.I0(Q[52]),
        .I1(Q[192]),
        .I2(Q[51]),
        .I3(Q[54]),
        .O(ram_reg_i_244_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[2]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[2]),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_25__1
       (.I0(Q[229]),
        .I1(Q[84]),
        .I2(Q[59]),
        .I3(ram_reg_i_92__0_n_0),
        .I4(ram_reg_i_93__0_n_0),
        .I5(ram_reg_i_94__0_n_0),
        .O(\ap_CS_fsm_reg[649]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[1]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[1]),
        .O(ram_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26__2
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d0[0]),
        .I1(ram_reg_4),
        .I2(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0[0]),
        .O(ram_reg_1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_27__1
       (.I0(\ap_CS_fsm_reg[198] ),
        .I1(ram_reg_i_96__0_n_0),
        .I2(Q[111]),
        .I3(Q[175]),
        .I4(Q[232]),
        .I5(Q[231]),
        .O(\ap_CS_fsm_reg[325] ));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28__1
       (.I0(ram_reg_i_97__0_n_0),
        .I1(ram_reg_i_98_n_0),
        .O(\ap_CS_fsm_reg[332]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__3
       (.I0(ram_reg_i_99_n_0),
        .I1(ram_reg_i_100__5_n_0),
        .O(\ap_CS_fsm_reg[645] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_30__1
       (.I0(Q[228]),
        .I1(\ap_CS_fsm_reg[518] ),
        .I2(Q[46]),
        .I3(Q[203]),
        .I4(Q[158]),
        .I5(Q[136]),
        .O(\ap_CS_fsm_reg[648] ));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_31__5
       (.I0(\ap_CS_fsm_reg[650]_0 ),
        .I1(\ap_CS_fsm_reg[649] ),
        .I2(\ap_CS_fsm_reg[651] ),
        .O(\ap_CS_fsm_reg[650] ));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_32__1
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(\ap_CS_fsm_reg[317] ),
        .O(\ap_CS_fsm_reg[78] ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    ram_reg_i_34__5
       (.I0(\ap_CS_fsm_reg[650]_0 ),
        .I1(\ap_CS_fsm_reg[649] ),
        .I2(\ap_CS_fsm_reg[648] ),
        .I3(ram_reg_i_97__0_n_0),
        .I4(ram_reg_i_98_n_0),
        .I5(\ap_CS_fsm_reg[651] ),
        .O(ram_reg_i_34__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_35__1
       (.I0(ram_reg_i_105__0_n_0),
        .I1(ram_reg_i_106_n_0),
        .O(ram_reg_i_35__1_n_0));
  LUT6 #(
    .INIT(64'hBBBABBBBBBBABBBA)) 
    ram_reg_i_36__0
       (.I0(ram_reg_i_107_n_0),
        .I1(\ap_CS_fsm_reg[69] ),
        .I2(Q[17]),
        .I3(Q[18]),
        .I4(Q[16]),
        .I5(ram_reg_i_109_n_0),
        .O(ram_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBF)) 
    ram_reg_i_37__0
       (.I0(\ap_CS_fsm_reg[317] ),
        .I1(ram_reg_i_110__0_n_0),
        .I2(ram_reg_i_111__1_n_0),
        .I3(Q[28]),
        .I4(Q[27]),
        .I5(ram_reg_i_112__4_n_0),
        .O(ram_reg_i_37__0_n_0));
  LUT3 #(
    .INIT(8'h5D)) 
    ram_reg_i_38
       (.I0(\ap_CS_fsm_reg[332]_0 ),
        .I1(\ap_CS_fsm_reg[650] ),
        .I2(\ap_CS_fsm_reg[648] ),
        .O(ram_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_39__0
       (.I0(Q[230]),
        .I1(Q[114]),
        .I2(Q[138]),
        .I3(Q[160]),
        .I4(Q[205]),
        .I5(\ap_CS_fsm_reg[200] ),
        .O(\ap_CS_fsm_reg[650]_0 ));
  LUT6 #(
    .INIT(64'h00000000D5D5FFD5)) 
    ram_reg_i_3__1
       (.I0(ram_reg_i_34__5_n_0),
        .I1(\ap_CS_fsm_reg[645] ),
        .I2(ram_reg_i_35__1_n_0),
        .I3(ram_reg_i_36__0_n_0),
        .I4(ram_reg_i_37__0_n_0),
        .I5(ram_reg_i_38_n_0),
        .O(ram_reg_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_40__0
       (.I0(Q[229]),
        .I1(Q[113]),
        .I2(Q[159]),
        .I3(Q[137]),
        .I4(Q[204]),
        .I5(ram_reg_29),
        .O(\ap_CS_fsm_reg[649] ));
  LUT6 #(
    .INIT(64'h55D5DDDDFFFFFFFF)) 
    ram_reg_i_41__4
       (.I0(ram_reg_i_100__5_n_0),
        .I1(ram_reg_i_99_n_0),
        .I2(ram_reg_i_106_n_0),
        .I3(ram_reg_i_115_n_0),
        .I4(ram_reg_i_105__0_n_0),
        .I5(ram_reg_i_34__5_n_0),
        .O(\ap_CS_fsm_reg[647] ));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_43
       (.I0(ram_reg_i_119__4_n_0),
        .I1(ram_reg_i_120_n_0),
        .I2(Q[231]),
        .O(\ap_CS_fsm_reg[651] ));
  LUT6 #(
    .INIT(64'h88080808FFFFFFFF)) 
    ram_reg_i_44__4
       (.I0(ram_reg_i_100__5_n_0),
        .I1(\ap_CS_fsm_reg[317] ),
        .I2(ram_reg_i_121__4_n_0),
        .I3(ram_reg_i_122__0_n_0),
        .I4(ram_reg_i_99_n_0),
        .I5(ram_reg_i_34__5_n_0),
        .O(\ap_CS_fsm_reg[647]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_i_45__0
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(\ap_CS_fsm_reg[76] ),
        .O(\ap_CS_fsm_reg[69]_0 ));
  LUT6 #(
    .INIT(64'h00F0000000F000D0)) 
    ram_reg_i_47__0
       (.I0(ram_reg_i_124__0_n_0),
        .I1(Q[27]),
        .I2(\ap_CS_fsm_reg[76] ),
        .I3(Q[30]),
        .I4(Q[29]),
        .I5(Q[28]),
        .O(\ap_CS_fsm_reg[75] ));
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_i_48__0
       (.I0(ram_reg_i_35__1_n_0),
        .I1(\ap_CS_fsm_reg[645] ),
        .I2(ram_reg_i_115_n_0),
        .O(\ap_CS_fsm_reg[317] ));
  LUT5 #(
    .INIT(32'h3A3A0A3A)) 
    ram_reg_i_49
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[6]),
        .I1(Q[5]),
        .I2(ram_reg_5),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .O(ram_reg_i_49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_49__0
       (.I0(ram_reg_i_125__0_n_0),
        .I1(ram_reg_i_97__0_n_0),
        .I2(ram_reg_i_34__5_n_0),
        .O(\ap_CS_fsm_reg[332] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_50__0
       (.I0(\ap_CS_fsm_reg[374]_0 ),
        .I1(\ap_CS_fsm_reg[548] ),
        .I2(ram_reg_i_127_n_0),
        .I3(\ap_CS_fsm_reg[35] ),
        .I4(\ap_CS_fsm_reg[542] ),
        .O(\ap_CS_fsm_reg[374] ));
  LUT6 #(
    .INIT(64'hFFFFE2FFE2E2E2E2)) 
    ram_reg_i_6__1
       (.I0(grp_ClefiaGfn8_1_fu_3071_y_d1[7]),
        .I1(ram_reg_5),
        .I2(ram_reg_17),
        .I3(ram_reg_10),
        .I4(Q[1]),
        .I5(ram_reg_7),
        .O(ram_reg_2[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_72__1
       (.I0(ram_reg_i_123__0_n_0),
        .I1(ram_reg_i_124_n_0),
        .I2(Q[190]),
        .I3(Q[126]),
        .I4(Q[10]),
        .I5(Q[216]),
        .O(\ap_CS_fsm_reg[548] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_76__1
       (.I0(Q[9]),
        .I1(Q[35]),
        .I2(Q[102]),
        .I3(Q[34]),
        .I4(ram_reg_i_129__0_n_0),
        .O(\ap_CS_fsm_reg[35] ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_i_7__1
       (.I0(ram_reg_i_49_n_0),
        .I1(ram_reg_9),
        .I2(Q[1]),
        .I3(ram_reg_7),
        .O(ram_reg_2[6]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_84__1
       (.I0(Q[152]),
        .I1(Q[40]),
        .I2(Q[82]),
        .I3(Q[174]),
        .I4(ram_reg_i_136__0_n_0),
        .O(\ap_CS_fsm_reg[447] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_85__0
       (.I0(Q[218]),
        .I1(\ap_CS_fsm_reg[204] ),
        .I2(Q[185]),
        .I3(Q[208]),
        .I4(Q[163]),
        .O(ram_reg_i_85__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_86__0
       (.I0(Q[103]),
        .I1(Q[195]),
        .I2(Q[127]),
        .O(ram_reg_i_86__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_87__0
       (.I0(Q[141]),
        .I1(Q[117]),
        .I2(Q[105]),
        .I3(Q[104]),
        .O(ram_reg_i_87__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_88__0
       (.I0(Q[221]),
        .I1(Q[219]),
        .I2(Q[227]),
        .I3(Q[173]),
        .I4(Q[39]),
        .I5(Q[128]),
        .O(ram_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_89__0
       (.I0(ram_reg_i_200_n_0),
        .I1(Q[65]),
        .I2(Q[110]),
        .I3(Q[91]),
        .I4(Q[177]),
        .I5(ram_reg_i_201_n_0),
        .O(\ap_CS_fsm_reg[197] ));
  LUT6 #(
    .INIT(64'h11F011F0FFFF11F0)) 
    ram_reg_i_8__1
       (.I0(ram_reg_13),
        .I1(Q[5]),
        .I2(grp_ClefiaGfn8_1_fu_3071_y_d1[5]),
        .I3(ram_reg_5),
        .I4(ram_reg_7),
        .I5(ram_reg_14),
        .O(ram_reg_2[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_92__0
       (.I0(Q[62]),
        .I1(Q[217]),
        .I2(Q[174]),
        .I3(Q[38]),
        .O(ram_reg_i_92__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_93__0
       (.I0(Q[15]),
        .I1(Q[40]),
        .I2(Q[151]),
        .I3(Q[44]),
        .I4(ram_reg_i_205_n_0),
        .O(ram_reg_i_93__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_94__0
       (.I0(ram_reg_i_206_n_0),
        .I1(Q[67]),
        .I2(Q[47]),
        .I3(Q[228]),
        .I4(Q[220]),
        .I5(ram_reg_i_207_n_0),
        .O(ram_reg_i_94__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_95__1
       (.I0(\ap_CS_fsm_reg[192] ),
        .I1(Q[66]),
        .I2(Q[49]),
        .I3(Q[46]),
        .I4(Q[45]),
        .O(\ap_CS_fsm_reg[198] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_96__0
       (.I0(Q[114]),
        .I1(Q[138]),
        .I2(Q[58]),
        .I3(Q[172]),
        .O(ram_reg_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_97__0
       (.I0(Q[118]),
        .I1(Q[163]),
        .I2(Q[208]),
        .I3(Q[185]),
        .I4(\ap_CS_fsm_reg[204] ),
        .I5(Q[218]),
        .O(ram_reg_i_97__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_98
       (.I0(Q[217]),
        .I1(Q[141]),
        .I2(Q[117]),
        .I3(Q[92]),
        .I4(Q[70]),
        .I5(ram_reg_i_125__0_1),
        .O(ram_reg_i_98_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_99
       (.I0(ram_reg_i_121__4_n_0),
        .I1(ram_reg_i_208_n_0),
        .I2(Q[225]),
        .O(ram_reg_i_99_n_0));
  LUT5 #(
    .INIT(32'h0EEEEEEE)) 
    ram_reg_i_9__1
       (.I0(ram_reg_5),
        .I1(grp_ClefiaGfn8_1_fu_3071_y_d1[4]),
        .I2(ram_reg_11),
        .I3(ram_reg_12),
        .I4(ram_reg_7),
        .O(ram_reg_2[4]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_3
   (DOADO,
    DOBDO,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[148] ,
    grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1,
    grp_ClefiaKeySet192_fu_331_rk_d1,
    grp_ClefiaKeySet192_fu_331_rk_d0,
    \ap_CS_fsm_reg[58] ,
    \ap_CS_fsm_reg[56] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[59] ,
    \ap_CS_fsm_reg[57] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[178] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[178]_0 ,
    \ap_CS_fsm_reg[255] ,
    \ap_CS_fsm_reg[81] ,
    \ap_CS_fsm_reg[84] ,
    ap_clk,
    lk_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    ram_reg_i_965_0,
    ram_reg_i_343_0,
    ram_reg_i_343_1,
    Q,
    ram_reg_i_343_2,
    ram_reg_i_1344_0,
    ram_reg_i_1039_0,
    ram_reg_i_1344_1,
    ram_reg_i_2180_0,
    ram_reg_i_1132_0,
    ram_reg_0,
    ram_reg_i_545_0,
    ram_reg_i_2180_1,
    ram_reg_i_2180_2,
    ram_reg_i_397_0,
    ram_reg_i_343_3,
    ram_reg_i_109__4_0,
    ram_reg_i_113__4_0,
    ram_reg_i_841_0,
    ram_reg_i_413_0,
    ram_reg_i_431_0,
    ram_reg_i_1343_0,
    ram_reg_i_1343_1,
    ram_reg_i_143__4_0,
    ram_reg_i_1174_0,
    ram_reg_i_143__4_1,
    ram_reg_i_1174_1,
    ram_reg_i_143__4_2,
    ram_reg_i_377_0,
    ram_reg_i_883_0,
    ram_reg_i_1002_0,
    ram_reg_i_1002_1,
    ram_reg_i_1343_2,
    ram_reg_i_1343_3,
    ram_reg_i_113__4_1,
    ram_reg_i_113__4_2,
    ram_reg_i_2180_3,
    ram_reg_1,
    ram_reg_i_105__5_0,
    ram_reg_i_324_0,
    ram_reg_i_446_0,
    ram_reg_i_795_0,
    ram_reg_i_1077_0,
    ram_reg_i_1226_0,
    ram_reg_i_842_0,
    ram_reg_i_431_1,
    ram_reg_i_431_2,
    ram_reg_i_545_1,
    ram_reg_i_1040_0,
    ram_reg_i_922_0,
    ram_reg_i_795_1,
    ram_reg_i_795_2,
    ram_reg_2,
    ram_reg_i_413_1,
    ram_reg_i_1004_0,
    ram_reg_i_397_1,
    ram_reg_i_965_1,
    ram_reg_i_965_2,
    ram_reg_i_545_2,
    ram_reg_i_143__4_3,
    ram_reg_i_545_3,
    ram_reg_i_1351_0,
    ram_reg_i_1351_1,
    ram_reg_i_1351_2,
    ram_reg_i_566_0,
    ram_reg_3,
    ram_reg_i_542_0,
    ram_reg_4,
    ram_reg_i_1226_1,
    ram_reg_i_1344_2,
    ram_reg_i_2180_4,
    ram_reg_i_147__4_0,
    ram_reg_i_523_0,
    ram_reg_i_378_0,
    ram_reg_i_378_1,
    ram_reg_i_922_1,
    ram_reg_5,
    ram_reg_i_499_0,
    ram_reg_i_499_1,
    ram_reg_6,
    ram_reg_i_481_0,
    ram_reg_i_1171_0,
    ram_reg_i_324_1,
    ram_reg_i_842_1,
    ram_reg_i_109__4_1,
    ram_reg_i_842_2,
    ram_reg_i_133__4_0,
    ram_reg_i_143__4_4,
    ram_reg_i_158__4_0,
    ram_reg_i_158__4_1,
    ram_reg_i_1344_3,
    ram_reg_i_1172_0,
    ram_reg_i_1293_0,
    ram_reg_i_1344_4,
    ram_reg_i_567_0,
    ram_reg_i_545_4,
    ram_reg_i_1349_0,
    ram_reg_i_1349_1,
    ram_reg_i_467_0,
    ram_reg_i_567_1,
    ram_reg_i_2181_0,
    ram_reg_i_522_0,
    ram_reg_i_522_1,
    ram_reg_i_1344_5,
    ram_reg_i_505_0,
    ram_reg_i_499_2,
    ram_reg_i_499_3,
    ram_reg_i_499_4,
    ram_reg_i_1227_0,
    ram_reg_i_1227_1,
    ram_reg_i_1227_2,
    ram_reg_i_567_2,
    ram_reg_i_467_1,
    ram_reg_i_2181_1,
    ram_reg_i_467_2,
    ram_reg_i_143__4_5,
    ram_reg_i_143__4_6,
    ram_reg_i_505_1,
    ram_reg_i_481_1,
    ram_reg_7,
    ram_reg_i_378_2,
    ram_reg_i_923_0,
    ram_reg_i_1004_1,
    ram_reg_i_923_1,
    ram_reg_i_1041_0,
    ram_reg_i_499_5,
    ram_reg_i_499_6,
    ram_reg_i_499_7,
    ram_reg_i_523_1,
    ram_reg_i_1170_0,
    ram_reg_i_111__4_0,
    ram_reg_i_508_0,
    ram_reg_i_158__4_2,
    ram_reg_i_565_0,
    ram_reg_i_545_5,
    ram_reg_i_2180_5,
    ram_reg_i_1041_1,
    ram_reg_i_1004_2,
    ram_reg_i_324_2,
    ram_reg_i_343_4,
    ram_reg_i_343_5,
    ram_reg_i_431_3,
    ram_reg_i_324_3,
    ram_reg_i_324_4,
    ram_reg_i_397_2,
    ram_reg_i_841_1,
    ram_reg_i_360_0,
    ram_reg_i_413_2,
    ram_reg_i_397_3,
    ram_reg_i_397_4,
    ram_reg_i_397_5,
    ram_reg_i_567_3,
    ram_reg_i_1350_0,
    ram_reg_i_505_2,
    ram_reg_i_324_5,
    ram_reg_i_324_6,
    ram_reg_i_1039_1,
    ram_reg_i_413_3,
    ram_reg_i_109__4_2,
    ram_reg_i_794_0,
    ram_reg_i_343_6,
    ram_reg_i_446_1,
    ram_reg_i_794_1,
    ram_reg_i_794_2,
    ram_reg_i_446_2,
    ram_reg_i_413_4,
    ram_reg_i_505_3,
    ram_reg_i_465_0,
    ram_reg_i_147__4_1,
    ram_reg_i_446_3,
    ram_reg_i_446_4,
    ram_reg_i_343_7,
    ram_reg_i_343_8,
    ram_reg_i_343_9,
    ram_reg_i_503_0,
    ram_reg_i_839_0,
    ram_reg_i_839_1,
    ram_reg_i_969_0,
    ram_reg_i_874_0,
    ram_reg_i_969_1,
    ram_reg_i_1392_0,
    ram_reg_i_839_2,
    ram_reg_i_483_0,
    ram_reg_i_503_1,
    ram_reg_i_503_2,
    ram_reg_i_503_3,
    ram_reg_i_1119_0,
    ram_reg_i_564_0,
    ram_reg_i_564_1,
    ram_reg_i_545_6,
    ram_reg_i_1348_0,
    ram_reg_i_1348_1,
    ram_reg_i_137__4_0,
    ram_reg_i_137__4_1,
    ram_reg_i_503_4,
    ram_reg_i_841_2,
    ram_reg_i_467_3,
    ram_reg_i_841_3,
    ram_reg_i_841_4,
    ram_reg_i_125__4_0,
    ram_reg_i_129__4_0,
    ram_reg_i_323_0,
    ram_reg_i_323_1,
    ram_reg_i_377_1,
    ram_reg_i_357_0,
    ram_reg_i_357_1,
    ram_reg_i_129__4_1,
    ram_reg_i_413_5,
    ram_reg_i_129__4_2,
    ram_reg_i_105__5_1,
    ram_reg_i_357_2,
    ram_reg_i_357_3,
    ram_reg_i_105__5_2,
    ram_reg_i_105__5_3,
    ram_reg_i_413_6,
    ram_reg_i_1001_0,
    ram_reg_i_1001_1,
    ram_reg_i_919_0,
    ram_reg_i_1001_2,
    ram_reg_i_969_2,
    ram_reg_i_357_4,
    ram_reg_i_499_8,
    ram_reg_i_499_9,
    ram_reg_i_1224_0,
    ram_reg_i_1224_1,
    ram_reg_i_1224_2,
    ram_reg_i_1224_3,
    ram_reg_i_564_2,
    ram_reg_i_147__4_2,
    ram_reg_i_524_0,
    ram_reg_i_524_1,
    ram_reg_i_1038_0,
    ram_reg_i_446_5,
    ram_reg_i_446_6,
    ram_reg_i_446_7,
    ram_reg_i_524_2,
    ram_reg_i_524_3,
    ram_reg_i_1348_2,
    ram_reg_i_503_5,
    ram_reg_i_1348_3,
    ram_reg_i_464_0,
    ram_reg_i_1118_0,
    ram_reg_i_1038_1,
    ram_reg_i_1038_2,
    ram_reg_i_1038_3,
    ram_reg_i_969_3,
    ram_reg_i_969_4,
    ram_reg_i_323_2,
    ram_reg_i_920_0,
    ram_reg_i_920_1,
    ram_reg_i_876_0,
    ram_reg_i_795_3,
    ram_reg_i_566_1,
    ram_reg_i_566_2,
    ram_reg_i_567_4,
    ram_reg_i_507_0,
    ram_reg_i_1131_0,
    ram_reg_i_874_1,
    ram_reg_i_841_5,
    ram_reg_i_1002_2,
    ram_reg_i_1002_3,
    ram_reg_i_380_0,
    ram_reg_i_380_1,
    ram_reg_i_380_2,
    ram_reg_i_380_3,
    ram_reg_i_360_1,
    ram_reg_i_360_2,
    ram_reg_i_886_0,
    ram_reg_i_524_4,
    ram_reg_i_483_1,
    ram_reg_i_1343_4,
    ram_reg_i_1392_1,
    ram_reg_i_1392_2,
    ram_reg_i_483_2,
    ram_reg_i_503_6,
    ram_reg_i_503_7,
    ram_reg_i_1174_2,
    ram_reg_i_789_0,
    ram_reg_i_467_4,
    ram_reg_i_481_2,
    ram_reg_i_567_5,
    ram_reg_i_567_6,
    ram_reg_i_567_7,
    ram_reg_i_567_8,
    ram_reg_i_524_5,
    ram_reg_i_524_6,
    ram_reg_i_524_7,
    ram_reg_i_966_0,
    ram_reg_i_1132_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[148] ;
  output grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1;
  output [7:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  output [7:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  output \ap_CS_fsm_reg[58] ;
  output \ap_CS_fsm_reg[56] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[59] ;
  output \ap_CS_fsm_reg[57] ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[178] ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[178]_0 ;
  output \ap_CS_fsm_reg[255] ;
  output \ap_CS_fsm_reg[81] ;
  output \ap_CS_fsm_reg[84] ;
  input ap_clk;
  input lk_ce1;
  input [4:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input ram_reg_i_965_0;
  input ram_reg_i_343_0;
  input ram_reg_i_343_1;
  input [271:0]Q;
  input [2:0]ram_reg_i_343_2;
  input ram_reg_i_1344_0;
  input ram_reg_i_1039_0;
  input ram_reg_i_1344_1;
  input ram_reg_i_2180_0;
  input ram_reg_i_1132_0;
  input ram_reg_0;
  input ram_reg_i_545_0;
  input ram_reg_i_2180_1;
  input ram_reg_i_2180_2;
  input ram_reg_i_397_0;
  input ram_reg_i_343_3;
  input ram_reg_i_109__4_0;
  input ram_reg_i_113__4_0;
  input ram_reg_i_841_0;
  input ram_reg_i_413_0;
  input ram_reg_i_431_0;
  input ram_reg_i_1343_0;
  input ram_reg_i_1343_1;
  input ram_reg_i_143__4_0;
  input ram_reg_i_1174_0;
  input ram_reg_i_143__4_1;
  input ram_reg_i_1174_1;
  input ram_reg_i_143__4_2;
  input ram_reg_i_377_0;
  input ram_reg_i_883_0;
  input ram_reg_i_1002_0;
  input ram_reg_i_1002_1;
  input ram_reg_i_1343_2;
  input ram_reg_i_1343_3;
  input ram_reg_i_113__4_1;
  input ram_reg_i_113__4_2;
  input ram_reg_i_2180_3;
  input ram_reg_1;
  input ram_reg_i_105__5_0;
  input ram_reg_i_324_0;
  input ram_reg_i_446_0;
  input ram_reg_i_795_0;
  input ram_reg_i_1077_0;
  input ram_reg_i_1226_0;
  input ram_reg_i_842_0;
  input ram_reg_i_431_1;
  input ram_reg_i_431_2;
  input ram_reg_i_545_1;
  input ram_reg_i_1040_0;
  input ram_reg_i_922_0;
  input ram_reg_i_795_1;
  input ram_reg_i_795_2;
  input ram_reg_2;
  input ram_reg_i_413_1;
  input ram_reg_i_1004_0;
  input ram_reg_i_397_1;
  input ram_reg_i_965_1;
  input ram_reg_i_965_2;
  input ram_reg_i_545_2;
  input ram_reg_i_143__4_3;
  input ram_reg_i_545_3;
  input ram_reg_i_1351_0;
  input ram_reg_i_1351_1;
  input ram_reg_i_1351_2;
  input ram_reg_i_566_0;
  input ram_reg_3;
  input ram_reg_i_542_0;
  input ram_reg_4;
  input ram_reg_i_1226_1;
  input ram_reg_i_1344_2;
  input ram_reg_i_2180_4;
  input ram_reg_i_147__4_0;
  input ram_reg_i_523_0;
  input ram_reg_i_378_0;
  input ram_reg_i_378_1;
  input ram_reg_i_922_1;
  input ram_reg_5;
  input ram_reg_i_499_0;
  input ram_reg_i_499_1;
  input ram_reg_6;
  input ram_reg_i_481_0;
  input ram_reg_i_1171_0;
  input ram_reg_i_324_1;
  input ram_reg_i_842_1;
  input ram_reg_i_109__4_1;
  input ram_reg_i_842_2;
  input ram_reg_i_133__4_0;
  input ram_reg_i_143__4_4;
  input ram_reg_i_158__4_0;
  input ram_reg_i_158__4_1;
  input ram_reg_i_1344_3;
  input ram_reg_i_1172_0;
  input ram_reg_i_1293_0;
  input ram_reg_i_1344_4;
  input ram_reg_i_567_0;
  input ram_reg_i_545_4;
  input ram_reg_i_1349_0;
  input ram_reg_i_1349_1;
  input ram_reg_i_467_0;
  input ram_reg_i_567_1;
  input ram_reg_i_2181_0;
  input ram_reg_i_522_0;
  input ram_reg_i_522_1;
  input ram_reg_i_1344_5;
  input ram_reg_i_505_0;
  input ram_reg_i_499_2;
  input ram_reg_i_499_3;
  input ram_reg_i_499_4;
  input ram_reg_i_1227_0;
  input ram_reg_i_1227_1;
  input ram_reg_i_1227_2;
  input ram_reg_i_567_2;
  input ram_reg_i_467_1;
  input ram_reg_i_2181_1;
  input ram_reg_i_467_2;
  input ram_reg_i_143__4_5;
  input ram_reg_i_143__4_6;
  input ram_reg_i_505_1;
  input ram_reg_i_481_1;
  input ram_reg_7;
  input ram_reg_i_378_2;
  input ram_reg_i_923_0;
  input ram_reg_i_1004_1;
  input ram_reg_i_923_1;
  input ram_reg_i_1041_0;
  input ram_reg_i_499_5;
  input ram_reg_i_499_6;
  input ram_reg_i_499_7;
  input ram_reg_i_523_1;
  input ram_reg_i_1170_0;
  input ram_reg_i_111__4_0;
  input ram_reg_i_508_0;
  input ram_reg_i_158__4_2;
  input ram_reg_i_565_0;
  input ram_reg_i_545_5;
  input ram_reg_i_2180_5;
  input ram_reg_i_1041_1;
  input ram_reg_i_1004_2;
  input ram_reg_i_324_2;
  input ram_reg_i_343_4;
  input ram_reg_i_343_5;
  input ram_reg_i_431_3;
  input ram_reg_i_324_3;
  input ram_reg_i_324_4;
  input ram_reg_i_397_2;
  input ram_reg_i_841_1;
  input ram_reg_i_360_0;
  input ram_reg_i_413_2;
  input ram_reg_i_397_3;
  input ram_reg_i_397_4;
  input ram_reg_i_397_5;
  input ram_reg_i_567_3;
  input ram_reg_i_1350_0;
  input ram_reg_i_505_2;
  input ram_reg_i_324_5;
  input ram_reg_i_324_6;
  input ram_reg_i_1039_1;
  input ram_reg_i_413_3;
  input ram_reg_i_109__4_2;
  input ram_reg_i_794_0;
  input ram_reg_i_343_6;
  input ram_reg_i_446_1;
  input ram_reg_i_794_1;
  input ram_reg_i_794_2;
  input ram_reg_i_446_2;
  input ram_reg_i_413_4;
  input ram_reg_i_505_3;
  input ram_reg_i_465_0;
  input ram_reg_i_147__4_1;
  input ram_reg_i_446_3;
  input ram_reg_i_446_4;
  input ram_reg_i_343_7;
  input ram_reg_i_343_8;
  input ram_reg_i_343_9;
  input ram_reg_i_503_0;
  input ram_reg_i_839_0;
  input ram_reg_i_839_1;
  input ram_reg_i_969_0;
  input ram_reg_i_874_0;
  input ram_reg_i_969_1;
  input ram_reg_i_1392_0;
  input ram_reg_i_839_2;
  input ram_reg_i_483_0;
  input ram_reg_i_503_1;
  input ram_reg_i_503_2;
  input ram_reg_i_503_3;
  input ram_reg_i_1119_0;
  input ram_reg_i_564_0;
  input ram_reg_i_564_1;
  input ram_reg_i_545_6;
  input ram_reg_i_1348_0;
  input ram_reg_i_1348_1;
  input ram_reg_i_137__4_0;
  input ram_reg_i_137__4_1;
  input ram_reg_i_503_4;
  input ram_reg_i_841_2;
  input ram_reg_i_467_3;
  input ram_reg_i_841_3;
  input ram_reg_i_841_4;
  input ram_reg_i_125__4_0;
  input ram_reg_i_129__4_0;
  input ram_reg_i_323_0;
  input ram_reg_i_323_1;
  input ram_reg_i_377_1;
  input ram_reg_i_357_0;
  input ram_reg_i_357_1;
  input ram_reg_i_129__4_1;
  input ram_reg_i_413_5;
  input ram_reg_i_129__4_2;
  input ram_reg_i_105__5_1;
  input ram_reg_i_357_2;
  input ram_reg_i_357_3;
  input ram_reg_i_105__5_2;
  input ram_reg_i_105__5_3;
  input ram_reg_i_413_6;
  input ram_reg_i_1001_0;
  input ram_reg_i_1001_1;
  input ram_reg_i_919_0;
  input ram_reg_i_1001_2;
  input ram_reg_i_969_2;
  input ram_reg_i_357_4;
  input ram_reg_i_499_8;
  input ram_reg_i_499_9;
  input ram_reg_i_1224_0;
  input ram_reg_i_1224_1;
  input ram_reg_i_1224_2;
  input ram_reg_i_1224_3;
  input ram_reg_i_564_2;
  input ram_reg_i_147__4_2;
  input ram_reg_i_524_0;
  input ram_reg_i_524_1;
  input ram_reg_i_1038_0;
  input ram_reg_i_446_5;
  input ram_reg_i_446_6;
  input ram_reg_i_446_7;
  input ram_reg_i_524_2;
  input ram_reg_i_524_3;
  input ram_reg_i_1348_2;
  input ram_reg_i_503_5;
  input ram_reg_i_1348_3;
  input ram_reg_i_464_0;
  input ram_reg_i_1118_0;
  input ram_reg_i_1038_1;
  input ram_reg_i_1038_2;
  input ram_reg_i_1038_3;
  input ram_reg_i_969_3;
  input ram_reg_i_969_4;
  input ram_reg_i_323_2;
  input ram_reg_i_920_0;
  input ram_reg_i_920_1;
  input ram_reg_i_876_0;
  input ram_reg_i_795_3;
  input ram_reg_i_566_1;
  input ram_reg_i_566_2;
  input ram_reg_i_567_4;
  input ram_reg_i_507_0;
  input ram_reg_i_1131_0;
  input ram_reg_i_874_1;
  input ram_reg_i_841_5;
  input ram_reg_i_1002_2;
  input ram_reg_i_1002_3;
  input ram_reg_i_380_0;
  input ram_reg_i_380_1;
  input ram_reg_i_380_2;
  input ram_reg_i_380_3;
  input ram_reg_i_360_1;
  input ram_reg_i_360_2;
  input ram_reg_i_886_0;
  input ram_reg_i_524_4;
  input ram_reg_i_483_1;
  input ram_reg_i_1343_4;
  input ram_reg_i_1392_1;
  input ram_reg_i_1392_2;
  input ram_reg_i_483_2;
  input ram_reg_i_503_6;
  input ram_reg_i_503_7;
  input ram_reg_i_1174_2;
  input ram_reg_i_789_0;
  input ram_reg_i_467_4;
  input ram_reg_i_481_2;
  input ram_reg_i_567_5;
  input ram_reg_i_567_6;
  input ram_reg_i_567_7;
  input ram_reg_i_567_8;
  input ram_reg_i_524_5;
  input ram_reg_i_524_6;
  input ram_reg_i_524_7;
  input ram_reg_i_966_0;
  input ram_reg_i_1132_1;

  wire [4:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [271:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[148] ;
  wire \ap_CS_fsm_reg[178] ;
  wire \ap_CS_fsm_reg[178]_0 ;
  wire \ap_CS_fsm_reg[255] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[56] ;
  wire \ap_CS_fsm_reg[57] ;
  wire \ap_CS_fsm_reg[58] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[81] ;
  wire \ap_CS_fsm_reg[84] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1;
  wire [7:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  wire [7:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  wire lk_ce1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_1001_0;
  wire ram_reg_i_1001_1;
  wire ram_reg_i_1001_2;
  wire ram_reg_i_1001_n_0;
  wire ram_reg_i_1002_0;
  wire ram_reg_i_1002_1;
  wire ram_reg_i_1002_2;
  wire ram_reg_i_1002_3;
  wire ram_reg_i_1002_n_0;
  wire ram_reg_i_1003_n_0;
  wire ram_reg_i_1004_0;
  wire ram_reg_i_1004_1;
  wire ram_reg_i_1004_2;
  wire ram_reg_i_1004_n_0;
  wire ram_reg_i_100__4_n_0;
  wire ram_reg_i_101__4_n_0;
  wire ram_reg_i_102__4_n_0;
  wire ram_reg_i_1038_0;
  wire ram_reg_i_1038_1;
  wire ram_reg_i_1038_2;
  wire ram_reg_i_1038_3;
  wire ram_reg_i_1038_n_0;
  wire ram_reg_i_1039_0;
  wire ram_reg_i_1039_1;
  wire ram_reg_i_1039_n_0;
  wire ram_reg_i_103__4_n_0;
  wire ram_reg_i_1040_0;
  wire ram_reg_i_1040_n_0;
  wire ram_reg_i_1041_0;
  wire ram_reg_i_1041_1;
  wire ram_reg_i_1041_n_0;
  wire ram_reg_i_1042_n_0;
  wire ram_reg_i_104__4_n_0;
  wire ram_reg_i_105__5_0;
  wire ram_reg_i_105__5_1;
  wire ram_reg_i_105__5_2;
  wire ram_reg_i_105__5_3;
  wire ram_reg_i_1077_0;
  wire ram_reg_i_1077_n_0;
  wire ram_reg_i_1078_n_0;
  wire ram_reg_i_1079_n_0;
  wire ram_reg_i_107__4_n_0;
  wire ram_reg_i_1080_n_0;
  wire ram_reg_i_108__4_n_0;
  wire ram_reg_i_109__4_0;
  wire ram_reg_i_109__4_1;
  wire ram_reg_i_109__4_2;
  wire ram_reg_i_109__5_n_0;
  wire ram_reg_i_1118_0;
  wire ram_reg_i_1118_n_0;
  wire ram_reg_i_1119_0;
  wire ram_reg_i_1119_n_0;
  wire ram_reg_i_111__4_0;
  wire ram_reg_i_111__4_n_0;
  wire ram_reg_i_1123_n_0;
  wire ram_reg_i_1131_0;
  wire ram_reg_i_1131_n_0;
  wire ram_reg_i_1132_0;
  wire ram_reg_i_1132_1;
  wire ram_reg_i_1132_n_0;
  wire ram_reg_i_1133_n_0;
  wire ram_reg_i_1134_n_0;
  wire ram_reg_i_113__4_0;
  wire ram_reg_i_113__4_1;
  wire ram_reg_i_113__4_2;
  wire ram_reg_i_1170_0;
  wire ram_reg_i_1170_n_0;
  wire ram_reg_i_1171_0;
  wire ram_reg_i_1171_n_0;
  wire ram_reg_i_1172_0;
  wire ram_reg_i_1172_n_0;
  wire ram_reg_i_1173_n_0;
  wire ram_reg_i_1174_0;
  wire ram_reg_i_1174_1;
  wire ram_reg_i_1174_2;
  wire ram_reg_i_1174_n_0;
  wire ram_reg_i_1175_n_0;
  wire ram_reg_i_1224_0;
  wire ram_reg_i_1224_1;
  wire ram_reg_i_1224_2;
  wire ram_reg_i_1224_3;
  wire ram_reg_i_1224_n_0;
  wire ram_reg_i_1225_n_0;
  wire ram_reg_i_1226_0;
  wire ram_reg_i_1226_1;
  wire ram_reg_i_1226_n_0;
  wire ram_reg_i_1227_0;
  wire ram_reg_i_1227_1;
  wire ram_reg_i_1227_2;
  wire ram_reg_i_1227_n_0;
  wire ram_reg_i_1242_n_0;
  wire ram_reg_i_1243_n_0;
  wire ram_reg_i_1245_n_0;
  wire ram_reg_i_1249_n_0;
  wire ram_reg_i_1251_n_0;
  wire ram_reg_i_1254_n_0;
  wire ram_reg_i_1257_n_0;
  wire ram_reg_i_1258_n_0;
  wire ram_reg_i_125__4_0;
  wire ram_reg_i_1293_0;
  wire ram_reg_i_1293_n_0;
  wire ram_reg_i_1294_n_0;
  wire ram_reg_i_1295_n_0;
  wire ram_reg_i_1297_n_0;
  wire ram_reg_i_1298_n_0;
  wire ram_reg_i_129__4_0;
  wire ram_reg_i_129__4_1;
  wire ram_reg_i_129__4_2;
  wire ram_reg_i_1300_n_0;
  wire ram_reg_i_133__4_0;
  wire ram_reg_i_1343_0;
  wire ram_reg_i_1343_1;
  wire ram_reg_i_1343_2;
  wire ram_reg_i_1343_3;
  wire ram_reg_i_1343_4;
  wire ram_reg_i_1343_n_0;
  wire ram_reg_i_1344_0;
  wire ram_reg_i_1344_1;
  wire ram_reg_i_1344_2;
  wire ram_reg_i_1344_3;
  wire ram_reg_i_1344_4;
  wire ram_reg_i_1344_5;
  wire ram_reg_i_1344_n_0;
  wire ram_reg_i_1348_0;
  wire ram_reg_i_1348_1;
  wire ram_reg_i_1348_2;
  wire ram_reg_i_1348_3;
  wire ram_reg_i_1348_n_0;
  wire ram_reg_i_1349_0;
  wire ram_reg_i_1349_1;
  wire ram_reg_i_1349_n_0;
  wire ram_reg_i_1350_0;
  wire ram_reg_i_1350_n_0;
  wire ram_reg_i_1351_0;
  wire ram_reg_i_1351_1;
  wire ram_reg_i_1351_2;
  wire ram_reg_i_1351_n_0;
  wire ram_reg_i_1352_n_0;
  wire ram_reg_i_1353_n_0;
  wire ram_reg_i_137__4_0;
  wire ram_reg_i_137__4_1;
  wire ram_reg_i_1391_n_0;
  wire ram_reg_i_1392_0;
  wire ram_reg_i_1392_1;
  wire ram_reg_i_1392_2;
  wire ram_reg_i_1392_n_0;
  wire ram_reg_i_1393_n_0;
  wire ram_reg_i_1395_n_0;
  wire ram_reg_i_1397_n_0;
  wire ram_reg_i_1398_n_0;
  wire ram_reg_i_1399_n_0;
  wire ram_reg_i_1400_n_0;
  wire ram_reg_i_143__4_0;
  wire ram_reg_i_143__4_1;
  wire ram_reg_i_143__4_2;
  wire ram_reg_i_143__4_3;
  wire ram_reg_i_143__4_4;
  wire ram_reg_i_143__4_5;
  wire ram_reg_i_143__4_6;
  wire ram_reg_i_147__4_0;
  wire ram_reg_i_147__4_1;
  wire ram_reg_i_147__4_2;
  wire ram_reg_i_1575_n_0;
  wire ram_reg_i_157__4_n_0;
  wire ram_reg_i_1582_n_0;
  wire ram_reg_i_1586_n_0;
  wire ram_reg_i_158__4_0;
  wire ram_reg_i_158__4_1;
  wire ram_reg_i_158__4_2;
  wire ram_reg_i_158__5_n_0;
  wire ram_reg_i_1591_n_0;
  wire ram_reg_i_159__5_n_0;
  wire ram_reg_i_160__4_n_0;
  wire ram_reg_i_161__4_n_0;
  wire ram_reg_i_1629_n_0;
  wire ram_reg_i_162__4_n_0;
  wire ram_reg_i_1631_n_0;
  wire ram_reg_i_1634_n_0;
  wire ram_reg_i_1635_n_0;
  wire ram_reg_i_1636_n_0;
  wire ram_reg_i_163__5_n_0;
  wire ram_reg_i_165__5_n_0;
  wire ram_reg_i_166__4_n_0;
  wire ram_reg_i_1676_n_0;
  wire ram_reg_i_1677_n_0;
  wire ram_reg_i_1678_n_0;
  wire ram_reg_i_1679_n_0;
  wire ram_reg_i_167__4_n_0;
  wire ram_reg_i_1683_n_0;
  wire ram_reg_i_1687_n_0;
  wire ram_reg_i_168__4_n_0;
  wire ram_reg_i_169__4_n_0;
  wire ram_reg_i_170__4_n_0;
  wire ram_reg_i_171__4_n_0;
  wire ram_reg_i_1721_n_0;
  wire ram_reg_i_1722_n_0;
  wire ram_reg_i_1725_n_0;
  wire ram_reg_i_1726_n_0;
  wire ram_reg_i_172__4_n_0;
  wire ram_reg_i_173__4_n_0;
  wire ram_reg_i_174__3_n_0;
  wire ram_reg_i_1760_n_0;
  wire ram_reg_i_1761_n_0;
  wire ram_reg_i_1762_n_0;
  wire ram_reg_i_1769_n_0;
  wire ram_reg_i_1770_n_0;
  wire ram_reg_i_1771_n_0;
  wire ram_reg_i_1772_n_0;
  wire ram_reg_i_1773_n_0;
  wire ram_reg_i_177__4_n_0;
  wire ram_reg_i_178__4_n_0;
  wire ram_reg_i_179__3_n_0;
  wire ram_reg_i_1803_n_0;
  wire ram_reg_i_1804_n_0;
  wire ram_reg_i_1805_n_0;
  wire ram_reg_i_1808_n_0;
  wire ram_reg_i_180__4_n_0;
  wire ram_reg_i_1812_n_0;
  wire ram_reg_i_1813_n_0;
  wire ram_reg_i_1838_n_0;
  wire ram_reg_i_1839_n_0;
  wire ram_reg_i_1840_n_0;
  wire ram_reg_i_1841_n_0;
  wire ram_reg_i_1842_n_0;
  wire ram_reg_i_1843_n_0;
  wire ram_reg_i_1847_n_0;
  wire ram_reg_i_185__2_n_0;
  wire ram_reg_i_186__2_n_0;
  wire ram_reg_i_1873_n_0;
  wire ram_reg_i_1874_n_0;
  wire ram_reg_i_1879_n_0;
  wire ram_reg_i_1909_n_0;
  wire ram_reg_i_1911_n_0;
  wire ram_reg_i_1916_n_0;
  wire ram_reg_i_1917_n_0;
  wire ram_reg_i_193__2_n_0;
  wire ram_reg_i_194__3_n_0;
  wire ram_reg_i_195__3_n_0;
  wire ram_reg_i_196__2_n_0;
  wire ram_reg_i_1971_n_0;
  wire ram_reg_i_1973_n_0;
  wire ram_reg_i_1976_n_0;
  wire ram_reg_i_1979_n_0;
  wire ram_reg_i_197__2_n_0;
  wire ram_reg_i_198__2_n_0;
  wire ram_reg_i_199__2_n_0;
  wire ram_reg_i_200__2_n_0;
  wire ram_reg_i_201__2_n_0;
  wire ram_reg_i_202__2_n_0;
  wire ram_reg_i_2037_n_0;
  wire ram_reg_i_2039_n_0;
  wire ram_reg_i_203__2_n_0;
  wire ram_reg_i_2046_n_0;
  wire ram_reg_i_2049_n_0;
  wire ram_reg_i_204__3_n_0;
  wire ram_reg_i_2052_n_0;
  wire ram_reg_i_205__2_n_0;
  wire ram_reg_i_206__3_n_0;
  wire ram_reg_i_207__3_n_0;
  wire ram_reg_i_208__3_n_0;
  wire ram_reg_i_209__3_n_0;
  wire ram_reg_i_2107_n_0;
  wire ram_reg_i_210__3_n_0;
  wire ram_reg_i_2110_n_0;
  wire ram_reg_i_211__2_n_0;
  wire ram_reg_i_213__2_n_0;
  wire ram_reg_i_214__3_n_0;
  wire ram_reg_i_215__2_n_0;
  wire ram_reg_i_216__2_n_0;
  wire ram_reg_i_2176_n_0;
  wire ram_reg_i_2177_n_0;
  wire ram_reg_i_2178_n_0;
  wire ram_reg_i_2180_0;
  wire ram_reg_i_2180_1;
  wire ram_reg_i_2180_2;
  wire ram_reg_i_2180_3;
  wire ram_reg_i_2180_4;
  wire ram_reg_i_2180_5;
  wire ram_reg_i_2180_n_0;
  wire ram_reg_i_2181_0;
  wire ram_reg_i_2181_1;
  wire ram_reg_i_2181_n_0;
  wire ram_reg_i_2182_n_0;
  wire ram_reg_i_218__2_n_0;
  wire ram_reg_i_2192_n_0;
  wire ram_reg_i_2193_n_0;
  wire ram_reg_i_2194_n_0;
  wire ram_reg_i_2196_n_0;
  wire ram_reg_i_2197_n_0;
  wire ram_reg_i_219__2_n_0;
  wire ram_reg_i_2200_n_0;
  wire ram_reg_i_220__2_n_0;
  wire ram_reg_i_221__3_n_0;
  wire ram_reg_i_2224_n_0;
  wire ram_reg_i_222__3_n_0;
  wire ram_reg_i_223__1_n_0;
  wire ram_reg_i_224__2_n_0;
  wire ram_reg_i_2516_n_0;
  wire ram_reg_i_2518_n_0;
  wire ram_reg_i_2519_n_0;
  wire ram_reg_i_2520_n_0;
  wire ram_reg_i_323_0;
  wire ram_reg_i_323_1;
  wire ram_reg_i_323_2;
  wire ram_reg_i_323_n_0;
  wire ram_reg_i_324_0;
  wire ram_reg_i_324_1;
  wire ram_reg_i_324_2;
  wire ram_reg_i_324_3;
  wire ram_reg_i_324_4;
  wire ram_reg_i_324_5;
  wire ram_reg_i_324_6;
  wire ram_reg_i_324_n_0;
  wire ram_reg_i_342_n_0;
  wire ram_reg_i_343_0;
  wire ram_reg_i_343_1;
  wire [2:0]ram_reg_i_343_2;
  wire ram_reg_i_343_3;
  wire ram_reg_i_343_4;
  wire ram_reg_i_343_5;
  wire ram_reg_i_343_6;
  wire ram_reg_i_343_7;
  wire ram_reg_i_343_8;
  wire ram_reg_i_343_9;
  wire ram_reg_i_343_n_0;
  wire ram_reg_i_357_0;
  wire ram_reg_i_357_1;
  wire ram_reg_i_357_2;
  wire ram_reg_i_357_3;
  wire ram_reg_i_357_4;
  wire ram_reg_i_357_n_0;
  wire ram_reg_i_358_n_0;
  wire ram_reg_i_359_n_0;
  wire ram_reg_i_360_0;
  wire ram_reg_i_360_1;
  wire ram_reg_i_360_2;
  wire ram_reg_i_360_n_0;
  wire ram_reg_i_377_0;
  wire ram_reg_i_377_1;
  wire ram_reg_i_377_n_0;
  wire ram_reg_i_378_0;
  wire ram_reg_i_378_1;
  wire ram_reg_i_378_2;
  wire ram_reg_i_378_n_0;
  wire ram_reg_i_379_n_0;
  wire ram_reg_i_380_0;
  wire ram_reg_i_380_1;
  wire ram_reg_i_380_2;
  wire ram_reg_i_380_3;
  wire ram_reg_i_380_n_0;
  wire ram_reg_i_396_n_0;
  wire ram_reg_i_397_0;
  wire ram_reg_i_397_1;
  wire ram_reg_i_397_2;
  wire ram_reg_i_397_3;
  wire ram_reg_i_397_4;
  wire ram_reg_i_397_5;
  wire ram_reg_i_397_n_0;
  wire ram_reg_i_412_n_0;
  wire ram_reg_i_413_0;
  wire ram_reg_i_413_1;
  wire ram_reg_i_413_2;
  wire ram_reg_i_413_3;
  wire ram_reg_i_413_4;
  wire ram_reg_i_413_5;
  wire ram_reg_i_413_6;
  wire ram_reg_i_413_n_0;
  wire ram_reg_i_430_n_0;
  wire ram_reg_i_431_0;
  wire ram_reg_i_431_1;
  wire ram_reg_i_431_2;
  wire ram_reg_i_431_3;
  wire ram_reg_i_431_n_0;
  wire ram_reg_i_444_n_0;
  wire ram_reg_i_445_n_0;
  wire ram_reg_i_446_0;
  wire ram_reg_i_446_1;
  wire ram_reg_i_446_2;
  wire ram_reg_i_446_3;
  wire ram_reg_i_446_4;
  wire ram_reg_i_446_5;
  wire ram_reg_i_446_6;
  wire ram_reg_i_446_7;
  wire ram_reg_i_446_n_0;
  wire ram_reg_i_464_0;
  wire ram_reg_i_464_n_0;
  wire ram_reg_i_465_0;
  wire ram_reg_i_465_n_0;
  wire ram_reg_i_467_0;
  wire ram_reg_i_467_1;
  wire ram_reg_i_467_2;
  wire ram_reg_i_467_3;
  wire ram_reg_i_467_4;
  wire ram_reg_i_467_n_0;
  wire ram_reg_i_481_0;
  wire ram_reg_i_481_1;
  wire ram_reg_i_481_2;
  wire ram_reg_i_481_n_0;
  wire ram_reg_i_483_0;
  wire ram_reg_i_483_1;
  wire ram_reg_i_483_2;
  wire ram_reg_i_483_n_0;
  wire ram_reg_i_499_0;
  wire ram_reg_i_499_1;
  wire ram_reg_i_499_2;
  wire ram_reg_i_499_3;
  wire ram_reg_i_499_4;
  wire ram_reg_i_499_5;
  wire ram_reg_i_499_6;
  wire ram_reg_i_499_7;
  wire ram_reg_i_499_8;
  wire ram_reg_i_499_9;
  wire ram_reg_i_503_0;
  wire ram_reg_i_503_1;
  wire ram_reg_i_503_2;
  wire ram_reg_i_503_3;
  wire ram_reg_i_503_4;
  wire ram_reg_i_503_5;
  wire ram_reg_i_503_6;
  wire ram_reg_i_503_7;
  wire ram_reg_i_503_n_0;
  wire ram_reg_i_504_n_0;
  wire ram_reg_i_505_0;
  wire ram_reg_i_505_1;
  wire ram_reg_i_505_2;
  wire ram_reg_i_505_3;
  wire ram_reg_i_505_n_0;
  wire ram_reg_i_507_0;
  wire ram_reg_i_507_n_0;
  wire ram_reg_i_508_0;
  wire ram_reg_i_508_n_0;
  wire ram_reg_i_521_n_0;
  wire ram_reg_i_522_0;
  wire ram_reg_i_522_1;
  wire ram_reg_i_522_n_0;
  wire ram_reg_i_523_0;
  wire ram_reg_i_523_1;
  wire ram_reg_i_523_n_0;
  wire ram_reg_i_524_0;
  wire ram_reg_i_524_1;
  wire ram_reg_i_524_2;
  wire ram_reg_i_524_3;
  wire ram_reg_i_524_4;
  wire ram_reg_i_524_5;
  wire ram_reg_i_524_6;
  wire ram_reg_i_524_7;
  wire ram_reg_i_524_n_0;
  wire ram_reg_i_542_0;
  wire ram_reg_i_545_0;
  wire ram_reg_i_545_1;
  wire ram_reg_i_545_2;
  wire ram_reg_i_545_3;
  wire ram_reg_i_545_4;
  wire ram_reg_i_545_5;
  wire ram_reg_i_545_6;
  wire ram_reg_i_564_0;
  wire ram_reg_i_564_1;
  wire ram_reg_i_564_2;
  wire ram_reg_i_564_n_0;
  wire ram_reg_i_565_0;
  wire ram_reg_i_565_n_0;
  wire ram_reg_i_566_0;
  wire ram_reg_i_566_1;
  wire ram_reg_i_566_2;
  wire ram_reg_i_566_n_0;
  wire ram_reg_i_567_0;
  wire ram_reg_i_567_1;
  wire ram_reg_i_567_2;
  wire ram_reg_i_567_3;
  wire ram_reg_i_567_4;
  wire ram_reg_i_567_5;
  wire ram_reg_i_567_6;
  wire ram_reg_i_567_7;
  wire ram_reg_i_567_8;
  wire ram_reg_i_567_n_0;
  wire ram_reg_i_789_0;
  wire ram_reg_i_789_n_0;
  wire ram_reg_i_78__4_n_0;
  wire ram_reg_i_790_n_0;
  wire ram_reg_i_792_n_0;
  wire ram_reg_i_794_0;
  wire ram_reg_i_794_1;
  wire ram_reg_i_794_2;
  wire ram_reg_i_794_n_0;
  wire ram_reg_i_795_0;
  wire ram_reg_i_795_1;
  wire ram_reg_i_795_2;
  wire ram_reg_i_795_3;
  wire ram_reg_i_795_n_0;
  wire ram_reg_i_797_n_0;
  wire ram_reg_i_79__5_n_0;
  wire ram_reg_i_80__5_n_0;
  wire ram_reg_i_81__4_n_0;
  wire ram_reg_i_82__4_n_0;
  wire ram_reg_i_839_0;
  wire ram_reg_i_839_1;
  wire ram_reg_i_839_2;
  wire ram_reg_i_839_n_0;
  wire ram_reg_i_841_0;
  wire ram_reg_i_841_1;
  wire ram_reg_i_841_2;
  wire ram_reg_i_841_3;
  wire ram_reg_i_841_4;
  wire ram_reg_i_841_5;
  wire ram_reg_i_841_n_0;
  wire ram_reg_i_842_0;
  wire ram_reg_i_842_1;
  wire ram_reg_i_842_2;
  wire ram_reg_i_842_n_0;
  wire ram_reg_i_843_n_0;
  wire ram_reg_i_86__5_n_0;
  wire ram_reg_i_873_n_0;
  wire ram_reg_i_874_0;
  wire ram_reg_i_874_1;
  wire ram_reg_i_874_n_0;
  wire ram_reg_i_875_n_0;
  wire ram_reg_i_876_0;
  wire ram_reg_i_876_n_0;
  wire ram_reg_i_883_0;
  wire ram_reg_i_883_n_0;
  wire ram_reg_i_885_n_0;
  wire ram_reg_i_886_0;
  wire ram_reg_i_886_n_0;
  wire ram_reg_i_88__4_n_0;
  wire ram_reg_i_89__4_n_0;
  wire ram_reg_i_917_n_0;
  wire ram_reg_i_918_n_0;
  wire ram_reg_i_919_0;
  wire ram_reg_i_919_n_0;
  wire ram_reg_i_920_0;
  wire ram_reg_i_920_1;
  wire ram_reg_i_920_n_0;
  wire ram_reg_i_922_0;
  wire ram_reg_i_922_1;
  wire ram_reg_i_922_n_0;
  wire ram_reg_i_923_0;
  wire ram_reg_i_923_1;
  wire ram_reg_i_923_n_0;
  wire ram_reg_i_925_n_0;
  wire ram_reg_i_926_n_0;
  wire ram_reg_i_927_n_0;
  wire ram_reg_i_94__5_n_0;
  wire ram_reg_i_95__5_n_0;
  wire ram_reg_i_965_0;
  wire ram_reg_i_965_1;
  wire ram_reg_i_965_2;
  wire ram_reg_i_965_n_0;
  wire ram_reg_i_966_0;
  wire ram_reg_i_966_n_0;
  wire ram_reg_i_967_n_0;
  wire ram_reg_i_968_n_0;
  wire ram_reg_i_969_0;
  wire ram_reg_i_969_1;
  wire ram_reg_i_969_2;
  wire ram_reg_i_969_3;
  wire ram_reg_i_969_4;
  wire ram_reg_i_969_n_0;
  wire ram_reg_i_99__3_n_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lk_addr_reg_579[4]_i_2__0 
       (.I0(Q[81]),
        .I1(Q[181]),
        .I2(Q[56]),
        .I3(Q[156]),
        .I4(Q[256]),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_331/lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR[3],ADDRARDADDR[3],ADDRBWRADDR[2:0],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lk_ce1),
        .ENBWREN(lk_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT6 #(
    .INIT(64'h55AAC0AA55AAF3AA)) 
    ram_reg_i_1001
       (.I0(DOADO[2]),
        .I1(ram_reg_i_413_6),
        .I2(ram_reg_i_1803_n_0),
        .I3(ram_reg_i_413_5),
        .I4(Q[248]),
        .I5(ram_reg_i_1804_n_0),
        .O(ram_reg_i_1001_n_0));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    ram_reg_i_1002
       (.I0(ram_reg_i_1805_n_0),
        .I1(ram_reg_i_413_2),
        .I2(ram_reg_i_1039_1),
        .I3(ram_reg_i_113__4_0),
        .I4(ram_reg_i_413_3),
        .I5(ram_reg_i_1808_n_0),
        .O(ram_reg_i_1002_n_0));
  LUT6 #(
    .INIT(64'h888888888B888383)) 
    ram_reg_i_1003
       (.I0(ram_reg_i_446_2),
        .I1(DOADO[2]),
        .I2(ram_reg_i_113__4_1),
        .I3(ram_reg_i_413_4),
        .I4(ram_reg_i_413_0),
        .I5(Q[149]),
        .O(ram_reg_i_1003_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA800A8A8)) 
    ram_reg_i_1004
       (.I0(ram_reg_i_1812_n_0),
        .I1(ram_reg_i_1226_0),
        .I2(DOADO[2]),
        .I3(ram_reg_i_1813_n_0),
        .I4(ram_reg_i_413_1),
        .I5(ram_reg_i_965_0),
        .O(ram_reg_i_1004_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_100__4
       (.I0(Q[177]),
        .I1(Q[77]),
        .I2(Q[252]),
        .I3(Q[152]),
        .O(ram_reg_i_100__4_n_0));
  LUT5 #(
    .INIT(32'h0F0EF0FE)) 
    ram_reg_i_101__3
       (.I0(ram_reg_i_323_n_0),
        .I1(ram_reg_i_324_n_0),
        .I2(Q[255]),
        .I3(Q[252]),
        .I4(DOADO[7]),
        .O(grp_ClefiaKeySet192_fu_331_rk_d1[7]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_101__4
       (.I0(Q[79]),
        .I1(Q[254]),
        .I2(Q[154]),
        .I3(Q[179]),
        .I4(ram_reg_i_108__4_n_0),
        .O(ram_reg_i_101__4_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_102__4
       (.I0(ram_reg_i_100__4_n_0),
        .I1(Q[151]),
        .I2(Q[251]),
        .I3(Q[176]),
        .I4(Q[76]),
        .O(ram_reg_i_102__4_n_0));
  LUT6 #(
    .INIT(64'h909090909F9F909F)) 
    ram_reg_i_1038
       (.I0(Q[224]),
        .I1(DOADO[1]),
        .I2(ram_reg_i_1001_0),
        .I3(ram_reg_i_1001_1),
        .I4(ram_reg_i_1838_n_0),
        .I5(ram_reg_i_1839_n_0),
        .O(ram_reg_i_1038_n_0));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    ram_reg_i_1039
       (.I0(ram_reg_i_1840_n_0),
        .I1(ram_reg_i_343_3),
        .I2(ram_reg_i_113__4_0),
        .I3(ram_reg_i_841_0),
        .I4(ram_reg_i_1841_n_0),
        .O(ram_reg_i_1039_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_103__4
       (.I0(Q[51]),
        .I1(Q[52]),
        .I2(Q[49]),
        .I3(Q[50]),
        .I4(Q[54]),
        .I5(Q[53]),
        .O(ram_reg_i_103__4_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE0)) 
    ram_reg_i_1040
       (.I0(ram_reg_i_1842_n_0),
        .I1(ram_reg_i_1843_n_0),
        .I2(ram_reg_i_431_1),
        .I3(ram_reg_i_431_2),
        .I4(ram_reg_i_545_1),
        .I5(ram_reg_i_343_0),
        .O(ram_reg_i_1040_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFBFBFFFB)) 
    ram_reg_i_1041
       (.I0(ram_reg_i_1847_n_0),
        .I1(ram_reg_i_431_3),
        .I2(ram_reg_i_841_0),
        .I3(ram_reg_i_324_3),
        .I4(DOADO[1]),
        .I5(ram_reg_i_324_4),
        .O(ram_reg_i_1041_n_0));
  LUT6 #(
    .INIT(64'h0550055000550154)) 
    ram_reg_i_1042
       (.I0(ram_reg_i_113__4_0),
        .I1(ram_reg_i_413_0),
        .I2(Q[152]),
        .I3(DOADO[1]),
        .I4(Q[149]),
        .I5(ram_reg_i_431_0),
        .O(ram_reg_i_1042_n_0));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT4 #(
    .INIT(16'h0057)) 
    ram_reg_i_104__4
       (.I0(ram_reg_i_178__4_n_0),
        .I1(ram_reg_i_179__3_n_0),
        .I2(ram_reg_i_172__4_n_0),
        .I3(ram_reg_i_180__4_n_0),
        .O(ram_reg_i_104__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBA000000BA)) 
    ram_reg_i_105__5
       (.I0(ram_reg_i_342_n_0),
        .I1(ram_reg_i_343_n_0),
        .I2(ram_reg_1),
        .I3(Q[255]),
        .I4(Q[252]),
        .I5(DOADO[6]),
        .O(grp_ClefiaKeySet192_fu_331_rk_d1[6]));
  LUT6 #(
    .INIT(64'h4440444044404444)) 
    ram_reg_i_1077
       (.I0(ram_reg_i_1873_n_0),
        .I1(ram_reg_i_324_0),
        .I2(ram_reg_i_965_0),
        .I3(ram_reg_i_1874_n_0),
        .I4(ram_reg_i_343_0),
        .I5(ram_reg_i_446_0),
        .O(ram_reg_i_1077_n_0));
  LUT6 #(
    .INIT(64'h00FF101000001010)) 
    ram_reg_i_1078
       (.I0(ram_reg_i_446_3),
        .I1(Q[152]),
        .I2(ram_reg_i_446_4),
        .I3(ram_reg_i_446_1),
        .I4(DOADO[0]),
        .I5(ram_reg_i_446_2),
        .O(ram_reg_i_1078_n_0));
  LUT6 #(
    .INIT(64'h333CFFFFAA3CFFFF)) 
    ram_reg_i_1079
       (.I0(ram_reg_i_1879_n_0),
        .I1(DOADO[0]),
        .I2(Q[126]),
        .I3(ram_reg_i_1002_1),
        .I4(ram_reg_i_113__4_0),
        .I5(Q[99]),
        .O(ram_reg_i_1079_n_0));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    ram_reg_i_107__4
       (.I0(Q[250]),
        .I1(Q[175]),
        .I2(Q[75]),
        .I3(Q[150]),
        .I4(ram_reg_i_185__2_n_0),
        .I5(ram_reg_i_177__4_n_0),
        .O(ram_reg_i_107__4_n_0));
  LUT6 #(
    .INIT(64'hF0FFEF00000FEF00)) 
    ram_reg_i_1080
       (.I0(ram_reg_i_1038_0),
        .I1(ram_reg_i_446_5),
        .I2(ram_reg_i_377_0),
        .I3(ram_reg_i_446_6),
        .I4(DOADO[0]),
        .I5(ram_reg_i_446_7),
        .O(ram_reg_i_1080_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_108__4
       (.I0(Q[253]),
        .I1(Q[78]),
        .I2(Q[153]),
        .I3(Q[178]),
        .O(ram_reg_i_108__4_n_0));
  LUT6 #(
    .INIT(64'hABAA0000ABAAFFFF)) 
    ram_reg_i_109__4
       (.I0(ram_reg_i_357_n_0),
        .I1(ram_reg_i_358_n_0),
        .I2(ram_reg_i_359_n_0),
        .I3(ram_reg_i_360_n_0),
        .I4(ram_reg_2),
        .I5(DOADO[5]),
        .O(grp_ClefiaKeySet192_fu_331_rk_d1[5]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_109__5
       (.I0(Q[179]),
        .I1(Q[154]),
        .I2(Q[254]),
        .I3(Q[79]),
        .O(ram_reg_i_109__5_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFA8)) 
    ram_reg_i_1118
       (.I0(ram_reg_i_1392_0),
        .I1(ram_reg_i_464_0),
        .I2(Q[180]),
        .I3(DOBDO[7]),
        .I4(ram_reg_i_503_5),
        .I5(ram_reg_i_1909_n_0),
        .O(ram_reg_i_1118_n_0));
  LUT6 #(
    .INIT(64'h0000000077775557)) 
    ram_reg_i_1119
       (.I0(DOBDO[7]),
        .I1(Q[228]),
        .I2(Q[226]),
        .I3(ram_reg_i_503_4),
        .I4(Q[227]),
        .I5(ram_reg_i_1911_n_0),
        .O(ram_reg_i_1119_n_0));
  LUT6 #(
    .INIT(64'h888A88808A8A8A8A)) 
    ram_reg_i_111__4
       (.I0(ram_reg_i_89__4_n_0),
        .I1(ram_reg_i_186__2_n_0),
        .I2(ram_reg_i_88__4_n_0),
        .I3(ram_reg_i_86__5_n_0),
        .I4(Q[7]),
        .I5(\ap_CS_fsm_reg[28] ),
        .O(ram_reg_i_111__4_n_0));
  LUT6 #(
    .INIT(64'h110011FFEFFFEF00)) 
    ram_reg_i_1123
       (.I0(Q[128]),
        .I1(Q[127]),
        .I2(Q[126]),
        .I3(ram_reg_i_465_0),
        .I4(Q[149]),
        .I5(DOBDO[7]),
        .O(ram_reg_i_1123_n_0));
  LUT5 #(
    .INIT(32'hFC03FE02)) 
    ram_reg_i_1131
       (.I0(ram_reg_i_1916_n_0),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(DOBDO[7]),
        .I4(Q[26]),
        .O(ram_reg_i_1131_n_0));
  LUT6 #(
    .INIT(64'h11101010FFFFFFFF)) 
    ram_reg_i_1132
       (.I0(ram_reg_i_2180_0),
        .I1(ram_reg_i_1917_n_0),
        .I2(DOBDO[7]),
        .I3(ram_reg_i_1132_0),
        .I4(ram_reg_0),
        .I5(ram_reg_i_545_0),
        .O(ram_reg_i_1132_n_0));
  LUT6 #(
    .INIT(64'h00000200FF000200)) 
    ram_reg_i_1133
       (.I0(ram_reg_i_467_1),
        .I1(ram_reg_i_2181_1),
        .I2(ram_reg_i_883_0),
        .I3(ram_reg_i_467_0),
        .I4(DOBDO[7]),
        .I5(ram_reg_i_467_2),
        .O(ram_reg_i_1133_n_0));
  LUT6 #(
    .INIT(64'hB43CB03CB43CF03C)) 
    ram_reg_i_1134
       (.I0(Q[103]),
        .I1(ram_reg_i_1344_5),
        .I2(DOBDO[7]),
        .I3(ram_reg_i_467_3),
        .I4(ram_reg_i_467_4),
        .I5(ram_reg_i_481_2),
        .O(ram_reg_i_1134_n_0));
  LUT6 #(
    .INIT(64'hABAA0000ABAAFFFF)) 
    ram_reg_i_113__4
       (.I0(ram_reg_i_377_n_0),
        .I1(ram_reg_i_378_n_0),
        .I2(ram_reg_i_379_n_0),
        .I3(ram_reg_i_380_n_0),
        .I4(ram_reg_2),
        .I5(DOADO[4]),
        .O(grp_ClefiaKeySet192_fu_331_rk_d1[4]));
  LUT6 #(
    .INIT(64'hB8B8FFB8FFFFFFFF)) 
    ram_reg_i_1170
       (.I0(ram_reg_i_2180_1),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_2180_2),
        .I3(ram_reg_i_1132_0),
        .I4(ram_reg_i_1971_n_0),
        .I5(ram_reg_i_545_0),
        .O(ram_reg_i_1170_n_0));
  LUT6 #(
    .INIT(64'hAA2A88088808AA2A)) 
    ram_reg_i_1171
       (.I0(ram_reg_i_481_0),
        .I1(ram_reg_i_1226_0),
        .I2(ram_reg_i_143__4_3),
        .I3(ram_reg_i_1973_n_0),
        .I4(ram_reg_i_842_0),
        .I5(DOBDO[6]),
        .O(ram_reg_i_1171_n_0));
  LUT6 #(
    .INIT(64'h41510000FFFFFFFF)) 
    ram_reg_i_1172
       (.I0(ram_reg_i_1344_0),
        .I1(ram_reg_i_1039_0),
        .I2(DOBDO[6]),
        .I3(Q[79]),
        .I4(ram_reg_i_1976_n_0),
        .I5(ram_reg_i_1344_1),
        .O(ram_reg_i_1172_n_0));
  LUT6 #(
    .INIT(64'hC3C3C3C3C3C3C3C4)) 
    ram_reg_i_1173
       (.I0(ram_reg_i_481_2),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_567_2),
        .I3(ram_reg_i_481_1),
        .I4(Q[178]),
        .I5(Q[123]),
        .O(ram_reg_i_1173_n_0));
  LUT6 #(
    .INIT(64'hAA20AAAA00000000)) 
    ram_reg_i_1174
       (.I0(ram_reg_i_1979_n_0),
        .I1(ram_reg_i_483_1),
        .I2(ram_reg_i_483_2),
        .I3(ram_reg_i_503_5),
        .I4(DOBDO[6]),
        .I5(ram_reg_i_483_0),
        .O(ram_reg_i_1174_n_0));
  LUT6 #(
    .INIT(64'h55555A5955555A58)) 
    ram_reg_i_1175
       (.I0(DOBDO[6]),
        .I1(ram_reg_i_524_4),
        .I2(Q[228]),
        .I3(Q[226]),
        .I4(Q[227]),
        .I5(ram_reg_i_919_0),
        .O(ram_reg_i_1175_n_0));
  MUXF7 ram_reg_i_117__4
       (.I0(ram_reg_i_396_n_0),
        .I1(ram_reg_i_397_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d1[3]),
        .S(ram_reg_2));
  MUXF7 ram_reg_i_121__3
       (.I0(ram_reg_i_412_n_0),
        .I1(ram_reg_i_413_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d1[2]),
        .S(ram_reg_2));
  LUT6 #(
    .INIT(64'hB0FFB000B000B0FF)) 
    ram_reg_i_1224
       (.I0(ram_reg_i_2037_n_0),
        .I1(ram_reg_i_499_8),
        .I2(ram_reg_i_2039_n_0),
        .I3(ram_reg_i_143__4_2),
        .I4(DOBDO[5]),
        .I5(ram_reg_i_499_9),
        .O(ram_reg_i_1224_n_0));
  LUT6 #(
    .INIT(64'hFFCCDDDD3F005151)) 
    ram_reg_i_1225
       (.I0(ram_reg_i_499_5),
        .I1(ram_reg_i_1132_0),
        .I2(ram_reg_i_499_6),
        .I3(ram_reg_i_499_7),
        .I4(DOBDO[5]),
        .I5(ram_reg_i_523_1),
        .O(ram_reg_i_1225_n_0));
  LUT6 #(
    .INIT(64'h8888888808080008)) 
    ram_reg_i_1226
       (.I0(ram_reg_i_499_0),
        .I1(ram_reg_i_2180_0),
        .I2(ram_reg_i_2046_n_0),
        .I3(ram_reg_i_566_0),
        .I4(ram_reg_i_499_1),
        .I5(ram_reg_i_2049_n_0),
        .O(ram_reg_i_1226_n_0));
  LUT6 #(
    .INIT(64'h00000000EAAAFBBB)) 
    ram_reg_i_1227
       (.I0(ram_reg_4),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_499_2),
        .I3(ram_reg_i_499_3),
        .I4(ram_reg_i_499_4),
        .I5(ram_reg_i_2052_n_0),
        .O(ram_reg_i_1227_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF0FD)) 
    ram_reg_i_1242
       (.I0(ram_reg_i_524_5),
        .I1(ram_reg_i_503_4),
        .I2(Q[227]),
        .I3(Q[226]),
        .I4(Q[228]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_1242_n_0));
  LUT6 #(
    .INIT(64'hFF75000000000000)) 
    ram_reg_i_1243
       (.I0(ram_reg_i_503_1),
        .I1(Q[205]),
        .I2(ram_reg_i_503_0),
        .I3(ram_reg_i_503_2),
        .I4(ram_reg_i_503_3),
        .I5(DOBDO[4]),
        .O(ram_reg_i_1243_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFF2)) 
    ram_reg_i_1245
       (.I0(ram_reg_i_503_6),
        .I1(ram_reg_i_503_7),
        .I2(Q[180]),
        .I3(ram_reg_i_1174_0),
        .I4(ram_reg_i_503_5),
        .I5(DOBDO[4]),
        .O(ram_reg_i_1245_n_0));
  LUT6 #(
    .INIT(64'h3030303030300020)) 
    ram_reg_i_1249
       (.I0(ram_reg_i_505_0),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_1344_5),
        .I3(ram_reg_i_505_1),
        .I4(ram_reg_i_481_1),
        .I5(Q[101]),
        .O(ram_reg_i_1249_n_0));
  LUT6 #(
    .INIT(64'h5555555555555DDD)) 
    ram_reg_i_1251
       (.I0(ram_reg_3),
        .I1(ram_reg_i_505_3),
        .I2(Q[128]),
        .I3(ram_reg_i_465_0),
        .I4(ram_reg_i_505_2),
        .I5(DOBDO[4]),
        .O(ram_reg_i_1251_n_0));
  LUT6 #(
    .INIT(64'h5555AAA55555AAAC)) 
    ram_reg_i_1254
       (.I0(DOBDO[4]),
        .I1(ram_reg_i_507_0),
        .I2(Q[30]),
        .I3(Q[24]),
        .I4(Q[25]),
        .I5(Q[23]),
        .O(ram_reg_i_1254_n_0));
  LUT6 #(
    .INIT(64'h01010101FEFEFEFF)) 
    ram_reg_i_1257
       (.I0(Q[229]),
        .I1(Q[54]),
        .I2(Q[55]),
        .I3(Q[53]),
        .I4(Q[154]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_1257_n_0));
  LUT6 #(
    .INIT(64'h555555DDDDDDDD5D)) 
    ram_reg_i_1258
       (.I0(ram_reg_i_1132_0),
        .I1(ram_reg_i_508_0),
        .I2(Q[29]),
        .I3(Q[49]),
        .I4(Q[48]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_1258_n_0));
  LUT5 #(
    .INIT(32'hF0FB0F0B)) 
    ram_reg_i_125__4
       (.I0(ram_reg_i_430_n_0),
        .I1(ram_reg_i_431_n_0),
        .I2(Q[255]),
        .I3(Q[252]),
        .I4(DOADO[1]),
        .O(grp_ClefiaKeySet192_fu_331_rk_d1[1]));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ram_reg_i_1293
       (.I0(ram_reg_i_522_0),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_505_0),
        .I3(ram_reg_i_522_1),
        .I4(ram_reg_i_2107_n_0),
        .I5(ram_reg_i_467_0),
        .O(ram_reg_i_1293_n_0));
  LUT5 #(
    .INIT(32'h003C663C)) 
    ram_reg_i_1294
       (.I0(ram_reg_i_545_5),
        .I1(DOBDO[3]),
        .I2(Q[55]),
        .I3(ram_reg_i_1132_0),
        .I4(ram_reg_i_523_1),
        .O(ram_reg_i_1294_n_0));
  LUT6 #(
    .INIT(64'hFFF0000FFFFE000E)) 
    ram_reg_i_1295
       (.I0(ram_reg_i_523_0),
        .I1(ram_reg_i_2110_n_0),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(DOBDO[3]),
        .I5(Q[26]),
        .O(ram_reg_i_1295_n_0));
  LUT6 #(
    .INIT(64'h0FC00F4F00C00040)) 
    ram_reg_i_1297
       (.I0(Q[252]),
        .I1(ram_reg_i_524_0),
        .I2(DOBDO[3]),
        .I3(Q[254]),
        .I4(Q[253]),
        .I5(ram_reg_i_524_1),
        .O(ram_reg_i_1297_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    ram_reg_i_1298
       (.I0(ram_reg_i_524_5),
        .I1(ram_reg_i_524_4),
        .I2(ram_reg_i_524_6),
        .I3(ram_reg_i_524_7),
        .I4(DOBDO[3]),
        .I5(Q[228]),
        .O(ram_reg_i_1298_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA03AAAAAA00)) 
    ram_reg_i_129__4
       (.I0(DOADO[0]),
        .I1(ram_reg_i_444_n_0),
        .I2(ram_reg_i_445_n_0),
        .I3(Q[252]),
        .I4(Q[255]),
        .I5(ram_reg_i_446_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFEFFFF)) 
    ram_reg_i_1300
       (.I0(ram_reg_i_524_2),
        .I1(Q[226]),
        .I2(Q[227]),
        .I3(Q[228]),
        .I4(DOBDO[3]),
        .I5(ram_reg_i_524_3),
        .O(ram_reg_i_1300_n_0));
  LUT5 #(
    .INIT(32'hBAAABABA)) 
    ram_reg_i_133__4
       (.I0(ram_reg_i_464_n_0),
        .I1(ram_reg_i_465_n_0),
        .I2(ram_reg_3),
        .I3(ram_reg_i_467_n_0),
        .I4(ram_reg_4),
        .O(grp_ClefiaKeySet192_fu_331_rk_d0[7]));
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    ram_reg_i_1343
       (.I0(ram_reg_i_2176_n_0),
        .I1(ram_reg_i_143__4_2),
        .I2(ram_reg_i_143__4_1),
        .I3(ram_reg_i_2177_n_0),
        .I4(ram_reg_i_2178_n_0),
        .O(ram_reg_i_1343_n_0));
  LUT6 #(
    .INIT(64'h000066660F006666)) 
    ram_reg_i_1344
       (.I0(DOBDO[2]),
        .I1(ram_reg_i_542_0),
        .I2(ram_reg_i_2180_n_0),
        .I3(ram_reg_i_2181_n_0),
        .I4(ram_reg_4),
        .I5(ram_reg_i_2182_n_0),
        .O(ram_reg_i_1344_n_0));
  LUT6 #(
    .INIT(64'hF066F066F066FF66)) 
    ram_reg_i_1348
       (.I0(ram_reg_i_545_6),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_2192_n_0),
        .I3(ram_reg_i_143__4_2),
        .I4(ram_reg_i_2193_n_0),
        .I5(ram_reg_i_143__4_1),
        .O(ram_reg_i_1348_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A888888888A)) 
    ram_reg_i_1349
       (.I0(ram_reg_4),
        .I1(ram_reg_i_2194_n_0),
        .I2(ram_reg_i_1344_1),
        .I3(Q[125]),
        .I4(ram_reg_i_545_4),
        .I5(DOBDO[1]),
        .O(ram_reg_i_1349_n_0));
  LUT6 #(
    .INIT(64'h5F5FFFDFF5F555D5)) 
    ram_reg_i_1350
       (.I0(ram_reg_3),
        .I1(ram_reg_i_2196_n_0),
        .I2(ram_reg_i_567_3),
        .I3(Q[152]),
        .I4(Q[153]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_1350_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    ram_reg_i_1351
       (.I0(ram_reg_i_2197_n_0),
        .I1(ram_reg_i_545_2),
        .I2(ram_reg_i_143__4_3),
        .I3(ram_reg_i_545_3),
        .I4(ram_reg_i_545_1),
        .I5(ram_reg_i_2200_n_0),
        .O(ram_reg_i_1351_n_0));
  LUT4 #(
    .INIT(16'hEBAA)) 
    ram_reg_i_1352
       (.I0(ram_reg_i_2180_0),
        .I1(ram_reg_i_545_5),
        .I2(DOBDO[1]),
        .I3(ram_reg_i_1132_0),
        .O(ram_reg_i_1352_n_0));
  LUT5 #(
    .INIT(32'h7F77777F)) 
    ram_reg_i_1353
       (.I0(ram_reg_i_545_0),
        .I1(ram_reg_4),
        .I2(ram_reg_i_1132_0),
        .I3(Q[55]),
        .I4(DOBDO[1]),
        .O(ram_reg_i_1353_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF75570000)) 
    ram_reg_i_137__4
       (.I0(ram_reg_i_481_n_0),
        .I1(ram_reg_4),
        .I2(DOBDO[6]),
        .I3(ram_reg_6),
        .I4(ram_reg_3),
        .I5(ram_reg_i_483_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d0[6]));
  LUT6 #(
    .INIT(64'h3333333BCCCCCCC0)) 
    ram_reg_i_1391
       (.I0(Q[249]),
        .I1(ram_reg_i_564_2),
        .I2(Q[252]),
        .I3(Q[250]),
        .I4(Q[251]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_1391_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF50450045)) 
    ram_reg_i_1392
       (.I0(ram_reg_i_143__4_1),
        .I1(ram_reg_i_1119_0),
        .I2(ram_reg_i_564_0),
        .I3(DOBDO[0]),
        .I4(ram_reg_i_564_1),
        .I5(ram_reg_i_2224_n_0),
        .O(ram_reg_i_1392_n_0));
  LUT6 #(
    .INIT(64'h00FFFF0031FFCF00)) 
    ram_reg_i_1393
       (.I0(Q[29]),
        .I1(Q[49]),
        .I2(Q[48]),
        .I3(ram_reg_i_565_0),
        .I4(DOBDO[0]),
        .I5(Q[50]),
        .O(ram_reg_i_1393_n_0));
  LUT6 #(
    .INIT(64'hFF4F4F4FFF4FFFFF)) 
    ram_reg_i_1395
       (.I0(ram_reg_i_566_1),
        .I1(ram_reg_i_566_0),
        .I2(ram_reg_i_1226_0),
        .I3(Q[25]),
        .I4(DOBDO[0]),
        .I5(ram_reg_i_566_2),
        .O(ram_reg_i_1395_n_0));
  LUT6 #(
    .INIT(64'hCC333333CC3D3333)) 
    ram_reg_i_1397
       (.I0(ram_reg_i_567_4),
        .I1(DOBDO[0]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(ram_reg_i_567_3),
        .I5(Q[149]),
        .O(ram_reg_i_1397_n_0));
  LUT6 #(
    .INIT(64'h0000000000FD0000)) 
    ram_reg_i_1398
       (.I0(ram_reg_i_567_1),
        .I1(Q[74]),
        .I2(ram_reg_i_2181_0),
        .I3(ram_reg_i_522_0),
        .I4(DOBDO[0]),
        .I5(ram_reg_i_522_1),
        .O(ram_reg_i_1398_n_0));
  LUT6 #(
    .INIT(64'h000000000000AAAB)) 
    ram_reg_i_1399
       (.I0(ram_reg_i_1344_4),
        .I1(Q[74]),
        .I2(Q[255]),
        .I3(Q[75]),
        .I4(ram_reg_i_567_0),
        .I5(DOBDO[0]),
        .O(ram_reg_i_1399_n_0));
  LUT6 #(
    .INIT(64'hCC33CC33CC13FC13)) 
    ram_reg_i_1400
       (.I0(ram_reg_i_567_5),
        .I1(ram_reg_i_567_2),
        .I2(ram_reg_i_567_6),
        .I3(DOBDO[0]),
        .I4(ram_reg_i_567_7),
        .I5(ram_reg_i_567_8),
        .O(ram_reg_i_1400_n_0));
  LUT6 #(
    .INIT(64'h4F444F4F4F4F4F4F)) 
    ram_reg_i_143__4
       (.I0(ram_reg_i_503_n_0),
        .I1(ram_reg_i_504_n_0),
        .I2(ram_reg_i_505_n_0),
        .I3(ram_reg_5),
        .I4(ram_reg_i_507_n_0),
        .I5(ram_reg_i_508_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8A8A800)) 
    ram_reg_i_147__4
       (.I0(ram_reg_3),
        .I1(ram_reg_i_521_n_0),
        .I2(ram_reg_4),
        .I3(ram_reg_i_522_n_0),
        .I4(ram_reg_i_523_n_0),
        .I5(ram_reg_i_524_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d0[3]));
  LUT6 #(
    .INIT(64'hF3F2F3F30C0F0C0E)) 
    ram_reg_i_1575
       (.I0(ram_reg_i_789_0),
        .I1(Q[201]),
        .I2(Q[202]),
        .I3(Q[200]),
        .I4(Q[199]),
        .I5(DOADO[7]),
        .O(ram_reg_i_1575_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_157__4
       (.I0(Q[142]),
        .I1(Q[140]),
        .I2(Q[159]),
        .I3(Q[166]),
        .O(ram_reg_i_157__4_n_0));
  LUT6 #(
    .INIT(64'h00000000ABFFAB00)) 
    ram_reg_i_1582
       (.I0(ram_reg_i_446_1),
        .I1(ram_reg_i_794_1),
        .I2(ram_reg_i_794_0),
        .I3(DOADO[7]),
        .I4(ram_reg_i_794_2),
        .I5(ram_reg_i_113__4_0),
        .O(ram_reg_i_1582_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF4F4F4FFF4F)) 
    ram_reg_i_1586
       (.I0(ram_reg_i_795_3),
        .I1(ram_reg_i_795_0),
        .I2(ram_reg_i_1226_0),
        .I3(ram_reg_i_795_1),
        .I4(DOADO[7]),
        .I5(ram_reg_i_795_2),
        .O(ram_reg_i_1586_n_0));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEEEEEEE)) 
    ram_reg_i_158__4
       (.I0(ram_reg_i_564_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_i_565_n_0),
        .I3(ram_reg_i_566_n_0),
        .I4(ram_reg_5),
        .I5(ram_reg_i_567_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_158__5
       (.I0(Q[139]),
        .I1(Q[131]),
        .I2(Q[169]),
        .I3(Q[157]),
        .I4(ram_reg_i_193__2_n_0),
        .O(ram_reg_i_158__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA555555A9)) 
    ram_reg_i_1591
       (.I0(DOADO[7]),
        .I1(Q[49]),
        .I2(Q[176]),
        .I3(Q[103]),
        .I4(Q[50]),
        .I5(Q[51]),
        .O(ram_reg_i_1591_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_159__5
       (.I0(ram_reg_i_194__3_n_0),
        .I1(Q[113]),
        .I2(Q[135]),
        .I3(Q[138]),
        .I4(Q[160]),
        .I5(ram_reg_i_195__3_n_0),
        .O(ram_reg_i_159__5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_160__4
       (.I0(Q[171]),
        .I1(Q[214]),
        .I2(Q[183]),
        .I3(Q[269]),
        .O(ram_reg_i_160__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_161__4
       (.I0(Q[69]),
        .I1(Q[146]),
        .I2(Q[257]),
        .I3(Q[137]),
        .I4(ram_reg_i_196__2_n_0),
        .O(ram_reg_i_161__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4440FFFF)) 
    ram_reg_i_1629
       (.I0(Q[224]),
        .I1(ram_reg_i_503_0),
        .I2(Q[201]),
        .I3(ram_reg_i_839_0),
        .I4(DOADO[6]),
        .I5(ram_reg_i_839_1),
        .O(ram_reg_i_1629_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_162__4
       (.I0(Q[187]),
        .I1(Q[15]),
        .I2(Q[37]),
        .I3(Q[42]),
        .O(ram_reg_i_162__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    ram_reg_i_1631
       (.I0(ram_reg_i_839_2),
        .I1(Q[223]),
        .I2(Q[254]),
        .I3(DOADO[6]),
        .I4(Q[224]),
        .O(ram_reg_i_1631_n_0));
  LUT6 #(
    .INIT(64'hAA0A44F4AA0AFFFF)) 
    ram_reg_i_1634
       (.I0(ram_reg_i_841_1),
        .I1(Q[76]),
        .I2(Q[80]),
        .I3(Q[98]),
        .I4(DOADO[6]),
        .I5(ram_reg_i_841_5),
        .O(ram_reg_i_1634_n_0));
  LUT6 #(
    .INIT(64'hA0828282A082A282)) 
    ram_reg_i_1635
       (.I0(ram_reg_i_841_0),
        .I1(ram_reg_i_841_2),
        .I2(DOADO[6]),
        .I3(ram_reg_i_467_3),
        .I4(ram_reg_i_841_3),
        .I5(ram_reg_i_841_4),
        .O(ram_reg_i_1635_n_0));
  LUT6 #(
    .INIT(64'h000000002277F00F)) 
    ram_reg_i_1636
       (.I0(ram_reg_i_795_0),
        .I1(ram_reg_i_842_2),
        .I2(ram_reg_i_842_0),
        .I3(DOADO[6]),
        .I4(ram_reg_i_1226_0),
        .I5(ram_reg_i_842_1),
        .O(ram_reg_i_1636_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_163__5
       (.I0(Q[235]),
        .I1(Q[117]),
        .I2(Q[31]),
        .I3(Q[217]),
        .I4(ram_reg_i_197__2_n_0),
        .O(ram_reg_i_163__5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_165__5
       (.I0(Q[240]),
        .I1(Q[115]),
        .I2(Q[216]),
        .I3(Q[206]),
        .I4(ram_reg_i_198__2_n_0),
        .O(ram_reg_i_165__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_166__4
       (.I0(ram_reg_i_199__2_n_0),
        .I1(Q[259]),
        .I2(Q[66]),
        .I3(Q[241]),
        .I4(Q[91]),
        .I5(ram_reg_i_200__2_n_0),
        .O(ram_reg_i_166__4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA5555AAA9)) 
    ram_reg_i_1676
       (.I0(DOADO[5]),
        .I1(ram_reg_i_919_0),
        .I2(Q[200]),
        .I3(Q[199]),
        .I4(Q[203]),
        .I5(ram_reg_i_874_0),
        .O(ram_reg_i_1676_n_0));
  LUT6 #(
    .INIT(64'h0303FCFE0302FCFF)) 
    ram_reg_i_1677
       (.I0(ram_reg_i_874_1),
        .I1(Q[174]),
        .I2(Q[175]),
        .I3(Q[173]),
        .I4(DOADO[5]),
        .I5(Q[155]),
        .O(ram_reg_i_1677_n_0));
  LUT6 #(
    .INIT(64'h000000006C6C6C64)) 
    ram_reg_i_1678
       (.I0(ram_reg_i_1041_1),
        .I1(DOADO[5]),
        .I2(Q[48]),
        .I3(Q[29]),
        .I4(Q[30]),
        .I5(ram_reg_i_1041_0),
        .O(ram_reg_i_1678_n_0));
  LUT6 #(
    .INIT(64'h77777777333FFFF3)) 
    ram_reg_i_1679
       (.I0(ram_reg_i_876_0),
        .I1(ram_reg_i_1226_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(DOADO[5]),
        .I5(ram_reg_i_795_0),
        .O(ram_reg_i_1679_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_167__4
       (.I0(ram_reg_i_201__2_n_0),
        .I1(Q[116]),
        .I2(Q[85]),
        .I3(Q[168]),
        .I4(Q[237]),
        .I5(ram_reg_i_202__2_n_0),
        .O(ram_reg_i_167__4_n_0));
  LUT6 #(
    .INIT(64'hFFF40004FFFFFFFF)) 
    ram_reg_i_1683
       (.I0(Q[78]),
        .I1(Q[77]),
        .I2(ram_reg_i_883_0),
        .I3(Q[205]),
        .I4(Q[98]),
        .I5(DOADO[5]),
        .O(ram_reg_i_1683_n_0));
  LUT6 #(
    .INIT(64'h00000000A8A8A8AA)) 
    ram_reg_i_1687
       (.I0(ram_reg_i_886_0),
        .I1(Q[126]),
        .I2(Q[125]),
        .I3(Q[124]),
        .I4(Q[123]),
        .I5(DOADO[5]),
        .O(ram_reg_i_1687_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_168__4
       (.I0(ram_reg_i_203__2_n_0),
        .I1(Q[134]),
        .I2(Q[184]),
        .I3(Q[189]),
        .I4(Q[266]),
        .I5(ram_reg_i_204__3_n_0),
        .O(ram_reg_i_168__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_169__4
       (.I0(ram_reg_i_205__2_n_0),
        .I1(Q[18]),
        .I2(Q[34]),
        .I3(Q[36]),
        .I4(Q[44]),
        .I5(ram_reg_i_206__3_n_0),
        .O(ram_reg_i_169__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_170__4
       (.I0(ram_reg_i_207__3_n_0),
        .I1(Q[264]),
        .I2(Q[265]),
        .I3(Q[207]),
        .I4(Q[70]),
        .I5(ram_reg_i_208__3_n_0),
        .O(ram_reg_i_170__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_171__4
       (.I0(ram_reg_i_209__3_n_0),
        .I1(Q[21]),
        .I2(Q[40]),
        .I3(Q[267]),
        .I4(Q[41]),
        .I5(ram_reg_i_210__3_n_0),
        .O(ram_reg_i_171__4_n_0));
  LUT6 #(
    .INIT(64'hFF0000FFFFAB0055)) 
    ram_reg_i_1721
       (.I0(Q[199]),
        .I1(Q[198]),
        .I2(Q[180]),
        .I3(ram_reg_i_919_0),
        .I4(DOADO[4]),
        .I5(Q[200]),
        .O(ram_reg_i_1721_n_0));
  LUT6 #(
    .INIT(64'h000000A8AAAAAA00)) 
    ram_reg_i_1722
       (.I0(ram_reg_i_920_0),
        .I1(Q[153]),
        .I2(Q[154]),
        .I3(Q[155]),
        .I4(ram_reg_i_920_1),
        .I5(DOADO[4]),
        .O(ram_reg_i_1722_n_0));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    ram_reg_i_1725
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(DOADO[4]),
        .I3(ram_reg_i_795_2),
        .I4(ram_reg_i_922_1),
        .I5(ram_reg_i_922_0),
        .O(ram_reg_i_1725_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F0F03A)) 
    ram_reg_i_1726
       (.I0(ram_reg_i_923_0),
        .I1(ram_reg_i_1004_1),
        .I2(DOADO[4]),
        .I3(Q[103]),
        .I4(ram_reg_i_923_1),
        .I5(ram_reg_i_1041_0),
        .O(ram_reg_i_1726_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_172__4
       (.I0(ram_reg_i_211__2_n_0),
        .I1(Q[124]),
        .I2(Q[199]),
        .I3(Q[99]),
        .I4(Q[24]),
        .I5(Q[224]),
        .O(ram_reg_i_172__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_173__4
       (.I0(ram_reg_i_180__4_n_0),
        .I1(ram_reg_i_178__4_n_0),
        .O(ram_reg_i_173__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_174__3
       (.I0(Q[172]),
        .I1(Q[147]),
        .I2(Q[72]),
        .I3(Q[247]),
        .O(ram_reg_i_174__3_n_0));
  LUT5 #(
    .INIT(32'hAFAFFAAE)) 
    ram_reg_i_1760
       (.I0(ram_reg_i_965_0),
        .I1(Q[26]),
        .I2(DOADO[3]),
        .I3(Q[27]),
        .I4(Q[28]),
        .O(ram_reg_i_1760_n_0));
  LUT6 #(
    .INIT(64'hF066FF66F066F066)) 
    ram_reg_i_1761
       (.I0(Q[25]),
        .I1(DOADO[3]),
        .I2(ram_reg_i_965_1),
        .I3(ram_reg_i_795_0),
        .I4(Q[10]),
        .I5(ram_reg_i_965_2),
        .O(ram_reg_i_1761_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0C3C3F0C2)) 
    ram_reg_i_1762
       (.I0(Q[29]),
        .I1(Q[51]),
        .I2(DOADO[3]),
        .I3(Q[30]),
        .I4(Q[48]),
        .I5(ram_reg_i_966_0),
        .O(ram_reg_i_1762_n_0));
  LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
    ram_reg_i_1769
       (.I0(Q[149]),
        .I1(Q[148]),
        .I2(Q[127]),
        .I3(Q[151]),
        .I4(ram_reg_i_397_0),
        .I5(DOADO[3]),
        .O(ram_reg_i_1769_n_0));
  LUT6 #(
    .INIT(64'h3838383838383B38)) 
    ram_reg_i_1770
       (.I0(ram_reg_i_969_0),
        .I1(DOADO[3]),
        .I2(ram_reg_i_874_0),
        .I3(ram_reg_i_969_1),
        .I4(ram_reg_i_1392_0),
        .I5(Q[203]),
        .O(ram_reg_i_1770_n_0));
  LUT6 #(
    .INIT(64'hFFFF33B8FFFFFFFF)) 
    ram_reg_i_1771
       (.I0(ram_reg_i_969_3),
        .I1(DOADO[3]),
        .I2(ram_reg_i_969_4),
        .I3(Q[179]),
        .I4(ram_reg_i_969_2),
        .I5(ram_reg_i_377_0),
        .O(ram_reg_i_1771_n_0));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'h9998)) 
    ram_reg_i_1772
       (.I0(DOADO[3]),
        .I1(Q[251]),
        .I2(Q[249]),
        .I3(Q[248]),
        .O(ram_reg_i_1772_n_0));
  LUT6 #(
    .INIT(64'h28A0282828A028A8)) 
    ram_reg_i_1773
       (.I0(ram_reg_i_357_0),
        .I1(ram_reg_i_357_1),
        .I2(DOADO[3]),
        .I3(Q[227]),
        .I4(Q[226]),
        .I5(Q[225]),
        .O(ram_reg_i_1773_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_177__4
       (.I0(Q[249]),
        .I1(Q[174]),
        .I2(Q[74]),
        .I3(Q[149]),
        .O(ram_reg_i_177__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_178__4
       (.I0(Q[101]),
        .I1(Q[126]),
        .I2(Q[226]),
        .I3(Q[201]),
        .I4(Q[26]),
        .I5(ram_reg_i_213__2_n_0),
        .O(ram_reg_i_178__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_179__3
       (.I0(Q[98]),
        .I1(Q[198]),
        .I2(Q[223]),
        .I3(Q[123]),
        .I4(Q[23]),
        .I5(ram_reg_i_214__3_n_0),
        .O(ram_reg_i_179__3_n_0));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A59)) 
    ram_reg_i_1803
       (.I0(DOADO[2]),
        .I1(Q[229]),
        .I2(Q[230]),
        .I3(Q[228]),
        .I4(Q[250]),
        .I5(Q[227]),
        .O(ram_reg_i_1803_n_0));
  LUT6 #(
    .INIT(64'hBB748B748B748B74)) 
    ram_reg_i_1804
       (.I0(Q[224]),
        .I1(ram_reg_i_1001_0),
        .I2(ram_reg_i_1001_2),
        .I3(DOADO[2]),
        .I4(ram_reg_i_969_2),
        .I5(ram_reg_i_1001_1),
        .O(ram_reg_i_1804_n_0));
  LUT6 #(
    .INIT(64'hBBBBBABBAAAAAAAA)) 
    ram_reg_i_1805
       (.I0(DOADO[2]),
        .I1(ram_reg_i_1002_2),
        .I2(Q[126]),
        .I3(Q[105]),
        .I4(Q[123]),
        .I5(ram_reg_i_1002_3),
        .O(ram_reg_i_1805_n_0));
  LUT4 #(
    .INIT(16'h01FF)) 
    ram_reg_i_1808
       (.I0(ram_reg_i_1002_0),
        .I1(Q[126]),
        .I2(ram_reg_i_1002_1),
        .I3(DOADO[2]),
        .O(ram_reg_i_1808_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_180__4
       (.I0(Q[229]),
        .I1(Q[104]),
        .I2(Q[29]),
        .I3(Q[204]),
        .I4(Q[129]),
        .I5(ram_reg_i_215__2_n_0),
        .O(ram_reg_i_180__4_n_0));
  LUT6 #(
    .INIT(64'h8B4488448B778877)) 
    ram_reg_i_1812
       (.I0(Q[54]),
        .I1(ram_reg_i_1041_0),
        .I2(Q[51]),
        .I3(DOADO[2]),
        .I4(ram_reg_i_1004_1),
        .I5(ram_reg_i_1004_2),
        .O(ram_reg_i_1812_n_0));
  LUT6 #(
    .INIT(64'h1F1F1F1F0FFFFF0F)) 
    ram_reg_i_1813
       (.I0(ram_reg_i_1004_0),
        .I1(ram_reg_i_2180_3),
        .I2(ram_reg_i_1226_0),
        .I3(DOADO[2]),
        .I4(Q[25]),
        .I5(ram_reg_i_795_0),
        .O(ram_reg_i_1813_n_0));
  LUT6 #(
    .INIT(64'h00000000FD0DFDFD)) 
    ram_reg_i_1838
       (.I0(ram_reg_i_1038_1),
        .I1(ram_reg_i_1038_0),
        .I2(DOADO[1]),
        .I3(ram_reg_i_1038_2),
        .I4(ram_reg_i_1038_3),
        .I5(ram_reg_i_969_2),
        .O(ram_reg_i_1838_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFFFEE0010)) 
    ram_reg_i_1839
       (.I0(Q[199]),
        .I1(Q[200]),
        .I2(Q[180]),
        .I3(Q[198]),
        .I4(DOADO[1]),
        .I5(ram_reg_i_919_0),
        .O(ram_reg_i_1839_n_0));
  LUT6 #(
    .INIT(64'h03F003A303F003F0)) 
    ram_reg_i_1840
       (.I0(ram_reg_i_841_1),
        .I1(ram_reg_i_1039_1),
        .I2(DOADO[1]),
        .I3(ram_reg_i_1039_0),
        .I4(Q[76]),
        .I5(Q[75]),
        .O(ram_reg_i_1840_n_0));
  LUT6 #(
    .INIT(64'hA9AAA9AAA9AAA9A9)) 
    ram_reg_i_1841
       (.I0(DOADO[1]),
        .I1(Q[125]),
        .I2(Q[126]),
        .I3(Q[124]),
        .I4(Q[105]),
        .I5(Q[123]),
        .O(ram_reg_i_1841_n_0));
  LUT6 #(
    .INIT(64'h0070000000707070)) 
    ram_reg_i_1842
       (.I0(ram_reg_i_1040_0),
        .I1(ram_reg_i_922_0),
        .I2(ram_reg_i_1226_0),
        .I3(ram_reg_i_795_1),
        .I4(DOADO[1]),
        .I5(ram_reg_i_795_2),
        .O(ram_reg_i_1842_n_0));
  LUT4 #(
    .INIT(16'h5A54)) 
    ram_reg_i_1843
       (.I0(DOADO[1]),
        .I1(Q[26]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(ram_reg_i_1843_n_0));
  LUT6 #(
    .INIT(64'h0000000059555951)) 
    ram_reg_i_1847
       (.I0(DOADO[1]),
        .I1(ram_reg_i_1041_1),
        .I2(Q[48]),
        .I3(Q[30]),
        .I4(Q[29]),
        .I5(ram_reg_i_1041_0),
        .O(ram_reg_i_1847_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_185__2
       (.I0(Q[173]),
        .I1(Q[73]),
        .I2(Q[148]),
        .I3(Q[248]),
        .O(ram_reg_i_185__2_n_0));
  LUT5 #(
    .INIT(32'hF3F2F2F2)) 
    ram_reg_i_186__2
       (.I0(ram_reg_i_213__2_n_0),
        .I1(ram_reg_i_215__2_n_0),
        .I2(ram_reg_i_216__2_n_0),
        .I3(ram_reg_i_178__4_n_0),
        .I4(ram_reg_i_211__2_n_0),
        .O(ram_reg_i_186__2_n_0));
  LUT6 #(
    .INIT(64'hFF00DF20FF00DD20)) 
    ram_reg_i_1873
       (.I0(ram_reg_i_1041_1),
        .I1(Q[48]),
        .I2(Q[30]),
        .I3(DOADO[0]),
        .I4(ram_reg_i_1041_0),
        .I5(Q[29]),
        .O(ram_reg_i_1873_n_0));
  LUT6 #(
    .INIT(64'h570002FF57FF0200)) 
    ram_reg_i_1874
       (.I0(ram_reg_i_795_0),
        .I1(ram_reg_i_2180_3),
        .I2(ram_reg_i_1077_0),
        .I3(ram_reg_i_1226_0),
        .I4(DOADO[0]),
        .I5(ram_reg_i_842_0),
        .O(ram_reg_i_1874_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFDD00000023)) 
    ram_reg_i_1879
       (.I0(Q[74]),
        .I1(Q[75]),
        .I2(Q[55]),
        .I3(Q[76]),
        .I4(ram_reg_i_841_1),
        .I5(DOADO[0]),
        .O(ram_reg_i_1879_n_0));
  LUT6 #(
    .INIT(64'h0000FE00FFFFFFFF)) 
    ram_reg_i_1909
       (.I0(ram_reg_i_1118_0),
        .I1(ram_reg_i_1174_0),
        .I2(Q[180]),
        .I3(DOBDO[7]),
        .I4(ram_reg_i_1174_1),
        .I5(ram_reg_i_483_0),
        .O(ram_reg_i_1909_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000A000B)) 
    ram_reg_i_1911
       (.I0(Q[227]),
        .I1(Q[226]),
        .I2(DOBDO[7]),
        .I3(Q[228]),
        .I4(ram_reg_i_1119_0),
        .I5(ram_reg_i_143__4_1),
        .O(ram_reg_i_1911_n_0));
  LUT6 #(
    .INIT(64'h5555AAA55555AAAC)) 
    ram_reg_i_1916
       (.I0(DOBDO[7]),
        .I1(ram_reg_i_1131_0),
        .I2(Q[30]),
        .I3(Q[24]),
        .I4(Q[25]),
        .I5(Q[23]),
        .O(ram_reg_i_1916_n_0));
  LUT6 #(
    .INIT(64'h0000A0A000000020)) 
    ram_reg_i_1917
       (.I0(ram_reg_i_1132_0),
        .I1(Q[50]),
        .I2(DOBDO[7]),
        .I3(ram_reg_i_1132_1),
        .I4(Q[52]),
        .I5(Q[51]),
        .O(ram_reg_i_1917_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_193__2
       (.I0(Q[244]),
        .I1(Q[95]),
        .I2(Q[120]),
        .I3(Q[242]),
        .O(ram_reg_i_193__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_194__3
       (.I0(Q[158]),
        .I1(Q[258]),
        .I2(Q[112]),
        .I3(Q[260]),
        .O(ram_reg_i_194__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_195__3
       (.I0(Q[67]),
        .I1(Q[165]),
        .I2(Q[133]),
        .I3(Q[108]),
        .I4(ram_reg_i_218__2_n_0),
        .O(ram_reg_i_195__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_196__2
       (.I0(Q[16]),
        .I1(Q[57]),
        .I2(Q[121]),
        .I3(Q[141]),
        .O(ram_reg_i_196__2_n_0));
  LUT6 #(
    .INIT(64'h00000F07FFFFF0FC)) 
    ram_reg_i_1971
       (.I0(Q[29]),
        .I1(ram_reg_i_1170_0),
        .I2(Q[51]),
        .I3(Q[50]),
        .I4(Q[52]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_1971_n_0));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3C3C1D)) 
    ram_reg_i_1973
       (.I0(ram_reg_i_1171_0),
        .I1(Q[25]),
        .I2(DOBDO[6]),
        .I3(Q[30]),
        .I4(Q[24]),
        .I5(Q[23]),
        .O(ram_reg_i_1973_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFC3C2C3CE)) 
    ram_reg_i_1976
       (.I0(ram_reg_i_1344_3),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_1172_0),
        .I3(Q[76]),
        .I4(ram_reg_i_1293_0),
        .I5(ram_reg_i_883_0),
        .O(ram_reg_i_1976_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEF)) 
    ram_reg_i_1979
       (.I0(ram_reg_i_1174_1),
        .I1(DOBDO[6]),
        .I2(Q[180]),
        .I3(ram_reg_i_1174_2),
        .I4(Q[177]),
        .I5(ram_reg_i_1174_0),
        .O(ram_reg_i_1979_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_197__2
       (.I0(Q[94]),
        .I1(Q[93]),
        .I2(Q[233]),
        .I3(Q[8]),
        .O(ram_reg_i_197__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_198__2
       (.I0(Q[32]),
        .I1(Q[215]),
        .I2(Q[132]),
        .I3(Q[119]),
        .O(ram_reg_i_198__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_199__2
       (.I0(Q[107]),
        .I1(Q[195]),
        .I2(Q[144]),
        .I3(Q[68]),
        .O(ram_reg_i_199__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_200__2
       (.I0(Q[211]),
        .I1(Q[161]),
        .I2(Q[167]),
        .I3(Q[118]),
        .I4(ram_reg_i_219__2_n_0),
        .O(ram_reg_i_200__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_201__2
       (.I0(Q[65]),
        .I1(Q[90]),
        .I2(Q[262]),
        .I3(Q[83]),
        .O(ram_reg_i_201__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_202__2
       (.I0(Q[190]),
        .I1(Q[145]),
        .I2(Q[71]),
        .I3(Q[163]),
        .I4(ram_reg_i_220__2_n_0),
        .O(ram_reg_i_202__2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAFABAAAAAAAA)) 
    ram_reg_i_2037
       (.I0(DOBDO[5]),
        .I1(ram_reg_i_483_1),
        .I2(Q[200]),
        .I3(Q[198]),
        .I4(Q[199]),
        .I5(ram_reg_i_483_0),
        .O(ram_reg_i_2037_n_0));
  LUT6 #(
    .INIT(64'hBBBBFBBBFBFBFBFB)) 
    ram_reg_i_2039
       (.I0(ram_reg_i_1224_0),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_483_0),
        .I3(ram_reg_i_1224_1),
        .I4(ram_reg_i_1224_2),
        .I5(ram_reg_i_1224_3),
        .O(ram_reg_i_2039_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_203__2
       (.I0(Q[194]),
        .I1(Q[219]),
        .I2(Q[170]),
        .I3(Q[268]),
        .O(ram_reg_i_203__2_n_0));
  LUT6 #(
    .INIT(64'h00FFFE00FFFFFFFF)) 
    ram_reg_i_2046
       (.I0(Q[23]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(DOBDO[5]),
        .I4(Q[25]),
        .I5(ram_reg_i_1226_0),
        .O(ram_reg_i_2046_n_0));
  LUT5 #(
    .INIT(32'hEE10FFFF)) 
    ram_reg_i_2049
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[26]),
        .I3(DOBDO[5]),
        .I4(ram_reg_i_1226_1),
        .O(ram_reg_i_2049_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_204__3
       (.I0(Q[46]),
        .I1(Q[35]),
        .I2(Q[220]),
        .I3(Q[236]),
        .I4(ram_reg_i_221__3_n_0),
        .O(ram_reg_i_204__3_n_0));
  LUT6 #(
    .INIT(64'h0000CC44CCCC000C)) 
    ram_reg_i_2052
       (.I0(ram_reg_i_1227_0),
        .I1(ram_reg_4),
        .I2(ram_reg_i_1227_1),
        .I3(ram_reg_i_1227_2),
        .I4(ram_reg_i_567_2),
        .I5(DOBDO[5]),
        .O(ram_reg_i_2052_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_205__2
       (.I0(Q[106]),
        .I1(Q[38]),
        .I2(Q[164]),
        .I3(Q[58]),
        .O(ram_reg_i_205__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_206__3
       (.I0(Q[86]),
        .I1(Q[39]),
        .I2(Q[87]),
        .I3(Q[62]),
        .I4(ram_reg_i_222__3_n_0),
        .O(ram_reg_i_206__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_207__3
       (.I0(Q[196]),
        .I1(Q[271]),
        .I2(Q[43]),
        .I3(Q[60]),
        .O(ram_reg_i_207__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_208__3
       (.I0(Q[221]),
        .I1(Q[185]),
        .I2(Q[209]),
        .I3(Q[182]),
        .I4(ram_reg_i_223__1_n_0),
        .O(ram_reg_i_208__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_209__3
       (.I0(Q[82]),
        .I1(Q[89]),
        .I2(Q[84]),
        .I3(Q[231]),
        .O(ram_reg_i_209__3_n_0));
  LUT6 #(
    .INIT(64'hFFCFFFCEFFCFFFCF)) 
    ram_reg_i_2107
       (.I0(Q[79]),
        .I1(DOBDO[3]),
        .I2(Q[80]),
        .I3(Q[98]),
        .I4(ram_reg_i_1293_0),
        .I5(Q[74]),
        .O(ram_reg_i_2107_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_210__3
       (.I0(Q[33]),
        .I1(Q[192]),
        .I2(Q[212]),
        .I3(Q[191]),
        .I4(ram_reg_i_224__2_n_0),
        .O(ram_reg_i_210__3_n_0));
  LUT5 #(
    .INIT(32'h55A955A8)) 
    ram_reg_i_2110
       (.I0(DOBDO[3]),
        .I1(Q[24]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(Q[23]),
        .O(ram_reg_i_2110_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_211__2
       (.I0(Q[200]),
        .I1(Q[100]),
        .I2(Q[225]),
        .I3(Q[125]),
        .I4(Q[25]),
        .O(ram_reg_i_211__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_213__2
       (.I0(Q[227]),
        .I1(Q[102]),
        .I2(Q[202]),
        .I3(Q[27]),
        .I4(Q[127]),
        .O(ram_reg_i_213__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_214__3
       (.I0(Q[222]),
        .I1(Q[97]),
        .I2(Q[22]),
        .I3(Q[197]),
        .I4(Q[122]),
        .I5(Q[7]),
        .O(ram_reg_i_214__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_215__2
       (.I0(Q[228]),
        .I1(Q[103]),
        .I2(Q[128]),
        .I3(Q[28]),
        .I4(Q[203]),
        .O(ram_reg_i_215__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_216__2
       (.I0(Q[129]),
        .I1(Q[204]),
        .I2(Q[29]),
        .I3(Q[104]),
        .I4(Q[229]),
        .O(ram_reg_i_216__2_n_0));
  LUT6 #(
    .INIT(64'hBB3B883800008838)) 
    ram_reg_i_2176
       (.I0(ram_reg_i_1343_0),
        .I1(DOBDO[2]),
        .I2(Q[253]),
        .I3(Q[254]),
        .I4(ram_reg_i_1343_1),
        .I5(Q[249]),
        .O(ram_reg_i_2176_n_0));
  LUT6 #(
    .INIT(64'hFF00000BFFFF000B)) 
    ram_reg_i_2177
       (.I0(Q[180]),
        .I1(Q[177]),
        .I2(ram_reg_i_483_1),
        .I3(ram_reg_i_1174_0),
        .I4(DOBDO[2]),
        .I5(ram_reg_i_1343_4),
        .O(ram_reg_i_2177_n_0));
  LUT6 #(
    .INIT(64'h55555A5F55555A56)) 
    ram_reg_i_2178
       (.I0(DOBDO[2]),
        .I1(ram_reg_i_1343_2),
        .I2(Q[227]),
        .I3(Q[226]),
        .I4(Q[228]),
        .I5(ram_reg_i_1343_3),
        .O(ram_reg_i_2178_n_0));
  LUT6 #(
    .INIT(64'h00000000DFD50000)) 
    ram_reg_i_2180
       (.I0(ram_reg_i_2180_0),
        .I1(ram_reg_i_2516_n_0),
        .I2(ram_reg_i_1226_1),
        .I3(ram_reg_i_1344_2),
        .I4(ram_reg_i_545_0),
        .I5(ram_reg_i_2518_n_0),
        .O(ram_reg_i_2180_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFFBFBB)) 
    ram_reg_i_2181
       (.I0(ram_reg_i_1344_0),
        .I1(ram_reg_i_1344_1),
        .I2(ram_reg_i_1344_4),
        .I3(ram_reg_i_1344_3),
        .I4(ram_reg_i_2519_n_0),
        .I5(ram_reg_i_2520_n_0),
        .O(ram_reg_i_2181_n_0));
  LUT6 #(
    .INIT(64'h00000000595A5555)) 
    ram_reg_i_2182
       (.I0(DOBDO[2]),
        .I1(Q[104]),
        .I2(Q[105]),
        .I3(Q[103]),
        .I4(ram_reg_i_1344_5),
        .I5(ram_reg_i_1344_1),
        .O(ram_reg_i_2182_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_218__2
       (.I0(Q[208]),
        .I1(Q[19]),
        .I2(Q[96]),
        .I3(Q[88]),
        .O(ram_reg_i_218__2_n_0));
  LUT6 #(
    .INIT(64'hEEF0EEFF00000000)) 
    ram_reg_i_2192
       (.I0(ram_reg_i_1348_2),
        .I1(ram_reg_i_503_5),
        .I2(ram_reg_i_1174_1),
        .I3(DOBDO[1]),
        .I4(ram_reg_i_1348_3),
        .I5(ram_reg_i_483_0),
        .O(ram_reg_i_2192_n_0));
  LUT6 #(
    .INIT(64'h3030303030053035)) 
    ram_reg_i_2193
       (.I0(ram_reg_i_1348_0),
        .I1(ram_reg_i_1348_1),
        .I2(DOBDO[1]),
        .I3(Q[228]),
        .I4(Q[226]),
        .I5(Q[227]),
        .O(ram_reg_i_2193_n_0));
  LUT6 #(
    .INIT(64'h2F2F2F2000000000)) 
    ram_reg_i_2194
       (.I0(ram_reg_i_1344_4),
        .I1(ram_reg_i_1349_0),
        .I2(DOBDO[1]),
        .I3(Q[98]),
        .I4(ram_reg_i_1349_1),
        .I5(ram_reg_i_467_0),
        .O(ram_reg_i_2194_n_0));
  LUT6 #(
    .INIT(64'h00000000555DAAA2)) 
    ram_reg_i_2196
       (.I0(ram_reg_i_1350_0),
        .I1(Q[128]),
        .I2(Q[151]),
        .I3(Q[130]),
        .I4(DOBDO[1]),
        .I5(ram_reg_i_505_2),
        .O(ram_reg_i_2196_n_0));
  LUT6 #(
    .INIT(64'h5555FFFFDFD5DFD5)) 
    ram_reg_i_2197
       (.I0(ram_reg_i_1226_0),
        .I1(ram_reg_i_1351_0),
        .I2(DOBDO[1]),
        .I3(ram_reg_i_1351_1),
        .I4(ram_reg_i_1351_2),
        .I5(ram_reg_i_566_0),
        .O(ram_reg_i_2197_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_219__2
       (.I0(Q[109]),
        .I1(Q[92]),
        .I2(Q[111]),
        .I3(Q[114]),
        .O(ram_reg_i_219__2_n_0));
  LUT5 #(
    .INIT(32'h7D777D75)) 
    ram_reg_i_2200
       (.I0(ram_reg_i_523_1),
        .I1(DOBDO[1]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(Q[26]),
        .O(ram_reg_i_2200_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_220__2
       (.I0(Q[239]),
        .I1(Q[188]),
        .I2(Q[245]),
        .I3(Q[261]),
        .O(ram_reg_i_220__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_221__3
       (.I0(Q[20]),
        .I1(Q[61]),
        .I2(Q[218]),
        .I3(Q[14]),
        .O(ram_reg_i_221__3_n_0));
  LUT6 #(
    .INIT(64'h80808000808A800A)) 
    ram_reg_i_2224
       (.I0(ram_reg_i_483_0),
        .I1(ram_reg_i_1392_1),
        .I2(DOBDO[0]),
        .I3(Q[200]),
        .I4(ram_reg_i_1392_0),
        .I5(ram_reg_i_1392_2),
        .O(ram_reg_i_2224_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_222__3
       (.I0(Q[162]),
        .I1(Q[63]),
        .I2(Q[193]),
        .I3(Q[210]),
        .O(ram_reg_i_222__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_223__1
       (.I0(Q[213]),
        .I1(Q[234]),
        .I2(Q[110]),
        .I3(Q[246]),
        .O(ram_reg_i_223__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_224__2
       (.I0(Q[270]),
        .I1(Q[11]),
        .I2(Q[186]),
        .I3(Q[232]),
        .O(ram_reg_i_224__2_n_0));
  LUT6 #(
    .INIT(64'h035A035A035ACF5A)) 
    ram_reg_i_2516
       (.I0(ram_reg_i_842_0),
        .I1(ram_reg_i_566_0),
        .I2(DOBDO[2]),
        .I3(ram_reg_i_1226_0),
        .I4(ram_reg_i_2180_3),
        .I5(ram_reg_i_2180_4),
        .O(ram_reg_i_2516_n_0));
  LUT6 #(
    .INIT(64'h00000000EAEAFF0C)) 
    ram_reg_i_2518
       (.I0(ram_reg_i_2180_2),
        .I1(ram_reg_i_1132_0),
        .I2(ram_reg_i_2180_5),
        .I3(ram_reg_i_2180_1),
        .I4(DOBDO[2]),
        .I5(ram_reg_i_2180_0),
        .O(ram_reg_i_2518_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0FFFEF)) 
    ram_reg_i_2519
       (.I0(Q[129]),
        .I1(Q[78]),
        .I2(DOBDO[2]),
        .I3(Q[79]),
        .I4(Q[80]),
        .I5(Q[98]),
        .O(ram_reg_i_2519_n_0));
  LUT6 #(
    .INIT(64'h0000000D00000000)) 
    ram_reg_i_2520
       (.I0(ram_reg_i_2181_1),
        .I1(Q[79]),
        .I2(DOBDO[2]),
        .I3(Q[80]),
        .I4(Q[98]),
        .I5(ram_reg_i_2181_0),
        .O(ram_reg_i_2520_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    ram_reg_i_28__5
       (.I0(\ap_CS_fsm_reg[178] ),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    ram_reg_i_30__5
       (.I0(ram_reg_i_78__4_n_0),
        .I1(ram_reg_i_79__5_n_0),
        .I2(ram_reg_i_80__5_n_0),
        .I3(ram_reg_i_81__4_n_0),
        .I4(ram_reg_i_82__4_n_0),
        .O(\ap_CS_fsm_reg[148] ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    ram_reg_i_323
       (.I0(ram_reg_i_789_n_0),
        .I1(ram_reg_i_790_n_0),
        .I2(ram_reg_i_377_0),
        .I3(ram_reg_1),
        .I4(ram_reg_i_792_n_0),
        .O(ram_reg_i_323_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEE000E)) 
    ram_reg_i_324
       (.I0(ram_reg_i_324_0),
        .I1(ram_reg_i_794_n_0),
        .I2(ram_reg_i_795_n_0),
        .I3(ram_reg_i_965_0),
        .I4(ram_reg_i_797_n_0),
        .I5(ram_reg_i_113__4_2),
        .O(ram_reg_i_324_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_32__4
       (.I0(ram_reg_7),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT4 #(
    .INIT(16'h0010)) 
    ram_reg_i_33__2
       (.I0(Q[7]),
        .I1(ram_reg_i_86__5_n_0),
        .I2(\ap_CS_fsm_reg[28] ),
        .I3(ram_reg_i_88__4_n_0),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000CCFFDD0F)) 
    ram_reg_i_342
       (.I0(ram_reg_i_105__5_2),
        .I1(ram_reg_i_105__5_3),
        .I2(ram_reg_i_105__5_1),
        .I3(DOADO[6]),
        .I4(Q[251]),
        .I5(ram_reg_1),
        .O(ram_reg_i_342_n_0));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8A8A8A8)) 
    ram_reg_i_343
       (.I0(ram_reg_i_839_n_0),
        .I1(ram_reg_i_105__5_0),
        .I2(ram_reg_i_841_n_0),
        .I3(ram_reg_i_842_n_0),
        .I4(ram_reg_i_843_n_0),
        .I5(ram_reg_i_324_0),
        .O(ram_reg_i_343_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_34__3
       (.I0(\ap_CS_fsm_reg[178]_0 ),
        .I1(ram_reg_i_89__4_n_0),
        .O(\ap_CS_fsm_reg[178] ));
  MUXF7 ram_reg_i_357
       (.I0(ram_reg_i_873_n_0),
        .I1(ram_reg_i_874_n_0),
        .O(ram_reg_i_357_n_0),
        .S(ram_reg_1));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    ram_reg_i_358
       (.I0(ram_reg_i_875_n_0),
        .I1(ram_reg_i_876_n_0),
        .I2(ram_reg_i_842_1),
        .I3(ram_reg_i_109__4_1),
        .I4(Q[9]),
        .I5(ram_reg_i_343_2[1]),
        .O(ram_reg_i_358_n_0));
  LUT6 #(
    .INIT(64'hAFAFAFAFBABAAFBA)) 
    ram_reg_i_359
       (.I0(ram_reg_i_113__4_2),
        .I1(ram_reg_i_113__4_0),
        .I2(DOADO[5]),
        .I3(ram_reg_i_109__4_2),
        .I4(ram_reg_i_794_0),
        .I5(ram_reg_i_343_6),
        .O(ram_reg_i_359_n_0));
  LUT6 #(
    .INIT(64'h77750000FFFFFFFF)) 
    ram_reg_i_360
       (.I0(ram_reg_i_343_3),
        .I1(ram_reg_i_883_n_0),
        .I2(ram_reg_i_109__4_0),
        .I3(ram_reg_i_885_n_0),
        .I4(ram_reg_i_886_n_0),
        .I5(ram_reg_i_113__4_0),
        .O(ram_reg_i_360_n_0));
  LUT5 #(
    .INIT(32'h0EFEFEFE)) 
    ram_reg_i_377
       (.I0(ram_reg_i_917_n_0),
        .I1(ram_reg_i_918_n_0),
        .I2(ram_reg_1),
        .I3(ram_reg_i_919_n_0),
        .I4(ram_reg_i_920_n_0),
        .O(ram_reg_i_377_n_0));
  LUT6 #(
    .INIT(64'h00000000ABBAEFFE)) 
    ram_reg_i_378
       (.I0(ram_reg_i_965_0),
        .I1(ram_reg_i_1226_0),
        .I2(Q[28]),
        .I3(DOADO[4]),
        .I4(ram_reg_i_922_n_0),
        .I5(ram_reg_i_923_n_0),
        .O(ram_reg_i_378_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF33334434)) 
    ram_reg_i_379
       (.I0(ram_reg_i_113__4_0),
        .I1(DOADO[4]),
        .I2(Q[148]),
        .I3(Q[149]),
        .I4(ram_reg_i_113__4_1),
        .I5(ram_reg_i_113__4_2),
        .O(ram_reg_i_379_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAB)) 
    ram_reg_i_37__3
       (.I0(ram_reg_i_94__5_n_0),
        .I1(Q[54]),
        .I2(Q[53]),
        .I3(Q[52]),
        .I4(Q[51]),
        .I5(ram_reg_i_95__5_n_0),
        .O(\ap_CS_fsm_reg[59] ));
  LUT6 #(
    .INIT(64'h7F007F7FFFFFFFFF)) 
    ram_reg_i_380
       (.I0(ram_reg_i_925_n_0),
        .I1(ram_reg_i_926_n_0),
        .I2(ram_reg_i_343_3),
        .I3(ram_reg_i_927_n_0),
        .I4(ram_reg_i_841_0),
        .I5(ram_reg_i_113__4_0),
        .O(ram_reg_i_380_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_396
       (.I0(Q[255]),
        .I1(DOADO[3]),
        .O(ram_reg_i_396_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000D0000)) 
    ram_reg_i_397
       (.I0(ram_reg_i_965_n_0),
        .I1(ram_reg_i_966_n_0),
        .I2(ram_reg_i_113__4_2),
        .I3(ram_reg_i_967_n_0),
        .I4(ram_reg_i_968_n_0),
        .I5(ram_reg_i_969_n_0),
        .O(ram_reg_i_397_n_0));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_39__4
       (.I0(ram_reg_i_89__4_n_0),
        .I1(\ap_CS_fsm_reg[9] ),
        .O(\ap_CS_fsm_reg[57] ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_40__4
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_412
       (.I0(Q[255]),
        .I1(DOADO[2]),
        .O(ram_reg_i_412_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAABAAAB)) 
    ram_reg_i_413
       (.I0(ram_reg_i_1001_n_0),
        .I1(ram_reg_i_1002_n_0),
        .I2(ram_reg_i_1003_n_0),
        .I3(ram_reg_i_113__4_2),
        .I4(ram_reg_i_1004_n_0),
        .I5(ram_reg_i_324_0),
        .O(ram_reg_i_413_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_41__3
       (.I0(\ap_CS_fsm_reg[81] ),
        .I1(Q[173]),
        .I2(Q[73]),
        .I3(Q[148]),
        .I4(Q[248]),
        .I5(ram_reg_i_99__3_n_0),
        .O(\ap_CS_fsm_reg[178]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_42__3
       (.I0(Q[76]),
        .I1(Q[176]),
        .I2(Q[251]),
        .I3(Q[151]),
        .I4(ram_reg_i_100__4_n_0),
        .I5(ram_reg_i_101__4_n_0),
        .O(\ap_CS_fsm_reg[81] ));
  LUT6 #(
    .INIT(64'hFFFF0000666E666E)) 
    ram_reg_i_430
       (.I0(ram_reg_i_125__4_0),
        .I1(DOADO[1]),
        .I2(Q[225]),
        .I3(Q[226]),
        .I4(ram_reg_i_1038_n_0),
        .I5(ram_reg_1),
        .O(ram_reg_i_430_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5501)) 
    ram_reg_i_431
       (.I0(ram_reg_i_1039_n_0),
        .I1(ram_reg_i_1040_n_0),
        .I2(ram_reg_i_965_0),
        .I3(ram_reg_i_1041_n_0),
        .I4(ram_reg_i_1042_n_0),
        .I5(ram_reg_i_113__4_2),
        .O(ram_reg_i_431_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_43__3
       (.I0(ram_reg_i_101__4_n_0),
        .I1(ram_reg_i_99__3_n_0),
        .I2(ram_reg_i_102__4_n_0),
        .O(\ap_CS_fsm_reg[84] ));
  LUT6 #(
    .INIT(64'h4440440044404440)) 
    ram_reg_i_444
       (.I0(DOADO[0]),
        .I1(ram_reg_i_413_5),
        .I2(ram_reg_i_129__4_2),
        .I3(Q[248]),
        .I4(ram_reg_i_129__4_1),
        .I5(ram_reg_i_357_1),
        .O(ram_reg_i_444_n_0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D000)) 
    ram_reg_i_445
       (.I0(ram_reg_i_125__4_0),
        .I1(Q[226]),
        .I2(DOADO[0]),
        .I3(Q[251]),
        .I4(Q[249]),
        .I5(ram_reg_i_129__4_0),
        .O(ram_reg_i_445_n_0));
  LUT6 #(
    .INIT(64'hFFFF00FF10FF10FF)) 
    ram_reg_i_446
       (.I0(ram_reg_i_1077_n_0),
        .I1(ram_reg_i_1078_n_0),
        .I2(ram_reg_i_1079_n_0),
        .I3(ram_reg_1),
        .I4(ram_reg_i_1080_n_0),
        .I5(ram_reg_i_105__5_0),
        .O(ram_reg_i_446_n_0));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'hEEEEE0EE)) 
    ram_reg_i_44__3
       (.I0(ram_reg_i_103__4_n_0),
        .I1(ram_reg_i_94__5_n_0),
        .I2(ram_reg_i_104__4_n_0),
        .I3(ram_reg_i_89__4_n_0),
        .I4(\ap_CS_fsm_reg[9] ),
        .O(\ap_CS_fsm_reg[56] ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'h54545455)) 
    ram_reg_i_45__4
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hE0EFE0E0E0EFEFEF)) 
    ram_reg_i_464
       (.I0(ram_reg_i_1118_n_0),
        .I1(ram_reg_i_1119_n_0),
        .I2(ram_reg_i_143__4_2),
        .I3(ram_reg_i_137__4_0),
        .I4(DOBDO[7]),
        .I5(ram_reg_i_137__4_1),
        .O(ram_reg_i_464_n_0));
  LUT6 #(
    .INIT(64'h00000000F00F2E0F)) 
    ram_reg_i_465
       (.I0(ram_reg_i_1123_n_0),
        .I1(Q[152]),
        .I2(DOBDO[7]),
        .I3(ram_reg_i_567_3),
        .I4(Q[153]),
        .I5(ram_reg_4),
        .O(ram_reg_i_465_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF8A)) 
    ram_reg_i_467
       (.I0(ram_reg_i_2180_0),
        .I1(ram_reg_i_133__4_0),
        .I2(ram_reg_i_1131_n_0),
        .I3(ram_reg_i_1132_n_0),
        .I4(ram_reg_i_1133_n_0),
        .I5(ram_reg_i_1134_n_0),
        .O(ram_reg_i_467_n_0));
  LUT5 #(
    .INIT(32'hFFFF004F)) 
    ram_reg_i_47__5
       (.I0(ram_reg_i_107__4_n_0),
        .I1(ram_reg_i_102__4_n_0),
        .I2(ram_reg_i_100__4_n_0),
        .I3(ram_reg_i_108__4_n_0),
        .I4(ram_reg_i_109__5_n_0),
        .O(\ap_CS_fsm_reg[255] ));
  LUT6 #(
    .INIT(64'h45FF45FFFFFF45FF)) 
    ram_reg_i_481
       (.I0(ram_reg_i_1170_n_0),
        .I1(ram_reg_i_1171_n_0),
        .I2(ram_reg_i_2180_0),
        .I3(ram_reg_4),
        .I4(ram_reg_i_1172_n_0),
        .I5(ram_reg_i_1173_n_0),
        .O(ram_reg_i_481_n_0));
  LUT6 #(
    .INIT(64'hE0EFE0E0E0EFEFEF)) 
    ram_reg_i_483
       (.I0(ram_reg_i_1174_n_0),
        .I1(ram_reg_i_1175_n_0),
        .I2(ram_reg_i_143__4_2),
        .I3(ram_reg_i_137__4_1),
        .I4(DOBDO[6]),
        .I5(ram_reg_i_137__4_0),
        .O(ram_reg_i_483_n_0));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    ram_reg_i_48__4
       (.I0(ram_reg_0),
        .I1(Q[53]),
        .I2(Q[54]),
        .I3(ram_reg_i_94__5_n_0),
        .I4(ram_reg_i_111__4_n_0),
        .O(\ap_CS_fsm_reg[58] ));
  LUT6 #(
    .INIT(64'hAAAAEEAEEEEEEEEE)) 
    ram_reg_i_499
       (.I0(ram_reg_i_1224_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_i_1225_n_0),
        .I3(ram_reg_i_1226_n_0),
        .I4(ram_reg_5),
        .I5(ram_reg_i_1227_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d0[5]));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF45)) 
    ram_reg_i_49__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hFE00FE000000FE00)) 
    ram_reg_i_503
       (.I0(ram_reg_i_143__4_1),
        .I1(ram_reg_i_1242_n_0),
        .I2(ram_reg_i_1243_n_0),
        .I3(ram_reg_i_143__4_2),
        .I4(ram_reg_i_483_0),
        .I5(ram_reg_i_1245_n_0),
        .O(ram_reg_i_503_n_0));
  LUT6 #(
    .INIT(64'hFF1F0000FFFFFFFF)) 
    ram_reg_i_504
       (.I0(ram_reg_i_143__4_0),
        .I1(ram_reg_i_1174_0),
        .I2(ram_reg_i_143__4_1),
        .I3(ram_reg_i_1174_1),
        .I4(ram_reg_i_143__4_2),
        .I5(DOBDO[4]),
        .O(ram_reg_i_504_n_0));
  LUT6 #(
    .INIT(64'hF4F4F5F5FFF0F0F0)) 
    ram_reg_i_505
       (.I0(ram_reg_i_1249_n_0),
        .I1(ram_reg_i_143__4_5),
        .I2(ram_reg_i_1251_n_0),
        .I3(ram_reg_i_143__4_6),
        .I4(DOBDO[4]),
        .I5(ram_reg_4),
        .O(ram_reg_i_505_n_0));
  LUT6 #(
    .INIT(64'hCAFACA0AFFFFFFFF)) 
    ram_reg_i_507
       (.I0(DOBDO[4]),
        .I1(ram_reg_i_1254_n_0),
        .I2(ram_reg_i_1226_0),
        .I3(ram_reg_i_143__4_3),
        .I4(ram_reg_i_143__4_4),
        .I5(ram_reg_i_2180_0),
        .O(ram_reg_i_507_n_0));
  LUT6 #(
    .INIT(64'h8888AA88AAAA88A8)) 
    ram_reg_i_508
       (.I0(ram_reg_i_1257_n_0),
        .I1(ram_reg_i_1258_n_0),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_508_n_0));
  LUT6 #(
    .INIT(64'h5555555555555A56)) 
    ram_reg_i_521
       (.I0(DOBDO[3]),
        .I1(ram_reg_i_147__4_1),
        .I2(Q[153]),
        .I3(Q[152]),
        .I4(Q[155]),
        .I5(Q[179]),
        .O(ram_reg_i_521_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555DF7)) 
    ram_reg_i_522
       (.I0(ram_reg_4),
        .I1(ram_reg_i_1344_5),
        .I2(Q[105]),
        .I3(DOBDO[3]),
        .I4(ram_reg_i_1344_1),
        .I5(ram_reg_i_1293_n_0),
        .O(ram_reg_i_522_n_0));
  LUT5 #(
    .INIT(32'h888888A8)) 
    ram_reg_i_523
       (.I0(ram_reg_i_545_0),
        .I1(ram_reg_i_1294_n_0),
        .I2(ram_reg_i_2180_0),
        .I3(ram_reg_i_1295_n_0),
        .I4(ram_reg_i_147__4_0),
        .O(ram_reg_i_523_n_0));
  LUT6 #(
    .INIT(64'hFCCC555500005555)) 
    ram_reg_i_524
       (.I0(ram_reg_i_1297_n_0),
        .I1(ram_reg_i_1298_n_0),
        .I2(ram_reg_i_483_0),
        .I3(ram_reg_i_147__4_2),
        .I4(ram_reg_i_143__4_2),
        .I5(ram_reg_i_1300_n_0),
        .O(ram_reg_i_524_n_0));
  MUXF7 ram_reg_i_542
       (.I0(ram_reg_i_1343_n_0),
        .I1(ram_reg_i_1344_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d0[2]),
        .S(ram_reg_3));
  LUT6 #(
    .INIT(64'hABABABABAAABAAAA)) 
    ram_reg_i_545
       (.I0(ram_reg_i_1348_n_0),
        .I1(ram_reg_i_1349_n_0),
        .I2(ram_reg_i_1350_n_0),
        .I3(ram_reg_i_1351_n_0),
        .I4(ram_reg_i_1352_n_0),
        .I5(ram_reg_i_1353_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_d0[1]));
  MUXF7 ram_reg_i_564
       (.I0(ram_reg_i_1391_n_0),
        .I1(ram_reg_i_1392_n_0),
        .O(ram_reg_i_564_n_0),
        .S(ram_reg_i_143__4_2));
  LUT6 #(
    .INIT(64'hCCCFCCCA3330FFFA)) 
    ram_reg_i_565
       (.I0(ram_reg_i_1393_n_0),
        .I1(Q[55]),
        .I2(Q[229]),
        .I3(Q[54]),
        .I4(ram_reg_i_158__4_2),
        .I5(DOBDO[0]),
        .O(ram_reg_i_565_n_0));
  LUT6 #(
    .INIT(64'h7D5DFFFF00000000)) 
    ram_reg_i_566
       (.I0(ram_reg_i_1395_n_0),
        .I1(ram_reg_i_158__4_0),
        .I2(DOBDO[0]),
        .I3(Q[26]),
        .I4(ram_reg_i_158__4_1),
        .I5(ram_reg_i_2180_0),
        .O(ram_reg_i_566_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA2A22222222)) 
    ram_reg_i_567
       (.I0(ram_reg_i_1397_n_0),
        .I1(ram_reg_4),
        .I2(ram_reg_i_1344_1),
        .I3(ram_reg_i_1398_n_0),
        .I4(ram_reg_i_1399_n_0),
        .I5(ram_reg_i_1400_n_0),
        .O(ram_reg_i_567_n_0));
  LUT6 #(
    .INIT(64'hFFFCFFFD00030001)) 
    ram_reg_i_789
       (.I0(ram_reg_i_1575_n_0),
        .I1(Q[254]),
        .I2(Q[224]),
        .I3(Q[223]),
        .I4(Q[203]),
        .I5(DOADO[7]),
        .O(ram_reg_i_789_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_78__4
       (.I0(Q[143]),
        .I1(Q[136]),
        .I2(Q[243]),
        .I3(ram_reg_i_157__4_n_0),
        .I4(ram_reg_i_158__5_n_0),
        .I5(ram_reg_i_159__5_n_0),
        .O(ram_reg_i_78__4_n_0));
  LUT6 #(
    .INIT(64'h55A655A655A555A7)) 
    ram_reg_i_790
       (.I0(DOADO[7]),
        .I1(Q[177]),
        .I2(Q[178]),
        .I3(Q[179]),
        .I4(Q[153]),
        .I5(ram_reg_i_323_2),
        .O(ram_reg_i_790_n_0));
  MUXF7 ram_reg_i_792
       (.I0(ram_reg_i_323_0),
        .I1(ram_reg_i_323_1),
        .O(ram_reg_i_792_n_0),
        .S(DOADO[7]));
  LUT6 #(
    .INIT(64'hBBBAEEEEAAAAAAAA)) 
    ram_reg_i_794
       (.I0(ram_reg_i_1582_n_0),
        .I1(DOADO[7]),
        .I2(ram_reg_i_324_5),
        .I3(Q[55]),
        .I4(ram_reg_i_324_6),
        .I5(ram_reg_i_113__4_0),
        .O(ram_reg_i_794_n_0));
  LUT6 #(
    .INIT(64'hF6000000F600F600)) 
    ram_reg_i_795
       (.I0(ram_reg_i_842_0),
        .I1(DOADO[7]),
        .I2(ram_reg_i_1226_0),
        .I3(ram_reg_i_1586_n_0),
        .I4(ram_reg_i_343_0),
        .I5(ram_reg_i_324_1),
        .O(ram_reg_i_795_n_0));
  LUT6 #(
    .INIT(64'hFF4FFFFFFF4F4F4F)) 
    ram_reg_i_797
       (.I0(ram_reg_i_1591_n_0),
        .I1(ram_reg_i_324_2),
        .I2(ram_reg_i_324_0),
        .I3(ram_reg_i_324_3),
        .I4(DOADO[7]),
        .I5(ram_reg_i_324_4),
        .O(ram_reg_i_797_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_79__5
       (.I0(ram_reg_i_160__4_n_0),
        .I1(Q[263]),
        .I2(Q[17]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(ram_reg_i_161__4_n_0),
        .O(ram_reg_i_79__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_80__5
       (.I0(ram_reg_i_162__4_n_0),
        .I1(Q[45]),
        .I2(Q[64]),
        .I3(Q[238]),
        .I4(Q[59]),
        .I5(ram_reg_i_163__5_n_0),
        .O(ram_reg_i_80__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_81__4
       (.I0(ram_reg_i_2180_3),
        .I1(Q[9]),
        .I2(ram_reg_i_165__5_n_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1),
        .I4(ram_reg_i_166__4_n_0),
        .I5(ram_reg_i_167__4_n_0),
        .O(ram_reg_i_81__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_82__4
       (.I0(ram_reg_i_168__4_n_0),
        .I1(ram_reg_i_169__4_n_0),
        .I2(ram_reg_i_170__4_n_0),
        .I3(ram_reg_i_171__4_n_0),
        .O(ram_reg_i_82__4_n_0));
  LUT6 #(
    .INIT(64'hF0A0BBA0F0A0B0A0)) 
    ram_reg_i_839
       (.I0(ram_reg_i_1629_n_0),
        .I1(ram_reg_i_343_7),
        .I2(ram_reg_i_1631_n_0),
        .I3(ram_reg_i_377_0),
        .I4(ram_reg_i_343_8),
        .I5(ram_reg_i_343_9),
        .O(ram_reg_i_839_n_0));
  LUT6 #(
    .INIT(64'hFFFF666600F06666)) 
    ram_reg_i_841
       (.I0(DOADO[6]),
        .I1(ram_reg_i_343_6),
        .I2(ram_reg_i_343_3),
        .I3(ram_reg_i_1634_n_0),
        .I4(ram_reg_i_113__4_0),
        .I5(ram_reg_i_1635_n_0),
        .O(ram_reg_i_841_n_0));
  LUT6 #(
    .INIT(64'h4444444545454445)) 
    ram_reg_i_842
       (.I0(ram_reg_i_965_0),
        .I1(ram_reg_i_1636_n_0),
        .I2(ram_reg_i_343_0),
        .I3(ram_reg_i_343_1),
        .I4(Q[9]),
        .I5(ram_reg_i_343_2[2]),
        .O(ram_reg_i_842_n_0));
  LUT6 #(
    .INIT(64'h00FFFF000505EEEE)) 
    ram_reg_i_843
       (.I0(Q[51]),
        .I1(ram_reg_i_343_4),
        .I2(ram_reg_i_343_5),
        .I3(Q[54]),
        .I4(DOADO[6]),
        .I5(ram_reg_i_1041_0),
        .O(ram_reg_i_843_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_86__5
       (.I0(Q[122]),
        .I1(Q[197]),
        .I2(Q[22]),
        .I3(Q[97]),
        .I4(Q[222]),
        .O(ram_reg_i_86__5_n_0));
  LUT6 #(
    .INIT(64'hFF05F305F305F305)) 
    ram_reg_i_873
       (.I0(ram_reg_i_105__5_1),
        .I1(ram_reg_i_357_0),
        .I2(ram_reg_i_357_2),
        .I3(DOADO[5]),
        .I4(ram_reg_i_357_1),
        .I5(ram_reg_i_357_3),
        .O(ram_reg_i_873_n_0));
  LUT6 #(
    .INIT(64'hF003AAAAF0CFAAAA)) 
    ram_reg_i_874
       (.I0(ram_reg_i_1676_n_0),
        .I1(ram_reg_i_357_4),
        .I2(DOADO[5]),
        .I3(Q[179]),
        .I4(ram_reg_i_377_0),
        .I5(ram_reg_i_1677_n_0),
        .O(ram_reg_i_874_n_0));
  LUT5 #(
    .INIT(32'h00002AA2)) 
    ram_reg_i_875
       (.I0(ram_reg_i_324_0),
        .I1(ram_reg_i_1041_0),
        .I2(DOADO[5]),
        .I3(Q[54]),
        .I4(ram_reg_i_1678_n_0),
        .O(ram_reg_i_875_n_0));
  LUT6 #(
    .INIT(64'hBABBBBBAAAAAAAAA)) 
    ram_reg_i_876
       (.I0(ram_reg_i_965_0),
        .I1(ram_reg_i_842_1),
        .I2(ram_reg_i_1226_0),
        .I3(Q[28]),
        .I4(DOADO[5]),
        .I5(ram_reg_i_1679_n_0),
        .O(ram_reg_i_876_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_87__5
       (.I0(Q[23]),
        .I1(Q[123]),
        .I2(Q[223]),
        .I3(Q[198]),
        .I4(Q[98]),
        .O(\ap_CS_fsm_reg[28] ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFEF)) 
    ram_reg_i_883
       (.I0(ram_reg_i_841_1),
        .I1(Q[76]),
        .I2(Q[75]),
        .I3(Q[74]),
        .I4(Q[55]),
        .I5(ram_reg_i_1683_n_0),
        .O(ram_reg_i_883_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAFFAE)) 
    ram_reg_i_885
       (.I0(DOADO[5]),
        .I1(Q[76]),
        .I2(Q[77]),
        .I3(Q[78]),
        .I4(Q[98]),
        .I5(ram_reg_i_360_0),
        .O(ram_reg_i_885_n_0));
  LUT6 #(
    .INIT(64'h00FFFFFF00EF00EF)) 
    ram_reg_i_886
       (.I0(ram_reg_i_360_1),
        .I1(ram_reg_i_360_2),
        .I2(DOADO[5]),
        .I3(ram_reg_i_1687_n_0),
        .I4(Q[99]),
        .I5(ram_reg_i_1002_1),
        .O(ram_reg_i_886_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_88__4
       (.I0(ram_reg_i_172__4_n_0),
        .I1(ram_reg_i_173__4_n_0),
        .O(ram_reg_i_88__4_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_i_89__4
       (.I0(Q[52]),
        .I1(Q[54]),
        .I2(Q[53]),
        .I3(Q[47]),
        .I4(ram_reg_i_111__4_0),
        .I5(ram_reg_i_174__3_n_0),
        .O(ram_reg_i_89__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'h0FE0)) 
    ram_reg_i_917
       (.I0(Q[249]),
        .I1(Q[248]),
        .I2(DOADO[4]),
        .I3(Q[251]),
        .O(ram_reg_i_917_n_0));
  LUT6 #(
    .INIT(64'h4C4C0CC04C400CC0)) 
    ram_reg_i_918
       (.I0(ram_reg_i_377_1),
        .I1(ram_reg_i_357_0),
        .I2(DOADO[4]),
        .I3(Q[230]),
        .I4(ram_reg_i_357_1),
        .I5(ram_reg_i_129__4_1),
        .O(ram_reg_i_918_n_0));
  LUT6 #(
    .INIT(64'h5555AAAA5555AA5C)) 
    ram_reg_i_919
       (.I0(DOADO[4]),
        .I1(ram_reg_i_1721_n_0),
        .I2(Q[203]),
        .I3(Q[223]),
        .I4(Q[224]),
        .I5(Q[254]),
        .O(ram_reg_i_919_n_0));
  LUT6 #(
    .INIT(64'h11411145FFFFFFFF)) 
    ram_reg_i_920
       (.I0(ram_reg_i_1722_n_0),
        .I1(DOADO[4]),
        .I2(Q[178]),
        .I3(Q[179]),
        .I4(Q[177]),
        .I5(ram_reg_i_377_0),
        .O(ram_reg_i_920_n_0));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    ram_reg_i_922
       (.I0(ram_reg_i_378_0),
        .I1(Q[204]),
        .I2(ram_reg_i_343_2[0]),
        .I3(Q[9]),
        .I4(ram_reg_i_378_1),
        .I5(ram_reg_i_1725_n_0),
        .O(ram_reg_i_922_n_0));
  LUT6 #(
    .INIT(64'hDFFDDFFDDFFDDDFD)) 
    ram_reg_i_923
       (.I0(ram_reg_i_324_0),
        .I1(ram_reg_i_1726_n_0),
        .I2(DOADO[4]),
        .I3(ram_reg_i_378_2),
        .I4(Q[52]),
        .I5(Q[54]),
        .O(ram_reg_i_923_n_0));
  LUT6 #(
    .INIT(64'hA0A0A0AAFFFFFFF3)) 
    ram_reg_i_925
       (.I0(ram_reg_i_841_5),
        .I1(Q[76]),
        .I2(ram_reg_i_360_0),
        .I3(Q[77]),
        .I4(Q[78]),
        .I5(DOADO[4]),
        .O(ram_reg_i_925_n_0));
  LUT5 #(
    .INIT(32'h65656567)) 
    ram_reg_i_926
       (.I0(DOADO[4]),
        .I1(Q[98]),
        .I2(Q[80]),
        .I3(Q[79]),
        .I4(Q[205]),
        .O(ram_reg_i_926_n_0));
  LUT6 #(
    .INIT(64'hFAFAFACAFFCFFACA)) 
    ram_reg_i_927
       (.I0(ram_reg_i_380_0),
        .I1(ram_reg_i_1002_0),
        .I2(DOADO[4]),
        .I3(ram_reg_i_380_1),
        .I4(ram_reg_i_380_2),
        .I5(ram_reg_i_380_3),
        .O(ram_reg_i_927_n_0));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_94__5
       (.I0(ram_reg_i_89__4_n_0),
        .I1(Q[247]),
        .I2(Q[72]),
        .I3(Q[147]),
        .I4(Q[172]),
        .O(ram_reg_i_94__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00002000)) 
    ram_reg_i_95__5
       (.I0(ram_reg_i_89__4_n_0),
        .I1(ram_reg_i_86__5_n_0),
        .I2(Q[7]),
        .I3(\ap_CS_fsm_reg[28] ),
        .I4(ram_reg_i_172__4_n_0),
        .I5(ram_reg_i_173__4_n_0),
        .O(ram_reg_i_95__5_n_0));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    ram_reg_i_965
       (.I0(ram_reg_i_397_1),
        .I1(ram_reg_i_343_0),
        .I2(ram_reg_i_1760_n_0),
        .I3(ram_reg_i_1226_0),
        .I4(ram_reg_i_1761_n_0),
        .O(ram_reg_i_965_n_0));
  LUT6 #(
    .INIT(64'hFF5D5D5D5D5DFF5D)) 
    ram_reg_i_966
       (.I0(ram_reg_i_324_0),
        .I1(ram_reg_i_324_2),
        .I2(ram_reg_i_1762_n_0),
        .I3(ram_reg_i_1041_0),
        .I4(DOADO[3]),
        .I5(Q[54]),
        .O(ram_reg_i_966_n_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    ram_reg_i_967
       (.I0(ram_reg_i_397_3),
        .I1(ram_reg_i_397_4),
        .I2(ram_reg_i_397_5),
        .I3(ram_reg_i_397_0),
        .I4(DOADO[3]),
        .O(ram_reg_i_967_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44045555)) 
    ram_reg_i_968
       (.I0(ram_reg_i_397_2),
        .I1(ram_reg_i_841_1),
        .I2(ram_reg_i_360_0),
        .I3(Q[98]),
        .I4(ram_reg_i_413_2),
        .I5(ram_reg_i_1769_n_0),
        .O(ram_reg_i_968_n_0));
  LUT6 #(
    .INIT(64'h1FFF1FFF1FFF1F00)) 
    ram_reg_i_969
       (.I0(ram_reg_i_1770_n_0),
        .I1(ram_reg_i_377_0),
        .I2(ram_reg_i_1771_n_0),
        .I3(ram_reg_1),
        .I4(ram_reg_i_1772_n_0),
        .I5(ram_reg_i_1773_n_0),
        .O(ram_reg_i_969_n_0));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_97__5
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_99__3
       (.I0(Q[250]),
        .I1(Q[175]),
        .I2(Q[75]),
        .I3(Q[150]),
        .I4(ram_reg_i_177__4_n_0),
        .O(ram_reg_i_99__3_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_4
   (DOADO,
    DOBDO,
    WEA,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[254] ,
    \ap_CS_fsm_reg[72] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[525] ,
    \ap_CS_fsm_reg[76] ,
    \ap_CS_fsm_reg[67] ,
    D,
    ram_reg_0,
    \ap_CS_fsm_reg[378] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[489] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    \ap_CS_fsm_reg[584] ,
    \ap_CS_fsm_reg[254]_0 ,
    \ap_CS_fsm_reg[452] ,
    \ap_CS_fsm_reg[587] ,
    \ap_CS_fsm_reg[135] ,
    \ap_CS_fsm_reg[76]_0 ,
    \ap_CS_fsm_reg[201] ,
    \ap_CS_fsm_reg[72]_0 ,
    \ap_CS_fsm_reg[67]_0 ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[72]_1 ,
    \ap_CS_fsm_reg[266] ,
    \ap_CS_fsm_reg[71] ,
    \ap_CS_fsm_reg[524] ,
    \ap_CS_fsm_reg[389] ,
    \ap_CS_fsm_reg[574] ,
    \ap_CS_fsm_reg[110] ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[9]_2 ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[10] ,
    ram_reg_1,
    ap_clk,
    fin_ce1,
    ADDRARDADDR,
    DIADI,
    DIBDI,
    Q,
    ram_reg_2,
    \reg_297_reg[7] ,
    \reg_297_reg[7]_0 ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_i_47__3_0,
    ram_reg_i_39__3_0,
    ram_reg_i_42__2_0,
    ram_reg_i_33__4_0,
    ram_reg_i_29__4_0,
    ram_reg_i_39__3_1,
    ram_reg_i_27__3_0,
    ram_reg_i_46__5_0,
    ram_reg_i_42__2_1,
    grp_ClefiaGfn8_fu_2681_ap_start_reg,
    \x_reg_1168_reg[7] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[254] ;
  output \ap_CS_fsm_reg[72] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[525] ;
  output \ap_CS_fsm_reg[76] ;
  output \ap_CS_fsm_reg[67] ;
  output [7:0]D;
  output [7:0]ram_reg_0;
  output \ap_CS_fsm_reg[378] ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[489] ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[9]_1 ;
  output \ap_CS_fsm_reg[584] ;
  output \ap_CS_fsm_reg[254]_0 ;
  output \ap_CS_fsm_reg[452] ;
  output \ap_CS_fsm_reg[587] ;
  output \ap_CS_fsm_reg[135] ;
  output \ap_CS_fsm_reg[76]_0 ;
  output \ap_CS_fsm_reg[201] ;
  output \ap_CS_fsm_reg[72]_0 ;
  output \ap_CS_fsm_reg[67]_0 ;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[72]_1 ;
  output \ap_CS_fsm_reg[266] ;
  output \ap_CS_fsm_reg[71] ;
  output \ap_CS_fsm_reg[524] ;
  output \ap_CS_fsm_reg[389] ;
  output \ap_CS_fsm_reg[574] ;
  output \ap_CS_fsm_reg[110] ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[9]_2 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output \ap_CS_fsm_reg[8]_2 ;
  output \ap_CS_fsm_reg[10] ;
  output [7:0]ram_reg_1;
  input ap_clk;
  input fin_ce1;
  input [2:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [271:0]Q;
  input ram_reg_2;
  input [0:0]\reg_297_reg[7] ;
  input [0:0]\reg_297_reg[7]_0 ;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_i_47__3_0;
  input ram_reg_i_39__3_0;
  input ram_reg_i_42__2_0;
  input ram_reg_i_33__4_0;
  input ram_reg_i_29__4_0;
  input ram_reg_i_39__3_1;
  input ram_reg_i_27__3_0;
  input ram_reg_i_46__5_0;
  input ram_reg_i_42__2_1;
  input grp_ClefiaGfn8_fu_2681_ap_start_reg;
  input [7:0]\x_reg_1168_reg[7] ;

  wire [2:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [271:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[110] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[135] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[201] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[254] ;
  wire \ap_CS_fsm_reg[254]_0 ;
  wire \ap_CS_fsm_reg[266] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[378] ;
  wire \ap_CS_fsm_reg[389] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[452] ;
  wire \ap_CS_fsm_reg[489] ;
  wire \ap_CS_fsm_reg[524] ;
  wire \ap_CS_fsm_reg[525] ;
  wire \ap_CS_fsm_reg[574] ;
  wire \ap_CS_fsm_reg[584] ;
  wire \ap_CS_fsm_reg[587] ;
  wire \ap_CS_fsm_reg[67] ;
  wire \ap_CS_fsm_reg[67]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[71] ;
  wire \ap_CS_fsm_reg[72] ;
  wire \ap_CS_fsm_reg[72]_0 ;
  wire \ap_CS_fsm_reg[72]_1 ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[76]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire ap_clk;
  wire fin_ce1;
  wire grp_ClefiaGfn8_fu_2681_ap_start_reg;
  wire q0_reg_i_28__0_n_0;
  wire q0_reg_i_29__0_n_0;
  wire q0_reg_i_30_n_0;
  wire q0_reg_i_31__0_n_0;
  wire q0_reg_i_44__0_n_0;
  wire q0_reg_i_45__0_n_0;
  wire q0_reg_i_46__0_n_0;
  wire q0_reg_i_47__0_n_0;
  wire q0_reg_i_48__0_n_0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_100__3_n_0;
  wire ram_reg_i_101__2_n_0;
  wire ram_reg_i_105__3_n_0;
  wire ram_reg_i_106__5_n_0;
  wire ram_reg_i_107__3_n_0;
  wire ram_reg_i_108__3_n_0;
  wire ram_reg_i_109__2_n_0;
  wire ram_reg_i_110__3_n_0;
  wire ram_reg_i_111__2_n_0;
  wire ram_reg_i_113__3_n_0;
  wire ram_reg_i_114__4_n_0;
  wire ram_reg_i_115__5_n_0;
  wire ram_reg_i_116__3_n_0;
  wire ram_reg_i_117__2_n_0;
  wire ram_reg_i_118__4_n_0;
  wire ram_reg_i_119__2_n_0;
  wire ram_reg_i_120__1_n_0;
  wire ram_reg_i_121__2_n_0;
  wire ram_reg_i_122__4_n_0;
  wire ram_reg_i_125__1_n_0;
  wire ram_reg_i_126__4_n_0;
  wire ram_reg_i_127__2_n_0;
  wire ram_reg_i_134__4_n_0;
  wire ram_reg_i_135__3_n_0;
  wire ram_reg_i_141__2_n_0;
  wire ram_reg_i_146__3_n_0;
  wire ram_reg_i_154__3_n_0;
  wire ram_reg_i_155__3_n_0;
  wire ram_reg_i_158__3_n_0;
  wire ram_reg_i_159__4_n_0;
  wire ram_reg_i_160__3_n_0;
  wire ram_reg_i_161__3_n_0;
  wire ram_reg_i_162__3_n_0;
  wire ram_reg_i_163__3_n_0;
  wire ram_reg_i_164__4_n_0;
  wire ram_reg_i_165__4_n_0;
  wire ram_reg_i_176__2_n_0;
  wire ram_reg_i_177__2_n_0;
  wire ram_reg_i_179__2_n_0;
  wire ram_reg_i_180__3_n_0;
  wire ram_reg_i_197__1_n_0;
  wire ram_reg_i_198__1_n_0;
  wire ram_reg_i_199__1_n_0;
  wire ram_reg_i_200__1_n_0;
  wire ram_reg_i_201__1_n_0;
  wire ram_reg_i_202__1_n_0;
  wire ram_reg_i_203__1_n_0;
  wire ram_reg_i_204__1_n_0;
  wire ram_reg_i_205__1_n_0;
  wire ram_reg_i_206__2_n_0;
  wire ram_reg_i_207__2_n_0;
  wire ram_reg_i_220__1_n_0;
  wire ram_reg_i_221__1_n_0;
  wire ram_reg_i_222__1_n_0;
  wire ram_reg_i_27__3_0;
  wire ram_reg_i_29__4_0;
  wire ram_reg_i_32__5_n_0;
  wire ram_reg_i_33__4_0;
  wire ram_reg_i_33__4_n_0;
  wire ram_reg_i_34__2_n_0;
  wire ram_reg_i_35__3_n_0;
  wire ram_reg_i_36__2_n_0;
  wire ram_reg_i_37__2_n_0;
  wire ram_reg_i_39__3_0;
  wire ram_reg_i_39__3_1;
  wire ram_reg_i_3__3_n_0;
  wire ram_reg_i_42__2_0;
  wire ram_reg_i_42__2_1;
  wire ram_reg_i_46__5_0;
  wire ram_reg_i_47__3_0;
  wire ram_reg_i_69__4_n_0;
  wire ram_reg_i_77__4_n_0;
  wire ram_reg_i_82__3_n_0;
  wire ram_reg_i_83__3_n_0;
  wire ram_reg_i_84__5_n_0;
  wire ram_reg_i_85__2_n_0;
  wire ram_reg_i_87__3_n_0;
  wire ram_reg_i_88__3_n_0;
  wire ram_reg_i_89__3_n_0;
  wire ram_reg_i_90__1_n_0;
  wire ram_reg_i_90__2_n_0;
  wire ram_reg_i_91__3_n_0;
  wire ram_reg_i_91__4_n_0;
  wire ram_reg_i_92__1_n_0;
  wire ram_reg_i_92__2_n_0;
  wire ram_reg_i_93__2_n_0;
  wire ram_reg_i_93__3_n_0;
  wire ram_reg_i_94__4_n_0;
  wire ram_reg_i_95__3_n_0;
  wire ram_reg_i_96__3_n_0;
  wire ram_reg_i_96__4_n_0;
  wire ram_reg_i_97__3_n_0;
  wire ram_reg_i_98__4_n_0;
  wire ram_reg_i_99__2_n_0;
  wire [0:0]\reg_297_reg[7] ;
  wire [0:0]\reg_297_reg[7]_0 ;
  wire [7:0]\x_reg_1168_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0002)) 
    q0_reg_i_20__0
       (.I0(q0_reg_i_28__0_n_0),
        .I1(q0_reg_i_29__0_n_0),
        .I2(q0_reg_i_30_n_0),
        .I3(q0_reg_i_31__0_n_0),
        .O(\ap_CS_fsm_reg[489] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    q0_reg_i_28__0
       (.I0(q0_reg_i_44__0_n_0),
        .I1(q0_reg_i_45__0_n_0),
        .I2(q0_reg_i_46__0_n_0),
        .I3(Q[214]),
        .I4(Q[266]),
        .I5(Q[260]),
        .O(q0_reg_i_28__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_29__0
       (.I0(Q[153]),
        .I1(Q[77]),
        .I2(Q[50]),
        .I3(Q[44]),
        .I4(q0_reg_i_47__0_n_0),
        .O(q0_reg_i_29__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_30
       (.I0(Q[187]),
        .I1(Q[104]),
        .I2(Q[133]),
        .I3(Q[127]),
        .I4(q0_reg_i_48__0_n_0),
        .O(q0_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_31__0
       (.I0(Q[22]),
        .I1(Q[158]),
        .I2(Q[261]),
        .I3(Q[186]),
        .I4(Q[215]),
        .I5(Q[208]),
        .O(q0_reg_i_31__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_44__0
       (.I0(Q[237]),
        .I1(Q[126]),
        .I2(Q[43]),
        .I3(Q[181]),
        .O(q0_reg_i_44__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_45__0
       (.I0(Q[159]),
        .I1(Q[209]),
        .I2(Q[49]),
        .I3(Q[98]),
        .O(q0_reg_i_45__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_46__0
       (.I0(Q[16]),
        .I1(Q[243]),
        .I2(Q[180]),
        .I3(Q[236]),
        .O(q0_reg_i_46__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_47__0
       (.I0(Q[71]),
        .I1(Q[99]),
        .I2(Q[242]),
        .I3(Q[21]),
        .O(q0_reg_i_47__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_48__0
       (.I0(Q[105]),
        .I1(Q[132]),
        .I2(Q[152]),
        .I3(Q[267]),
        .O(q0_reg_i_48__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_331/grp_ClefiaGfn8_fu_2681/fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[2],ram_reg_i_3__3_n_0,ADDRARDADDR[1:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[2],ram_reg_i_3__3_n_0,ADDRARDADDR[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fin_ce1),
        .ENBWREN(fin_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_100__3
       (.I0(Q[33]),
        .I1(\ap_CS_fsm_reg[452] ),
        .O(ram_reg_i_100__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_101__2
       (.I0(Q[34]),
        .I1(\ap_CS_fsm_reg[389] ),
        .I2(Q[143]),
        .I3(Q[199]),
        .I4(Q[252]),
        .I5(Q[227]),
        .O(ram_reg_i_101__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    ram_reg_i_104__3
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(ram_reg_i_120__1_n_0),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[7]),
        .O(\ap_CS_fsm_reg[9]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    ram_reg_i_105__3
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(ram_reg_i_96__4_n_0),
        .I4(Q[12]),
        .I5(\ap_CS_fsm_reg[9]_1 ),
        .O(ram_reg_i_105__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    ram_reg_i_106__5
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(ram_reg_i_106__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_107__3
       (.I0(Q[14]),
        .I1(Q[12]),
        .O(ram_reg_i_107__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_108__3
       (.I0(Q[235]),
        .I1(Q[207]),
        .I2(Q[151]),
        .I3(ram_reg_i_154__3_n_0),
        .O(ram_reg_i_108__3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ram_reg_i_109__2
       (.I0(\ap_CS_fsm_reg[587] ),
        .I1(Q[95]),
        .I2(Q[149]),
        .I3(Q[68]),
        .I4(Q[40]),
        .I5(ram_reg_i_89__3_n_0),
        .O(ram_reg_i_109__2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_110__3
       (.I0(\ap_CS_fsm_reg[452] ),
        .I1(\ap_CS_fsm_reg[587] ),
        .I2(\ap_CS_fsm_reg[135] ),
        .O(ram_reg_i_110__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_111__2
       (.I0(ram_reg_i_155__3_n_0),
        .I1(Q[252]),
        .I2(Q[250]),
        .I3(Q[173]),
        .I4(Q[68]),
        .I5(ram_reg_i_47__3_0),
        .O(ram_reg_i_111__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_113__3
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(ram_reg_i_113__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_114__4
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[14]),
        .O(ram_reg_i_114__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_115__5
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(ram_reg_i_115__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_116__3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(ram_reg_i_116__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_117__1
       (.I0(Q[34]),
        .I1(Q[35]),
        .O(\ap_CS_fsm_reg[71] ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFBABB)) 
    ram_reg_i_117__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(ram_reg_i_117__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    ram_reg_i_118__4
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(ram_reg_i_118__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_119__2
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(ram_reg_i_119__2_n_0));
  LUT6 #(
    .INIT(64'h3130313131303130)) 
    ram_reg_i_120__1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(ram_reg_i_120__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_121__2
       (.I0(Q[106]),
        .I1(Q[134]),
        .I2(Q[45]),
        .I3(Q[78]),
        .O(ram_reg_i_121__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_122__4
       (.I0(Q[216]),
        .I1(Q[268]),
        .I2(Q[244]),
        .I3(Q[23]),
        .I4(ram_reg_i_158__3_n_0),
        .I5(ram_reg_i_159__4_n_0),
        .O(ram_reg_i_122__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_125__1
       (.I0(ram_reg_i_160__3_n_0),
        .I1(Q[18]),
        .I2(Q[190]),
        .I3(Q[107]),
        .I4(Q[25]),
        .I5(ram_reg_i_161__3_n_0),
        .O(ram_reg_i_125__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_126__4
       (.I0(ram_reg_i_162__3_n_0),
        .I1(ram_reg_i_163__3_n_0),
        .I2(Q[156]),
        .I3(Q[162]),
        .I4(Q[246]),
        .I5(Q[72]),
        .O(ram_reg_i_126__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_127__2
       (.I0(Q[211]),
        .I1(Q[155]),
        .I2(Q[101]),
        .I3(ram_reg_i_164__4_n_0),
        .I4(ram_reg_i_165__4_n_0),
        .O(ram_reg_i_127__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_134__4
       (.I0(Q[191]),
        .I1(Q[241]),
        .I2(Q[109]),
        .I3(Q[185]),
        .O(ram_reg_i_134__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_135__3
       (.I0(Q[103]),
        .I1(Q[76]),
        .I2(Q[81]),
        .I3(Q[20]),
        .I4(ram_reg_i_176__2_n_0),
        .I5(ram_reg_i_177__2_n_0),
        .O(ram_reg_i_135__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_141__2
       (.I0(Q[55]),
        .I1(Q[164]),
        .I2(Q[192]),
        .I3(Q[82]),
        .I4(\ap_CS_fsm_reg[574] ),
        .O(ram_reg_i_141__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_143__2
       (.I0(Q[198]),
        .I1(Q[170]),
        .I2(Q[88]),
        .I3(Q[251]),
        .I4(ram_reg_i_179__2_n_0),
        .O(\ap_CS_fsm_reg[452] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_144__4
       (.I0(Q[257]),
        .I1(Q[177]),
        .I2(Q[205]),
        .I3(Q[123]),
        .I4(Q[233]),
        .O(\ap_CS_fsm_reg[587] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_145__2
       (.I0(Q[122]),
        .I1(Q[232]),
        .I2(Q[256]),
        .I3(Q[176]),
        .O(\ap_CS_fsm_reg[266] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_146__3
       (.I0(Q[206]),
        .I1(Q[150]),
        .I2(Q[178]),
        .I3(Q[69]),
        .I4(\ap_CS_fsm_reg[524] ),
        .O(ram_reg_i_146__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_147__2
       (.I0(Q[93]),
        .I1(Q[66]),
        .I2(Q[231]),
        .I3(Q[121]),
        .O(\ap_CS_fsm_reg[201] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_153__3
       (.I0(Q[171]),
        .I1(Q[89]),
        .I2(Q[62]),
        .I3(Q[117]),
        .O(\ap_CS_fsm_reg[389] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_154__3
       (.I0(Q[97]),
        .I1(Q[42]),
        .I2(Q[179]),
        .I3(Q[125]),
        .I4(Q[259]),
        .I5(Q[70]),
        .O(ram_reg_i_154__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_155__3
       (.I0(Q[256]),
        .I1(Q[171]),
        .I2(Q[139]),
        .I3(Q[249]),
        .I4(Q[172]),
        .I5(Q[203]),
        .O(ram_reg_i_155__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_158__3
       (.I0(Q[100]),
        .I1(Q[188]),
        .I2(Q[73]),
        .I3(Q[210]),
        .O(ram_reg_i_158__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_159__4
       (.I0(Q[262]),
        .I1(Q[238]),
        .I2(Q[17]),
        .I3(Q[182]),
        .O(ram_reg_i_159__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_160__3
       (.I0(Q[240]),
        .I1(Q[245]),
        .I2(Q[212]),
        .I3(Q[263]),
        .O(ram_reg_i_160__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_161__3
       (.I0(Q[161]),
        .I1(Q[47]),
        .I2(Q[24]),
        .I3(Q[102]),
        .I4(ram_reg_i_180__3_n_0),
        .O(ram_reg_i_161__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_162__3
       (.I0(Q[217]),
        .I1(Q[218]),
        .I2(Q[108]),
        .I3(Q[264]),
        .I4(Q[269]),
        .I5(Q[239]),
        .O(ram_reg_i_162__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_163__3
       (.I0(Q[74]),
        .I1(Q[80]),
        .I2(Q[75]),
        .I3(Q[270]),
        .O(ram_reg_i_163__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_164__4
       (.I0(Q[129]),
        .I1(Q[183]),
        .I2(Q[19]),
        .I3(Q[189]),
        .O(ram_reg_i_164__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_165__4
       (.I0(Q[53]),
        .I1(Q[46]),
        .I2(Q[79]),
        .I3(Q[52]),
        .O(ram_reg_i_165__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_176__2
       (.I0(Q[48]),
        .I1(Q[137]),
        .I2(Q[26]),
        .I3(Q[213]),
        .O(ram_reg_i_176__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_177__2
       (.I0(Q[271]),
        .I1(Q[247]),
        .I2(Q[54]),
        .I3(Q[131]),
        .O(ram_reg_i_177__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_179__2
       (.I0(Q[61]),
        .I1(Q[226]),
        .I2(Q[116]),
        .I3(Q[142]),
        .O(ram_reg_i_179__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_180__3
       (.I0(Q[136]),
        .I1(Q[135]),
        .I2(Q[130]),
        .I3(Q[184]),
        .O(ram_reg_i_180__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_197__1
       (.I0(Q[199]),
        .I1(Q[193]),
        .I2(Q[85]),
        .I3(Q[201]),
        .O(ram_reg_i_197__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_198__1
       (.I0(Q[113]),
        .I1(Q[223]),
        .I2(Q[231]),
        .I3(Q[121]),
        .O(ram_reg_i_198__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_199__1
       (.I0(Q[195]),
        .I1(Q[86]),
        .I2(Q[117]),
        .I3(Q[178]),
        .I4(ram_reg_i_220__1_n_0),
        .O(ram_reg_i_199__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_200__1
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(ram_reg_i_200__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_201__1
       (.I0(Q[119]),
        .I1(Q[229]),
        .O(ram_reg_i_201__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_202__1
       (.I0(Q[234]),
        .I1(Q[124]),
        .I2(Q[111]),
        .I3(Q[165]),
        .O(ram_reg_i_202__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_203__1
       (.I0(Q[67]),
        .I1(Q[221]),
        .I2(Q[33]),
        .I3(Q[148]),
        .I4(ram_reg_i_221__1_n_0),
        .O(ram_reg_i_203__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_204__1
       (.I0(Q[167]),
        .I1(Q[90]),
        .I2(Q[141]),
        .I3(Q[96]),
        .O(ram_reg_i_204__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_205__1
       (.I0(Q[140]),
        .I1(Q[144]),
        .I2(Q[89]),
        .I3(Q[164]),
        .I4(ram_reg_i_222__1_n_0),
        .O(ram_reg_i_205__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_206__2
       (.I0(Q[220]),
        .I1(Q[60]),
        .I2(Q[87]),
        .I3(Q[63]),
        .O(ram_reg_i_206__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_207__2
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[32]),
        .I4(Q[82]),
        .I5(Q[150]),
        .O(ram_reg_i_207__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_208__2
       (.I0(Q[234]),
        .I1(Q[124]),
        .I2(Q[258]),
        .I3(Q[96]),
        .O(\ap_CS_fsm_reg[524] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_214__2
       (.I0(Q[248]),
        .I1(Q[220]),
        .I2(Q[138]),
        .I3(Q[110]),
        .O(\ap_CS_fsm_reg[574] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_220__1
       (.I0(Q[202]),
        .I1(Q[200]),
        .I2(Q[197]),
        .I3(Q[192]),
        .O(ram_reg_i_220__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_221__1
       (.I0(Q[138]),
        .I1(Q[115]),
        .I2(Q[143]),
        .I3(Q[39]),
        .O(ram_reg_i_221__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_222__1
       (.I0(Q[147]),
        .I1(Q[146]),
        .I2(Q[169]),
        .I3(Q[29]),
        .O(ram_reg_i_222__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    ram_reg_i_22__4
       (.I0(\ap_CS_fsm_reg[254] ),
        .I1(ram_reg_i_69__4_n_0),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(WEA));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_24__3
       (.I0(ram_reg_3),
        .I1(ram_reg_i_77__4_n_0),
        .I2(ram_reg_4),
        .O(\ap_CS_fsm_reg[378] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_24__4
       (.I0(Q[64]),
        .I1(Q[204]),
        .I2(Q[57]),
        .I3(Q[58]),
        .I4(Q[55]),
        .I5(Q[56]),
        .O(\ap_CS_fsm_reg[135] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_26__4
       (.I0(ram_reg_i_90__2_n_0),
        .I1(Q[110]),
        .I2(Q[83]),
        .I3(Q[94]),
        .I4(Q[194]),
        .I5(ram_reg_i_91__3_n_0),
        .O(\ap_CS_fsm_reg[254]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_27__3
       (.I0(ram_reg_i_92__2_n_0),
        .I1(ram_reg_i_93__2_n_0),
        .I2(ram_reg_i_94__4_n_0),
        .I3(ram_reg_i_95__3_n_0),
        .I4(ram_reg_i_96__3_n_0),
        .O(\ap_CS_fsm_reg[584] ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_27__5
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(Q[9]),
        .I2(Q[8]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT5 #(
    .INIT(32'h00040000)) 
    ram_reg_i_29__4
       (.I0(ram_reg_i_82__3_n_0),
        .I1(ram_reg_i_83__3_n_0),
        .I2(ram_reg_i_84__5_n_0),
        .I3(ram_reg_i_85__2_n_0),
        .I4(\ap_CS_fsm_reg[72] ),
        .O(\ap_CS_fsm_reg[67] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__3
       (.I0(ram_reg_i_32__5_n_0),
        .I1(ram_reg_i_33__4_n_0),
        .O(\ap_CS_fsm_reg[76]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_31__4
       (.I0(Q[35]),
        .I1(ram_reg_2),
        .I2(Q[63]),
        .I3(Q[200]),
        .I4(Q[144]),
        .I5(Q[90]),
        .O(\ap_CS_fsm_reg[72] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_32__5
       (.I0(ram_reg_i_87__3_n_0),
        .I1(ram_reg_i_88__3_n_0),
        .I2(Q[39]),
        .I3(ram_reg_i_89__3_n_0),
        .O(ram_reg_i_32__5_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_33__4
       (.I0(ram_reg_i_90__1_n_0),
        .I1(ram_reg_i_91__4_n_0),
        .I2(ram_reg_i_92__1_n_0),
        .O(ram_reg_i_33__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'hAFBF)) 
    ram_reg_i_34__2
       (.I0(\ap_CS_fsm_reg[67] ),
        .I1(ram_reg_i_82__3_n_0),
        .I2(\ap_CS_fsm_reg[72] ),
        .I3(ram_reg_i_85__2_n_0),
        .O(ram_reg_i_34__2_n_0));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    ram_reg_i_35__3
       (.I0(\ap_CS_fsm_reg[67] ),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[15]),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(ram_reg_i_35__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_36__2
       (.I0(\ap_CS_fsm_reg[378] ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_36__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_i_37__2
       (.I0(\ap_CS_fsm_reg[9]_1 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\ap_CS_fsm_reg[12] ),
        .O(ram_reg_i_37__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000D0)) 
    ram_reg_i_38__5
       (.I0(ram_reg_i_90__1_n_0),
        .I1(ram_reg_i_91__4_n_0),
        .I2(ram_reg_i_87__3_n_0),
        .I3(ram_reg_i_88__3_n_0),
        .I4(Q[39]),
        .I5(ram_reg_i_89__3_n_0),
        .O(\ap_CS_fsm_reg[76] ));
  LUT6 #(
    .INIT(64'h4044404040444044)) 
    ram_reg_i_39__3
       (.I0(\ap_CS_fsm_reg[67] ),
        .I1(\ap_CS_fsm_reg[72] ),
        .I2(ram_reg_i_85__2_n_0),
        .I3(ram_reg_i_82__3_n_0),
        .I4(ram_reg_i_93__3_n_0),
        .I5(ram_reg_i_83__3_n_0),
        .O(\ap_CS_fsm_reg[72]_0 ));
  LUT6 #(
    .INIT(64'h5D5D5DDD5DDD5DDD)) 
    ram_reg_i_3__3
       (.I0(ram_reg_i_32__5_n_0),
        .I1(ram_reg_i_33__4_n_0),
        .I2(ram_reg_i_34__2_n_0),
        .I3(ram_reg_i_35__3_n_0),
        .I4(ram_reg_i_36__2_n_0),
        .I5(ram_reg_i_37__2_n_0),
        .O(ram_reg_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCECCCF)) 
    ram_reg_i_41__2
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(ram_reg_i_96__4_n_0),
        .I5(Q[15]),
        .O(\ap_CS_fsm_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF3032)) 
    ram_reg_i_42__2
       (.I0(ram_reg_i_83__3_n_0),
        .I1(ram_reg_i_97__3_n_0),
        .I2(ram_reg_i_98__4_n_0),
        .I3(ram_reg_i_99__2_n_0),
        .I4(ram_reg_i_100__3_n_0),
        .I5(ram_reg_i_101__2_n_0),
        .O(\ap_CS_fsm_reg[67]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_43__2
       (.I0(\ap_CS_fsm_reg[72] ),
        .I1(\ap_CS_fsm_reg[67] ),
        .O(\ap_CS_fsm_reg[72]_1 ));
  LUT6 #(
    .INIT(64'h555555555D5D555D)) 
    ram_reg_i_45__3
       (.I0(\ap_CS_fsm_reg[67] ),
        .I1(ram_reg_i_105__3_n_0),
        .I2(ram_reg_i_106__5_n_0),
        .I3(Q[11]),
        .I4(ram_reg_i_107__3_n_0),
        .I5(\ap_CS_fsm_reg[15]_0 ),
        .O(\ap_CS_fsm_reg[11] ));
  LUT5 #(
    .INIT(32'h11010101)) 
    ram_reg_i_46__5
       (.I0(ram_reg_i_108__3_n_0),
        .I1(ram_reg_i_109__2_n_0),
        .I2(ram_reg_i_32__5_n_0),
        .I3(ram_reg_i_91__4_n_0),
        .I4(ram_reg_i_90__1_n_0),
        .O(\ap_CS_fsm_reg[525] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_47__3
       (.I0(\ap_CS_fsm_reg[584] ),
        .I1(\ap_CS_fsm_reg[254]_0 ),
        .I2(ram_reg_i_110__3_n_0),
        .I3(ram_reg_i_108__3_n_0),
        .I4(ram_reg_i_111__2_n_0),
        .I5(ram_reg_5),
        .O(\ap_CS_fsm_reg[254] ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_48__3
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[15]),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_49__3
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[9]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'hFEFEFFFFFEFFFFFF)) 
    ram_reg_i_50__4
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(ram_reg_i_113__3_n_0),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFEEEEEEEEE)) 
    ram_reg_i_51__2
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(ram_reg_i_114__4_n_0),
        .O(\ap_CS_fsm_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8880)) 
    ram_reg_i_52__3
       (.I0(ram_reg_i_115__5_n_0),
        .I1(ram_reg_i_116__3_n_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    ram_reg_i_53__3
       (.I0(Q[9]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\ap_CS_fsm_reg[254] ),
        .O(\ap_CS_fsm_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_55__4
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(ram_reg_i_117__2_n_0),
        .O(\ap_CS_fsm_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_56__4
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_57__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_58__4
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[13]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_59__5
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_60__3
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(Q[15]),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_61__4
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_62__4
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\ap_CS_fsm_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_63__2
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h0000FFFF00000400)) 
    ram_reg_i_64__3
       (.I0(ram_reg_i_118__4_n_0),
        .I1(\ap_CS_fsm_reg[9]_1 ),
        .I2(Q[6]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(\ap_CS_fsm_reg[254] ),
        .I5(ram_reg_i_119__2_n_0),
        .O(\ap_CS_fsm_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_66__5
       (.I0(\ap_CS_fsm_reg[254] ),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000EFFFF)) 
    ram_reg_i_67__3
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ap_CS_fsm_reg[9]_1 ),
        .I5(Q[6]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_68__4
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(ram_reg_i_120__1_n_0),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000200020002)) 
    ram_reg_i_69__4
       (.I0(ram_reg_i_114__4_n_0),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[15]),
        .I4(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .I5(Q[0]),
        .O(ram_reg_i_69__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_70__4
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_73__4
       (.I0(ram_reg_i_121__2_n_0),
        .I1(Q[51]),
        .I2(Q[160]),
        .I3(Q[128]),
        .I4(Q[154]),
        .I5(ram_reg_i_122__4_n_0),
        .O(\ap_CS_fsm_reg[110] ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_75__4
       (.I0(\ap_CS_fsm_reg[489] ),
        .I1(ram_reg_i_125__1_n_0),
        .I2(ram_reg_i_126__4_n_0),
        .I3(ram_reg_i_127__2_n_0),
        .O(\ap_CS_fsm_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_77__4
       (.I0(ram_reg_i_134__4_n_0),
        .I1(Q[163]),
        .I2(Q[219]),
        .I3(Q[157]),
        .I4(Q[265]),
        .I5(ram_reg_i_135__3_n_0),
        .O(ram_reg_i_77__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_79__4
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .O(\ap_CS_fsm_reg[9]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_82__3
       (.I0(ram_reg_i_97__3_n_0),
        .I1(ram_reg_i_98__4_n_0),
        .O(ram_reg_i_82__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_83__3
       (.I0(Q[30]),
        .I1(ram_reg_i_39__3_0),
        .I2(Q[85]),
        .I3(Q[58]),
        .I4(Q[167]),
        .I5(Q[195]),
        .O(ram_reg_i_83__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_84__5
       (.I0(ram_reg_i_141__2_n_0),
        .I1(ram_reg_i_93__3_n_0),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(ram_reg_i_29__4_0),
        .O(ram_reg_i_84__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_85__2
       (.I0(ram_reg_i_101__2_n_0),
        .I1(\ap_CS_fsm_reg[452] ),
        .I2(Q[33]),
        .O(ram_reg_i_85__2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_87__3
       (.I0(Q[40]),
        .I1(Q[68]),
        .I2(Q[149]),
        .I3(Q[95]),
        .I4(\ap_CS_fsm_reg[587] ),
        .O(ram_reg_i_87__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_88__3
       (.I0(Q[94]),
        .I1(Q[148]),
        .I2(Q[204]),
        .I3(Q[67]),
        .I4(\ap_CS_fsm_reg[266] ),
        .O(ram_reg_i_88__3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_89__3
       (.I0(ram_reg_i_108__3_n_0),
        .I1(ram_reg_i_146__3_n_0),
        .I2(Q[41]),
        .O(ram_reg_i_89__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_90__1
       (.I0(Q[38]),
        .I1(\ap_CS_fsm_reg[201] ),
        .I2(Q[175]),
        .I3(Q[203]),
        .I4(Q[147]),
        .I5(Q[255]),
        .O(ram_reg_i_90__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_90__2
       (.I0(Q[84]),
        .I1(Q[206]),
        .I2(Q[222]),
        .I3(Q[227]),
        .I4(ram_reg_i_197__1_n_0),
        .O(ram_reg_i_90__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_91__3
       (.I0(ram_reg_i_198__1_n_0),
        .I1(Q[118]),
        .I2(Q[228]),
        .I3(Q[176]),
        .I4(Q[196]),
        .I5(ram_reg_i_199__1_n_0),
        .O(ram_reg_i_91__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_91__4
       (.I0(Q[37]),
        .I1(ram_reg_i_46__5_0),
        .I2(Q[65]),
        .I3(Q[202]),
        .I4(Q[146]),
        .I5(Q[92]),
        .O(ram_reg_i_91__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_92__1
       (.I0(Q[36]),
        .I1(ram_reg_i_33__4_0),
        .I2(Q[64]),
        .I3(Q[201]),
        .I4(Q[145]),
        .I5(Q[91]),
        .O(ram_reg_i_92__1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_i_92__2
       (.I0(Q[254]),
        .I1(Q[174]),
        .I2(Q[114]),
        .I3(Q[224]),
        .I4(ram_reg_i_27__3_0),
        .I5(ram_reg_i_200__1_n_0),
        .O(ram_reg_i_92__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_93__2
       (.I0(\ap_CS_fsm_reg[71] ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(ram_reg_i_201__1_n_0),
        .I4(Q[112]),
        .I5(Q[166]),
        .O(ram_reg_i_93__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_93__3
       (.I0(Q[29]),
        .I1(ram_reg_i_39__3_1),
        .I2(Q[222]),
        .I3(Q[194]),
        .I4(Q[84]),
        .I5(Q[57]),
        .O(ram_reg_i_93__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_94__4
       (.I0(ram_reg_i_202__1_n_0),
        .I1(Q[120]),
        .I2(Q[62]),
        .I3(Q[225]),
        .I4(Q[59]),
        .I5(ram_reg_i_203__1_n_0),
        .O(ram_reg_i_94__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_95__3
       (.I0(ram_reg_i_204__1_n_0),
        .I1(Q[145]),
        .I2(Q[69]),
        .I3(Q[168]),
        .I4(Q[255]),
        .I5(ram_reg_i_205__1_n_0),
        .O(ram_reg_i_95__3_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_95__4
       (.I0(ram_reg_i_105__3_n_0),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_96__3
       (.I0(ram_reg_i_206__2_n_0),
        .I1(Q[253]),
        .I2(Q[248]),
        .I3(Q[230]),
        .I4(Q[91]),
        .I5(ram_reg_i_207__2_n_0),
        .O(ram_reg_i_96__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_96__4
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(ram_reg_i_96__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_97__3
       (.I0(Q[32]),
        .I1(ram_reg_i_42__2_0),
        .I2(Q[60]),
        .I3(Q[197]),
        .I4(Q[169]),
        .I5(Q[115]),
        .O(ram_reg_i_97__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_98__4
       (.I0(Q[31]),
        .I1(ram_reg_i_42__2_1),
        .I2(Q[59]),
        .I3(Q[196]),
        .I4(Q[168]),
        .I5(Q[86]),
        .O(ram_reg_i_98__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_i_99__2
       (.I0(ram_reg_i_29__4_0),
        .I1(Q[28]),
        .I2(ram_reg_i_93__3_n_0),
        .O(ram_reg_i_99__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1__1 
       (.I0(DOADO[0]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1__2 
       (.I0(DOADO[0]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1__1 
       (.I0(DOADO[1]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1__2 
       (.I0(DOADO[1]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1__1 
       (.I0(DOADO[2]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1__2 
       (.I0(DOADO[2]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1__1 
       (.I0(DOADO[3]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1__2 
       (.I0(DOADO[3]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1__1 
       (.I0(DOADO[4]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1__2 
       (.I0(DOADO[4]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1__1 
       (.I0(DOADO[5]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1__2 
       (.I0(DOADO[5]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1__1 
       (.I0(DOADO[6]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1__2 
       (.I0(DOADO[6]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2__1 
       (.I0(DOADO[7]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2__2 
       (.I0(DOADO[7]),
        .I1(\reg_297_reg[7]_0 ),
        .I2(DOBDO[7]),
        .O(ram_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[0]_i_1__0 
       (.I0(DOADO[0]),
        .I1(\x_reg_1168_reg[7] [0]),
        .O(ram_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[1]_i_1__0 
       (.I0(DOADO[1]),
        .I1(\x_reg_1168_reg[7] [1]),
        .O(ram_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[2]_i_1__0 
       (.I0(DOADO[2]),
        .I1(\x_reg_1168_reg[7] [2]),
        .O(ram_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[3]_i_1__0 
       (.I0(DOADO[3]),
        .I1(\x_reg_1168_reg[7] [3]),
        .O(ram_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[4]_i_1__0 
       (.I0(DOADO[4]),
        .I1(\x_reg_1168_reg[7] [4]),
        .O(ram_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[5]_i_1__0 
       (.I0(DOADO[5]),
        .I1(\x_reg_1168_reg[7] [5]),
        .O(ram_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[6]_i_1__0 
       (.I0(DOADO[6]),
        .I1(\x_reg_1168_reg[7] [6]),
        .O(ram_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_1009[7]_i_1__0 
       (.I0(DOADO[7]),
        .I1(\x_reg_1168_reg[7] [7]),
        .O(ram_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_5
   (\ap_CS_fsm_reg[647] ,
    \ap_CS_fsm_reg[641] ,
    \ap_CS_fsm_reg[647]_0 ,
    \ap_CS_fsm_reg[638] ,
    \ap_CS_fsm_reg[652] ,
    \ap_CS_fsm_reg[647]_1 ,
    ram_reg_0,
    ram_reg_1,
    \ap_CS_fsm_reg[67] ,
    \ap_CS_fsm_reg[77] ,
    \ap_CS_fsm_reg[630] ,
    \ap_CS_fsm_reg[310] ,
    \ap_CS_fsm_reg[478] ,
    \ap_CS_fsm_reg[157] ,
    \ap_CS_fsm_reg[459] ,
    ram_reg_2,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[638]_0 ,
    \ap_CS_fsm_reg[648] ,
    \ap_CS_fsm_reg[191] ,
    \ap_CS_fsm_reg[75] ,
    \ap_CS_fsm_reg[577] ,
    \ap_CS_fsm_reg[262] ,
    \ap_CS_fsm_reg[509] ,
    \ap_CS_fsm_reg[331] ,
    \ap_CS_fsm_reg[200] ,
    \ap_CS_fsm_reg[579] ,
    \ap_CS_fsm_reg[75]_0 ,
    \ap_CS_fsm_reg[78] ,
    \ap_CS_fsm_reg[68] ,
    \ap_CS_fsm_reg[76] ,
    \ap_CS_fsm_reg[519] ,
    \ap_CS_fsm_reg[384] ,
    \ap_CS_fsm_reg[69] ,
    \ap_CS_fsm_reg[69]_0 ,
    \ap_CS_fsm_reg[392] ,
    \ap_CS_fsm_reg[514] ,
    ap_clk,
    fout_ce1,
    ADDRARDADDR,
    DIADI,
    DIBDI,
    WEA,
    Q,
    ram_reg_i_125__2_0,
    ram_reg_i_43__5_0,
    ram_reg_i_125__2_1,
    ram_reg_i_38__4_0,
    ram_reg_3,
    grp_ClefiaDoubleSwap_1_fu_2693_lk_d1,
    grp_ClefiaDoubleSwap_1_fu_2693_lk_d0,
    ram_reg_i_24__3,
    ram_reg_i_76__4_0,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_i_125__2_2,
    ram_reg_24,
    ram_reg_i_48__2_0,
    ram_reg_i_120__0_0);
  output \ap_CS_fsm_reg[647] ;
  output \ap_CS_fsm_reg[641] ;
  output \ap_CS_fsm_reg[647]_0 ;
  output \ap_CS_fsm_reg[638] ;
  output \ap_CS_fsm_reg[652] ;
  output \ap_CS_fsm_reg[647]_1 ;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output \ap_CS_fsm_reg[67] ;
  output \ap_CS_fsm_reg[77] ;
  output \ap_CS_fsm_reg[630] ;
  output \ap_CS_fsm_reg[310] ;
  output \ap_CS_fsm_reg[478] ;
  output \ap_CS_fsm_reg[157] ;
  output \ap_CS_fsm_reg[459] ;
  output [7:0]ram_reg_2;
  output [7:0]\ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[638]_0 ;
  output \ap_CS_fsm_reg[648] ;
  output \ap_CS_fsm_reg[191] ;
  output \ap_CS_fsm_reg[75] ;
  output \ap_CS_fsm_reg[577] ;
  output \ap_CS_fsm_reg[262] ;
  output \ap_CS_fsm_reg[509] ;
  output \ap_CS_fsm_reg[331] ;
  output \ap_CS_fsm_reg[200] ;
  output \ap_CS_fsm_reg[579] ;
  output \ap_CS_fsm_reg[75]_0 ;
  output \ap_CS_fsm_reg[78] ;
  output \ap_CS_fsm_reg[68] ;
  output \ap_CS_fsm_reg[76] ;
  output \ap_CS_fsm_reg[519] ;
  output \ap_CS_fsm_reg[384] ;
  output \ap_CS_fsm_reg[69] ;
  output \ap_CS_fsm_reg[69]_0 ;
  output \ap_CS_fsm_reg[392] ;
  output \ap_CS_fsm_reg[514] ;
  input ap_clk;
  input fout_ce1;
  input [2:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [208:0]Q;
  input ram_reg_i_125__2_0;
  input ram_reg_i_43__5_0;
  input ram_reg_i_125__2_1;
  input ram_reg_i_38__4_0;
  input ram_reg_3;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d1;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d0;
  input ram_reg_i_24__3;
  input ram_reg_i_76__4_0;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_i_125__2_2;
  input ram_reg_24;
  input ram_reg_i_48__2_0;
  input ram_reg_i_120__0_0;

  wire [2:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [208:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[157] ;
  wire \ap_CS_fsm_reg[191] ;
  wire \ap_CS_fsm_reg[200] ;
  wire \ap_CS_fsm_reg[262] ;
  wire \ap_CS_fsm_reg[310] ;
  wire \ap_CS_fsm_reg[331] ;
  wire \ap_CS_fsm_reg[384] ;
  wire \ap_CS_fsm_reg[392] ;
  wire \ap_CS_fsm_reg[459] ;
  wire \ap_CS_fsm_reg[478] ;
  wire \ap_CS_fsm_reg[509] ;
  wire \ap_CS_fsm_reg[514] ;
  wire \ap_CS_fsm_reg[519] ;
  wire \ap_CS_fsm_reg[577] ;
  wire \ap_CS_fsm_reg[579] ;
  wire \ap_CS_fsm_reg[630] ;
  wire \ap_CS_fsm_reg[638] ;
  wire \ap_CS_fsm_reg[638]_0 ;
  wire \ap_CS_fsm_reg[641] ;
  wire \ap_CS_fsm_reg[647] ;
  wire \ap_CS_fsm_reg[647]_0 ;
  wire \ap_CS_fsm_reg[647]_1 ;
  wire \ap_CS_fsm_reg[648] ;
  wire \ap_CS_fsm_reg[652] ;
  wire \ap_CS_fsm_reg[67] ;
  wire \ap_CS_fsm_reg[68] ;
  wire \ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg[69]_0 ;
  wire \ap_CS_fsm_reg[75] ;
  wire \ap_CS_fsm_reg[75]_0 ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[77] ;
  wire \ap_CS_fsm_reg[78] ;
  wire [7:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire fout_ce1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d1;
  wire [7:0]grp_ClefiaGfn8_fu_2681_y_d0;
  wire [7:0]grp_ClefiaGfn8_fu_2681_y_d1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [7:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_100__2_n_0;
  wire ram_reg_i_101__5_n_0;
  wire ram_reg_i_102__5_n_0;
  wire ram_reg_i_103__3_n_0;
  wire ram_reg_i_104__2_n_0;
  wire ram_reg_i_106__4_n_0;
  wire ram_reg_i_110__4_n_0;
  wire ram_reg_i_111__3_n_0;
  wire ram_reg_i_112__5_n_0;
  wire ram_reg_i_113__2_n_0;
  wire ram_reg_i_114__3_n_0;
  wire ram_reg_i_118__3_n_0;
  wire ram_reg_i_119__1_n_0;
  wire ram_reg_i_120__0_0;
  wire ram_reg_i_120__0_n_0;
  wire ram_reg_i_121__1_n_0;
  wire ram_reg_i_124__3_n_0;
  wire ram_reg_i_125__2_0;
  wire ram_reg_i_125__2_1;
  wire ram_reg_i_125__2_2;
  wire ram_reg_i_125__2_n_0;
  wire ram_reg_i_128__3_n_0;
  wire ram_reg_i_130__4_n_0;
  wire ram_reg_i_131__3_n_0;
  wire ram_reg_i_132__2_n_0;
  wire ram_reg_i_133__2_n_0;
  wire ram_reg_i_156__3_n_0;
  wire ram_reg_i_157__3_n_0;
  wire ram_reg_i_170__3_n_0;
  wire ram_reg_i_171__3_n_0;
  wire ram_reg_i_172__3_n_0;
  wire ram_reg_i_173__3_n_0;
  wire ram_reg_i_174__2_n_0;
  wire ram_reg_i_175__2_n_0;
  wire ram_reg_i_178__3_n_0;
  wire ram_reg_i_182__2_n_0;
  wire ram_reg_i_183__2_n_0;
  wire ram_reg_i_193__1_n_0;
  wire ram_reg_i_194__2_n_0;
  wire ram_reg_i_195__2_n_0;
  wire ram_reg_i_196__1_n_0;
  wire ram_reg_i_209__2_n_0;
  wire ram_reg_i_210__2_n_0;
  wire ram_reg_i_211__1_n_0;
  wire ram_reg_i_212__1_n_0;
  wire ram_reg_i_213__1_n_0;
  wire ram_reg_i_215__1_n_0;
  wire ram_reg_i_24__3;
  wire ram_reg_i_33__5_n_0;
  wire ram_reg_i_34__1_n_0;
  wire ram_reg_i_36__4_n_0;
  wire ram_reg_i_37__5_n_0;
  wire ram_reg_i_38__4_0;
  wire ram_reg_i_3__4_n_0;
  wire ram_reg_i_43__5_0;
  wire ram_reg_i_48__2_0;
  wire ram_reg_i_54__4_n_0;
  wire ram_reg_i_65__4_n_0;
  wire ram_reg_i_76__4_0;
  wire ram_reg_i_83__4_n_0;
  wire ram_reg_i_84__4_n_0;
  wire ram_reg_i_85__3_n_0;
  wire ram_reg_i_87__4_n_0;
  wire ram_reg_i_88__2_n_0;
  wire ram_reg_i_89__2_n_0;
  wire ram_reg_i_97__4_n_0;
  wire ram_reg_i_98__3_n_0;
  wire ram_reg_i_99__5_n_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_37__0
       (.I0(Q[51]),
        .I1(Q[88]),
        .I2(Q[71]),
        .I3(Q[167]),
        .O(\ap_CS_fsm_reg[157] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_331/grp_ClefiaGfn8_fu_2681/fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[2],ram_reg_i_3__4_n_0,ADDRARDADDR[1:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR[2],ram_reg_i_3__4_n_0,ADDRARDADDR[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],grp_ClefiaGfn8_fu_2681_y_d1}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],grp_ClefiaGfn8_fu_2681_y_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fout_ce1),
        .ENBWREN(fout_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_100__2
       (.I0(ram_reg_i_87__4_n_0),
        .I1(ram_reg_i_121__1_n_0),
        .O(ram_reg_i_100__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_101__5
       (.I0(Q[208]),
        .I1(ram_reg_i_125__2_1),
        .I2(Q[48]),
        .I3(Q[146]),
        .I4(Q[106]),
        .I5(Q[68]),
        .O(ram_reg_i_101__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_102__5
       (.I0(Q[207]),
        .I1(ram_reg_i_125__2_0),
        .I2(Q[125]),
        .I3(Q[145]),
        .I4(Q[105]),
        .I5(Q[184]),
        .O(ram_reg_i_102__5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_103__3
       (.I0(ram_reg_i_209__2_n_0),
        .I1(ram_reg_i_210__2_n_0),
        .O(ram_reg_i_103__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_104__2
       (.I0(Q[204]),
        .I1(\ap_CS_fsm_reg[262] ),
        .I2(Q[44]),
        .I3(Q[142]),
        .I4(Q[102]),
        .I5(Q[64]),
        .O(ram_reg_i_104__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_105__2
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(\ap_CS_fsm_reg[78] ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_106__4
       (.I0(Q[23]),
        .I1(Q[25]),
        .I2(Q[24]),
        .O(ram_reg_i_106__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_109__3
       (.I0(Q[22]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(Q[19]),
        .I4(Q[18]),
        .O(\ap_CS_fsm_reg[69]_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    ram_reg_i_10__4
       (.I0(ram_reg_8),
        .I1(ram_reg_12),
        .I2(ram_reg_5),
        .I3(grp_ClefiaGfn8_fu_2681_y_d1[3]),
        .O(\ap_CS_fsm_reg[8] [3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_110__4
       (.I0(ram_reg_i_211__1_n_0),
        .I1(ram_reg_i_212__1_n_0),
        .O(ram_reg_i_110__4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_111__3
       (.I0(ram_reg_i_213__1_n_0),
        .I1(\ap_CS_fsm_reg[191] ),
        .I2(Q[197]),
        .O(ram_reg_i_111__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_112__1
       (.I0(Q[66]),
        .I1(Q[181]),
        .I2(Q[46]),
        .I3(Q[178]),
        .I4(ram_reg_i_156__3_n_0),
        .I5(ram_reg_i_157__3_n_0),
        .O(\ap_CS_fsm_reg[200] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_i_112__5
       (.I0(ram_reg_i_101__5_n_0),
        .I1(ram_reg_i_102__5_n_0),
        .I2(ram_reg_i_103__3_n_0),
        .I3(ram_reg_i_104__2_n_0),
        .I4(ram_reg_i_97__4_n_0),
        .I5(ram_reg_i_98__3_n_0),
        .O(ram_reg_i_112__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_113__2
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[22]),
        .O(ram_reg_i_113__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_114__3
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(ram_reg_i_114__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_118__3
       (.I0(Q[196]),
        .I1(ram_reg_i_120__0_0),
        .I2(Q[58]),
        .I3(Q[135]),
        .I4(Q[115]),
        .I5(Q[38]),
        .O(ram_reg_i_118__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_119__1
       (.I0(Q[195]),
        .I1(Q[77]),
        .I2(Q[174]),
        .I3(Q[57]),
        .I4(ram_reg_i_84__4_n_0),
        .I5(Q[155]),
        .O(ram_reg_i_119__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    ram_reg_i_11__4
       (.I0(ram_reg_13),
        .I1(ram_reg_12),
        .I2(grp_ClefiaGfn8_fu_2681_y_d1[2]),
        .I3(ram_reg_5),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\ap_CS_fsm_reg[8] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[7]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hC0C0C0C0F0F0F0E0)) 
    ram_reg_i_120__0
       (.I0(ram_reg_i_118__3_n_0),
        .I1(ram_reg_i_212__1_n_0),
        .I2(ram_reg_i_211__1_n_0),
        .I3(Q[197]),
        .I4(\ap_CS_fsm_reg[191] ),
        .I5(ram_reg_i_213__1_n_0),
        .O(ram_reg_i_120__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_121__1
       (.I0(Q[201]),
        .I1(\ap_CS_fsm_reg[579] ),
        .I2(Q[43]),
        .I3(Q[140]),
        .I4(Q[120]),
        .I5(Q[82]),
        .O(ram_reg_i_121__1_n_0));
  LUT6 #(
    .INIT(64'h000000000F000F0E)) 
    ram_reg_i_124__3
       (.I0(Q[28]),
        .I1(ram_reg_i_215__1_n_0),
        .I2(Q[31]),
        .I3(Q[30]),
        .I4(Q[29]),
        .I5(\ap_CS_fsm_reg[76] ),
        .O(ram_reg_i_124__3_n_0));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    ram_reg_i_125__2
       (.I0(ram_reg_i_98__3_n_0),
        .I1(ram_reg_i_102__5_n_0),
        .I2(ram_reg_i_104__2_n_0),
        .I3(ram_reg_i_210__2_n_0),
        .I4(ram_reg_i_209__2_n_0),
        .I5(ram_reg_i_101__5_n_0),
        .O(ram_reg_i_125__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_128__3
       (.I0(Q[92]),
        .I1(Q[74]),
        .I2(Q[128]),
        .I3(Q[70]),
        .I4(\ap_CS_fsm_reg[478] ),
        .O(ram_reg_i_128__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFE2FFE2E2E2E2)) 
    ram_reg_i_12__4
       (.I0(ram_reg_9),
        .I1(ram_reg_5),
        .I2(grp_ClefiaGfn8_fu_2681_y_d1[1]),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(ram_reg_12),
        .O(\ap_CS_fsm_reg[8] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[6]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_130__4
       (.I0(ram_reg_i_76__4_0),
        .I1(ram_reg_i_170__3_n_0),
        .I2(\ap_CS_fsm_reg[157] ),
        .I3(Q[131]),
        .I4(Q[91]),
        .I5(Q[170]),
        .O(ram_reg_i_130__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_131__3
       (.I0(Q[130]),
        .I1(Q[150]),
        .I2(Q[56]),
        .I3(Q[154]),
        .I4(ram_reg_i_171__3_n_0),
        .O(ram_reg_i_131__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_132__2
       (.I0(ram_reg_i_172__3_n_0),
        .I1(Q[94]),
        .I2(Q[14]),
        .I3(Q[75]),
        .I4(Q[72]),
        .I5(ram_reg_i_173__3_n_0),
        .O(ram_reg_i_132__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_133__2
       (.I0(ram_reg_i_174__2_n_0),
        .I1(Q[173]),
        .I2(Q[151]),
        .I3(Q[132]),
        .I4(Q[129]),
        .I5(ram_reg_i_175__2_n_0),
        .O(ram_reg_i_133__2_n_0));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    ram_reg_i_13__4
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[0]),
        .I1(ram_reg_5),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_17),
        .I5(ram_reg_18),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[5]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[5]),
        .O(ram_reg_0[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_140__3
       (.I0(Q[177]),
        .I1(Q[98]),
        .I2(Q[80]),
        .I3(Q[158]),
        .O(\ap_CS_fsm_reg[577] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_142__4
       (.I0(Q[59]),
        .I1(Q[156]),
        .I2(Q[136]),
        .I3(Q[39]),
        .I4(ram_reg_i_178__3_n_0),
        .O(\ap_CS_fsm_reg[191] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_148__4
       (.I0(Q[124]),
        .I1(Q[183]),
        .I2(Q[85]),
        .I3(Q[164]),
        .O(\ap_CS_fsm_reg[392] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_149__2
       (.I0(Q[163]),
        .I1(Q[84]),
        .I2(Q[123]),
        .I3(Q[182]),
        .O(\ap_CS_fsm_reg[519] ));
  LUT6 #(
    .INIT(64'hFFBF00BFFFB000B0)) 
    ram_reg_i_14__4
       (.I0(ram_reg_21),
        .I1(ram_reg_23),
        .I2(ram_reg_17),
        .I3(ram_reg_5),
        .I4(grp_ClefiaGfn8_fu_2681_y_d0[7]),
        .I5(ram_reg_6),
        .O(ram_reg_2[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[4]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[4]),
        .O(ram_reg_0[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_150__3
       (.I0(Q[117]),
        .I1(Q[79]),
        .I2(Q[176]),
        .I3(Q[97]),
        .O(\ap_CS_fsm_reg[384] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_151__2
       (.I0(Q[179]),
        .I1(Q[100]),
        .I2(Q[160]),
        .I3(Q[63]),
        .O(\ap_CS_fsm_reg[579] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_152__4
       (.I0(Q[159]),
        .I1(Q[81]),
        .I2(Q[178]),
        .I3(Q[99]),
        .O(\ap_CS_fsm_reg[514] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_156__3
       (.I0(Q[179]),
        .I1(Q[100]),
        .I2(Q[67]),
        .I3(Q[47]),
        .O(ram_reg_i_156__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_157__3
       (.I0(Q[177]),
        .I1(Q[98]),
        .I2(Q[86]),
        .I3(Q[165]),
        .O(ram_reg_i_157__3_n_0));
  LUT6 #(
    .INIT(64'hEFEAEFEAEFEAEAEA)) 
    ram_reg_i_15__4
       (.I0(ram_reg_22),
        .I1(grp_ClefiaGfn8_fu_2681_y_d0[6]),
        .I2(ram_reg_5),
        .I3(ram_reg_17),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(ram_reg_2[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[3]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[3]),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_166__3
       (.I0(Q[149]),
        .I1(Q[152]),
        .I2(Q[54]),
        .I3(Q[111]),
        .O(\ap_CS_fsm_reg[478] ));
  LUT6 #(
    .INIT(64'hAABAAABBAABAAABA)) 
    ram_reg_i_16__4
       (.I0(ram_reg_i_65__4_n_0),
        .I1(ram_reg_4),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(ram_reg_2[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[2]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[2]),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_170__3
       (.I0(Q[10]),
        .I1(Q[13]),
        .I2(Q[34]),
        .I3(Q[171]),
        .O(ram_reg_i_170__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_171__3
       (.I0(Q[168]),
        .I1(Q[110]),
        .I2(Q[109]),
        .I3(Q[76]),
        .O(ram_reg_i_171__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_172__3
       (.I0(Q[12]),
        .I1(Q[36]),
        .I2(Q[33]),
        .I3(Q[192]),
        .O(ram_reg_i_172__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_173__3
       (.I0(Q[113]),
        .I1(Q[172]),
        .I2(Q[112]),
        .I3(Q[133]),
        .I4(ram_reg_i_182__2_n_0),
        .O(ram_reg_i_173__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_174__2
       (.I0(Q[93]),
        .I1(Q[35]),
        .I2(Q[189]),
        .I3(Q[73]),
        .O(ram_reg_i_174__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_175__2
       (.I0(Q[55]),
        .I1(Q[32]),
        .I2(Q[191]),
        .I3(Q[11]),
        .I4(ram_reg_i_183__2_n_0),
        .O(ram_reg_i_175__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_178__3
       (.I0(Q[78]),
        .I1(Q[116]),
        .I2(Q[175]),
        .I3(Q[96]),
        .O(ram_reg_i_178__3_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_i_17__4
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[4]),
        .I1(ram_reg_5),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(ram_reg_2[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[1]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[1]),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_182__2
       (.I0(Q[153]),
        .I1(Q[188]),
        .I2(Q[169]),
        .I3(Q[53]),
        .O(ram_reg_i_182__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_183__2
       (.I0(Q[90]),
        .I1(Q[89]),
        .I2(Q[15]),
        .I3(Q[52]),
        .O(ram_reg_i_183__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_184__2
       (.I0(Q[204]),
        .I1(Q[205]),
        .O(\ap_CS_fsm_reg[648] ));
  LUT4 #(
    .INIT(16'hF808)) 
    ram_reg_i_18__4
       (.I0(ram_reg_17),
        .I1(ram_reg_21),
        .I2(ram_reg_5),
        .I3(grp_ClefiaGfn8_fu_2681_y_d0[3]),
        .O(ram_reg_2[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d1[0]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1[0]),
        .O(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_193__1
       (.I0(Q[194]),
        .I1(Q[201]),
        .I2(Q[186]),
        .I3(Q[208]),
        .O(ram_reg_i_193__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_194__2
       (.I0(Q[193]),
        .I1(Q[49]),
        .I2(Q[16]),
        .I3(Q[203]),
        .O(ram_reg_i_194__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_195__2
       (.I0(Q[96]),
        .I1(Q[207]),
        .I2(Q[176]),
        .I3(Q[175]),
        .O(ram_reg_i_195__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_196__1
       (.I0(Q[121]),
        .I1(Q[185]),
        .O(ram_reg_i_196__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEEFE0000EEFE)) 
    ram_reg_i_19__4
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(ram_reg_17),
        .I3(ram_reg_20),
        .I4(ram_reg_5),
        .I5(grp_ClefiaGfn8_fu_2681_y_d0[2]),
        .O(ram_reg_2[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[7]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[7]),
        .O(ram_reg_1[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_209__2
       (.I0(Q[206]),
        .I1(\ap_CS_fsm_reg[392] ),
        .I2(Q[46]),
        .I3(Q[144]),
        .I4(Q[104]),
        .I5(Q[66]),
        .O(ram_reg_i_209__2_n_0));
  LUT5 #(
    .INIT(32'hCFCACACA)) 
    ram_reg_i_20__4
       (.I0(ram_reg_9),
        .I1(grp_ClefiaGfn8_fu_2681_y_d0[1]),
        .I2(ram_reg_5),
        .I3(ram_reg_19),
        .I4(ram_reg_17),
        .O(ram_reg_2[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[6]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[6]),
        .O(ram_reg_1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_210__2
       (.I0(Q[205]),
        .I1(\ap_CS_fsm_reg[519] ),
        .I2(Q[45]),
        .I3(Q[143]),
        .I4(Q[103]),
        .I5(Q[65]),
        .O(ram_reg_i_210__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_211__1
       (.I0(Q[200]),
        .I1(\ap_CS_fsm_reg[514] ),
        .I2(Q[42]),
        .I3(Q[139]),
        .I4(Q[119]),
        .I5(Q[62]),
        .O(ram_reg_i_211__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_212__1
       (.I0(Q[199]),
        .I1(\ap_CS_fsm_reg[577] ),
        .I2(Q[61]),
        .I3(Q[41]),
        .I4(Q[118]),
        .I5(Q[138]),
        .O(ram_reg_i_212__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_213__1
       (.I0(Q[198]),
        .I1(\ap_CS_fsm_reg[384] ),
        .I2(Q[157]),
        .I3(Q[137]),
        .I4(Q[60]),
        .I5(Q[40]),
        .O(ram_reg_i_213__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_215__1
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[26]),
        .I4(Q[27]),
        .O(ram_reg_i_215__1_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_i_21__4
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[0]),
        .I1(ram_reg_5),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(ram_reg_2[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[5]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[5]),
        .O(ram_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[4]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[4]),
        .O(ram_reg_1[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_23__4
       (.I0(ram_reg_i_83__4_n_0),
        .I1(ram_reg_i_84__4_n_0),
        .I2(ram_reg_i_85__3_n_0),
        .I3(\ap_CS_fsm_reg[331] ),
        .I4(ram_reg_i_87__4_n_0),
        .I5(\ap_CS_fsm_reg[200] ),
        .O(\ap_CS_fsm_reg[509] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[3]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[3]),
        .O(ram_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[2]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[2]),
        .O(ram_reg_1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_25__4
       (.I0(ram_reg_i_88__2_n_0),
        .I1(ram_reg_i_89__2_n_0),
        .I2(Q[147]),
        .I3(Q[126]),
        .I4(Q[123]),
        .I5(Q[199]),
        .O(\ap_CS_fsm_reg[459] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[1]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[1]),
        .O(ram_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26__5
       (.I0(grp_ClefiaGfn8_fu_2681_y_d0[0]),
        .I1(ram_reg_3),
        .I2(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0[0]),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28__4
       (.I0(ram_reg_i_97__4_n_0),
        .I1(ram_reg_i_98__3_n_0),
        .O(\ap_CS_fsm_reg[638] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    ram_reg_i_29__5
       (.I0(ram_reg_i_99__5_n_0),
        .I1(ram_reg_i_100__2_n_0),
        .I2(ram_reg_i_101__5_n_0),
        .I3(ram_reg_i_102__5_n_0),
        .I4(ram_reg_i_103__3_n_0),
        .I5(ram_reg_i_104__2_n_0),
        .O(\ap_CS_fsm_reg[647]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_30__4
       (.I0(\ap_CS_fsm_reg[78] ),
        .I1(Q[29]),
        .I2(ram_reg_i_106__4_n_0),
        .I3(Q[28]),
        .I4(Q[27]),
        .I5(Q[26]),
        .O(\ap_CS_fsm_reg[76] ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_32__3
       (.I0(\ap_CS_fsm_reg[641] ),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(\ap_CS_fsm_reg[77] ));
  LUT5 #(
    .INIT(32'h0888FFFF)) 
    ram_reg_i_33__5
       (.I0(ram_reg_i_99__5_n_0),
        .I1(ram_reg_i_100__2_n_0),
        .I2(ram_reg_i_110__4_n_0),
        .I3(ram_reg_i_111__3_n_0),
        .I4(ram_reg_i_112__5_n_0),
        .O(ram_reg_i_33__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0020)) 
    ram_reg_i_34__1
       (.I0(ram_reg_i_113__2_n_0),
        .I1(Q[17]),
        .I2(\ap_CS_fsm_reg[630] ),
        .I3(Q[16]),
        .I4(Q[18]),
        .I5(Q[19]),
        .O(ram_reg_i_34__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    ram_reg_i_35__4
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(\ap_CS_fsm_reg[76] ),
        .O(\ap_CS_fsm_reg[67] ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_i_36__4
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[23]),
        .I3(Q[28]),
        .I4(Q[29]),
        .I5(ram_reg_i_114__3_n_0),
        .O(ram_reg_i_36__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'h80FF00FF)) 
    ram_reg_i_37__5
       (.I0(ram_reg_i_101__5_n_0),
        .I1(ram_reg_i_102__5_n_0),
        .I2(ram_reg_i_103__3_n_0),
        .I3(\ap_CS_fsm_reg[638] ),
        .I4(ram_reg_i_104__2_n_0),
        .O(ram_reg_i_37__5_n_0));
  LUT6 #(
    .INIT(64'hF7550000FFFFFFFF)) 
    ram_reg_i_38__4
       (.I0(ram_reg_i_99__5_n_0),
        .I1(ram_reg_i_110__4_n_0),
        .I2(ram_reg_i_111__3_n_0),
        .I3(ram_reg_i_100__2_n_0),
        .I4(\ap_CS_fsm_reg[641] ),
        .I5(ram_reg_i_112__5_n_0),
        .O(\ap_CS_fsm_reg[647] ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    ram_reg_i_3__4
       (.I0(ram_reg_i_33__5_n_0),
        .I1(ram_reg_i_34__1_n_0),
        .I2(\ap_CS_fsm_reg[67] ),
        .I3(ram_reg_i_36__4_n_0),
        .I4(\ap_CS_fsm_reg[77] ),
        .I5(ram_reg_i_37__5_n_0),
        .O(ram_reg_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h00002322FFFFFFFF)) 
    ram_reg_i_40__3
       (.I0(ram_reg_i_114__3_n_0),
        .I1(Q[28]),
        .I2(ram_reg_24),
        .I3(Q[23]),
        .I4(Q[29]),
        .I5(\ap_CS_fsm_reg[78] ),
        .O(\ap_CS_fsm_reg[75]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ram_reg_i_41__5
       (.I0(ram_reg_i_110__4_n_0),
        .I1(ram_reg_i_111__3_n_0),
        .I2(ram_reg_i_118__3_n_0),
        .I3(ram_reg_i_119__1_n_0),
        .I4(ram_reg_i_100__2_n_0),
        .I5(ram_reg_i_99__5_n_0),
        .O(\ap_CS_fsm_reg[641] ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h0F8F)) 
    ram_reg_i_42__5
       (.I0(ram_reg_i_101__5_n_0),
        .I1(ram_reg_i_102__5_n_0),
        .I2(\ap_CS_fsm_reg[638] ),
        .I3(ram_reg_i_103__3_n_0),
        .O(\ap_CS_fsm_reg[652] ));
  LUT6 #(
    .INIT(64'h08080888FFFFFFFF)) 
    ram_reg_i_43__5
       (.I0(ram_reg_i_99__5_n_0),
        .I1(\ap_CS_fsm_reg[641] ),
        .I2(ram_reg_i_87__4_n_0),
        .I3(ram_reg_i_120__0_n_0),
        .I4(ram_reg_i_121__1_n_0),
        .I5(ram_reg_i_112__5_n_0),
        .O(\ap_CS_fsm_reg[647]_0 ));
  LUT3 #(
    .INIT(8'h2F)) 
    ram_reg_i_44__2
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(\ap_CS_fsm_reg[76] ),
        .O(\ap_CS_fsm_reg[68] ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    ram_reg_i_46__2
       (.I0(Q[22]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(Q[18]),
        .I4(Q[19]),
        .O(\ap_CS_fsm_reg[69] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_47__4
       (.I0(\ap_CS_fsm_reg[641] ),
        .I1(ram_reg_i_124__3_n_0),
        .O(\ap_CS_fsm_reg[75] ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_48__2
       (.I0(ram_reg_i_125__2_n_0),
        .I1(ram_reg_i_97__4_n_0),
        .I2(ram_reg_i_112__5_n_0),
        .O(\ap_CS_fsm_reg[638]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_49__2
       (.I0(Q[190]),
        .I1(\ap_CS_fsm_reg[310] ),
        .O(\ap_CS_fsm_reg[630] ));
  LUT6 #(
    .INIT(64'hFFFFFF400000FF40)) 
    ram_reg_i_54__4
       (.I0(Q[5]),
        .I1(ram_reg_6),
        .I2(Q[4]),
        .I3(ram_reg_9),
        .I4(ram_reg_5),
        .I5(grp_ClefiaGfn8_fu_2681_y_d1[5]),
        .O(ram_reg_i_54__4_n_0));
  LUT5 #(
    .INIT(32'hFEFA0E0A)) 
    ram_reg_i_65__4
       (.I0(ram_reg_9),
        .I1(ram_reg_19),
        .I2(ram_reg_5),
        .I3(ram_reg_17),
        .I4(grp_ClefiaGfn8_fu_2681_y_d0[5]),
        .O(ram_reg_i_65__4_n_0));
  LUT6 #(
    .INIT(64'hECFCFCFC20303030)) 
    ram_reg_i_6__4
       (.I0(Q[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(grp_ClefiaGfn8_fu_2681_y_d1[7]),
        .O(\ap_CS_fsm_reg[8] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_76__4
       (.I0(ram_reg_i_128__3_n_0),
        .I1(ram_reg_i_24__3),
        .I2(ram_reg_i_130__4_n_0),
        .I3(ram_reg_i_131__3_n_0),
        .I4(ram_reg_i_132__2_n_0),
        .I5(ram_reg_i_133__2_n_0),
        .O(\ap_CS_fsm_reg[310] ));
  LUT6 #(
    .INIT(64'hFFFFFFE2E2E2E2E2)) 
    ram_reg_i_7__4
       (.I0(ram_reg_16),
        .I1(ram_reg_5),
        .I2(grp_ClefiaGfn8_fu_2681_y_d1[6]),
        .I3(Q[2]),
        .I4(ram_reg_13),
        .I5(ram_reg_12),
        .O(\ap_CS_fsm_reg[8] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_83__4
       (.I0(ram_reg_i_193__1_n_0),
        .I1(ram_reg_i_194__2_n_0),
        .I2(ram_reg_i_195__2_n_0),
        .I3(Q[155]),
        .I4(Q[180]),
        .I5(Q[206]),
        .O(ram_reg_i_83__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_84__4
       (.I0(Q[134]),
        .I1(Q[114]),
        .I2(Q[37]),
        .I3(Q[95]),
        .O(ram_reg_i_84__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_85__3
       (.I0(Q[57]),
        .I1(Q[174]),
        .I2(Q[77]),
        .I3(Q[195]),
        .O(ram_reg_i_85__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_86__3
       (.I0(Q[83]),
        .I1(Q[162]),
        .I2(Q[122]),
        .I3(Q[181]),
        .O(\ap_CS_fsm_reg[262] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_86__4
       (.I0(Q[107]),
        .I1(Q[69]),
        .I2(Q[187]),
        .I3(Q[125]),
        .O(\ap_CS_fsm_reg[331] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_87__4
       (.I0(Q[202]),
        .I1(ram_reg_i_43__5_0),
        .O(ram_reg_i_87__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_88__2
       (.I0(\ap_CS_fsm_reg[648] ),
        .I1(Q[198]),
        .I2(Q[200]),
        .I3(ram_reg_i_196__1_n_0),
        .I4(Q[87]),
        .I5(Q[166]),
        .O(ram_reg_i_88__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_89__2
       (.I0(Q[145]),
        .I1(Q[122]),
        .I2(Q[197]),
        .I3(Q[196]),
        .O(ram_reg_i_89__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFEEAAAAAAAA)) 
    ram_reg_i_8__4
       (.I0(ram_reg_i_54__4_n_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_11),
        .I5(ram_reg_12),
        .O(\ap_CS_fsm_reg[8] [5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_97__4
       (.I0(Q[194]),
        .I1(ram_reg_i_48__2_0),
        .I2(Q[50]),
        .I3(Q[127]),
        .I4(Q[108]),
        .I5(Q[148]),
        .O(ram_reg_i_97__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_98__3
       (.I0(Q[193]),
        .I1(Q[49]),
        .I2(Q[107]),
        .I3(Q[69]),
        .I4(ram_reg_i_125__2_2),
        .O(ram_reg_i_98__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_99__5
       (.I0(Q[203]),
        .I1(ram_reg_i_38__4_0),
        .I2(Q[101]),
        .I3(Q[141]),
        .I4(Q[180]),
        .I5(Q[161]),
        .O(ram_reg_i_99__5_n_0));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    ram_reg_i_9__4
       (.I0(ram_reg_6),
        .I1(ram_reg_5),
        .I2(grp_ClefiaGfn8_fu_2681_y_d1[4]),
        .I3(ram_reg_14),
        .I4(ram_reg_15),
        .I5(ram_reg_12),
        .O(\ap_CS_fsm_reg[8] [4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_con192_ROM_AUTO_1R
   (DOADO,
    D,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    \ap_CS_fsm_reg[272] ,
    \ap_CS_fsm_reg[363] ,
    \ap_CS_fsm_reg[170] ,
    \ap_CS_fsm_reg[565] ,
    \ap_CS_fsm_reg[220] ,
    \ap_CS_fsm_reg[308] ,
    \ap_CS_fsm_reg[502] ,
    \ap_CS_fsm_reg[118] ,
    \ap_CS_fsm_reg[80] ,
    \ap_CS_fsm_reg[528] ,
    ap_clk,
    con192_ce0,
    ADDRARDADDR,
    Q,
    \x_15_reg_1070_reg[7] ,
    \reg_308_reg[7] ,
    \x_3_reg_1229_reg[7] ,
    q0_reg_i_43__0_0,
    q0_reg_3,
    ram_reg_i_23__3,
    ram_reg_i_24__3,
    q0_reg_i_12__4_0,
    q0_reg_i_24__0_0);
  output [7:0]DOADO;
  output [7:0]D;
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output [7:0]q0_reg_2;
  output [3:0]\ap_CS_fsm_reg[272] ;
  output \ap_CS_fsm_reg[363] ;
  output \ap_CS_fsm_reg[170] ;
  output \ap_CS_fsm_reg[565] ;
  output \ap_CS_fsm_reg[220] ;
  output [3:0]\ap_CS_fsm_reg[308] ;
  output \ap_CS_fsm_reg[502] ;
  output \ap_CS_fsm_reg[118] ;
  output \ap_CS_fsm_reg[80] ;
  output \ap_CS_fsm_reg[528] ;
  input ap_clk;
  input con192_ce0;
  input [6:0]ADDRARDADDR;
  input [7:0]Q;
  input [7:0]\x_15_reg_1070_reg[7] ;
  input [7:0]\reg_308_reg[7] ;
  input [7:0]\x_3_reg_1229_reg[7] ;
  input [154:0]q0_reg_i_43__0_0;
  input q0_reg_3;
  input ram_reg_i_23__3;
  input ram_reg_i_24__3;
  input q0_reg_i_12__4_0;
  input q0_reg_i_24__0_0;

  wire [6:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[118] ;
  wire \ap_CS_fsm_reg[170] ;
  wire \ap_CS_fsm_reg[220] ;
  wire [3:0]\ap_CS_fsm_reg[272] ;
  wire [3:0]\ap_CS_fsm_reg[308] ;
  wire \ap_CS_fsm_reg[363] ;
  wire \ap_CS_fsm_reg[502] ;
  wire \ap_CS_fsm_reg[528] ;
  wire \ap_CS_fsm_reg[565] ;
  wire \ap_CS_fsm_reg[80] ;
  wire ap_clk;
  wire con192_ce0;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_i_12__4_0;
  wire q0_reg_i_21__0_n_0;
  wire q0_reg_i_22__0_n_0;
  wire q0_reg_i_23__0_n_0;
  wire q0_reg_i_24__0_0;
  wire q0_reg_i_24__0_n_0;
  wire q0_reg_i_25__0_n_0;
  wire q0_reg_i_26__0_n_0;
  wire q0_reg_i_32_n_0;
  wire q0_reg_i_33__0_n_0;
  wire q0_reg_i_34__0_n_0;
  wire q0_reg_i_35__0_n_0;
  wire q0_reg_i_36__0_n_0;
  wire q0_reg_i_38__0_n_0;
  wire q0_reg_i_39__0_n_0;
  wire q0_reg_i_40__0_n_0;
  wire q0_reg_i_41__0_n_0;
  wire q0_reg_i_42__0_n_0;
  wire [154:0]q0_reg_i_43__0_0;
  wire q0_reg_i_43__0_n_0;
  wire q0_reg_i_49__0_n_0;
  wire q0_reg_i_50__0_n_0;
  wire q0_reg_i_51_n_0;
  wire q0_reg_i_52_n_0;
  wire q0_reg_i_53_n_0;
  wire q0_reg_i_54_n_0;
  wire ram_reg_i_123__2_n_0;
  wire ram_reg_i_124__2_n_0;
  wire ram_reg_i_136__3_n_0;
  wire ram_reg_i_137__2_n_0;
  wire ram_reg_i_167__3_n_0;
  wire ram_reg_i_168__3_n_0;
  wire ram_reg_i_181__2_n_0;
  wire ram_reg_i_23__3;
  wire ram_reg_i_24__3;
  wire [7:0]\reg_308_reg[7] ;
  wire \rk_offset_read_reg_1121[3]_i_2__0_n_0 ;
  wire \rk_offset_read_reg_1121[3]_i_3__0_n_0 ;
  wire \rk_offset_read_reg_1121[3]_i_4__0_n_0 ;
  wire \rk_offset_read_reg_1121[3]_i_5_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_2__0_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_3__0_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_4__0_n_0 ;
  wire \rk_offset_read_reg_1121[4]_i_5__0_n_0 ;
  wire \rk_offset_read_reg_1121[5]_i_2__0_n_0 ;
  wire \rk_offset_read_reg_1121[5]_i_3__0_n_0 ;
  wire \rk_offset_read_reg_1121[6]_i_2__0_n_0 ;
  wire \rk_offset_read_reg_1121[6]_i_3__0_n_0 ;
  wire \rk_offset_read_reg_962[3]_i_2__0_n_0 ;
  wire \rk_offset_read_reg_962[3]_i_3__0_n_0 ;
  wire \rk_offset_read_reg_962[3]_i_4__0_n_0 ;
  wire \rk_offset_read_reg_962[3]_i_5_n_0 ;
  wire \rk_offset_read_reg_962[4]_i_2__0_n_0 ;
  wire \rk_offset_read_reg_962[4]_i_3__0_n_0 ;
  wire \rk_offset_read_reg_962[4]_i_4__0_n_0 ;
  wire \rk_offset_read_reg_962[4]_i_5__0_n_0 ;
  wire \rk_offset_read_reg_962[5]_i_2__0_n_0 ;
  wire \rk_offset_read_reg_962[5]_i_3__0_n_0 ;
  wire \rk_offset_read_reg_962[6]_i_3__0_n_0 ;
  wire [2:2]sel;
  wire [7:0]\x_15_reg_1070_reg[7] ;
  wire [7:0]\x_3_reg_1229_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_331/grp_ClefiaGfn8_fu_2681/con192_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00EC00830043003700F800260062005B0071003700F700AA0091001D00D600C6),
    .INIT_01(256'h0085003400F4005E009600F500D5003200A2005900990079004C00BB00B80015),
    .INIT_02(256'h0021004D008D00FA006500BD00AC00960042009A005A009900CB007A007B00F5),
    .INIT_03(256'h0062005F009F00B90041003B00BE00D500C400BE007E001F00820076005F0073),
    .INIT_04(256'h00A600830043007D00F800B20062001100E5003700F7003E0090003500D60052),
    .INIT_05(256'h009700B40074004C009600D000550020008700590099005C004C00F100B80030),
    .INIT_06(256'h002500ED002D00FE002500B4000C0092004B00DA001A0090004B0068003B00FC),
    .INIT_07(256'h0063007700B700B800110039009600D400C600EE002E001D00220072000F0071),
    .INIT_08(256'h00A600C90009007D006C00B20028001100E500A30063003E00B8003400420052),
    .INIT_09(256'h004300BE007E009800830078005F00F40087007C00BC005C000600F1009D0030),
    .INIT_0A(256'h00C400F70037001F0010007600160073002100DF001F00FA004100BC003E0096),
    .INIT_0B(256'h008F002900E9005400AC00E100C8003800B6006300A3006D0038009300820001),
    .INIT_0C(256'h004900C6000600920073006C002700FE0093008C004C004800E600D8006D0024),
    .INIT_0D(256'h00C6006900A9001D002C007300880071002400E3002300FF003900B600020093),
    .INIT_0E(256'h005B00960056008000D30048007700EC00B7002C00EC006C00A6009100CD0000),
    .INIT_0F(256'h00C200FD003D00190004007A001C0075002D00CB000B00F6006900A4002A009A),
    .INIT_10(256'h005A00B3007300810099004A005200ED00B5006600A6006E0032009500870002),
    .INIT_11(256'h00A800B800780073008E00AE0059001F00F9004100810022007C000D00A0004E),
    .INIT_12(256'h002A002E00EE00F100A300AB00CF009D0054005C009C008F0047005700BD00E3),
    .INIT_13(256'h00DE00930053000500D80042007200690015001700D700CE00D100D500F600A2),
    .INIT_14(256'h008900B000700052009E00EC0051003E00BB005100910060005C008900B0000C),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR[6:2],sel,ADDRARDADDR[1:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con192_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h00000002)) 
    q0_reg_i_11__4
       (.I0(q0_reg_3),
        .I1(q0_reg_i_21__0_n_0),
        .I2(q0_reg_i_22__0_n_0),
        .I3(q0_reg_i_23__0_n_0),
        .I4(\ap_CS_fsm_reg[170] ),
        .O(\ap_CS_fsm_reg[363] ));
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_12__4
       (.I0(q0_reg_i_24__0_n_0),
        .I1(\ap_CS_fsm_reg[220] ),
        .I2(q0_reg_i_25__0_n_0),
        .I3(q0_reg_i_26__0_n_0),
        .O(\ap_CS_fsm_reg[565] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_21__0
       (.I0(q0_reg_i_32_n_0),
        .I1(q0_reg_i_33__0_n_0),
        .I2(q0_reg_i_43__0_0[88]),
        .I3(q0_reg_i_43__0_0[96]),
        .I4(q0_reg_i_43__0_0[35]),
        .I5(q0_reg_i_43__0_0[81]),
        .O(q0_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_22__0
       (.I0(q0_reg_i_34__0_n_0),
        .I1(q0_reg_i_43__0_0[58]),
        .I2(q0_reg_i_43__0_0[103]),
        .I3(q0_reg_i_43__0_0[26]),
        .I4(q0_reg_i_43__0_0[149]),
        .I5(q0_reg_i_35__0_n_0),
        .O(q0_reg_i_22__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_23__0
       (.I0(\ap_CS_fsm_reg[80] ),
        .I1(q0_reg_i_36__0_n_0),
        .I2(q0_reg_i_43__0_0[125]),
        .I3(q0_reg_i_43__0_0[118]),
        .I4(q0_reg_i_43__0_0[133]),
        .O(q0_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_24__0
       (.I0(q0_reg_i_43__0_0[135]),
        .I1(q0_reg_i_43__0_0[75]),
        .I2(q0_reg_i_43__0_0[107]),
        .I3(q0_reg_i_12__4_0),
        .I4(q0_reg_i_38__0_n_0),
        .I5(q0_reg_i_39__0_n_0),
        .O(q0_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_25__0
       (.I0(q0_reg_i_40__0_n_0),
        .I1(q0_reg_i_43__0_0[48]),
        .I2(q0_reg_i_43__0_0[40]),
        .I3(q0_reg_i_43__0_0[69]),
        .I4(q0_reg_i_43__0_0[55]),
        .I5(q0_reg_i_41__0_n_0),
        .O(q0_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_26__0
       (.I0(q0_reg_i_42__0_n_0),
        .I1(q0_reg_i_43__0_0[77]),
        .I2(q0_reg_i_43__0_0[47]),
        .I3(q0_reg_i_43__0_0[100]),
        .I4(q0_reg_i_43__0_0[85]),
        .I5(q0_reg_i_43__0_n_0),
        .O(q0_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_32
       (.I0(q0_reg_i_43__0_0[27]),
        .I1(q0_reg_i_43__0_0[132]),
        .I2(q0_reg_i_43__0_0[112]),
        .I3(q0_reg_i_43__0_0[72]),
        .I4(q0_reg_i_43__0_0[66]),
        .I5(q0_reg_i_43__0_0[2]),
        .O(q0_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_33__0
       (.I0(q0_reg_i_43__0_0[80]),
        .I1(q0_reg_i_43__0_0[148]),
        .I2(q0_reg_i_43__0_0[44]),
        .I3(q0_reg_i_43__0_0[119]),
        .O(q0_reg_i_33__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_34__0
       (.I0(q0_reg_i_43__0_0[3]),
        .I1(q0_reg_i_43__0_0[126]),
        .I2(q0_reg_i_43__0_0[73]),
        .I3(q0_reg_i_43__0_0[104]),
        .O(q0_reg_i_34__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_35__0
       (.I0(q0_reg_i_43__0_0[111]),
        .I1(q0_reg_i_43__0_0[95]),
        .I2(q0_reg_i_43__0_0[51]),
        .I3(q0_reg_i_43__0_0[43]),
        .I4(q0_reg_i_49__0_n_0),
        .O(q0_reg_i_35__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_36__0
       (.I0(q0_reg_i_43__0_0[89]),
        .I1(q0_reg_i_43__0_0[10]),
        .I2(q0_reg_i_43__0_0[34]),
        .I3(q0_reg_i_43__0_0[141]),
        .I4(q0_reg_i_50__0_n_0),
        .O(q0_reg_i_36__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_38__0
       (.I0(q0_reg_i_43__0_0[136]),
        .I1(q0_reg_i_43__0_0[29]),
        .I2(q0_reg_i_43__0_0[13]),
        .I3(q0_reg_i_43__0_0[6]),
        .I4(\ap_CS_fsm_reg[118] ),
        .O(q0_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_39__0
       (.I0(q0_reg_i_24__0_0),
        .I1(q0_reg_i_43__0_0[53]),
        .I2(q0_reg_i_43__0_0[99]),
        .I3(q0_reg_i_43__0_0[61]),
        .I4(q0_reg_i_43__0_0[76]),
        .I5(\ap_CS_fsm_reg[502] ),
        .O(q0_reg_i_39__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_40__0
       (.I0(q0_reg_i_43__0_0[16]),
        .I1(q0_reg_i_43__0_0[7]),
        .I2(q0_reg_i_43__0_0[31]),
        .I3(q0_reg_i_43__0_0[24]),
        .O(q0_reg_i_40__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_41__0
       (.I0(q0_reg_i_43__0_0[62]),
        .I1(q0_reg_i_43__0_0[63]),
        .I2(q0_reg_i_43__0_0[39]),
        .I3(q0_reg_i_43__0_0[54]),
        .I4(q0_reg_i_51_n_0),
        .O(q0_reg_i_41__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_42__0
       (.I0(q0_reg_i_43__0_0[122]),
        .I1(q0_reg_i_43__0_0[70]),
        .I2(q0_reg_i_43__0_0[130]),
        .I3(q0_reg_i_43__0_0[129]),
        .O(q0_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_43__0
       (.I0(q0_reg_i_52_n_0),
        .I1(q0_reg_i_43__0_0[145]),
        .I2(q0_reg_i_43__0_0[101]),
        .I3(q0_reg_i_43__0_0[86]),
        .I4(q0_reg_i_43__0_0[153]),
        .I5(q0_reg_i_53_n_0),
        .O(q0_reg_i_43__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_49__0
       (.I0(q0_reg_i_43__0_0[18]),
        .I1(q0_reg_i_43__0_0[140]),
        .I2(q0_reg_i_43__0_0[11]),
        .I3(q0_reg_i_43__0_0[57]),
        .O(q0_reg_i_49__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_50__0
       (.I0(q0_reg_i_43__0_0[19]),
        .I1(q0_reg_i_43__0_0[65]),
        .I2(q0_reg_i_43__0_0[36]),
        .I3(q0_reg_i_43__0_0[50]),
        .O(q0_reg_i_50__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_51
       (.I0(q0_reg_i_43__0_0[32]),
        .I1(q0_reg_i_43__0_0[23]),
        .I2(q0_reg_i_43__0_0[15]),
        .I3(q0_reg_i_43__0_0[8]),
        .O(q0_reg_i_51_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_52
       (.I0(q0_reg_i_43__0_0[109]),
        .I1(q0_reg_i_43__0_0[108]),
        .I2(q0_reg_i_43__0_0[146]),
        .I3(q0_reg_i_43__0_0[154]),
        .O(q0_reg_i_52_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_53
       (.I0(q0_reg_i_43__0_0[92]),
        .I1(q0_reg_i_43__0_0[93]),
        .I2(q0_reg_i_43__0_0[138]),
        .I3(q0_reg_i_43__0_0[78]),
        .I4(q0_reg_i_54_n_0),
        .O(q0_reg_i_53_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_54
       (.I0(q0_reg_i_43__0_0[116]),
        .I1(q0_reg_i_43__0_0[115]),
        .I2(q0_reg_i_43__0_0[137]),
        .I3(q0_reg_i_43__0_0[123]),
        .O(q0_reg_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    q0_reg_i_7__4
       (.I0(\ap_CS_fsm_reg[565] ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_123__2
       (.I0(q0_reg_i_43__0_0[79]),
        .I1(q0_reg_i_43__0_0[64]),
        .I2(q0_reg_i_43__0_0[110]),
        .I3(q0_reg_i_43__0_0[94]),
        .O(ram_reg_i_123__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_124__2
       (.I0(q0_reg_i_43__0_0[139]),
        .I1(q0_reg_i_43__0_0[0]),
        .I2(q0_reg_i_43__0_0[1]),
        .I3(q0_reg_i_43__0_0[9]),
        .O(ram_reg_i_124__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_129__2
       (.I0(ram_reg_i_167__3_n_0),
        .I1(q0_reg_i_43__0_0[121]),
        .I2(q0_reg_i_43__0_0[151]),
        .I3(q0_reg_i_43__0_0[60]),
        .I4(q0_reg_i_43__0_0[83]),
        .I5(ram_reg_i_168__3_n_0),
        .O(\ap_CS_fsm_reg[502] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_136__3
       (.I0(q0_reg_i_43__0_0[142]),
        .I1(q0_reg_i_43__0_0[127]),
        .I2(q0_reg_i_43__0_0[67]),
        .I3(q0_reg_i_43__0_0[12]),
        .O(ram_reg_i_136__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_137__2
       (.I0(q0_reg_i_43__0_0[97]),
        .I1(q0_reg_i_43__0_0[82]),
        .I2(q0_reg_i_43__0_0[152]),
        .I3(q0_reg_i_43__0_0[4]),
        .I4(q0_reg_i_43__0_0[20]),
        .I5(q0_reg_i_43__0_0[113]),
        .O(ram_reg_i_137__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_167__3
       (.I0(q0_reg_i_43__0_0[5]),
        .I1(q0_reg_i_43__0_0[143]),
        .I2(q0_reg_i_43__0_0[14]),
        .I3(q0_reg_i_43__0_0[22]),
        .O(ram_reg_i_167__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_168__3
       (.I0(q0_reg_i_43__0_0[114]),
        .I1(q0_reg_i_43__0_0[106]),
        .I2(q0_reg_i_43__0_0[84]),
        .I3(q0_reg_i_43__0_0[38]),
        .I4(ram_reg_i_181__2_n_0),
        .O(ram_reg_i_168__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_169__3
       (.I0(q0_reg_i_43__0_0[30]),
        .I1(q0_reg_i_43__0_0[128]),
        .I2(q0_reg_i_43__0_0[21]),
        .I3(q0_reg_i_43__0_0[98]),
        .O(\ap_CS_fsm_reg[118] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_181__2
       (.I0(q0_reg_i_43__0_0[46]),
        .I1(q0_reg_i_43__0_0[144]),
        .I2(q0_reg_i_43__0_0[68]),
        .I3(q0_reg_i_43__0_0[91]),
        .O(ram_reg_i_181__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_72__4
       (.I0(q0_reg_i_43__0_0[42]),
        .I1(ram_reg_i_23__3),
        .I2(q0_reg_i_43__0_0[87]),
        .I3(q0_reg_i_43__0_0[56]),
        .I4(q0_reg_i_43__0_0[71]),
        .O(\ap_CS_fsm_reg[170] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_74__3
       (.I0(ram_reg_i_123__2_n_0),
        .I1(q0_reg_i_43__0_0[17]),
        .I2(q0_reg_i_43__0_0[124]),
        .I3(q0_reg_i_43__0_0[49]),
        .I4(q0_reg_i_43__0_0[33]),
        .I5(ram_reg_i_124__2_n_0),
        .O(\ap_CS_fsm_reg[80] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_78__3
       (.I0(ram_reg_i_24__3),
        .I1(q0_reg_i_43__0_0[52]),
        .I2(q0_reg_i_43__0_0[37]),
        .I3(q0_reg_i_43__0_0[150]),
        .I4(ram_reg_i_136__3_n_0),
        .I5(ram_reg_i_137__2_n_0),
        .O(\ap_CS_fsm_reg[220] ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1__1 
       (.I0(DOADO[0]),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1__2 
       (.I0(DOADO[0]),
        .I1(\reg_308_reg[7] [0]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1__1 
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1__2 
       (.I0(DOADO[1]),
        .I1(\reg_308_reg[7] [1]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1__1 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1__2 
       (.I0(DOADO[2]),
        .I1(\reg_308_reg[7] [2]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1__1 
       (.I0(DOADO[3]),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1__2 
       (.I0(DOADO[3]),
        .I1(\reg_308_reg[7] [3]),
        .O(q0_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1__1 
       (.I0(DOADO[4]),
        .I1(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1__2 
       (.I0(DOADO[4]),
        .I1(\reg_308_reg[7] [4]),
        .O(q0_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1__1 
       (.I0(DOADO[5]),
        .I1(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1__2 
       (.I0(DOADO[5]),
        .I1(\reg_308_reg[7] [5]),
        .O(q0_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1__1 
       (.I0(DOADO[6]),
        .I1(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1__2 
       (.I0(DOADO[6]),
        .I1(\reg_308_reg[7] [6]),
        .O(q0_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2__1 
       (.I0(DOADO[7]),
        .I1(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2__2 
       (.I0(DOADO[7]),
        .I1(\reg_308_reg[7] [7]),
        .O(q0_reg_1[7]));
  LUT6 #(
    .INIT(64'hBABABABBBABABABA)) 
    \rk_offset_read_reg_1121[3]_i_1__0 
       (.I0(q0_reg_i_43__0_0[150]),
        .I1(q0_reg_i_43__0_0[142]),
        .I2(q0_reg_i_43__0_0[134]),
        .I3(q0_reg_i_43__0_0[127]),
        .I4(\rk_offset_read_reg_1121[3]_i_2__0_n_0 ),
        .I5(\rk_offset_read_reg_1121[3]_i_3__0_n_0 ),
        .O(\ap_CS_fsm_reg[308] [0]));
  LUT6 #(
    .INIT(64'h00F000F000FF00F2)) 
    \rk_offset_read_reg_1121[3]_i_2__0 
       (.I0(q0_reg_i_43__0_0[82]),
        .I1(q0_reg_i_43__0_0[90]),
        .I2(q0_reg_i_43__0_0[113]),
        .I3(q0_reg_i_43__0_0[120]),
        .I4(q0_reg_i_43__0_0[97]),
        .I5(q0_reg_i_43__0_0[105]),
        .O(\rk_offset_read_reg_1121[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4500FFFF)) 
    \rk_offset_read_reg_1121[3]_i_3__0 
       (.I0(q0_reg_i_43__0_0[67]),
        .I1(q0_reg_i_43__0_0[59]),
        .I2(q0_reg_i_43__0_0[52]),
        .I3(\rk_offset_read_reg_1121[3]_i_4__0_n_0 ),
        .I4(\rk_offset_read_reg_1121[3]_i_5_n_0 ),
        .I5(q0_reg_i_43__0_0[74]),
        .O(\rk_offset_read_reg_1121[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    \rk_offset_read_reg_1121[3]_i_4__0 
       (.I0(q0_reg_i_43__0_0[59]),
        .I1(q0_reg_i_43__0_0[45]),
        .I2(q0_reg_i_43__0_0[37]),
        .I3(q0_reg_i_43__0_0[28]),
        .I4(q0_reg_i_43__0_0[20]),
        .I5(q0_reg_i_43__0_0[12]),
        .O(\rk_offset_read_reg_1121[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rk_offset_read_reg_1121[3]_i_5 
       (.I0(q0_reg_i_43__0_0[82]),
        .I1(q0_reg_i_43__0_0[90]),
        .I2(q0_reg_i_43__0_0[105]),
        .I3(q0_reg_i_43__0_0[97]),
        .I4(q0_reg_i_43__0_0[120]),
        .I5(q0_reg_i_43__0_0[113]),
        .O(\rk_offset_read_reg_1121[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFEF)) 
    \rk_offset_read_reg_1121[4]_i_1__0 
       (.I0(q0_reg_i_43__0_0[142]),
        .I1(q0_reg_i_43__0_0[150]),
        .I2(\rk_offset_read_reg_1121[4]_i_2__0_n_0 ),
        .I3(\rk_offset_read_reg_1121[4]_i_3__0_n_0 ),
        .I4(q0_reg_i_43__0_0[134]),
        .I5(q0_reg_i_43__0_0[127]),
        .O(\ap_CS_fsm_reg[308] [1]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_1121[4]_i_2__0 
       (.I0(q0_reg_i_43__0_0[120]),
        .I1(q0_reg_i_43__0_0[113]),
        .O(\rk_offset_read_reg_1121[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111110010)) 
    \rk_offset_read_reg_1121[4]_i_3__0 
       (.I0(q0_reg_i_43__0_0[97]),
        .I1(q0_reg_i_43__0_0[105]),
        .I2(\rk_offset_read_reg_1121[4]_i_4__0_n_0 ),
        .I3(\rk_offset_read_reg_1121[4]_i_5__0_n_0 ),
        .I4(q0_reg_i_43__0_0[90]),
        .I5(q0_reg_i_43__0_0[82]),
        .O(\rk_offset_read_reg_1121[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_1121[4]_i_4__0 
       (.I0(q0_reg_i_43__0_0[74]),
        .I1(q0_reg_i_43__0_0[67]),
        .O(\rk_offset_read_reg_1121[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    \rk_offset_read_reg_1121[4]_i_5__0 
       (.I0(q0_reg_i_43__0_0[28]),
        .I1(q0_reg_i_43__0_0[20]),
        .I2(q0_reg_i_43__0_0[45]),
        .I3(q0_reg_i_43__0_0[37]),
        .I4(q0_reg_i_43__0_0[52]),
        .I5(q0_reg_i_43__0_0[59]),
        .O(\rk_offset_read_reg_1121[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888880AAAAAAAA)) 
    \rk_offset_read_reg_1121[5]_i_1__0 
       (.I0(\rk_offset_read_reg_1121[6]_i_2__0_n_0 ),
        .I1(\rk_offset_read_reg_1121[5]_i_2__0_n_0 ),
        .I2(\rk_offset_read_reg_1121[5]_i_3__0_n_0 ),
        .I3(q0_reg_i_43__0_0[45]),
        .I4(q0_reg_i_43__0_0[59]),
        .I5(\rk_offset_read_reg_1121[6]_i_3__0_n_0 ),
        .O(\ap_CS_fsm_reg[308] [2]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rk_offset_read_reg_1121[5]_i_2__0 
       (.I0(\rk_offset_read_reg_1121[6]_i_3__0_n_0 ),
        .I1(q0_reg_i_43__0_0[90]),
        .I2(q0_reg_i_43__0_0[82]),
        .I3(q0_reg_i_43__0_0[67]),
        .I4(q0_reg_i_43__0_0[74]),
        .O(\rk_offset_read_reg_1121[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rk_offset_read_reg_1121[5]_i_3__0 
       (.I0(q0_reg_i_43__0_0[52]),
        .I1(q0_reg_i_43__0_0[37]),
        .O(\rk_offset_read_reg_1121[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rk_offset_read_reg_1121[6]_i_1__0 
       (.I0(\rk_offset_read_reg_1121[6]_i_2__0_n_0 ),
        .I1(q0_reg_i_43__0_0[74]),
        .I2(q0_reg_i_43__0_0[67]),
        .I3(q0_reg_i_43__0_0[82]),
        .I4(q0_reg_i_43__0_0[90]),
        .I5(\rk_offset_read_reg_1121[6]_i_3__0_n_0 ),
        .O(\ap_CS_fsm_reg[308] [3]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_1121[6]_i_2__0 
       (.I0(q0_reg_i_43__0_0[127]),
        .I1(q0_reg_i_43__0_0[134]),
        .I2(q0_reg_i_43__0_0[142]),
        .I3(q0_reg_i_43__0_0[150]),
        .O(\rk_offset_read_reg_1121[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_1121[6]_i_3__0 
       (.I0(q0_reg_i_43__0_0[113]),
        .I1(q0_reg_i_43__0_0[120]),
        .I2(q0_reg_i_43__0_0[97]),
        .I3(q0_reg_i_43__0_0[105]),
        .O(\rk_offset_read_reg_1121[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    \rk_offset_read_reg_962[3]_i_1__0 
       (.I0(q0_reg_i_43__0_0[147]),
        .I1(q0_reg_i_43__0_0[139]),
        .I2(q0_reg_i_43__0_0[131]),
        .I3(q0_reg_i_43__0_0[124]),
        .I4(q0_reg_i_43__0_0[117]),
        .I5(\rk_offset_read_reg_962[3]_i_2__0_n_0 ),
        .O(\ap_CS_fsm_reg[272] [0]));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    \rk_offset_read_reg_962[3]_i_2__0 
       (.I0(\rk_offset_read_reg_962[3]_i_3__0_n_0 ),
        .I1(\rk_offset_read_reg_962[3]_i_4__0_n_0 ),
        .I2(\rk_offset_read_reg_962[3]_i_5_n_0 ),
        .I3(q0_reg_i_43__0_0[102]),
        .I4(q0_reg_i_43__0_0[110]),
        .O(\rk_offset_read_reg_962[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    \rk_offset_read_reg_962[3]_i_3__0 
       (.I0(q0_reg_i_43__0_0[9]),
        .I1(q0_reg_i_43__0_0[17]),
        .I2(q0_reg_i_43__0_0[25]),
        .I3(q0_reg_i_43__0_0[33]),
        .I4(q0_reg_i_43__0_0[41]),
        .I5(q0_reg_i_43__0_0[49]),
        .O(\rk_offset_read_reg_962[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rk_offset_read_reg_962[3]_i_4__0 
       (.I0(q0_reg_i_43__0_0[87]),
        .I1(q0_reg_i_43__0_0[56]),
        .I2(q0_reg_i_43__0_0[71]),
        .O(\rk_offset_read_reg_962[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \rk_offset_read_reg_962[3]_i_5 
       (.I0(q0_reg_i_43__0_0[94]),
        .I1(q0_reg_i_43__0_0[87]),
        .I2(q0_reg_i_43__0_0[79]),
        .I3(q0_reg_i_43__0_0[71]),
        .I4(q0_reg_i_43__0_0[64]),
        .O(\rk_offset_read_reg_962[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFEF)) 
    \rk_offset_read_reg_962[4]_i_1__0 
       (.I0(q0_reg_i_43__0_0[139]),
        .I1(q0_reg_i_43__0_0[147]),
        .I2(\rk_offset_read_reg_962[4]_i_2__0_n_0 ),
        .I3(\rk_offset_read_reg_962[4]_i_3__0_n_0 ),
        .I4(q0_reg_i_43__0_0[131]),
        .I5(q0_reg_i_43__0_0[124]),
        .O(\ap_CS_fsm_reg[272] [1]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_962[4]_i_2__0 
       (.I0(q0_reg_i_43__0_0[117]),
        .I1(q0_reg_i_43__0_0[110]),
        .O(\rk_offset_read_reg_962[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111110010)) 
    \rk_offset_read_reg_962[4]_i_3__0 
       (.I0(q0_reg_i_43__0_0[94]),
        .I1(q0_reg_i_43__0_0[102]),
        .I2(\rk_offset_read_reg_962[4]_i_4__0_n_0 ),
        .I3(\rk_offset_read_reg_962[4]_i_5__0_n_0 ),
        .I4(q0_reg_i_43__0_0[87]),
        .I5(q0_reg_i_43__0_0[79]),
        .O(\rk_offset_read_reg_962[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_962[4]_i_4__0 
       (.I0(q0_reg_i_43__0_0[71]),
        .I1(q0_reg_i_43__0_0[64]),
        .O(\rk_offset_read_reg_962[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    \rk_offset_read_reg_962[4]_i_5__0 
       (.I0(q0_reg_i_43__0_0[49]),
        .I1(q0_reg_i_43__0_0[56]),
        .I2(q0_reg_i_43__0_0[25]),
        .I3(q0_reg_i_43__0_0[17]),
        .I4(q0_reg_i_43__0_0[41]),
        .I5(q0_reg_i_43__0_0[33]),
        .O(\rk_offset_read_reg_962[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888808AAAAAAAA)) 
    \rk_offset_read_reg_962[5]_i_1__0 
       (.I0(\ap_CS_fsm_reg[528] ),
        .I1(\rk_offset_read_reg_962[5]_i_2__0_n_0 ),
        .I2(\rk_offset_read_reg_962[5]_i_3__0_n_0 ),
        .I3(q0_reg_i_43__0_0[56]),
        .I4(q0_reg_i_43__0_0[49]),
        .I5(\rk_offset_read_reg_962[6]_i_3__0_n_0 ),
        .O(\ap_CS_fsm_reg[272] [2]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_962[5]_i_2__0 
       (.I0(q0_reg_i_43__0_0[64]),
        .I1(q0_reg_i_43__0_0[71]),
        .I2(q0_reg_i_43__0_0[79]),
        .I3(q0_reg_i_43__0_0[87]),
        .O(\rk_offset_read_reg_962[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rk_offset_read_reg_962[5]_i_3__0 
       (.I0(q0_reg_i_43__0_0[41]),
        .I1(q0_reg_i_43__0_0[33]),
        .O(\rk_offset_read_reg_962[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \rk_offset_read_reg_962[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg[528] ),
        .I1(\rk_offset_read_reg_962[6]_i_3__0_n_0 ),
        .I2(q0_reg_i_43__0_0[64]),
        .I3(q0_reg_i_43__0_0[71]),
        .I4(q0_reg_i_43__0_0[79]),
        .I5(q0_reg_i_43__0_0[87]),
        .O(\ap_CS_fsm_reg[272] [3]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_962[6]_i_2__0 
       (.I0(q0_reg_i_43__0_0[124]),
        .I1(q0_reg_i_43__0_0[131]),
        .I2(q0_reg_i_43__0_0[139]),
        .I3(q0_reg_i_43__0_0[147]),
        .O(\ap_CS_fsm_reg[528] ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rk_offset_read_reg_962[6]_i_3__0 
       (.I0(q0_reg_i_43__0_0[94]),
        .I1(q0_reg_i_43__0_0[102]),
        .I2(q0_reg_i_43__0_0[110]),
        .I3(q0_reg_i_43__0_0[117]),
        .O(\rk_offset_read_reg_962[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_15_reg_1070[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\x_15_reg_1070_reg[7] [0]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_15_reg_1070[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\x_15_reg_1070_reg[7] [1]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_15_reg_1070[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\x_15_reg_1070_reg[7] [2]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_15_reg_1070[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\x_15_reg_1070_reg[7] [3]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_15_reg_1070[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\x_15_reg_1070_reg[7] [4]),
        .O(q0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_15_reg_1070[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\x_15_reg_1070_reg[7] [5]),
        .O(q0_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_15_reg_1070[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\x_15_reg_1070_reg[7] [6]),
        .O(q0_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_15_reg_1070[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\x_15_reg_1070_reg[7] [7]),
        .O(q0_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_3_reg_1229[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\x_3_reg_1229_reg[7] [0]),
        .O(q0_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_3_reg_1229[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\x_3_reg_1229_reg[7] [1]),
        .O(q0_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_3_reg_1229[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\x_3_reg_1229_reg[7] [2]),
        .O(q0_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_3_reg_1229[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\x_3_reg_1229_reg[7] [3]),
        .O(q0_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_3_reg_1229[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\x_3_reg_1229_reg[7] [4]),
        .O(q0_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_3_reg_1229[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\x_3_reg_1229_reg[7] [5]),
        .O(q0_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_3_reg_1229[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\x_3_reg_1229_reg[7] [6]),
        .O(q0_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_3_reg_1229[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\x_3_reg_1229_reg[7] [7]),
        .O(q0_reg_2[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128
   (D,
    ADDRBWRADDR,
    DIBDI,
    \ap_CS_fsm_reg[55]_0 ,
    \ap_CS_fsm_reg[285] ,
    ADDRARDADDR,
    DIADI,
    WEA,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[79]_0 ,
    \ap_CS_fsm_reg[79]_1 ,
    grp_ClefiaKeySet128_fu_343_rk_d1,
    ap_clk,
    Q,
    icmp_ln395_reg_423,
    grp_ClefiaKeySet128_fu_343_ap_start_reg,
    ram_reg,
    ram_reg_0,
    grp_ClefiaEncrypt_1_fu_355_rk_address0,
    ram_reg_1,
    ram_reg_2,
    grp_ClefiaKeySet192_fu_331_rk_d0,
    ram_reg_3,
    grp_ClefiaKeySet256_fu_319_rk_d0,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    grp_ClefiaKeySet256_fu_319_rk_address1,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    grp_ClefiaKeySet192_fu_331_rk_address1,
    grp_ClefiaKeySet256_fu_319_rk_address0,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    grp_ClefiaKeySet192_fu_331_rk_d1,
    grp_ClefiaKeySet256_fu_319_rk_d1,
    grp_ClefiaKeySet192_fu_331_rk_ce1,
    ram_reg_30,
    grp_ClefiaKeySet256_fu_319_rk_ce0,
    grp_ClefiaKeySet128_fu_343_ap_start_reg0,
    ap_rst_n_inv);
  output [0:0]D;
  output [6:0]ADDRBWRADDR;
  output [5:0]DIBDI;
  output [1:0]\ap_CS_fsm_reg[55]_0 ;
  output \ap_CS_fsm_reg[285] ;
  output [6:0]ADDRARDADDR;
  output [5:0]DIADI;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[79]_0 ;
  output [0:0]\ap_CS_fsm_reg[79]_1 ;
  output [1:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  input ap_clk;
  input [3:0]Q;
  input icmp_ln395_reg_423;
  input grp_ClefiaKeySet128_fu_343_ap_start_reg;
  input ram_reg;
  input ram_reg_0;
  input [4:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  input ram_reg_1;
  input ram_reg_2;
  input [2:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  input ram_reg_3;
  input [2:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [0:0]grp_ClefiaKeySet256_fu_319_rk_address1;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input [2:0]grp_ClefiaKeySet192_fu_331_rk_address1;
  input [1:0]grp_ClefiaKeySet256_fu_319_rk_address0;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input [5:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  input [5:0]grp_ClefiaKeySet256_fu_319_rk_d1;
  input grp_ClefiaKeySet192_fu_331_rk_ce1;
  input ram_reg_30;
  input grp_ClefiaKeySet256_fu_319_rk_ce0;
  input grp_ClefiaKeySet128_fu_343_ap_start_reg0;
  input ap_rst_n_inv;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [5:0]DIADI;
  wire [5:0]DIBDI;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[285] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[55]_0 ;
  wire \ap_CS_fsm_reg[79]_0 ;
  wire [0:0]\ap_CS_fsm_reg[79]_1 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_ap_return_0;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_ap_return_1;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_ap_return_15;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_10_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_11_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_1213_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_13_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_3_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_4_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_5_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_6_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_7_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_8_read;
  wire [7:0]grp_ClefiaDoubleSwap_fu_2045_lk_9_read;
  wire [4:0]grp_ClefiaEncrypt_1_fu_355_rk_address0;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_0;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_1;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_10;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_11;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_12;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_13;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_14;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_15;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_2;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_3;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_4;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_5;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_6;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_7;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_8;
  wire [7:0]grp_ClefiaGfn4_fu_2035_ap_return_9;
  wire grp_ClefiaGfn4_fu_2035_ap_start_reg;
  wire grp_ClefiaGfn4_fu_2035_n_35;
  wire grp_ClefiaKeySet128_fu_343_ap_ready;
  wire grp_ClefiaKeySet128_fu_343_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_343_ap_start_reg0;
  wire [5:4]grp_ClefiaKeySet128_fu_343_rk_address0;
  wire [1:1]grp_ClefiaKeySet128_fu_343_rk_address1;
  wire [1:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  wire [2:0]grp_ClefiaKeySet192_fu_331_rk_address1;
  wire grp_ClefiaKeySet192_fu_331_rk_ce1;
  wire [2:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  wire [5:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  wire [1:0]grp_ClefiaKeySet256_fu_319_rk_address0;
  wire [0:0]grp_ClefiaKeySet256_fu_319_rk_address1;
  wire grp_ClefiaKeySet256_fu_319_rk_ce0;
  wire [2:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  wire [5:0]grp_ClefiaKeySet256_fu_319_rk_d1;
  wire icmp_ln395_reg_423;
  wire [7:0]lk_0_reg_3303;
  wire [7:0]lk_10_reg_3361;
  wire [7:0]lk_11_reg_3367;
  wire [7:0]lk_12_reg_3373;
  wire [7:0]lk_13_reg_3379;
  wire [7:0]lk_14_reg_3385;
  wire [7:0]lk_15_reg_3391;
  wire [7:0]lk_1_reg_3308;
  wire [7:0]lk_2_reg_3313;
  wire [7:0]lk_3_reg_3319;
  wire [7:0]lk_4_reg_3325;
  wire [7:0]lk_5_reg_3331;
  wire [7:0]lk_6_reg_3337;
  wire [7:0]lk_7_reg_3343;
  wire [7:0]lk_8_reg_3349;
  wire [7:0]lk_9_reg_3355;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_1000_n_0;
  wire ram_reg_i_1019_n_0;
  wire ram_reg_i_1020_n_0;
  wire ram_reg_i_1021_n_0;
  wire ram_reg_i_1022_n_0;
  wire ram_reg_i_1023_n_0;
  wire ram_reg_i_1024_n_0;
  wire ram_reg_i_1025_n_0;
  wire ram_reg_i_1026_n_0;
  wire ram_reg_i_1027_n_0;
  wire ram_reg_i_1028_n_0;
  wire ram_reg_i_1029_n_0;
  wire ram_reg_i_1030_n_0;
  wire ram_reg_i_1031_n_0;
  wire ram_reg_i_1032_n_0;
  wire ram_reg_i_1033_n_0;
  wire ram_reg_i_1034_n_0;
  wire ram_reg_i_1035_n_0;
  wire ram_reg_i_1036_n_0;
  wire ram_reg_i_104__5_n_0;
  wire ram_reg_i_1058_n_0;
  wire ram_reg_i_1059_n_0;
  wire ram_reg_i_1060_n_0;
  wire ram_reg_i_1061_n_0;
  wire ram_reg_i_1062_n_0;
  wire ram_reg_i_1063_n_0;
  wire ram_reg_i_1064_n_0;
  wire ram_reg_i_1065_n_0;
  wire ram_reg_i_1066_n_0;
  wire ram_reg_i_1067_n_0;
  wire ram_reg_i_1068_n_0;
  wire ram_reg_i_1069_n_0;
  wire ram_reg_i_1070_n_0;
  wire ram_reg_i_1072_n_0;
  wire ram_reg_i_108__5_n_0;
  wire ram_reg_i_1102_n_0;
  wire ram_reg_i_1103_n_0;
  wire ram_reg_i_1104_n_0;
  wire ram_reg_i_1105_n_0;
  wire ram_reg_i_1106_n_0;
  wire ram_reg_i_1107_n_0;
  wire ram_reg_i_1108_n_0;
  wire ram_reg_i_1109_n_0;
  wire ram_reg_i_1111_n_0;
  wire ram_reg_i_1112_n_0;
  wire ram_reg_i_1113_n_0;
  wire ram_reg_i_1114_n_0;
  wire ram_reg_i_1115_n_0;
  wire ram_reg_i_1116_n_0;
  wire ram_reg_i_1117_n_0;
  wire ram_reg_i_111__5_n_0;
  wire ram_reg_i_1155_n_0;
  wire ram_reg_i_1156_n_0;
  wire ram_reg_i_1157_n_0;
  wire ram_reg_i_1158_n_0;
  wire ram_reg_i_1159_n_0;
  wire ram_reg_i_1160_n_0;
  wire ram_reg_i_1161_n_0;
  wire ram_reg_i_1162_n_0;
  wire ram_reg_i_1163_n_0;
  wire ram_reg_i_1164_n_0;
  wire ram_reg_i_1165_n_0;
  wire ram_reg_i_1166_n_0;
  wire ram_reg_i_1167_n_0;
  wire ram_reg_i_1168_n_0;
  wire ram_reg_i_1169_n_0;
  wire ram_reg_i_1192_n_0;
  wire ram_reg_i_1193_n_0;
  wire ram_reg_i_1194_n_0;
  wire ram_reg_i_1195_n_0;
  wire ram_reg_i_1196_n_0;
  wire ram_reg_i_1197_n_0;
  wire ram_reg_i_1198_n_0;
  wire ram_reg_i_1199_n_0;
  wire ram_reg_i_1200_n_0;
  wire ram_reg_i_1201_n_0;
  wire ram_reg_i_1202_n_0;
  wire ram_reg_i_1203_n_0;
  wire ram_reg_i_1204_n_0;
  wire ram_reg_i_1205_n_0;
  wire ram_reg_i_1206_n_0;
  wire ram_reg_i_1207_n_0;
  wire ram_reg_i_1208_n_0;
  wire ram_reg_i_1209_n_0;
  wire ram_reg_i_120__3_n_0;
  wire ram_reg_i_1210_n_0;
  wire ram_reg_i_1211_n_0;
  wire ram_reg_i_1212_n_0;
  wire ram_reg_i_1213_n_0;
  wire ram_reg_i_1214_n_0;
  wire ram_reg_i_1215_n_0;
  wire ram_reg_i_1216_n_0;
  wire ram_reg_i_1217_n_0;
  wire ram_reg_i_1218_n_0;
  wire ram_reg_i_1220_n_0;
  wire ram_reg_i_1221_n_0;
  wire ram_reg_i_1222_n_0;
  wire ram_reg_i_1223_n_0;
  wire ram_reg_i_123__4_n_0;
  wire ram_reg_i_1273_n_0;
  wire ram_reg_i_1274_n_0;
  wire ram_reg_i_1276_n_0;
  wire ram_reg_i_1277_n_0;
  wire ram_reg_i_1278_n_0;
  wire ram_reg_i_1279_n_0;
  wire ram_reg_i_127__4_n_0;
  wire ram_reg_i_1280_n_0;
  wire ram_reg_i_1281_n_0;
  wire ram_reg_i_1282_n_0;
  wire ram_reg_i_1283_n_0;
  wire ram_reg_i_1284_n_0;
  wire ram_reg_i_1285_n_0;
  wire ram_reg_i_1286_n_0;
  wire ram_reg_i_1287_n_0;
  wire ram_reg_i_1288_n_0;
  wire ram_reg_i_1289_n_0;
  wire ram_reg_i_1315_n_0;
  wire ram_reg_i_1316_n_0;
  wire ram_reg_i_1317_n_0;
  wire ram_reg_i_1318_n_0;
  wire ram_reg_i_1320_n_0;
  wire ram_reg_i_1321_n_0;
  wire ram_reg_i_1322_n_0;
  wire ram_reg_i_1323_n_0;
  wire ram_reg_i_1324_n_0;
  wire ram_reg_i_1325_n_0;
  wire ram_reg_i_1326_n_0;
  wire ram_reg_i_1327_n_0;
  wire ram_reg_i_1329_n_0;
  wire ram_reg_i_1330_n_0;
  wire ram_reg_i_1331_n_0;
  wire ram_reg_i_1332_n_0;
  wire ram_reg_i_1333_n_0;
  wire ram_reg_i_1334_n_0;
  wire ram_reg_i_1335_n_0;
  wire ram_reg_i_1336_n_0;
  wire ram_reg_i_1337_n_0;
  wire ram_reg_i_1338_n_0;
  wire ram_reg_i_1339_n_0;
  wire ram_reg_i_1340_n_0;
  wire ram_reg_i_1341_n_0;
  wire ram_reg_i_1342_n_0;
  wire ram_reg_i_1366_n_0;
  wire ram_reg_i_1368_n_0;
  wire ram_reg_i_1369_n_0;
  wire ram_reg_i_1370_n_0;
  wire ram_reg_i_1371_n_0;
  wire ram_reg_i_1372_n_0;
  wire ram_reg_i_1373_n_0;
  wire ram_reg_i_1374_n_0;
  wire ram_reg_i_1375_n_0;
  wire ram_reg_i_1376_n_0;
  wire ram_reg_i_1377_n_0;
  wire ram_reg_i_1378_n_0;
  wire ram_reg_i_1379_n_0;
  wire ram_reg_i_1380_n_0;
  wire ram_reg_i_1381_n_0;
  wire ram_reg_i_1382_n_0;
  wire ram_reg_i_1383_n_0;
  wire ram_reg_i_1384_n_0;
  wire ram_reg_i_1385_n_0;
  wire ram_reg_i_1386_n_0;
  wire ram_reg_i_1387_n_0;
  wire ram_reg_i_1388_n_0;
  wire ram_reg_i_1389_n_0;
  wire ram_reg_i_1390_n_0;
  wire ram_reg_i_1411_n_0;
  wire ram_reg_i_1412_n_0;
  wire ram_reg_i_1413_n_0;
  wire ram_reg_i_1414_n_0;
  wire ram_reg_i_1415_n_0;
  wire ram_reg_i_1416_n_0;
  wire ram_reg_i_1417_n_0;
  wire ram_reg_i_1418_n_0;
  wire ram_reg_i_1419_n_0;
  wire ram_reg_i_1421_n_0;
  wire ram_reg_i_1422_n_0;
  wire ram_reg_i_1423_n_0;
  wire ram_reg_i_1424_n_0;
  wire ram_reg_i_1425_n_0;
  wire ram_reg_i_1426_n_0;
  wire ram_reg_i_1427_n_0;
  wire ram_reg_i_1428_n_0;
  wire ram_reg_i_1429_n_0;
  wire ram_reg_i_1430_n_0;
  wire ram_reg_i_1462_n_0;
  wire ram_reg_i_1463_n_0;
  wire ram_reg_i_1464_n_0;
  wire ram_reg_i_146__4_n_0;
  wire ram_reg_i_1471_n_0;
  wire ram_reg_i_1472_n_0;
  wire ram_reg_i_1473_n_0;
  wire ram_reg_i_1477_n_0;
  wire ram_reg_i_1493_n_0;
  wire ram_reg_i_1494_n_0;
  wire ram_reg_i_1495_n_0;
  wire ram_reg_i_1496_n_0;
  wire ram_reg_i_1497_n_0;
  wire ram_reg_i_1498_n_0;
  wire ram_reg_i_150__4_n_0;
  wire ram_reg_i_1526_n_0;
  wire ram_reg_i_1527_n_0;
  wire ram_reg_i_1528_n_0;
  wire ram_reg_i_1529_n_0;
  wire ram_reg_i_1530_n_0;
  wire ram_reg_i_1531_n_0;
  wire ram_reg_i_155__5_n_0;
  wire ram_reg_i_1562_n_0;
  wire ram_reg_i_1563_n_0;
  wire ram_reg_i_1564_n_0;
  wire ram_reg_i_1565_n_0;
  wire ram_reg_i_1566_n_0;
  wire ram_reg_i_1567_n_0;
  wire ram_reg_i_1568_n_0;
  wire ram_reg_i_1569_n_0;
  wire ram_reg_i_156__5_n_0;
  wire ram_reg_i_1570_n_0;
  wire ram_reg_i_1571_n_0;
  wire ram_reg_i_1572_n_0;
  wire ram_reg_i_1573_n_0;
  wire ram_reg_i_1574_n_0;
  wire ram_reg_i_157__5_n_0;
  wire ram_reg_i_160__5_n_0;
  wire ram_reg_i_1614_n_0;
  wire ram_reg_i_1615_n_0;
  wire ram_reg_i_1616_n_0;
  wire ram_reg_i_1617_n_0;
  wire ram_reg_i_1618_n_0;
  wire ram_reg_i_1619_n_0;
  wire ram_reg_i_1620_n_0;
  wire ram_reg_i_1621_n_0;
  wire ram_reg_i_1622_n_0;
  wire ram_reg_i_1623_n_0;
  wire ram_reg_i_1624_n_0;
  wire ram_reg_i_1625_n_0;
  wire ram_reg_i_1626_n_0;
  wire ram_reg_i_1627_n_0;
  wire ram_reg_i_1660_n_0;
  wire ram_reg_i_1661_n_0;
  wire ram_reg_i_1662_n_0;
  wire ram_reg_i_1663_n_0;
  wire ram_reg_i_1664_n_0;
  wire ram_reg_i_1665_n_0;
  wire ram_reg_i_1666_n_0;
  wire ram_reg_i_1667_n_0;
  wire ram_reg_i_1668_n_0;
  wire ram_reg_i_1669_n_0;
  wire ram_reg_i_1670_n_0;
  wire ram_reg_i_1671_n_0;
  wire ram_reg_i_1672_n_0;
  wire ram_reg_i_1673_n_0;
  wire ram_reg_i_1708_n_0;
  wire ram_reg_i_1709_n_0;
  wire ram_reg_i_170__5_n_0;
  wire ram_reg_i_1710_n_0;
  wire ram_reg_i_1711_n_0;
  wire ram_reg_i_1712_n_0;
  wire ram_reg_i_1713_n_0;
  wire ram_reg_i_1714_n_0;
  wire ram_reg_i_1715_n_0;
  wire ram_reg_i_1716_n_0;
  wire ram_reg_i_1717_n_0;
  wire ram_reg_i_1718_n_0;
  wire ram_reg_i_1719_n_0;
  wire ram_reg_i_171__5_n_0;
  wire ram_reg_i_172__5_n_0;
  wire ram_reg_i_173__5_n_0;
  wire ram_reg_i_1747_n_0;
  wire ram_reg_i_1748_n_0;
  wire ram_reg_i_1749_n_0;
  wire ram_reg_i_174__4_n_0;
  wire ram_reg_i_1750_n_0;
  wire ram_reg_i_1751_n_0;
  wire ram_reg_i_1752_n_0;
  wire ram_reg_i_1753_n_0;
  wire ram_reg_i_1754_n_0;
  wire ram_reg_i_1755_n_0;
  wire ram_reg_i_1756_n_0;
  wire ram_reg_i_1757_n_0;
  wire ram_reg_i_1758_n_0;
  wire ram_reg_i_175__4_n_0;
  wire ram_reg_i_176__4_n_0;
  wire ram_reg_i_1792_n_0;
  wire ram_reg_i_1793_n_0;
  wire ram_reg_i_1794_n_0;
  wire ram_reg_i_1795_n_0;
  wire ram_reg_i_1796_n_0;
  wire ram_reg_i_1797_n_0;
  wire ram_reg_i_1798_n_0;
  wire ram_reg_i_1799_n_0;
  wire ram_reg_i_1800_n_0;
  wire ram_reg_i_1801_n_0;
  wire ram_reg_i_1829_n_0;
  wire ram_reg_i_1830_n_0;
  wire ram_reg_i_1831_n_0;
  wire ram_reg_i_1832_n_0;
  wire ram_reg_i_1833_n_0;
  wire ram_reg_i_1834_n_0;
  wire ram_reg_i_1835_n_0;
  wire ram_reg_i_1836_n_0;
  wire ram_reg_i_183__4_n_0;
  wire ram_reg_i_184__3_n_0;
  wire ram_reg_i_185__3_n_0;
  wire ram_reg_i_1863_n_0;
  wire ram_reg_i_1864_n_0;
  wire ram_reg_i_1865_n_0;
  wire ram_reg_i_1866_n_0;
  wire ram_reg_i_1867_n_0;
  wire ram_reg_i_1868_n_0;
  wire ram_reg_i_1869_n_0;
  wire ram_reg_i_186__3_n_0;
  wire ram_reg_i_1870_n_0;
  wire ram_reg_i_1871_n_0;
  wire ram_reg_i_1872_n_0;
  wire ram_reg_i_1896_n_0;
  wire ram_reg_i_1897_n_0;
  wire ram_reg_i_1898_n_0;
  wire ram_reg_i_1899_n_0;
  wire ram_reg_i_1900_n_0;
  wire ram_reg_i_1901_n_0;
  wire ram_reg_i_1902_n_0;
  wire ram_reg_i_1903_n_0;
  wire ram_reg_i_1904_n_0;
  wire ram_reg_i_1905_n_0;
  wire ram_reg_i_1906_n_0;
  wire ram_reg_i_1949_n_0;
  wire ram_reg_i_1950_n_0;
  wire ram_reg_i_1951_n_0;
  wire ram_reg_i_1952_n_0;
  wire ram_reg_i_1953_n_0;
  wire ram_reg_i_1954_n_0;
  wire ram_reg_i_1955_n_0;
  wire ram_reg_i_1956_n_0;
  wire ram_reg_i_1957_n_0;
  wire ram_reg_i_1958_n_0;
  wire ram_reg_i_1959_n_0;
  wire ram_reg_i_1960_n_0;
  wire ram_reg_i_1961_n_0;
  wire ram_reg_i_1962_n_0;
  wire ram_reg_i_1963_n_0;
  wire ram_reg_i_1964_n_0;
  wire ram_reg_i_1965_n_0;
  wire ram_reg_i_1966_n_0;
  wire ram_reg_i_1967_n_0;
  wire ram_reg_i_1968_n_0;
  wire ram_reg_i_198__3_n_0;
  wire ram_reg_i_199__3_n_0;
  wire ram_reg_i_2003_n_0;
  wire ram_reg_i_2004_n_0;
  wire ram_reg_i_2005_n_0;
  wire ram_reg_i_2006_n_0;
  wire ram_reg_i_2007_n_0;
  wire ram_reg_i_2008_n_0;
  wire ram_reg_i_2009_n_0;
  wire ram_reg_i_200__3_n_0;
  wire ram_reg_i_2010_n_0;
  wire ram_reg_i_2011_n_0;
  wire ram_reg_i_2012_n_0;
  wire ram_reg_i_2013_n_0;
  wire ram_reg_i_2014_n_0;
  wire ram_reg_i_2015_n_0;
  wire ram_reg_i_2016_n_0;
  wire ram_reg_i_2017_n_0;
  wire ram_reg_i_2018_n_0;
  wire ram_reg_i_2019_n_0;
  wire ram_reg_i_2020_n_0;
  wire ram_reg_i_2021_n_0;
  wire ram_reg_i_2022_n_0;
  wire ram_reg_i_2023_n_0;
  wire ram_reg_i_2024_n_0;
  wire ram_reg_i_2025_n_0;
  wire ram_reg_i_2026_n_0;
  wire ram_reg_i_2027_n_0;
  wire ram_reg_i_2028_n_0;
  wire ram_reg_i_2029_n_0;
  wire ram_reg_i_2030_n_0;
  wire ram_reg_i_2031_n_0;
  wire ram_reg_i_2032_n_0;
  wire ram_reg_i_2033_n_0;
  wire ram_reg_i_2034_n_0;
  wire ram_reg_i_2035_n_0;
  wire ram_reg_i_2036_n_0;
  wire ram_reg_i_2095_n_0;
  wire ram_reg_i_2096_n_0;
  wire ram_reg_i_2097_n_0;
  wire ram_reg_i_2099_n_0;
  wire ram_reg_i_2100_n_0;
  wire ram_reg_i_2101_n_0;
  wire ram_reg_i_2102_n_0;
  wire ram_reg_i_2103_n_0;
  wire ram_reg_i_2104_n_0;
  wire ram_reg_i_2144_n_0;
  wire ram_reg_i_2145_n_0;
  wire ram_reg_i_2146_n_0;
  wire ram_reg_i_2147_n_0;
  wire ram_reg_i_2148_n_0;
  wire ram_reg_i_2149_n_0;
  wire ram_reg_i_2150_n_0;
  wire ram_reg_i_2151_n_0;
  wire ram_reg_i_2152_n_0;
  wire ram_reg_i_2153_n_0;
  wire ram_reg_i_2154_n_0;
  wire ram_reg_i_2155_n_0;
  wire ram_reg_i_2156_n_0;
  wire ram_reg_i_2157_n_0;
  wire ram_reg_i_2158_n_0;
  wire ram_reg_i_2159_n_0;
  wire ram_reg_i_215__3_n_0;
  wire ram_reg_i_2160_n_0;
  wire ram_reg_i_2161_n_0;
  wire ram_reg_i_2162_n_0;
  wire ram_reg_i_2163_n_0;
  wire ram_reg_i_2164_n_0;
  wire ram_reg_i_2165_n_0;
  wire ram_reg_i_2166_n_0;
  wire ram_reg_i_2167_n_0;
  wire ram_reg_i_2168_n_0;
  wire ram_reg_i_2169_n_0;
  wire ram_reg_i_216__3_n_0;
  wire ram_reg_i_2170_n_0;
  wire ram_reg_i_2171_n_0;
  wire ram_reg_i_2172_n_0;
  wire ram_reg_i_2173_n_0;
  wire ram_reg_i_2174_n_0;
  wire ram_reg_i_2175_n_0;
  wire ram_reg_i_217__2_n_0;
  wire ram_reg_i_2218_n_0;
  wire ram_reg_i_2219_n_0;
  wire ram_reg_i_2252_n_0;
  wire ram_reg_i_2253_n_0;
  wire ram_reg_i_2254_n_0;
  wire ram_reg_i_2255_n_0;
  wire ram_reg_i_2257_n_0;
  wire ram_reg_i_2258_n_0;
  wire ram_reg_i_2259_n_0;
  wire ram_reg_i_2260_n_0;
  wire ram_reg_i_2261_n_0;
  wire ram_reg_i_2262_n_0;
  wire ram_reg_i_2263_n_0;
  wire ram_reg_i_2279_n_0;
  wire ram_reg_i_2280_n_0;
  wire ram_reg_i_2281_n_0;
  wire ram_reg_i_2287_n_0;
  wire ram_reg_i_2288_n_0;
  wire ram_reg_i_2298_n_0;
  wire ram_reg_i_2299_n_0;
  wire ram_reg_i_2300_n_0;
  wire ram_reg_i_2301_n_0;
  wire ram_reg_i_2302_n_0;
  wire ram_reg_i_2303_n_0;
  wire ram_reg_i_2304_n_0;
  wire ram_reg_i_2305_n_0;
  wire ram_reg_i_2306_n_0;
  wire ram_reg_i_2307_n_0;
  wire ram_reg_i_231__1_n_0;
  wire ram_reg_i_232__1_n_0;
  wire ram_reg_i_2330_n_0;
  wire ram_reg_i_2331_n_0;
  wire ram_reg_i_2332_n_0;
  wire ram_reg_i_233__1_n_0;
  wire ram_reg_i_2346_n_0;
  wire ram_reg_i_2347_n_0;
  wire ram_reg_i_2348_n_0;
  wire ram_reg_i_2349_n_0;
  wire ram_reg_i_234__1_n_0;
  wire ram_reg_i_2350_n_0;
  wire ram_reg_i_2351_n_0;
  wire ram_reg_i_2352_n_0;
  wire ram_reg_i_2353_n_0;
  wire ram_reg_i_235__1_n_0;
  wire ram_reg_i_2369_n_0;
  wire ram_reg_i_236__1_n_0;
  wire ram_reg_i_2370_n_0;
  wire ram_reg_i_2371_n_0;
  wire ram_reg_i_2372_n_0;
  wire ram_reg_i_2373_n_0;
  wire ram_reg_i_237__1_n_0;
  wire ram_reg_i_2382_n_0;
  wire ram_reg_i_2383_n_0;
  wire ram_reg_i_2384_n_0;
  wire ram_reg_i_2385_n_0;
  wire ram_reg_i_238__0_n_0;
  wire ram_reg_i_2396_n_0;
  wire ram_reg_i_2397_n_0;
  wire ram_reg_i_2398_n_0;
  wire ram_reg_i_2399_n_0;
  wire ram_reg_i_239__0_n_0;
  wire ram_reg_i_2400_n_0;
  wire ram_reg_i_2411_n_0;
  wire ram_reg_i_2412_n_0;
  wire ram_reg_i_2413_n_0;
  wire ram_reg_i_2425_n_0;
  wire ram_reg_i_2426_n_0;
  wire ram_reg_i_2427_n_0;
  wire ram_reg_i_2428_n_0;
  wire ram_reg_i_2429_n_0;
  wire ram_reg_i_2440_n_0;
  wire ram_reg_i_2441_n_0;
  wire ram_reg_i_2442_n_0;
  wire ram_reg_i_2443_n_0;
  wire ram_reg_i_244__0_n_0;
  wire ram_reg_i_2450_n_0;
  wire ram_reg_i_2451_n_0;
  wire ram_reg_i_2452_n_0;
  wire ram_reg_i_2453_n_0;
  wire ram_reg_i_2454_n_0;
  wire ram_reg_i_245__0_n_0;
  wire ram_reg_i_2465_n_0;
  wire ram_reg_i_2466_n_0;
  wire ram_reg_i_246__0_n_0;
  wire ram_reg_i_2477_n_0;
  wire ram_reg_i_2478_n_0;
  wire ram_reg_i_2479_n_0;
  wire ram_reg_i_247__0_n_0;
  wire ram_reg_i_2480_n_0;
  wire ram_reg_i_2481_n_0;
  wire ram_reg_i_2482_n_0;
  wire ram_reg_i_2483_n_0;
  wire ram_reg_i_248__0_n_0;
  wire ram_reg_i_249__0_n_0;
  wire ram_reg_i_2500_n_0;
  wire ram_reg_i_2501_n_0;
  wire ram_reg_i_2502_n_0;
  wire ram_reg_i_2509_n_0;
  wire ram_reg_i_250_n_0;
  wire ram_reg_i_2510_n_0;
  wire ram_reg_i_2511_n_0;
  wire ram_reg_i_251_n_0;
  wire ram_reg_i_252_n_0;
  wire ram_reg_i_253_n_0;
  wire ram_reg_i_2549_n_0;
  wire ram_reg_i_2555_n_0;
  wire ram_reg_i_2556_n_0;
  wire ram_reg_i_2561_n_0;
  wire ram_reg_i_2562_n_0;
  wire ram_reg_i_2563_n_0;
  wire ram_reg_i_2564_n_0;
  wire ram_reg_i_2565_n_0;
  wire ram_reg_i_2566_n_0;
  wire ram_reg_i_2569_n_0;
  wire ram_reg_i_2570_n_0;
  wire ram_reg_i_2576_n_0;
  wire ram_reg_i_2577_n_0;
  wire ram_reg_i_259_n_0;
  wire ram_reg_i_260_n_0;
  wire ram_reg_i_261_n_0;
  wire ram_reg_i_262_n_0;
  wire ram_reg_i_270_n_0;
  wire ram_reg_i_271_n_0;
  wire ram_reg_i_272_n_0;
  wire ram_reg_i_273_n_0;
  wire ram_reg_i_274_n_0;
  wire ram_reg_i_275_n_0;
  wire ram_reg_i_276_n_0;
  wire ram_reg_i_280_n_0;
  wire ram_reg_i_281_n_0;
  wire ram_reg_i_285_n_0;
  wire ram_reg_i_286_n_0;
  wire ram_reg_i_287_n_0;
  wire ram_reg_i_288_n_0;
  wire ram_reg_i_289_n_0;
  wire ram_reg_i_290_n_0;
  wire ram_reg_i_293_n_0;
  wire ram_reg_i_294_n_0;
  wire ram_reg_i_295_n_0;
  wire ram_reg_i_299_n_0;
  wire ram_reg_i_300_n_0;
  wire ram_reg_i_301_n_0;
  wire ram_reg_i_306_n_0;
  wire ram_reg_i_307_n_0;
  wire ram_reg_i_308_n_0;
  wire ram_reg_i_309_n_0;
  wire ram_reg_i_310_n_0;
  wire ram_reg_i_311_n_0;
  wire ram_reg_i_312_n_0;
  wire ram_reg_i_313_n_0;
  wire ram_reg_i_332_n_0;
  wire ram_reg_i_333_n_0;
  wire ram_reg_i_334_n_0;
  wire ram_reg_i_335_n_0;
  wire ram_reg_i_336_n_0;
  wire ram_reg_i_337_n_0;
  wire ram_reg_i_338_n_0;
  wire ram_reg_i_339_n_0;
  wire ram_reg_i_340_n_0;
  wire ram_reg_i_341_n_0;
  wire ram_reg_i_350_n_0;
  wire ram_reg_i_351_n_0;
  wire ram_reg_i_352_n_0;
  wire ram_reg_i_353_n_0;
  wire ram_reg_i_354_n_0;
  wire ram_reg_i_355_n_0;
  wire ram_reg_i_356_n_0;
  wire ram_reg_i_367_n_0;
  wire ram_reg_i_368_n_0;
  wire ram_reg_i_369_n_0;
  wire ram_reg_i_370_n_0;
  wire ram_reg_i_371_n_0;
  wire ram_reg_i_372_n_0;
  wire ram_reg_i_373_n_0;
  wire ram_reg_i_374_n_0;
  wire ram_reg_i_375_n_0;
  wire ram_reg_i_390_n_0;
  wire ram_reg_i_391_n_0;
  wire ram_reg_i_392_n_0;
  wire ram_reg_i_394_n_0;
  wire ram_reg_i_395_n_0;
  wire ram_reg_i_403_n_0;
  wire ram_reg_i_405_n_0;
  wire ram_reg_i_406_n_0;
  wire ram_reg_i_407_n_0;
  wire ram_reg_i_408_n_0;
  wire ram_reg_i_409_n_0;
  wire ram_reg_i_410_n_0;
  wire ram_reg_i_411_n_0;
  wire ram_reg_i_419_n_0;
  wire ram_reg_i_420_n_0;
  wire ram_reg_i_421_n_0;
  wire ram_reg_i_422_n_0;
  wire ram_reg_i_423_n_0;
  wire ram_reg_i_424_n_0;
  wire ram_reg_i_425_n_0;
  wire ram_reg_i_426_n_0;
  wire ram_reg_i_427_n_0;
  wire ram_reg_i_428_n_0;
  wire ram_reg_i_42__4_n_0;
  wire ram_reg_i_436_n_0;
  wire ram_reg_i_437_n_0;
  wire ram_reg_i_438_n_0;
  wire ram_reg_i_439_n_0;
  wire ram_reg_i_43__4_n_0;
  wire ram_reg_i_440_n_0;
  wire ram_reg_i_441_n_0;
  wire ram_reg_i_442_n_0;
  wire ram_reg_i_458_n_0;
  wire ram_reg_i_459_n_0;
  wire ram_reg_i_460_n_0;
  wire ram_reg_i_462_n_0;
  wire ram_reg_i_463_n_0;
  wire ram_reg_i_46_n_0;
  wire ram_reg_i_478_n_0;
  wire ram_reg_i_479_n_0;
  wire ram_reg_i_480_n_0;
  wire ram_reg_i_490_n_0;
  wire ram_reg_i_491_n_0;
  wire ram_reg_i_492_n_0;
  wire ram_reg_i_493_n_0;
  wire ram_reg_i_494_n_0;
  wire ram_reg_i_495_n_0;
  wire ram_reg_i_496_n_0;
  wire ram_reg_i_498_n_0;
  wire ram_reg_i_515_n_0;
  wire ram_reg_i_516_n_0;
  wire ram_reg_i_517_n_0;
  wire ram_reg_i_518_n_0;
  wire ram_reg_i_519_n_0;
  wire ram_reg_i_51_n_0;
  wire ram_reg_i_520_n_0;
  wire ram_reg_i_530_n_0;
  wire ram_reg_i_531_n_0;
  wire ram_reg_i_533_n_0;
  wire ram_reg_i_534_n_0;
  wire ram_reg_i_535_n_0;
  wire ram_reg_i_536_n_0;
  wire ram_reg_i_537_n_0;
  wire ram_reg_i_539_n_0;
  wire ram_reg_i_540_n_0;
  wire ram_reg_i_541_n_0;
  wire ram_reg_i_550_n_0;
  wire ram_reg_i_551_n_0;
  wire ram_reg_i_552_n_0;
  wire ram_reg_i_553_n_0;
  wire ram_reg_i_554_n_0;
  wire ram_reg_i_555_n_0;
  wire ram_reg_i_556_n_0;
  wire ram_reg_i_557_n_0;
  wire ram_reg_i_558_n_0;
  wire ram_reg_i_559_n_0;
  wire ram_reg_i_55_n_0;
  wire ram_reg_i_560_n_0;
  wire ram_reg_i_561_n_0;
  wire ram_reg_i_562_n_0;
  wire ram_reg_i_563_n_0;
  wire ram_reg_i_573_n_0;
  wire ram_reg_i_574_n_0;
  wire ram_reg_i_575_n_0;
  wire ram_reg_i_576_n_0;
  wire ram_reg_i_578_n_0;
  wire ram_reg_i_579_n_0;
  wire ram_reg_i_580_n_0;
  wire ram_reg_i_581_n_0;
  wire ram_reg_i_582_n_0;
  wire ram_reg_i_583_n_0;
  wire ram_reg_i_584_n_0;
  wire ram_reg_i_585_n_0;
  wire ram_reg_i_59__4_n_0;
  wire ram_reg_i_602_n_0;
  wire ram_reg_i_603_n_0;
  wire ram_reg_i_604_n_0;
  wire ram_reg_i_605_n_0;
  wire ram_reg_i_606_n_0;
  wire ram_reg_i_607_n_0;
  wire ram_reg_i_608_n_0;
  wire ram_reg_i_609_n_0;
  wire ram_reg_i_60__5_n_0;
  wire ram_reg_i_610_n_0;
  wire ram_reg_i_611_n_0;
  wire ram_reg_i_612_n_0;
  wire ram_reg_i_613_n_0;
  wire ram_reg_i_621_n_0;
  wire ram_reg_i_622_n_0;
  wire ram_reg_i_623_n_0;
  wire ram_reg_i_629_n_0;
  wire ram_reg_i_630_n_0;
  wire ram_reg_i_631_n_0;
  wire ram_reg_i_63__4_n_0;
  wire ram_reg_i_649_n_0;
  wire ram_reg_i_64__5_n_0;
  wire ram_reg_i_650_n_0;
  wire ram_reg_i_651_n_0;
  wire ram_reg_i_652_n_0;
  wire ram_reg_i_653_n_0;
  wire ram_reg_i_654_n_0;
  wire ram_reg_i_676_n_0;
  wire ram_reg_i_677_n_0;
  wire ram_reg_i_678_n_0;
  wire ram_reg_i_691_n_0;
  wire ram_reg_i_692_n_0;
  wire ram_reg_i_693_n_0;
  wire ram_reg_i_694_n_0;
  wire ram_reg_i_695_n_0;
  wire ram_reg_i_696_n_0;
  wire ram_reg_i_697_n_0;
  wire ram_reg_i_698_n_0;
  wire ram_reg_i_699_n_0;
  wire ram_reg_i_700_n_0;
  wire ram_reg_i_701_n_0;
  wire ram_reg_i_702_n_0;
  wire ram_reg_i_703_n_0;
  wire ram_reg_i_704_n_0;
  wire ram_reg_i_705_n_0;
  wire ram_reg_i_706_n_0;
  wire ram_reg_i_707_n_0;
  wire ram_reg_i_718_n_0;
  wire ram_reg_i_719_n_0;
  wire ram_reg_i_720_n_0;
  wire ram_reg_i_73_n_0;
  wire ram_reg_i_742_n_0;
  wire ram_reg_i_743_n_0;
  wire ram_reg_i_744_n_0;
  wire ram_reg_i_745_n_0;
  wire ram_reg_i_746_n_0;
  wire ram_reg_i_747_n_0;
  wire ram_reg_i_750_n_0;
  wire ram_reg_i_752_n_0;
  wire ram_reg_i_753_n_0;
  wire ram_reg_i_754_n_0;
  wire ram_reg_i_756_n_0;
  wire ram_reg_i_757_n_0;
  wire ram_reg_i_758_n_0;
  wire ram_reg_i_759_n_0;
  wire ram_reg_i_761_n_0;
  wire ram_reg_i_762_n_0;
  wire ram_reg_i_763_n_0;
  wire ram_reg_i_764_n_0;
  wire ram_reg_i_765_n_0;
  wire ram_reg_i_766_n_0;
  wire ram_reg_i_767_n_0;
  wire ram_reg_i_768_n_0;
  wire ram_reg_i_769_n_0;
  wire ram_reg_i_76_n_0;
  wire ram_reg_i_770_n_0;
  wire ram_reg_i_771_n_0;
  wire ram_reg_i_772_n_0;
  wire ram_reg_i_773_n_0;
  wire ram_reg_i_774_n_0;
  wire ram_reg_i_775_n_0;
  wire ram_reg_i_776_n_0;
  wire ram_reg_i_777_n_0;
  wire ram_reg_i_778_n_0;
  wire ram_reg_i_779_n_0;
  wire ram_reg_i_780_n_0;
  wire ram_reg_i_781_n_0;
  wire ram_reg_i_821_n_0;
  wire ram_reg_i_822_n_0;
  wire ram_reg_i_823_n_0;
  wire ram_reg_i_824_n_0;
  wire ram_reg_i_825_n_0;
  wire ram_reg_i_826_n_0;
  wire ram_reg_i_827_n_0;
  wire ram_reg_i_828_n_0;
  wire ram_reg_i_829_n_0;
  wire ram_reg_i_830_n_0;
  wire ram_reg_i_831_n_0;
  wire ram_reg_i_832_n_0;
  wire ram_reg_i_833_n_0;
  wire ram_reg_i_834_n_0;
  wire ram_reg_i_835_n_0;
  wire ram_reg_i_860_n_0;
  wire ram_reg_i_861_n_0;
  wire ram_reg_i_862_n_0;
  wire ram_reg_i_863_n_0;
  wire ram_reg_i_864_n_0;
  wire ram_reg_i_865_n_0;
  wire ram_reg_i_866_n_0;
  wire ram_reg_i_867_n_0;
  wire ram_reg_i_868_n_0;
  wire ram_reg_i_869_n_0;
  wire ram_reg_i_870_n_0;
  wire ram_reg_i_871_n_0;
  wire ram_reg_i_872_n_0;
  wire ram_reg_i_89_n_0;
  wire ram_reg_i_901_n_0;
  wire ram_reg_i_902_n_0;
  wire ram_reg_i_903_n_0;
  wire ram_reg_i_904_n_0;
  wire ram_reg_i_905_n_0;
  wire ram_reg_i_906_n_0;
  wire ram_reg_i_907_n_0;
  wire ram_reg_i_908_n_0;
  wire ram_reg_i_909_n_0;
  wire ram_reg_i_910_n_0;
  wire ram_reg_i_911_n_0;
  wire ram_reg_i_912_n_0;
  wire ram_reg_i_913_n_0;
  wire ram_reg_i_914_n_0;
  wire ram_reg_i_915_n_0;
  wire ram_reg_i_92_n_0;
  wire ram_reg_i_949_n_0;
  wire ram_reg_i_950_n_0;
  wire ram_reg_i_951_n_0;
  wire ram_reg_i_952_n_0;
  wire ram_reg_i_953_n_0;
  wire ram_reg_i_954_n_0;
  wire ram_reg_i_955_n_0;
  wire ram_reg_i_956_n_0;
  wire ram_reg_i_958_n_0;
  wire ram_reg_i_959_n_0;
  wire ram_reg_i_95_n_0;
  wire ram_reg_i_960_n_0;
  wire ram_reg_i_961_n_0;
  wire ram_reg_i_962_n_0;
  wire ram_reg_i_963_n_0;
  wire ram_reg_i_964_n_0;
  wire ram_reg_i_986_n_0;
  wire ram_reg_i_988_n_0;
  wire ram_reg_i_989_n_0;
  wire ram_reg_i_990_n_0;
  wire ram_reg_i_991_n_0;
  wire ram_reg_i_992_n_0;
  wire ram_reg_i_993_n_0;
  wire ram_reg_i_994_n_0;
  wire ram_reg_i_995_n_0;
  wire ram_reg_i_996_n_0;
  wire ram_reg_i_997_n_0;
  wire ram_reg_i_998_n_0;
  wire ram_reg_i_999_n_0;
  wire [7:0]reg_2165;
  wire reg_21650;
  wire [7:0]reg_2170;
  wire [7:0]reg_2175;
  wire reg_21750;
  wire \reg_2175[7]_i_1_n_0 ;
  wire [7:0]reg_2180;
  wire [7:0]reg_2185;
  wire [7:0]reg_2190;
  wire [7:0]reg_2195;
  wire [7:0]reg_2200;
  wire \reg_2200[0]_i_1_n_0 ;
  wire \reg_2200[1]_i_1_n_0 ;
  wire \reg_2200[2]_i_1_n_0 ;
  wire \reg_2200[3]_i_1_n_0 ;
  wire \reg_2200[4]_i_1_n_0 ;
  wire \reg_2200[5]_i_1_n_0 ;
  wire \reg_2200[6]_i_1_n_0 ;
  wire \reg_2200[7]_i_3_n_0 ;
  wire \reg_2200[7]_i_4_n_0 ;
  wire [7:0]reg_2205;
  wire \reg_2205[1]_i_1_n_0 ;
  wire \reg_2205[2]_i_1_n_0 ;
  wire \reg_2205[3]_i_1_n_0 ;
  wire \reg_2205[4]_i_1_n_0 ;
  wire \reg_2205[5]_i_1_n_0 ;
  wire \reg_2205[6]_i_1_n_0 ;
  wire \reg_2205[7]_i_1_n_0 ;
  wire [7:0]reg_2210;
  wire [7:0]reg_2215;
  wire [7:0]reg_2220;
  wire [7:0]reg_2225;
  wire [7:0]reg_2230;
  wire [7:0]reg_2235;
  wire \reg_2235[0]_i_1_n_0 ;
  wire [7:0]reg_2240;

  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I1(grp_ClefiaKeySet128_fu_343_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .O(\ap_CS_fsm_reg[79]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_ClefiaKeySet128_fu_343_ap_start_reg),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln395_reg_423),
        .I2(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I3(grp_ClefiaKeySet128_fu_343_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .I5(Q[2]),
        .O(D));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[79]_1 ),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(grp_ClefiaKeySet128_fu_343_ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn4 grp_ClefiaGfn4_fu_2035
       (.D(grp_ClefiaGfn4_fu_2035_ap_return_1),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .Q(lk_3_reg_3319),
        .WEA(WEA),
        .\ap_CS_fsm_reg[55] (\ap_CS_fsm_reg[55]_0 ),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaGfn4_fu_2035_n_35),
        .\ap_CS_fsm_reg[8] (ap_NS_fsm[9:8]),
        .ap_clk(ap_clk),
        .\ap_return_12_preg_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_12),
        .\ap_return_13_preg_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_13),
        .\ap_return_14_preg_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_14),
        .\ap_return_15_preg_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_15),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\fin_0_reg_907_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_4),
        .\fin_12_reg_883_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_0),
        .\fin_14_reg_895_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_2),
        .\fin_15_reg_901_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_3),
        .\fin_1_reg_913_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_5),
        .\fin_2_reg_919_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_6),
        .\fin_3_reg_925_reg[7]_0 (grp_ClefiaGfn4_fu_2035_ap_return_7),
        .grp_ClefiaGfn4_fu_2035_ap_start_reg(grp_ClefiaGfn4_fu_2035_ap_start_reg),
        .grp_ClefiaKeySet128_fu_343_ap_start_reg(grp_ClefiaKeySet128_fu_343_ap_start_reg),
        .grp_ClefiaKeySet128_fu_343_rk_d1(grp_ClefiaKeySet128_fu_343_rk_d1),
        .grp_ClefiaKeySet192_fu_331_rk_ce1(grp_ClefiaKeySet192_fu_331_rk_ce1),
        .grp_ClefiaKeySet192_fu_331_rk_d0(grp_ClefiaKeySet192_fu_331_rk_d0),
        .grp_ClefiaKeySet192_fu_331_rk_d1(grp_ClefiaKeySet192_fu_331_rk_d1),
        .grp_ClefiaKeySet256_fu_319_rk_ce0(grp_ClefiaKeySet256_fu_319_rk_ce0),
        .grp_ClefiaKeySet256_fu_319_rk_d0(grp_ClefiaKeySet256_fu_319_rk_d0),
        .grp_ClefiaKeySet256_fu_319_rk_d1(grp_ClefiaKeySet256_fu_319_rk_d1),
        .ram_reg(ram_reg_3),
        .ram_reg_0(ram_reg_4),
        .ram_reg_1(ram_reg_i_160__5_n_0),
        .ram_reg_10(ram_reg_i_127__4_n_0),
        .ram_reg_11(ram_reg_i_123__4_n_0),
        .ram_reg_12(ram_reg_i_120__3_n_0),
        .ram_reg_13(ram_reg_i_111__5_n_0),
        .ram_reg_14(ram_reg_i_108__5_n_0),
        .ram_reg_15(ram_reg_i_104__5_n_0),
        .ram_reg_16(ram_reg_30),
        .ram_reg_17(ram_reg_i_332_n_0),
        .ram_reg_18(ram_reg_i_333_n_0),
        .ram_reg_19(ram_reg_i_334_n_0),
        .ram_reg_2(ram_reg_5),
        .ram_reg_20(ram_reg_i_335_n_0),
        .ram_reg_21(ram_reg_i_336_n_0),
        .ram_reg_22(ram_reg_i_350_n_0),
        .ram_reg_23(ram_reg_i_351_n_0),
        .ram_reg_24(ram_reg_i_352_n_0),
        .ram_reg_25(ram_reg_i_403_n_0),
        .ram_reg_26(ram_reg_i_405_n_0),
        .ram_reg_27(ram_reg_i_406_n_0),
        .ram_reg_28(ram_reg_i_273_n_0),
        .ram_reg_29(ram_reg_i_578_n_0),
        .ram_reg_3(ram_reg_i_155__5_n_0),
        .ram_reg_30(ram_reg_i_579_n_0),
        .ram_reg_31(ram_reg_i_580_n_0),
        .ram_reg_32(ram_reg_i_550_n_0),
        .ram_reg_33(ram_reg_i_551_n_0),
        .ram_reg_34(ram_reg_i_552_n_0),
        .ram_reg_35(ram_reg_i_553_n_0),
        .ram_reg_36(ram_reg_i_495_n_0),
        .ram_reg_37(ram_reg_i_539_n_0),
        .ram_reg_38(ram_reg_i_310_n_0),
        .ram_reg_39(ram_reg_i_540_n_0),
        .ram_reg_4(ram_reg_i_156__5_n_0),
        .ram_reg_40(ram_reg_i_541_n_0),
        .ram_reg_41(ram_reg_i_530_n_0),
        .ram_reg_42(ram_reg_i_285_n_0),
        .ram_reg_43(ram_reg_i_531_n_0),
        .ram_reg_44(ram_reg_i_515_n_0),
        .ram_reg_45(ram_reg_i_516_n_0),
        .ram_reg_46(ram_reg_i_494_n_0),
        .ram_reg_47(ram_reg_i_496_n_0),
        .ram_reg_48(ram_reg_i_498_n_0),
        .ram_reg_49(ram_reg_i_490_n_0),
        .ram_reg_5(ram_reg_i_157__5_n_0),
        .ram_reg_50(ram_reg_i_491_n_0),
        .ram_reg_51(ram_reg_i_492_n_0),
        .ram_reg_52(ram_reg_i_493_n_0),
        .ram_reg_53(ram_reg_i_478_n_0),
        .ram_reg_54(ram_reg_i_479_n_0),
        .ram_reg_55(ram_reg_i_480_n_0),
        .ram_reg_56(ram_reg_i_581_n_0),
        .ram_reg_57(ram_reg_i_582_n_0),
        .ram_reg_58(ram_reg_i_583_n_0),
        .ram_reg_59(ram_reg_i_584_n_0),
        .ram_reg_6(ram_reg_6),
        .ram_reg_60(ram_reg_i_585_n_0),
        .ram_reg_61(ram_reg_i_372_n_0),
        .ram_reg_62(ram_reg_i_373_n_0),
        .ram_reg_63(ram_reg_i_374_n_0),
        .ram_reg_64(ram_reg_i_375_n_0),
        .ram_reg_65(ram_reg_i_390_n_0),
        .ram_reg_66(ram_reg_i_391_n_0),
        .ram_reg_67(ram_reg_i_392_n_0),
        .ram_reg_68(ram_reg_i_394_n_0),
        .ram_reg_69(ram_reg_i_395_n_0),
        .ram_reg_7(ram_reg_i_150__4_n_0),
        .ram_reg_70(ram_reg_i_427_n_0),
        .ram_reg_71(ram_reg_i_424_n_0),
        .ram_reg_72(ram_reg_i_425_n_0),
        .ram_reg_73(ram_reg_i_426_n_0),
        .ram_reg_74(ram_reg_i_428_n_0),
        .ram_reg_75(ram_reg_i_440_n_0),
        .ram_reg_76(ram_reg_i_441_n_0),
        .ram_reg_77(ram_reg_i_442_n_0),
        .ram_reg_78(ram_reg_i_458_n_0),
        .ram_reg_79(ram_reg_i_459_n_0),
        .ram_reg_8(ram_reg_i_146__4_n_0),
        .ram_reg_80(ram_reg_i_460_n_0),
        .ram_reg_81(ram_reg_i_462_n_0),
        .ram_reg_82(ram_reg_i_463_n_0),
        .ram_reg_9(ram_reg_7),
        .ram_reg_i_103__5_0(ram_reg_i_822_n_0),
        .ram_reg_i_103__5_1(ram_reg_i_823_n_0),
        .ram_reg_i_103__5_2(ram_reg_i_824_n_0),
        .ram_reg_i_107__5_0(ram_reg_i_862_n_0),
        .ram_reg_i_112__3_0(ram_reg_i_912_n_0),
        .ram_reg_i_112__3_1(ram_reg_i_913_n_0),
        .ram_reg_i_112__3_2(ram_reg_i_914_n_0),
        .ram_reg_i_116__5_0(ram_reg_i_955_n_0),
        .ram_reg_i_116__5_1(ram_reg_i_956_n_0),
        .ram_reg_i_116__5_2(ram_reg_i_958_n_0),
        .ram_reg_i_119__5_0(ram_reg_i_986_n_0),
        .ram_reg_i_119__5_1(ram_reg_i_988_n_0),
        .ram_reg_i_119__5_2(ram_reg_i_989_n_0),
        .ram_reg_i_124__4_0(ram_reg_i_1034_n_0),
        .ram_reg_i_124__4_1(ram_reg_i_1035_n_0),
        .ram_reg_i_124__4_2(ram_reg_i_1036_n_0),
        .ram_reg_i_1275_0(ram_reg_i_2501_n_0),
        .ram_reg_i_1275_1(ram_reg_i_2500_n_0),
        .ram_reg_i_128__4_0(ram_reg_i_915_n_0),
        .ram_reg_i_128__4_1(ram_reg_i_1069_n_0),
        .ram_reg_i_128__4_2(ram_reg_i_1070_n_0),
        .ram_reg_i_128__4_3(ram_reg_i_1072_n_0),
        .ram_reg_i_132__3_0(ram_reg_i_821_n_0),
        .ram_reg_i_132__3_1(ram_reg_i_1108_n_0),
        .ram_reg_i_132__3_2(ram_reg_i_1109_n_0),
        .ram_reg_i_132__3_3(ram_reg_i_1111_n_0),
        .ram_reg_i_136__4_0(ram_reg_i_1155_n_0),
        .ram_reg_i_136__4_1(ram_reg_i_1156_n_0),
        .ram_reg_i_136__4_2(ram_reg_i_1157_n_0),
        .ram_reg_i_140__4_0(ram_reg_i_1192_n_0),
        .ram_reg_i_140__4_1(ram_reg_i_1193_n_0),
        .ram_reg_i_140__4_2(ram_reg_i_1194_n_0),
        .ram_reg_i_141__4_0(ram_reg_i_1218_n_0),
        .ram_reg_i_141__4_1(ram_reg_i_1216_n_0),
        .ram_reg_i_141__4_2(ram_reg_i_1217_n_0),
        .ram_reg_i_1420_0(ram_reg_i_2555_n_0),
        .ram_reg_i_145__4_0(ram_reg_i_753_n_0),
        .ram_reg_i_145__4_1(ram_reg_i_1273_n_0),
        .ram_reg_i_145__4_2(ram_reg_i_1274_n_0),
        .ram_reg_i_145__4_3(ram_reg_i_1276_n_0),
        .ram_reg_i_149__4_0(ram_reg_i_1320_n_0),
        .ram_reg_i_149__4_1(ram_reg_i_1321_n_0),
        .ram_reg_i_149__4_2(ram_reg_i_1322_n_0),
        .ram_reg_i_151__4_0(ram_reg_i_1329_n_0),
        .ram_reg_i_151__4_1(ram_reg_i_1330_n_0),
        .ram_reg_i_151__4_2(ram_reg_i_1331_n_0),
        .ram_reg_i_154__4_0(ram_reg_i_1366_n_0),
        .ram_reg_i_161__5_0(ram_reg_i_1418_n_0),
        .ram_reg_i_161__5_1(ram_reg_i_1419_n_0),
        .ram_reg_i_161__5_2(ram_reg_i_1421_n_0),
        .ram_reg_i_162__5_0(ram_reg_i_1428_n_0),
        .ram_reg_i_162__5_1(ram_reg_i_1429_n_0),
        .ram_reg_i_162__5_2(ram_reg_i_1430_n_0),
        .ram_reg_i_404_0(ram_reg_i_1614_n_0),
        .ram_reg_i_429_0(ram_reg_i_860_n_0),
        .ram_reg_i_429_1(ram_reg_i_861_n_0),
        .ram_reg_i_461_0(ram_reg_i_1754_n_0),
        .ram_reg_i_461_1(ram_reg_i_607_n_0),
        .ram_reg_i_489_0(ram_reg_i_747_n_0),
        .ram_reg_i_489_1(ram_reg_i_1567_n_0),
        .ram_reg_i_514_0({lk_5_reg_3331[4],lk_5_reg_3331[0]}),
        .ram_reg_i_514_1(ram_reg_i_1663_n_0),
        .ram_reg_i_514_2({lk_9_reg_3355[4],lk_9_reg_3355[0]}),
        .ram_reg_i_514_3(ram_reg_i_2097_n_0),
        .ram_reg_i_532_0(ram_reg_i_758_n_0),
        .ram_reg_i_577_0(ram_reg_i_2255_n_0),
        .ram_reg_i_586_0({ap_CS_fsm_state63,ap_CS_fsm_state62,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state13,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state1}),
        .ram_reg_i_586_1(ram_reg_i_253_n_0),
        .\src_10_read_1_reg_939_pp0_iter3_reg_reg[7] (grp_ClefiaGfn4_fu_2035_ap_return_10),
        .\src_11_read_1_reg_933_pp0_iter3_reg_reg[7] (grp_ClefiaGfn4_fu_2035_ap_return_11),
        .\src_8_read_1_reg_951_pp0_iter3_reg_reg[7] (grp_ClefiaGfn4_fu_2035_ap_return_8),
        .\src_9_read_1_reg_945_pp0_iter3_reg_reg[7] (grp_ClefiaGfn4_fu_2035_ap_return_9));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaGfn4_fu_2035_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn4_fu_2035_n_35),
        .Q(grp_ClefiaGfn4_fu_2035_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaKeySet128_fu_343_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I1(grp_ClefiaKeySet128_fu_343_ap_start_reg0),
        .I2(grp_ClefiaKeySet128_fu_343_ap_start_reg),
        .O(\ap_CS_fsm_reg[79]_0 ));
  FDRE \lk_0_reg_3303_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_0[0]),
        .Q(lk_0_reg_3303[0]),
        .R(1'b0));
  FDRE \lk_0_reg_3303_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_0[1]),
        .Q(lk_0_reg_3303[1]),
        .R(1'b0));
  FDRE \lk_0_reg_3303_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_0[2]),
        .Q(lk_0_reg_3303[2]),
        .R(1'b0));
  FDRE \lk_0_reg_3303_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_0[3]),
        .Q(lk_0_reg_3303[3]),
        .R(1'b0));
  FDRE \lk_0_reg_3303_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_0[4]),
        .Q(lk_0_reg_3303[4]),
        .R(1'b0));
  FDRE \lk_0_reg_3303_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_0[5]),
        .Q(lk_0_reg_3303[5]),
        .R(1'b0));
  FDRE \lk_0_reg_3303_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_0[6]),
        .Q(lk_0_reg_3303[6]),
        .R(1'b0));
  FDRE \lk_0_reg_3303_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_0[7]),
        .Q(lk_0_reg_3303[7]),
        .R(1'b0));
  FDRE \lk_10_reg_3361_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_10[0]),
        .Q(lk_10_reg_3361[0]),
        .R(1'b0));
  FDRE \lk_10_reg_3361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_10[1]),
        .Q(lk_10_reg_3361[1]),
        .R(1'b0));
  FDRE \lk_10_reg_3361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_10[2]),
        .Q(lk_10_reg_3361[2]),
        .R(1'b0));
  FDRE \lk_10_reg_3361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_10[3]),
        .Q(lk_10_reg_3361[3]),
        .R(1'b0));
  FDRE \lk_10_reg_3361_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_10[4]),
        .Q(lk_10_reg_3361[4]),
        .R(1'b0));
  FDRE \lk_10_reg_3361_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_10[5]),
        .Q(lk_10_reg_3361[5]),
        .R(1'b0));
  FDRE \lk_10_reg_3361_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_10[6]),
        .Q(lk_10_reg_3361[6]),
        .R(1'b0));
  FDRE \lk_10_reg_3361_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_10[7]),
        .Q(lk_10_reg_3361[7]),
        .R(1'b0));
  FDRE \lk_11_reg_3367_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_11[0]),
        .Q(lk_11_reg_3367[0]),
        .R(1'b0));
  FDRE \lk_11_reg_3367_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_11[1]),
        .Q(lk_11_reg_3367[1]),
        .R(1'b0));
  FDRE \lk_11_reg_3367_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_11[2]),
        .Q(lk_11_reg_3367[2]),
        .R(1'b0));
  FDRE \lk_11_reg_3367_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_11[3]),
        .Q(lk_11_reg_3367[3]),
        .R(1'b0));
  FDRE \lk_11_reg_3367_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_11[4]),
        .Q(lk_11_reg_3367[4]),
        .R(1'b0));
  FDRE \lk_11_reg_3367_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_11[5]),
        .Q(lk_11_reg_3367[5]),
        .R(1'b0));
  FDRE \lk_11_reg_3367_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_11[6]),
        .Q(lk_11_reg_3367[6]),
        .R(1'b0));
  FDRE \lk_11_reg_3367_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_11[7]),
        .Q(lk_11_reg_3367[7]),
        .R(1'b0));
  FDRE \lk_12_reg_3373_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_12[0]),
        .Q(lk_12_reg_3373[0]),
        .R(1'b0));
  FDRE \lk_12_reg_3373_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_12[1]),
        .Q(lk_12_reg_3373[1]),
        .R(1'b0));
  FDRE \lk_12_reg_3373_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_12[2]),
        .Q(lk_12_reg_3373[2]),
        .R(1'b0));
  FDRE \lk_12_reg_3373_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_12[3]),
        .Q(lk_12_reg_3373[3]),
        .R(1'b0));
  FDRE \lk_12_reg_3373_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_12[4]),
        .Q(lk_12_reg_3373[4]),
        .R(1'b0));
  FDRE \lk_12_reg_3373_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_12[5]),
        .Q(lk_12_reg_3373[5]),
        .R(1'b0));
  FDRE \lk_12_reg_3373_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_12[6]),
        .Q(lk_12_reg_3373[6]),
        .R(1'b0));
  FDRE \lk_12_reg_3373_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_12[7]),
        .Q(lk_12_reg_3373[7]),
        .R(1'b0));
  FDRE \lk_13_reg_3379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_13[0]),
        .Q(lk_13_reg_3379[0]),
        .R(1'b0));
  FDRE \lk_13_reg_3379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_13[1]),
        .Q(lk_13_reg_3379[1]),
        .R(1'b0));
  FDRE \lk_13_reg_3379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_13[2]),
        .Q(lk_13_reg_3379[2]),
        .R(1'b0));
  FDRE \lk_13_reg_3379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_13[3]),
        .Q(lk_13_reg_3379[3]),
        .R(1'b0));
  FDRE \lk_13_reg_3379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_13[4]),
        .Q(lk_13_reg_3379[4]),
        .R(1'b0));
  FDRE \lk_13_reg_3379_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_13[5]),
        .Q(lk_13_reg_3379[5]),
        .R(1'b0));
  FDRE \lk_13_reg_3379_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_13[6]),
        .Q(lk_13_reg_3379[6]),
        .R(1'b0));
  FDRE \lk_13_reg_3379_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_13[7]),
        .Q(lk_13_reg_3379[7]),
        .R(1'b0));
  FDRE \lk_14_reg_3385_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_14[0]),
        .Q(lk_14_reg_3385[0]),
        .R(1'b0));
  FDRE \lk_14_reg_3385_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_14[1]),
        .Q(lk_14_reg_3385[1]),
        .R(1'b0));
  FDRE \lk_14_reg_3385_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_14[2]),
        .Q(lk_14_reg_3385[2]),
        .R(1'b0));
  FDRE \lk_14_reg_3385_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_14[3]),
        .Q(lk_14_reg_3385[3]),
        .R(1'b0));
  FDRE \lk_14_reg_3385_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_14[4]),
        .Q(lk_14_reg_3385[4]),
        .R(1'b0));
  FDRE \lk_14_reg_3385_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_14[5]),
        .Q(lk_14_reg_3385[5]),
        .R(1'b0));
  FDRE \lk_14_reg_3385_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_14[6]),
        .Q(lk_14_reg_3385[6]),
        .R(1'b0));
  FDRE \lk_14_reg_3385_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_14[7]),
        .Q(lk_14_reg_3385[7]),
        .R(1'b0));
  FDRE \lk_15_reg_3391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_15[0]),
        .Q(lk_15_reg_3391[0]),
        .R(1'b0));
  FDRE \lk_15_reg_3391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_15[1]),
        .Q(lk_15_reg_3391[1]),
        .R(1'b0));
  FDRE \lk_15_reg_3391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_15[2]),
        .Q(lk_15_reg_3391[2]),
        .R(1'b0));
  FDRE \lk_15_reg_3391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_15[3]),
        .Q(lk_15_reg_3391[3]),
        .R(1'b0));
  FDRE \lk_15_reg_3391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_15[4]),
        .Q(lk_15_reg_3391[4]),
        .R(1'b0));
  FDRE \lk_15_reg_3391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_15[5]),
        .Q(lk_15_reg_3391[5]),
        .R(1'b0));
  FDRE \lk_15_reg_3391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_15[6]),
        .Q(lk_15_reg_3391[6]),
        .R(1'b0));
  FDRE \lk_15_reg_3391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_15[7]),
        .Q(lk_15_reg_3391[7]),
        .R(1'b0));
  FDRE \lk_1_reg_3308_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_1[0]),
        .Q(lk_1_reg_3308[0]),
        .R(1'b0));
  FDRE \lk_1_reg_3308_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_1[1]),
        .Q(lk_1_reg_3308[1]),
        .R(1'b0));
  FDRE \lk_1_reg_3308_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_1[2]),
        .Q(lk_1_reg_3308[2]),
        .R(1'b0));
  FDRE \lk_1_reg_3308_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_1[3]),
        .Q(lk_1_reg_3308[3]),
        .R(1'b0));
  FDRE \lk_1_reg_3308_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_1[4]),
        .Q(lk_1_reg_3308[4]),
        .R(1'b0));
  FDRE \lk_1_reg_3308_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_1[5]),
        .Q(lk_1_reg_3308[5]),
        .R(1'b0));
  FDRE \lk_1_reg_3308_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_1[6]),
        .Q(lk_1_reg_3308[6]),
        .R(1'b0));
  FDRE \lk_1_reg_3308_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_1[7]),
        .Q(lk_1_reg_3308[7]),
        .R(1'b0));
  FDRE \lk_2_reg_3313_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_2[0]),
        .Q(lk_2_reg_3313[0]),
        .R(1'b0));
  FDRE \lk_2_reg_3313_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_2[1]),
        .Q(lk_2_reg_3313[1]),
        .R(1'b0));
  FDRE \lk_2_reg_3313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_2[2]),
        .Q(lk_2_reg_3313[2]),
        .R(1'b0));
  FDRE \lk_2_reg_3313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_2[3]),
        .Q(lk_2_reg_3313[3]),
        .R(1'b0));
  FDRE \lk_2_reg_3313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_2[4]),
        .Q(lk_2_reg_3313[4]),
        .R(1'b0));
  FDRE \lk_2_reg_3313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_2[5]),
        .Q(lk_2_reg_3313[5]),
        .R(1'b0));
  FDRE \lk_2_reg_3313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_2[6]),
        .Q(lk_2_reg_3313[6]),
        .R(1'b0));
  FDRE \lk_2_reg_3313_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_2[7]),
        .Q(lk_2_reg_3313[7]),
        .R(1'b0));
  FDRE \lk_3_reg_3319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_3[0]),
        .Q(lk_3_reg_3319[0]),
        .R(1'b0));
  FDRE \lk_3_reg_3319_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_3[1]),
        .Q(lk_3_reg_3319[1]),
        .R(1'b0));
  FDRE \lk_3_reg_3319_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_3[2]),
        .Q(lk_3_reg_3319[2]),
        .R(1'b0));
  FDRE \lk_3_reg_3319_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_3[3]),
        .Q(lk_3_reg_3319[3]),
        .R(1'b0));
  FDRE \lk_3_reg_3319_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_3[4]),
        .Q(lk_3_reg_3319[4]),
        .R(1'b0));
  FDRE \lk_3_reg_3319_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_3[5]),
        .Q(lk_3_reg_3319[5]),
        .R(1'b0));
  FDRE \lk_3_reg_3319_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_3[6]),
        .Q(lk_3_reg_3319[6]),
        .R(1'b0));
  FDRE \lk_3_reg_3319_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_3[7]),
        .Q(lk_3_reg_3319[7]),
        .R(1'b0));
  FDRE \lk_4_reg_3325_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_4[0]),
        .Q(lk_4_reg_3325[0]),
        .R(1'b0));
  FDRE \lk_4_reg_3325_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_4[1]),
        .Q(lk_4_reg_3325[1]),
        .R(1'b0));
  FDRE \lk_4_reg_3325_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_4[2]),
        .Q(lk_4_reg_3325[2]),
        .R(1'b0));
  FDRE \lk_4_reg_3325_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_4[3]),
        .Q(lk_4_reg_3325[3]),
        .R(1'b0));
  FDRE \lk_4_reg_3325_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_4[4]),
        .Q(lk_4_reg_3325[4]),
        .R(1'b0));
  FDRE \lk_4_reg_3325_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_4[5]),
        .Q(lk_4_reg_3325[5]),
        .R(1'b0));
  FDRE \lk_4_reg_3325_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_4[6]),
        .Q(lk_4_reg_3325[6]),
        .R(1'b0));
  FDRE \lk_4_reg_3325_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_4[7]),
        .Q(lk_4_reg_3325[7]),
        .R(1'b0));
  FDRE \lk_5_reg_3331_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_5[0]),
        .Q(lk_5_reg_3331[0]),
        .R(1'b0));
  FDRE \lk_5_reg_3331_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_5[1]),
        .Q(lk_5_reg_3331[1]),
        .R(1'b0));
  FDRE \lk_5_reg_3331_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_5[2]),
        .Q(lk_5_reg_3331[2]),
        .R(1'b0));
  FDRE \lk_5_reg_3331_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_5[3]),
        .Q(lk_5_reg_3331[3]),
        .R(1'b0));
  FDRE \lk_5_reg_3331_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_5[4]),
        .Q(lk_5_reg_3331[4]),
        .R(1'b0));
  FDRE \lk_5_reg_3331_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_5[5]),
        .Q(lk_5_reg_3331[5]),
        .R(1'b0));
  FDRE \lk_5_reg_3331_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_5[6]),
        .Q(lk_5_reg_3331[6]),
        .R(1'b0));
  FDRE \lk_5_reg_3331_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_5[7]),
        .Q(lk_5_reg_3331[7]),
        .R(1'b0));
  FDRE \lk_6_reg_3337_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_6[0]),
        .Q(lk_6_reg_3337[0]),
        .R(1'b0));
  FDRE \lk_6_reg_3337_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_6[1]),
        .Q(lk_6_reg_3337[1]),
        .R(1'b0));
  FDRE \lk_6_reg_3337_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_6[2]),
        .Q(lk_6_reg_3337[2]),
        .R(1'b0));
  FDRE \lk_6_reg_3337_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_6[3]),
        .Q(lk_6_reg_3337[3]),
        .R(1'b0));
  FDRE \lk_6_reg_3337_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_6[4]),
        .Q(lk_6_reg_3337[4]),
        .R(1'b0));
  FDRE \lk_6_reg_3337_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_6[5]),
        .Q(lk_6_reg_3337[5]),
        .R(1'b0));
  FDRE \lk_6_reg_3337_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_6[6]),
        .Q(lk_6_reg_3337[6]),
        .R(1'b0));
  FDRE \lk_6_reg_3337_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_6[7]),
        .Q(lk_6_reg_3337[7]),
        .R(1'b0));
  FDRE \lk_7_reg_3343_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_7[0]),
        .Q(lk_7_reg_3343[0]),
        .R(1'b0));
  FDRE \lk_7_reg_3343_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_7[1]),
        .Q(lk_7_reg_3343[1]),
        .R(1'b0));
  FDRE \lk_7_reg_3343_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_7[2]),
        .Q(lk_7_reg_3343[2]),
        .R(1'b0));
  FDRE \lk_7_reg_3343_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_7[3]),
        .Q(lk_7_reg_3343[3]),
        .R(1'b0));
  FDRE \lk_7_reg_3343_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_7[4]),
        .Q(lk_7_reg_3343[4]),
        .R(1'b0));
  FDRE \lk_7_reg_3343_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_7[5]),
        .Q(lk_7_reg_3343[5]),
        .R(1'b0));
  FDRE \lk_7_reg_3343_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_7[6]),
        .Q(lk_7_reg_3343[6]),
        .R(1'b0));
  FDRE \lk_7_reg_3343_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_7[7]),
        .Q(lk_7_reg_3343[7]),
        .R(1'b0));
  FDRE \lk_8_reg_3349_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_8[0]),
        .Q(lk_8_reg_3349[0]),
        .R(1'b0));
  FDRE \lk_8_reg_3349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_8[1]),
        .Q(lk_8_reg_3349[1]),
        .R(1'b0));
  FDRE \lk_8_reg_3349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_8[2]),
        .Q(lk_8_reg_3349[2]),
        .R(1'b0));
  FDRE \lk_8_reg_3349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_8[3]),
        .Q(lk_8_reg_3349[3]),
        .R(1'b0));
  FDRE \lk_8_reg_3349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_8[4]),
        .Q(lk_8_reg_3349[4]),
        .R(1'b0));
  FDRE \lk_8_reg_3349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_8[5]),
        .Q(lk_8_reg_3349[5]),
        .R(1'b0));
  FDRE \lk_8_reg_3349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_8[6]),
        .Q(lk_8_reg_3349[6]),
        .R(1'b0));
  FDRE \lk_8_reg_3349_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_8[7]),
        .Q(lk_8_reg_3349[7]),
        .R(1'b0));
  FDRE \lk_9_reg_3355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_9[0]),
        .Q(lk_9_reg_3355[0]),
        .R(1'b0));
  FDRE \lk_9_reg_3355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_9[1]),
        .Q(lk_9_reg_3355[1]),
        .R(1'b0));
  FDRE \lk_9_reg_3355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_9[2]),
        .Q(lk_9_reg_3355[2]),
        .R(1'b0));
  FDRE \lk_9_reg_3355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_9[3]),
        .Q(lk_9_reg_3355[3]),
        .R(1'b0));
  FDRE \lk_9_reg_3355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_9[4]),
        .Q(lk_9_reg_3355[4]),
        .R(1'b0));
  FDRE \lk_9_reg_3355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_9[5]),
        .Q(lk_9_reg_3355[5]),
        .R(1'b0));
  FDRE \lk_9_reg_3355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_9[6]),
        .Q(lk_9_reg_3355[6]),
        .R(1'b0));
  FDRE \lk_9_reg_3355_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(grp_ClefiaGfn4_fu_2035_ap_return_9[7]),
        .Q(lk_9_reg_3355[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555CCCC55550F00)) 
    ram_reg_i_1000
       (.I0(reg_2230[3]),
        .I1(reg_2220[3]),
        .I2(reg_2210[3]),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state72),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_1000_n_0));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    ram_reg_i_1019
       (.I0(ram_reg_i_1829_n_0),
        .I1(ap_CS_fsm_state57),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[2]),
        .I3(ram_reg_i_1830_n_0),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_1019_n_0));
  LUT5 #(
    .INIT(32'hFFFFF044)) 
    ram_reg_i_1020
       (.I0(reg_2205[2]),
        .I1(ap_CS_fsm_state61),
        .I2(reg_2215[2]),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state63),
        .O(ram_reg_i_1020_n_0));
  LUT6 #(
    .INIT(64'hCCCC000ACCCCFF0A)) 
    ram_reg_i_1021
       (.I0(ap_CS_fsm_state64),
        .I1(reg_2170[2]),
        .I2(reg_2235[2]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[2]),
        .O(ram_reg_i_1021_n_0));
  LUT6 #(
    .INIT(64'hEFECECEC23202020)) 
    ram_reg_i_1022
       (.I0(reg_2190[2]),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(reg_2180[2]),
        .I4(ap_CS_fsm_state67),
        .I5(reg_2200[2]),
        .O(ram_reg_i_1022_n_0));
  LUT6 #(
    .INIT(64'h0200F2F00E0CFEFC)) 
    ram_reg_i_1023
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state72),
        .I3(reg_2210[2]),
        .I4(reg_2230[2]),
        .I5(reg_2220[2]),
        .O(ram_reg_i_1023_n_0));
  LUT5 #(
    .INIT(32'h3333AA0F)) 
    ram_reg_i_1024
       (.I0(reg_2170[2]),
        .I1(reg_2180[2]),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[2]),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state51),
        .O(ram_reg_i_1024_n_0));
  LUT6 #(
    .INIT(64'h0000F0DDFFFFF0DD)) 
    ram_reg_i_1025
       (.I0(ap_CS_fsm_state46),
        .I1(reg_2215[2]),
        .I2(reg_2225[2]),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .I5(reg_2235[2]),
        .O(ram_reg_i_1025_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1026
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_i_1026_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1027
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state47),
        .O(ram_reg_i_1027_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1028
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .O(ram_reg_i_1028_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1029
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_1029_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1030
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state37),
        .I5(ap_CS_fsm_state38),
        .O(ram_reg_i_1030_n_0));
  LUT6 #(
    .INIT(64'h13101313DFDCDFDF)) 
    ram_reg_i_1031
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[2]),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(reg_2230[2]),
        .I4(ap_CS_fsm_state40),
        .I5(reg_2175[2]),
        .O(ram_reg_i_1031_n_0));
  MUXF7 ram_reg_i_1032
       (.I0(ram_reg_i_1831_n_0),
        .I1(ram_reg_i_1832_n_0),
        .O(ram_reg_i_1032_n_0),
        .S(ram_reg_i_1620_n_0));
  LUT6 #(
    .INIT(64'h3F3530353F303030)) 
    ram_reg_i_1033
       (.I0(reg_2185[2]),
        .I1(reg_2205[2]),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state44),
        .I4(reg_2195[2]),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_1033_n_0));
  LUT5 #(
    .INIT(32'h4F44FFFF)) 
    ram_reg_i_1034
       (.I0(ram_reg_i_1833_n_0),
        .I1(ram_reg_i_1834_n_0),
        .I2(reg_2185[2]),
        .I3(ap_CS_fsm_state27),
        .I4(ram_reg_i_427_n_0),
        .O(ram_reg_i_1034_n_0));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ram_reg_i_1035
       (.I0(ram_reg_i_1615_n_0),
        .I1(ram_reg_i_1835_n_0),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_1836_n_0),
        .O(ram_reg_i_1035_n_0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8B8B888B)) 
    ram_reg_i_1036
       (.I0(reg_2170[2]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state16),
        .I4(lk_14_reg_3385[2]),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[2]),
        .O(ram_reg_i_1036_n_0));
  LUT5 #(
    .INIT(32'h02020222)) 
    ram_reg_i_104__5
       (.I0(ram_reg_i_337_n_0),
        .I1(ram_reg_i_338_n_0),
        .I2(ram_reg_i_339_n_0),
        .I3(ram_reg_i_340_n_0),
        .I4(ram_reg_i_341_n_0),
        .O(ram_reg_i_104__5_n_0));
  LUT6 #(
    .INIT(64'h8888888A8A8A888A)) 
    ram_reg_i_1058
       (.I0(ram_reg_i_1863_n_0),
        .I1(ram_reg_i_1864_n_0),
        .I2(ram_reg_i_1710_n_0),
        .I3(reg_2170[2]),
        .I4(\reg_2200[7]_i_4_n_0 ),
        .I5(lk_1_reg_3308[2]),
        .O(ram_reg_i_1058_n_0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hFFFF08F8)) 
    ram_reg_i_1059
       (.I0(reg_2205[1]),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state62),
        .I3(reg_2215[1]),
        .I4(ap_CS_fsm_state63),
        .O(ram_reg_i_1059_n_0));
  LUT6 #(
    .INIT(64'h00000000000000AE)) 
    ram_reg_i_1060
       (.I0(ram_reg_i_1865_n_0),
        .I1(ap_CS_fsm_state57),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[1]),
        .I3(ram_reg_i_1866_n_0),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_1060_n_0));
  LUT6 #(
    .INIT(64'hB888BB8BB888B888)) 
    ram_reg_i_1061
       (.I0(reg_2200[1]),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(reg_2190[1]),
        .I4(reg_2180[1]),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_1061_n_0));
  LUT6 #(
    .INIT(64'hD1F3D1C0D1C0D1C0)) 
    ram_reg_i_1062
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[1]),
        .I1(ap_CS_fsm_state66),
        .I2(reg_2170[1]),
        .I3(ap_CS_fsm_state65),
        .I4(reg_2235[1]),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_i_1062_n_0));
  LUT6 #(
    .INIT(64'hDCDFDFDF10131313)) 
    ram_reg_i_1063
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[1]),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(reg_2230[1]),
        .I4(ap_CS_fsm_state40),
        .I5(reg_2175[1]),
        .O(ram_reg_i_1063_n_0));
  LUT6 #(
    .INIT(64'h0000F077FFFFF077)) 
    ram_reg_i_1064
       (.I0(ap_CS_fsm_state37),
        .I1(reg_2200[1]),
        .I2(reg_2210[1]),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(reg_2220[1]),
        .O(ram_reg_i_1064_n_0));
  LUT6 #(
    .INIT(64'hEFFFEFEEEFEEEFEE)) 
    ram_reg_i_1065
       (.I0(ram_reg_i_1867_n_0),
        .I1(ram_reg_i_1868_n_0),
        .I2(reg_2190[1]),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .I5(reg_2180[1]),
        .O(ram_reg_i_1065_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    ram_reg_i_1066
       (.I0(ap_CS_fsm_state46),
        .I1(reg_2215[1]),
        .I2(reg_2225[1]),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .I5(reg_2235[1]),
        .O(ram_reg_i_1066_n_0));
  LUT5 #(
    .INIT(32'h3333AA0F)) 
    ram_reg_i_1067
       (.I0(reg_2170[1]),
        .I1(reg_2180[1]),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[1]),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state51),
        .O(ram_reg_i_1067_n_0));
  LUT6 #(
    .INIT(64'h30303F30303A3F3A)) 
    ram_reg_i_1068
       (.I0(ap_CS_fsm_state52),
        .I1(reg_2210[1]),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(reg_2200[1]),
        .I5(reg_2190[1]),
        .O(ram_reg_i_1068_n_0));
  LUT6 #(
    .INIT(64'hAAABAAA8FFFFFFFF)) 
    ram_reg_i_1069
       (.I0(ram_reg_i_1869_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(ram_reg_i_1870_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_1069_n_0));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    ram_reg_i_1070
       (.I0(ram_reg_i_821_n_0),
        .I1(ram_reg_i_1871_n_0),
        .I2(ram_reg_i_1872_n_0),
        .I3(ram_reg_i_1615_n_0),
        .I4(ram_reg_i_1660_n_0),
        .O(ram_reg_i_1070_n_0));
  LUT6 #(
    .INIT(64'h3333AAF03333AA00)) 
    ram_reg_i_1072
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[1]),
        .I1(reg_2170[1]),
        .I2(lk_14_reg_3385[1]),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_1072_n_0));
  LUT5 #(
    .INIT(32'h02220202)) 
    ram_reg_i_108__5
       (.I0(ram_reg_i_353_n_0),
        .I1(ram_reg_i_354_n_0),
        .I2(ram_reg_i_339_n_0),
        .I3(ram_reg_i_355_n_0),
        .I4(ram_reg_i_356_n_0),
        .O(ram_reg_i_108__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F044)) 
    ram_reg_i_11
       (.I0(ram_reg_i_73_n_0),
        .I1(ram_reg_27),
        .I2(grp_ClefiaEncrypt_1_fu_355_rk_address0[4]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(ram_reg_28),
        .O(ADDRBWRADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1102
       (.I0(ram_reg_i_369_n_0),
        .I1(ram_reg_i_1896_n_0),
        .O(ram_reg_i_1102_n_0));
  LUT6 #(
    .INIT(64'h7774747447444444)) 
    ram_reg_i_1103
       (.I0(reg_2200[0]),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(reg_2180[0]),
        .I4(ap_CS_fsm_state67),
        .I5(reg_2190[0]),
        .O(ram_reg_i_1103_n_0));
  LUT6 #(
    .INIT(64'h3333FF0A3333000A)) 
    ram_reg_i_1104
       (.I0(ap_CS_fsm_state64),
        .I1(reg_2170[0]),
        .I2(reg_2235[0]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[0]),
        .O(ram_reg_i_1104_n_0));
  LUT6 #(
    .INIT(64'h00000000000000AE)) 
    ram_reg_i_1105
       (.I0(ram_reg_i_1897_n_0),
        .I1(ap_CS_fsm_state57),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[0]),
        .I3(ram_reg_i_1898_n_0),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_1105_n_0));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_1106
       (.I0(reg_2205[0]),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state62),
        .I3(reg_2215[0]),
        .I4(ap_CS_fsm_state63),
        .O(ram_reg_i_1106_n_0));
  LUT6 #(
    .INIT(64'h8888888A8A8A888A)) 
    ram_reg_i_1107
       (.I0(ram_reg_i_1899_n_0),
        .I1(ram_reg_i_1900_n_0),
        .I2(ram_reg_i_1710_n_0),
        .I3(reg_2170[1]),
        .I4(\reg_2200[7]_i_4_n_0 ),
        .I5(lk_1_reg_3308[1]),
        .O(ram_reg_i_1107_n_0));
  LUT6 #(
    .INIT(64'hAAABAAA8FFFFFFFF)) 
    ram_reg_i_1108
       (.I0(ram_reg_i_1901_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(ram_reg_i_1902_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_1108_n_0));
  LUT6 #(
    .INIT(64'h23202020EFECECEC)) 
    ram_reg_i_1109
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[0]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state17),
        .I3(lk_14_reg_3385[0]),
        .I4(ap_CS_fsm_state16),
        .I5(reg_2170[0]),
        .O(ram_reg_i_1109_n_0));
  LUT6 #(
    .INIT(64'h88888888A8AAAAAA)) 
    ram_reg_i_1111
       (.I0(ram_reg_i_1660_n_0),
        .I1(ram_reg_i_1903_n_0),
        .I2(ram_reg_i_703_n_0),
        .I3(ap_CS_fsm_state10),
        .I4(lk_2_reg_3313[0]),
        .I5(ram_reg_i_1904_n_0),
        .O(ram_reg_i_1111_n_0));
  LUT6 #(
    .INIT(64'h20232323ECEFEFEF)) 
    ram_reg_i_1112
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[0]),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(reg_2230[0]),
        .I4(ap_CS_fsm_state40),
        .I5(reg_2175[0]),
        .O(ram_reg_i_1112_n_0));
  MUXF7 ram_reg_i_1113
       (.I0(ram_reg_i_1905_n_0),
        .I1(ram_reg_i_1906_n_0),
        .O(ram_reg_i_1113_n_0),
        .S(ram_reg_i_1620_n_0));
  LUT6 #(
    .INIT(64'hC0C5CFC5C0C0CFC0)) 
    ram_reg_i_1114
       (.I0(reg_2185[0]),
        .I1(reg_2205[0]),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state44),
        .I4(reg_2195[0]),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_1114_n_0));
  LUT6 #(
    .INIT(64'h0000F077FFFFF077)) 
    ram_reg_i_1115
       (.I0(reg_2215[0]),
        .I1(ap_CS_fsm_state46),
        .I2(reg_2225[0]),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .I5(reg_2235[0]),
        .O(ram_reg_i_1115_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hCCCC55F0)) 
    ram_reg_i_1116
       (.I0(reg_2170[0]),
        .I1(reg_2180[0]),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[0]),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state51),
        .O(ram_reg_i_1116_n_0));
  LUT6 #(
    .INIT(64'h00FFC0C000FFCACA)) 
    ram_reg_i_1117
       (.I0(ap_CS_fsm_state52),
        .I1(reg_2200[0]),
        .I2(ap_CS_fsm_state53),
        .I3(reg_2210[0]),
        .I4(ap_CS_fsm_state54),
        .I5(reg_2190[0]),
        .O(ram_reg_i_1117_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAFAEAEAEAEA)) 
    ram_reg_i_111__5
       (.I0(ram_reg_i_367_n_0),
        .I1(ram_reg_i_368_n_0),
        .I2(ram_reg_i_270_n_0),
        .I3(ram_reg_i_369_n_0),
        .I4(ram_reg_i_370_n_0),
        .I5(ram_reg_i_371_n_0),
        .O(ram_reg_i_111__5_n_0));
  LUT6 #(
    .INIT(64'hBB8BBB8BB888BB8B)) 
    ram_reg_i_1155
       (.I0(reg_2185[7]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(reg_2175[7]),
        .I4(ap_CS_fsm_state17),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[7]),
        .O(ram_reg_i_1155_n_0));
  LUT6 #(
    .INIT(64'h00000000FF8F0000)) 
    ram_reg_i_1156
       (.I0(lk_9_reg_3355[7]),
        .I1(ap_CS_fsm_state13),
        .I2(ram_reg_i_1368_n_0),
        .I3(ram_reg_i_1949_n_0),
        .I4(ram_reg_i_753_n_0),
        .I5(ram_reg_i_1950_n_0),
        .O(ram_reg_i_1156_n_0));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    ram_reg_i_1157
       (.I0(ram_reg_i_1951_n_0),
        .I1(ram_reg_i_1214_n_0),
        .I2(ram_reg_i_1952_n_0),
        .I3(ram_reg_i_1373_n_0),
        .I4(ram_reg_i_1953_n_0),
        .O(ram_reg_i_1157_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_i_1158
       (.I0(reg_2205[7]),
        .I1(reg_2225[7]),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(reg_2215[7]),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_i_1158_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
    ram_reg_i_1159
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[7]),
        .I1(ap_CS_fsm_state50),
        .I2(ram_reg_i_1954_n_0),
        .I3(ap_CS_fsm_state49),
        .I4(ram_reg_i_1955_n_0),
        .I5(ram_reg_i_1956_n_0),
        .O(ram_reg_i_1159_n_0));
  LUT5 #(
    .INIT(32'hAEEEAAAA)) 
    ram_reg_i_1160
       (.I0(ram_reg_i_1957_n_0),
        .I1(ram_reg_i_750_n_0),
        .I2(reg_2235[7]),
        .I3(ap_CS_fsm_state40),
        .I4(ram_reg_i_1958_n_0),
        .O(ram_reg_i_1160_n_0));
  LUT6 #(
    .INIT(64'hFF5D005DFFFFFFFF)) 
    ram_reg_i_1161
       (.I0(ram_reg_i_1959_n_0),
        .I1(ap_CS_fsm_state42),
        .I2(reg_2180[7]),
        .I3(ap_CS_fsm_state43),
        .I4(reg_2190[7]),
        .I5(ram_reg_i_556_n_0),
        .O(ram_reg_i_1161_n_0));
  LUT6 #(
    .INIT(64'h00000000BBFB0000)) 
    ram_reg_i_1162
       (.I0(ram_reg_i_1960_n_0),
        .I1(ram_reg_i_1378_n_0),
        .I2(ram_reg_i_1377_n_0),
        .I3(ram_reg_i_1961_n_0),
        .I4(ram_reg_i_746_n_0),
        .I5(ram_reg_i_1962_n_0),
        .O(ram_reg_i_1162_n_0));
  LUT6 #(
    .INIT(64'hBB8BB888FFFFFFFF)) 
    ram_reg_i_1163
       (.I0(reg_2185[7]),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state66),
        .I3(reg_2175[7]),
        .I4(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[7]),
        .I5(ram_reg_i_1283_n_0),
        .O(ram_reg_i_1163_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000002F2)) 
    ram_reg_i_1164
       (.I0(ap_CS_fsm_state68),
        .I1(reg_2195[7]),
        .I2(ap_CS_fsm_state69),
        .I3(reg_2205[7]),
        .I4(ap_CS_fsm_state70),
        .I5(ram_reg_i_1963_n_0),
        .O(ram_reg_i_1164_n_0));
  LUT6 #(
    .INIT(64'hBBB8B8B88B888888)) 
    ram_reg_i_1165
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[7]),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state72),
        .I3(reg_2225[7]),
        .I4(ap_CS_fsm_state71),
        .I5(reg_2235[7]),
        .O(ram_reg_i_1165_n_0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_1166
       (.I0(ram_reg_i_311_n_0),
        .I1(ram_reg_i_1964_n_0),
        .O(ram_reg_i_1166_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    ram_reg_i_1167
       (.I0(ram_reg_i_1965_n_0),
        .I1(ram_reg_i_1966_n_0),
        .I2(ram_reg_i_1967_n_0),
        .I3(reg_2170[0]),
        .I4(\reg_2200[7]_i_4_n_0 ),
        .I5(lk_1_reg_3308[0]),
        .O(ram_reg_i_1167_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1168
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state63),
        .O(ram_reg_i_1168_n_0));
  LUT6 #(
    .INIT(64'h00F8FFF800000000)) 
    ram_reg_i_1169
       (.I0(reg_2210[7]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_i_1968_n_0),
        .I3(ap_CS_fsm_state78),
        .I4(reg_2220[7]),
        .I5(ram_reg_i_253_n_0),
        .O(ram_reg_i_1169_n_0));
  LUT6 #(
    .INIT(64'h7444774777477747)) 
    ram_reg_i_1192
       (.I0(reg_2185[6]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(reg_2175[6]),
        .I4(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[6]),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_1192_n_0));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    ram_reg_i_1193
       (.I0(lk_7_reg_3343[6]),
        .I1(ram_reg_i_2003_n_0),
        .I2(ram_reg_i_1368_n_0),
        .I3(ram_reg_i_2004_n_0),
        .I4(ram_reg_i_753_n_0),
        .I5(ram_reg_i_2005_n_0),
        .O(ram_reg_i_1193_n_0));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    ram_reg_i_1194
       (.I0(ram_reg_i_2006_n_0),
        .I1(ram_reg_i_1214_n_0),
        .I2(ram_reg_i_2007_n_0),
        .I3(ram_reg_i_1373_n_0),
        .I4(ram_reg_i_2008_n_0),
        .O(ram_reg_i_1194_n_0));
  LUT6 #(
    .INIT(64'h00000000BBBBFFBF)) 
    ram_reg_i_1195
       (.I0(ram_reg_i_2009_n_0),
        .I1(ram_reg_i_285_n_0),
        .I2(ap_CS_fsm_state49),
        .I3(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[6]),
        .I4(ram_reg_i_2010_n_0),
        .I5(ram_reg_i_2011_n_0),
        .O(ram_reg_i_1195_n_0));
  LUT5 #(
    .INIT(32'hCC55CC0F)) 
    ram_reg_i_1196
       (.I0(reg_2210[6]),
        .I1(reg_2220[6]),
        .I2(ram_reg_i_2012_n_0),
        .I3(ap_CS_fsm_state46),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_1196_n_0));
  LUT6 #(
    .INIT(64'h005DFF5DFFFFFFFF)) 
    ram_reg_i_1197
       (.I0(ram_reg_i_2013_n_0),
        .I1(ap_CS_fsm_state42),
        .I2(reg_2180[6]),
        .I3(ap_CS_fsm_state43),
        .I4(reg_2190[6]),
        .I5(ram_reg_i_556_n_0),
        .O(ram_reg_i_1197_n_0));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    ram_reg_i_1198
       (.I0(ram_reg_i_746_n_0),
        .I1(ram_reg_i_1378_n_0),
        .I2(ram_reg_i_1377_n_0),
        .I3(ram_reg_i_2014_n_0),
        .I4(ram_reg_i_2015_n_0),
        .I5(ram_reg_i_2016_n_0),
        .O(ram_reg_i_1198_n_0));
  LUT6 #(
    .INIT(64'hA0A3AFA3A0AFAFAF)) 
    ram_reg_i_1199
       (.I0(reg_2210[6]),
        .I1(reg_2190[6]),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state60),
        .I4(reg_2200[6]),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_1199_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF54)) 
    ram_reg_i_12
       (.I0(ram_reg_i_76_n_0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(grp_ClefiaEncrypt_1_fu_355_rk_address0[3]),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'h00000000CCAACC0F)) 
    ram_reg_i_1200
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[6]),
        .I1(reg_2180[6]),
        .I2(reg_2235[6]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state57),
        .I5(ram_reg_i_2017_n_0),
        .O(ram_reg_i_1200_n_0));
  LUT6 #(
    .INIT(64'hCCAACC0FCCAACCFF)) 
    ram_reg_i_1201
       (.I0(reg_2230[6]),
        .I1(reg_2240[6]),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(reg_2220[6]),
        .O(ram_reg_i_1201_n_0));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    ram_reg_i_1202
       (.I0(ram_reg_i_1283_n_0),
        .I1(reg_2185[6]),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state66),
        .I4(reg_2175[6]),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[6]),
        .O(ram_reg_i_1202_n_0));
  LUT6 #(
    .INIT(64'h0000A8A000000800)) 
    ram_reg_i_1203
       (.I0(ram_reg_i_778_n_0),
        .I1(reg_2195[6]),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state70),
        .I5(reg_2205[6]),
        .O(ram_reg_i_1203_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAC00000AAC0)) 
    ram_reg_i_1204
       (.I0(reg_2235[6]),
        .I1(ap_CS_fsm_state71),
        .I2(reg_2225[6]),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state73),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[6]),
        .O(ram_reg_i_1204_n_0));
  LUT6 #(
    .INIT(64'hFF00F4F400000000)) 
    ram_reg_i_1205
       (.I0(reg_2210[6]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_i_2018_n_0),
        .I3(reg_2220[6]),
        .I4(ap_CS_fsm_state78),
        .I5(ram_reg_i_253_n_0),
        .O(ram_reg_i_1205_n_0));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    ram_reg_i_1206
       (.I0(reg_2240[5]),
        .I1(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I2(ram_reg_i_2019_n_0),
        .I3(ram_reg_i_252_n_0),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_i_2020_n_0),
        .O(ram_reg_i_1206_n_0));
  LUT6 #(
    .INIT(64'h0444444404440444)) 
    ram_reg_i_1207
       (.I0(ram_reg_i_2021_n_0),
        .I1(ram_reg_i_2022_n_0),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_2023_n_0),
        .I4(ram_reg_i_2024_n_0),
        .I5(ram_reg_i_1168_n_0),
        .O(ram_reg_i_1207_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_1208
       (.I0(ram_reg_i_753_n_0),
        .I1(ram_reg_i_1368_n_0),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_i_550_n_0),
        .O(ram_reg_i_1208_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_1209
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state7),
        .O(ram_reg_i_1209_n_0));
  LUT6 #(
    .INIT(64'h000E0E0E000E000E)) 
    ram_reg_i_120__3
       (.I0(ram_reg_i_407_n_0),
        .I1(ram_reg_i_408_n_0),
        .I2(ram_reg_i_409_n_0),
        .I3(ram_reg_i_339_n_0),
        .I4(ram_reg_i_410_n_0),
        .I5(ram_reg_i_411_n_0),
        .O(ram_reg_i_120__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1210
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .O(ram_reg_i_1210_n_0));
  LUT5 #(
    .INIT(32'h15BFFFFF)) 
    ram_reg_i_1211
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(reg_2205[5]),
        .I3(reg_2215[5]),
        .I4(ram_reg_i_2025_n_0),
        .O(ram_reg_i_1211_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_1212
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state22),
        .I4(reg_2195[5]),
        .I5(ram_reg_i_2026_n_0),
        .O(ram_reg_i_1212_n_0));
  LUT6 #(
    .INIT(64'h0FFF04F400F004F4)) 
    ram_reg_i_1213
       (.I0(reg_2225[5]),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state25),
        .I3(reg_2170[5]),
        .I4(ap_CS_fsm_state24),
        .I5(reg_2235[5]),
        .O(ram_reg_i_1213_n_0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1214
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state28),
        .O(ram_reg_i_1214_n_0));
  LUT6 #(
    .INIT(64'h5F5C5C5C53505050)) 
    ram_reg_i_1215
       (.I0(reg_2200[5]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state26),
        .I4(reg_2180[5]),
        .I5(reg_2190[5]),
        .O(ram_reg_i_1215_n_0));
  LUT6 #(
    .INIT(64'h7747744474447444)) 
    ram_reg_i_1216
       (.I0(reg_2185[5]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(reg_2175[5]),
        .I4(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[5]),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_1216_n_0));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    ram_reg_i_1217
       (.I0(ram_reg_i_753_n_0),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_i_2027_n_0),
        .I5(ram_reg_i_2028_n_0),
        .O(ram_reg_i_1217_n_0));
  LUT5 #(
    .INIT(32'h3031FFFF)) 
    ram_reg_i_1218
       (.I0(ram_reg_i_2029_n_0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state5),
        .I4(ram_reg_i_1366_n_0),
        .O(ram_reg_i_1218_n_0));
  LUT6 #(
    .INIT(64'h88808080AAAAAAAA)) 
    ram_reg_i_1220
       (.I0(ram_reg_i_746_n_0),
        .I1(ram_reg_i_1378_n_0),
        .I2(ram_reg_i_2030_n_0),
        .I3(ram_reg_i_1377_n_0),
        .I4(ram_reg_i_2031_n_0),
        .I5(ram_reg_i_2032_n_0),
        .O(ram_reg_i_1220_n_0));
  LUT6 #(
    .INIT(64'hB888BB8BB888B888)) 
    ram_reg_i_1221
       (.I0(reg_2190[5]),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state42),
        .I3(reg_2180[5]),
        .I4(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[5]),
        .I5(ap_CS_fsm_state41),
        .O(ram_reg_i_1221_n_0));
  LUT5 #(
    .INIT(32'hCCAACC0F)) 
    ram_reg_i_1222
       (.I0(reg_2210[5]),
        .I1(reg_2220[5]),
        .I2(ram_reg_i_2033_n_0),
        .I3(ap_CS_fsm_state46),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_1222_n_0));
  LUT6 #(
    .INIT(64'h00000000BBBBFFBF)) 
    ram_reg_i_1223
       (.I0(ram_reg_i_2034_n_0),
        .I1(ram_reg_i_285_n_0),
        .I2(ap_CS_fsm_state49),
        .I3(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[5]),
        .I4(ram_reg_i_2035_n_0),
        .I5(ram_reg_i_2036_n_0),
        .O(ram_reg_i_1223_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAEE)) 
    ram_reg_i_123__4
       (.I0(ram_reg_i_419_n_0),
        .I1(ram_reg_i_339_n_0),
        .I2(ram_reg_i_420_n_0),
        .I3(ram_reg_i_421_n_0),
        .I4(ram_reg_i_422_n_0),
        .I5(ram_reg_i_423_n_0),
        .O(ram_reg_i_123__4_n_0));
  LUT6 #(
    .INIT(64'h00000000AA2A2A2A)) 
    ram_reg_i_1273
       (.I0(ram_reg_i_2095_n_0),
        .I1(ram_reg_i_2096_n_0),
        .I2(ram_reg_i_2025_n_0),
        .I3(ap_CS_fsm_state22),
        .I4(reg_2215[4]),
        .I5(ram_reg_i_1214_n_0),
        .O(ram_reg_i_1273_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_1274
       (.I0(ap_CS_fsm_state26),
        .I1(reg_2180[4]),
        .I2(reg_2190[4]),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state28),
        .I5(reg_2200[4]),
        .O(ram_reg_i_1274_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_i_1276
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[4]),
        .I1(reg_2185[4]),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state18),
        .I4(reg_2175[4]),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_1276_n_0));
  LUT6 #(
    .INIT(64'h202A202A000A202A)) 
    ram_reg_i_1277
       (.I0(ram_reg_i_763_n_0),
        .I1(ram_reg_i_2099_n_0),
        .I2(ram_reg_i_1378_n_0),
        .I3(ram_reg_i_2100_n_0),
        .I4(ram_reg_i_1377_n_0),
        .I5(ram_reg_i_2101_n_0),
        .O(ram_reg_i_1277_n_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1278
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state45),
        .O(ram_reg_i_1278_n_0));
  LUT6 #(
    .INIT(64'h5F5350535F5F505F)) 
    ram_reg_i_1279
       (.I0(reg_2190[4]),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state42),
        .I4(reg_2180[4]),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[4]),
        .O(ram_reg_i_1279_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAFAEAEAEAEA)) 
    ram_reg_i_127__4
       (.I0(ram_reg_i_436_n_0),
        .I1(ram_reg_i_437_n_0),
        .I2(ram_reg_i_270_n_0),
        .I3(ram_reg_i_369_n_0),
        .I4(ram_reg_i_438_n_0),
        .I5(ram_reg_i_439_n_0),
        .O(ram_reg_i_127__4_n_0));
  LUT5 #(
    .INIT(32'hEFAAAAAA)) 
    ram_reg_i_1280
       (.I0(ram_reg_i_2102_n_0),
        .I1(reg_2235[4]),
        .I2(ap_CS_fsm_state40),
        .I3(ram_reg_i_750_n_0),
        .I4(ram_reg_i_2103_n_0),
        .O(ram_reg_i_1280_n_0));
  LUT6 #(
    .INIT(64'hFFF100F1FFFFFFFF)) 
    ram_reg_i_1281
       (.I0(ram_reg_i_1426_n_0),
        .I1(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[4]),
        .I2(ram_reg_i_2104_n_0),
        .I3(ap_CS_fsm_state52),
        .I4(reg_2195[4]),
        .I5(ram_reg_i_285_n_0),
        .O(ram_reg_i_1281_n_0));
  LUT6 #(
    .INIT(64'hCC55CCF0CC55CC00)) 
    ram_reg_i_1282
       (.I0(reg_2175[4]),
        .I1(reg_2185[4]),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[4]),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_1282_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_1283
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_1283_n_0));
  LUT6 #(
    .INIT(64'h000007F7FFFF07F7)) 
    ram_reg_i_1284
       (.I0(ap_CS_fsm_state68),
        .I1(reg_2195[4]),
        .I2(ap_CS_fsm_state69),
        .I3(reg_2205[4]),
        .I4(ap_CS_fsm_state70),
        .I5(reg_2215[4]),
        .O(ram_reg_i_1284_n_0));
  LUT6 #(
    .INIT(64'h5555FCCC55553000)) 
    ram_reg_i_1285
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[4]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(reg_2225[4]),
        .I4(ap_CS_fsm_state73),
        .I5(reg_2235[4]),
        .O(ram_reg_i_1285_n_0));
  LUT6 #(
    .INIT(64'hBBFFBBAFBBAABBAF)) 
    ram_reg_i_1286
       (.I0(ram_reg_i_2017_n_0),
        .I1(reg_2180[4]),
        .I2(reg_2235[4]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state57),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[4]),
        .O(ram_reg_i_1286_n_0));
  LUT6 #(
    .INIT(64'h00000FBBFFFF0FBB)) 
    ram_reg_i_1287
       (.I0(reg_2190[4]),
        .I1(ap_CS_fsm_state59),
        .I2(reg_2200[4]),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state61),
        .I5(reg_2210[4]),
        .O(ram_reg_i_1287_n_0));
  LUT6 #(
    .INIT(64'h0000F0DDFFFFF0DD)) 
    ram_reg_i_1288
       (.I0(ap_CS_fsm_state74),
        .I1(reg_2180[4]),
        .I2(reg_2190[4]),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state76),
        .I5(reg_2200[4]),
        .O(ram_reg_i_1288_n_0));
  LUT6 #(
    .INIT(64'h555503005555CFCC)) 
    ram_reg_i_1289
       (.I0(reg_2230[4]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2210[4]),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state79),
        .I5(reg_2220[4]),
        .O(ram_reg_i_1289_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545410)) 
    ram_reg_i_13
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(grp_ClefiaKeySet128_fu_343_rk_address0[5]),
        .I3(ram_reg_22),
        .I4(ram_reg_23),
        .I5(ram_reg_24),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'h00000000FFFDFFFF)) 
    ram_reg_i_1315
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[3]),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state49),
        .I5(ram_reg_i_2144_n_0),
        .O(ram_reg_i_1315_n_0));
  LUT6 #(
    .INIT(64'h4744477747444744)) 
    ram_reg_i_1316
       (.I0(reg_2190[3]),
        .I1(ap_CS_fsm_state43),
        .I2(reg_2180[3]),
        .I3(ap_CS_fsm_state42),
        .I4(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[3]),
        .I5(ap_CS_fsm_state41),
        .O(ram_reg_i_1316_n_0));
  LUT6 #(
    .INIT(64'hAEEEAAAAAAAAAAAA)) 
    ram_reg_i_1317
       (.I0(ram_reg_i_2145_n_0),
        .I1(ram_reg_i_238__0_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(reg_2235[3]),
        .I4(ram_reg_i_1471_n_0),
        .I5(ram_reg_i_2146_n_0),
        .O(ram_reg_i_1317_n_0));
  LUT6 #(
    .INIT(64'hF7550000FFFFFFFF)) 
    ram_reg_i_1318
       (.I0(ram_reg_i_1378_n_0),
        .I1(ram_reg_i_1377_n_0),
        .I2(ram_reg_i_2147_n_0),
        .I3(ram_reg_i_2148_n_0),
        .I4(ram_reg_i_2149_n_0),
        .I5(ram_reg_i_746_n_0),
        .O(ram_reg_i_1318_n_0));
  LUT6 #(
    .INIT(64'h7747774774447747)) 
    ram_reg_i_1320
       (.I0(reg_2185[3]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(reg_2175[3]),
        .I4(ap_CS_fsm_state17),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[3]),
        .O(ram_reg_i_1320_n_0));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    ram_reg_i_1321
       (.I0(lk_7_reg_3343[3]),
        .I1(ram_reg_i_2003_n_0),
        .I2(ram_reg_i_1368_n_0),
        .I3(ram_reg_i_2150_n_0),
        .I4(ram_reg_i_753_n_0),
        .I5(ram_reg_i_2151_n_0),
        .O(ram_reg_i_1321_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF02)) 
    ram_reg_i_1322
       (.I0(ram_reg_i_2152_n_0),
        .I1(ram_reg_i_2153_n_0),
        .I2(ram_reg_i_2154_n_0),
        .I3(ram_reg_i_1214_n_0),
        .I4(ram_reg_i_2155_n_0),
        .I5(ram_reg_i_550_n_0),
        .O(ram_reg_i_1322_n_0));
  LUT6 #(
    .INIT(64'h00FFF8F800000000)) 
    ram_reg_i_1323
       (.I0(reg_2210[3]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_i_2156_n_0),
        .I3(reg_2220[3]),
        .I4(ap_CS_fsm_state78),
        .I5(ram_reg_i_253_n_0),
        .O(ram_reg_i_1323_n_0));
  LUT6 #(
    .INIT(64'hB888BB8BFFFFFFFF)) 
    ram_reg_i_1324
       (.I0(reg_2185[3]),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state66),
        .I3(reg_2175[3]),
        .I4(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[3]),
        .I5(ram_reg_i_1283_n_0),
        .O(ram_reg_i_1324_n_0));
  LUT6 #(
    .INIT(64'h5F5350535F5F505F)) 
    ram_reg_i_1325
       (.I0(reg_2210[3]),
        .I1(reg_2190[3]),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state60),
        .I4(reg_2200[3]),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_1325_n_0));
  LUT6 #(
    .INIT(64'h00000000CAC0CACF)) 
    ram_reg_i_1326
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[3]),
        .I1(reg_2180[3]),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(reg_2235[3]),
        .I5(ram_reg_i_2017_n_0),
        .O(ram_reg_i_1326_n_0));
  LUT6 #(
    .INIT(64'hCC55CCFFCC55CC0F)) 
    ram_reg_i_1327
       (.I0(reg_2230[3]),
        .I1(reg_2240[3]),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(reg_2220[3]),
        .O(ram_reg_i_1327_n_0));
  LUT6 #(
    .INIT(64'hBB8BBB8BB888BB8B)) 
    ram_reg_i_1329
       (.I0(reg_2185[2]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(reg_2175[2]),
        .I4(ap_CS_fsm_state17),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[2]),
        .O(ram_reg_i_1329_n_0));
  LUT6 #(
    .INIT(64'h00000000FF8F0000)) 
    ram_reg_i_1330
       (.I0(ram_reg_i_2003_n_0),
        .I1(lk_7_reg_3343[2]),
        .I2(ram_reg_i_1368_n_0),
        .I3(ram_reg_i_2157_n_0),
        .I4(ram_reg_i_753_n_0),
        .I5(ram_reg_i_2158_n_0),
        .O(ram_reg_i_1330_n_0));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    ram_reg_i_1331
       (.I0(ram_reg_i_2159_n_0),
        .I1(ram_reg_i_1214_n_0),
        .I2(ram_reg_i_2160_n_0),
        .I3(ram_reg_i_1373_n_0),
        .I4(ram_reg_i_2161_n_0),
        .O(ram_reg_i_1331_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFCFC0CF)) 
    ram_reg_i_1332
       (.I0(reg_2205[2]),
        .I1(reg_2225[2]),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(reg_2215[2]),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_i_1332_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
    ram_reg_i_1333
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[2]),
        .I1(ap_CS_fsm_state50),
        .I2(ram_reg_i_1954_n_0),
        .I3(ap_CS_fsm_state49),
        .I4(ram_reg_i_2162_n_0),
        .I5(ram_reg_i_2163_n_0),
        .O(ram_reg_i_1333_n_0));
  LUT5 #(
    .INIT(32'hFFFFA200)) 
    ram_reg_i_1334
       (.I0(ram_reg_i_750_n_0),
        .I1(ap_CS_fsm_state40),
        .I2(reg_2235[2]),
        .I3(ram_reg_i_2164_n_0),
        .I4(ram_reg_i_2165_n_0),
        .O(ram_reg_i_1334_n_0));
  LUT6 #(
    .INIT(64'hFFD500D5FFFFFFFF)) 
    ram_reg_i_1335
       (.I0(ram_reg_i_2166_n_0),
        .I1(ap_CS_fsm_state42),
        .I2(reg_2180[2]),
        .I3(ap_CS_fsm_state43),
        .I4(reg_2190[2]),
        .I5(ram_reg_i_556_n_0),
        .O(ram_reg_i_1335_n_0));
  LUT6 #(
    .INIT(64'hAA888A888A888A88)) 
    ram_reg_i_1336
       (.I0(ram_reg_i_746_n_0),
        .I1(ram_reg_i_2167_n_0),
        .I2(ram_reg_i_2168_n_0),
        .I3(ram_reg_i_1378_n_0),
        .I4(ram_reg_i_1377_n_0),
        .I5(ram_reg_i_2169_n_0),
        .O(ram_reg_i_1336_n_0));
  LUT6 #(
    .INIT(64'h55FF545400000000)) 
    ram_reg_i_1337
       (.I0(ram_reg_i_2170_n_0),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state69),
        .I3(reg_2215[2]),
        .I4(ap_CS_fsm_state70),
        .I5(ram_reg_i_778_n_0),
        .O(ram_reg_i_1337_n_0));
  LUT6 #(
    .INIT(64'h2A2020202A2A202A)) 
    ram_reg_i_1338
       (.I0(ram_reg_i_2171_n_0),
        .I1(reg_2185[2]),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state66),
        .I4(reg_2175[2]),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[2]),
        .O(ram_reg_i_1338_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAF30000AAF3)) 
    ram_reg_i_1339
       (.I0(reg_2235[2]),
        .I1(ap_CS_fsm_state71),
        .I2(reg_2225[2]),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state73),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[2]),
        .O(ram_reg_i_1339_n_0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_1340
       (.I0(ram_reg_i_311_n_0),
        .I1(ram_reg_i_2172_n_0),
        .O(ram_reg_i_1340_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    ram_reg_i_1341
       (.I0(ram_reg_i_2173_n_0),
        .I1(ram_reg_i_2174_n_0),
        .I2(ram_reg_i_1967_n_0),
        .I3(reg_2175[3]),
        .I4(\reg_2200[7]_i_4_n_0 ),
        .I5(lk_2_reg_3313[3]),
        .O(ram_reg_i_1341_n_0));
  LUT6 #(
    .INIT(64'hFF00F8F800000000)) 
    ram_reg_i_1342
       (.I0(reg_2210[2]),
        .I1(ap_CS_fsm_state77),
        .I2(ram_reg_i_2175_n_0),
        .I3(reg_2220[2]),
        .I4(ap_CS_fsm_state78),
        .I5(ram_reg_i_253_n_0),
        .O(ram_reg_i_1342_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1366
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .O(ram_reg_i_1366_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1368
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_1368_n_0));
  LUT5 #(
    .INIT(32'h0000553F)) 
    ram_reg_i_1369
       (.I0(lk_7_reg_3343[1]),
        .I1(ap_CS_fsm_state11),
        .I2(lk_5_reg_3331[1]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .O(ram_reg_i_1369_n_0));
  LUT6 #(
    .INIT(64'h5F5350535F505050)) 
    ram_reg_i_1370
       (.I0(lk_15_reg_3391[1]),
        .I1(lk_11_reg_3367[1]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .I4(lk_13_reg_3379[1]),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_1370_n_0));
  LUT6 #(
    .INIT(64'h505353535C5F5F5F)) 
    ram_reg_i_1371
       (.I0(reg_2200[1]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state28),
        .I3(reg_2180[1]),
        .I4(ap_CS_fsm_state26),
        .I5(reg_2190[1]),
        .O(ram_reg_i_1371_n_0));
  LUT6 #(
    .INIT(64'h2E3F2E0C2E0C2E0C)) 
    ram_reg_i_1372
       (.I0(reg_2205[1]),
        .I1(ap_CS_fsm_state22),
        .I2(reg_2215[1]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_2195[1]),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_i_1372_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_1373
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_i_1373_n_0));
  LUT6 #(
    .INIT(64'hCCCC0FFFCCCC0F55)) 
    ram_reg_i_1374
       (.I0(ap_CS_fsm_state23),
        .I1(reg_2170[1]),
        .I2(reg_2235[1]),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state25),
        .I5(reg_2225[1]),
        .O(ram_reg_i_1374_n_0));
  LUT6 #(
    .INIT(64'hF0FFF044F000F044)) 
    ram_reg_i_1375
       (.I0(reg_2185[1]),
        .I1(ap_CS_fsm_state35),
        .I2(reg_2205[1]),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state36),
        .I5(reg_2195[1]),
        .O(ram_reg_i_1375_n_0));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080B0B)) 
    ram_reg_i_1376
       (.I0(reg_2220[1]),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .I3(reg_2210[1]),
        .I4(ap_CS_fsm_state29),
        .I5(reg_2230[1]),
        .O(ram_reg_i_1376_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_1377
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state29),
        .I5(ap_CS_fsm_state30),
        .O(ram_reg_i_1377_n_0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1378
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state35),
        .O(ram_reg_i_1378_n_0));
  LUT6 #(
    .INIT(64'hF0F0FF77F0F00077)) 
    ram_reg_i_1379
       (.I0(reg_2240[1]),
        .I1(ap_CS_fsm_state32),
        .I2(reg_2175[1]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(reg_2165[1]),
        .O(ram_reg_i_1379_n_0));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    ram_reg_i_1380
       (.I0(ap_CS_fsm_state40),
        .I1(reg_2215[1]),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state39),
        .I4(reg_2225[1]),
        .O(ram_reg_i_1380_n_0));
  LUT6 #(
    .INIT(64'h4777447444744474)) 
    ram_reg_i_1381
       (.I0(reg_2220[1]),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state45),
        .I3(reg_2210[1]),
        .I4(ap_CS_fsm_state44),
        .I5(reg_2200[1]),
        .O(ram_reg_i_1381_n_0));
  LUT6 #(
    .INIT(64'h5F5C5C5C53505050)) 
    ram_reg_i_1382
       (.I0(reg_2195[1]),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state52),
        .I3(reg_2175[1]),
        .I4(ap_CS_fsm_state50),
        .I5(reg_2185[1]),
        .O(ram_reg_i_1382_n_0));
  LUT6 #(
    .INIT(64'h5D5F5F5F55575757)) 
    ram_reg_i_1383
       (.I0(ram_reg_i_2218_n_0),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state49),
        .I3(reg_2230[1]),
        .I4(ap_CS_fsm_state47),
        .I5(reg_2240[1]),
        .O(ram_reg_i_1383_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_1384
       (.I0(ap_CS_fsm_state53),
        .I1(reg_2225[1]),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(reg_2215[1]),
        .I5(reg_2205[1]),
        .O(ram_reg_i_1384_n_0));
  LUT6 #(
    .INIT(64'hFFF200F2FFFFFFFF)) 
    ram_reg_i_1385
       (.I0(ap_CS_fsm_state77),
        .I1(reg_2210[1]),
        .I2(ram_reg_i_2219_n_0),
        .I3(ap_CS_fsm_state78),
        .I4(reg_2220[1]),
        .I5(ram_reg_i_253_n_0),
        .O(ram_reg_i_1385_n_0));
  LUT6 #(
    .INIT(64'h30353F3530303F30)) 
    ram_reg_i_1386
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[1]),
        .I1(reg_2185[1]),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state66),
        .I4(reg_2175[1]),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_1386_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h10151010)) 
    ram_reg_i_1387
       (.I0(ap_CS_fsm_state70),
        .I1(reg_2205[1]),
        .I2(ap_CS_fsm_state69),
        .I3(reg_2195[1]),
        .I4(ap_CS_fsm_state68),
        .O(ram_reg_i_1387_n_0));
  LUT6 #(
    .INIT(64'hAFA3A0A3AFAFA0AF)) 
    ram_reg_i_1388
       (.I0(reg_2210[1]),
        .I1(reg_2190[1]),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state60),
        .I4(reg_2200[1]),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_1388_n_0));
  LUT6 #(
    .INIT(64'h00000000CCAACC0F)) 
    ram_reg_i_1389
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[1]),
        .I1(reg_2180[1]),
        .I2(reg_2235[1]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state57),
        .I5(ram_reg_i_2017_n_0),
        .O(ram_reg_i_1389_n_0));
  LUT6 #(
    .INIT(64'h33AA33FF33AA330F)) 
    ram_reg_i_1390
       (.I0(reg_2230[1]),
        .I1(reg_2240[1]),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(reg_2220[1]),
        .O(ram_reg_i_1390_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545410)) 
    ram_reg_i_14
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(grp_ClefiaKeySet128_fu_343_rk_address0[4]),
        .I3(ram_reg_18),
        .I4(ram_reg_19),
        .I5(ram_reg_20),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFFFF0FBB00000FBB)) 
    ram_reg_i_1411
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[0]),
        .I1(ap_CS_fsm_state65),
        .I2(reg_2175[0]),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state67),
        .I5(reg_2185[0]),
        .O(ram_reg_i_1411_n_0));
  LUT6 #(
    .INIT(64'hFFFF0FDD00000FDD)) 
    ram_reg_i_1412
       (.I0(ap_CS_fsm_state68),
        .I1(reg_2195[0]),
        .I2(reg_2205[0]),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state70),
        .I5(reg_2215[0]),
        .O(ram_reg_i_1412_n_0));
  LUT6 #(
    .INIT(64'hAAAAFCCCAAAA3000)) 
    ram_reg_i_1413
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[0]),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(reg_2225[0]),
        .I4(ap_CS_fsm_state73),
        .I5(reg_2235[0]),
        .O(ram_reg_i_1413_n_0));
  LUT6 #(
    .INIT(64'h3F3F303F3F353035)) 
    ram_reg_i_1414
       (.I0(ap_CS_fsm_state62),
        .I1(reg_2240[0]),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state63),
        .I4(reg_2230[0]),
        .I5(reg_2220[0]),
        .O(ram_reg_i_1414_n_0));
  LUT6 #(
    .INIT(64'h0000000077775FFF)) 
    ram_reg_i_1415
       (.I0(ram_reg_i_1168_n_0),
        .I1(reg_2210[0]),
        .I2(reg_2200[0]),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_i_2252_n_0),
        .O(ram_reg_i_1415_n_0));
  LUT6 #(
    .INIT(64'hCCFFCCF5CC00CCF5)) 
    ram_reg_i_1416
       (.I0(ap_CS_fsm_state56),
        .I1(reg_2180[0]),
        .I2(reg_2235[0]),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state57),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[0]),
        .O(ram_reg_i_1416_n_0));
  LUT5 #(
    .INIT(32'h888BB8BB)) 
    ram_reg_i_1417
       (.I0(reg_2230[0]),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state78),
        .I3(reg_2210[0]),
        .I4(reg_2220[0]),
        .O(ram_reg_i_1417_n_0));
  LUT6 #(
    .INIT(64'h00000000A222AAAA)) 
    ram_reg_i_1418
       (.I0(ram_reg_i_2253_n_0),
        .I1(ram_reg_i_2254_n_0),
        .I2(ap_CS_fsm_state22),
        .I3(reg_2215[0]),
        .I4(ram_reg_i_2025_n_0),
        .I5(ram_reg_i_1214_n_0),
        .O(ram_reg_i_1418_n_0));
  LUT6 #(
    .INIT(64'h0000F088FFFFF088)) 
    ram_reg_i_1419
       (.I0(ap_CS_fsm_state26),
        .I1(reg_2180[0]),
        .I2(reg_2190[0]),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state28),
        .I5(reg_2200[0]),
        .O(ram_reg_i_1419_n_0));
  LUT6 #(
    .INIT(64'hC0CACFCAC0CFCFCF)) 
    ram_reg_i_1421
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[0]),
        .I1(reg_2185[0]),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state18),
        .I4(reg_2175[0]),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_1421_n_0));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    ram_reg_i_1422
       (.I0(ap_CS_fsm_state44),
        .I1(reg_2200[0]),
        .I2(reg_2210[0]),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state46),
        .I5(reg_2220[0]),
        .O(ram_reg_i_1422_n_0));
  LUT6 #(
    .INIT(64'h0200020200000000)) 
    ram_reg_i_1423
       (.I0(ram_reg_i_2257_n_0),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state46),
        .I3(reg_2235[0]),
        .I4(ap_CS_fsm_state40),
        .I5(ram_reg_i_238__0_n_0),
        .O(ram_reg_i_1423_n_0));
  LUT6 #(
    .INIT(64'h505F5F5F505F5353)) 
    ram_reg_i_1424
       (.I0(reg_2190[0]),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state43),
        .I3(reg_2180[0]),
        .I4(ap_CS_fsm_state42),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[0]),
        .O(ram_reg_i_1424_n_0));
  LUT6 #(
    .INIT(64'h000000008A00AAAA)) 
    ram_reg_i_1425
       (.I0(ram_reg_i_763_n_0),
        .I1(ram_reg_i_2258_n_0),
        .I2(ram_reg_i_1377_n_0),
        .I3(ram_reg_i_2259_n_0),
        .I4(ram_reg_i_1378_n_0),
        .I5(ram_reg_i_2260_n_0),
        .O(ram_reg_i_1425_n_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1426
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state50),
        .O(ram_reg_i_1426_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAC00000)) 
    ram_reg_i_1427
       (.I0(reg_2240[0]),
        .I1(reg_2230[0]),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state48),
        .I4(ram_reg_i_611_n_0),
        .I5(ram_reg_i_2261_n_0),
        .O(ram_reg_i_1427_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1428
       (.I0(ram_reg_i_2262_n_0),
        .I1(ram_reg_i_2263_n_0),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_1428_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1429
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state24),
        .O(ram_reg_i_1429_n_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1430
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state67),
        .O(ram_reg_i_1430_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    ram_reg_i_1462
       (.I0(ram_reg_i_584_n_0),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .I3(ram_reg_i_865_n_0),
        .I4(ap_CS_fsm_state28),
        .I5(ram_reg_i_697_n_0),
        .O(ram_reg_i_1462_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1463
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .O(ram_reg_i_1463_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1464
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .O(ram_reg_i_1464_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5550000)) 
    ram_reg_i_146__4
       (.I0(ram_reg_i_517_n_0),
        .I1(ram_reg_i_311_n_0),
        .I2(ram_reg_i_518_n_0),
        .I3(ram_reg_i_519_n_0),
        .I4(ram_reg_i_276_n_0),
        .I5(ram_reg_i_520_n_0),
        .O(ram_reg_i_146__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1471
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state45),
        .O(ram_reg_i_1471_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1472
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_1472_n_0));
  LUT6 #(
    .INIT(64'h555555FD55555555)) 
    ram_reg_i_1473
       (.I0(ram_reg_i_2279_n_0),
        .I1(ram_reg_i_239__0_n_0),
        .I2(ram_reg_i_651_n_0),
        .I3(ram_reg_i_2280_n_0),
        .I4(ram_reg_i_174__4_n_0),
        .I5(ram_reg_i_865_n_0),
        .O(ram_reg_i_1473_n_0));
  LUT6 #(
    .INIT(64'hF0F000F0F0F020F0)) 
    ram_reg_i_1477
       (.I0(ram_reg_i_173__5_n_0),
        .I1(ram_reg_i_2281_n_0),
        .I2(ram_reg_i_621_n_0),
        .I3(ram_reg_i_1378_n_0),
        .I4(ap_CS_fsm_state34),
        .I5(ap_CS_fsm_state33),
        .O(ram_reg_i_1477_n_0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1493
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state36),
        .O(ram_reg_i_1493_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A8AA)) 
    ram_reg_i_1494
       (.I0(ram_reg_i_1464_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(ram_reg_i_2287_n_0),
        .I4(ap_CS_fsm_state17),
        .I5(ram_reg_i_2288_n_0),
        .O(ram_reg_i_1494_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1495
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .O(ram_reg_i_1495_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1496
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state47),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_1496_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1497
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .O(ram_reg_i_1497_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1498
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state33),
        .I5(ram_reg_i_779_n_0),
        .O(ram_reg_i_1498_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F044)) 
    ram_reg_i_15
       (.I0(ram_reg_i_89_n_0),
        .I1(ram_reg_15),
        .I2(grp_ClefiaEncrypt_1_fu_355_rk_address0[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(ram_reg_16),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFAEFFAAAAAAAA)) 
    ram_reg_i_150__4
       (.I0(ram_reg_i_533_n_0),
        .I1(ram_reg_i_534_n_0),
        .I2(ram_reg_i_535_n_0),
        .I3(ram_reg_i_536_n_0),
        .I4(ram_reg_i_537_n_0),
        .I5(ram_reg_i_310_n_0),
        .O(ram_reg_i_150__4_n_0));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    ram_reg_i_1526
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state48),
        .I4(ram_reg_i_2298_n_0),
        .O(ram_reg_i_1526_n_0));
  LUT6 #(
    .INIT(64'hFFFCFFFEFFFCFFFF)) 
    ram_reg_i_1527
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state41),
        .I3(ram_reg_i_2299_n_0),
        .I4(ap_CS_fsm_state39),
        .I5(ram_reg_i_2300_n_0),
        .O(ram_reg_i_1527_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_1528
       (.I0(ram_reg_i_2301_n_0),
        .I1(ram_reg_i_2302_n_0),
        .I2(ram_reg_i_2303_n_0),
        .I3(ram_reg_i_2304_n_0),
        .I4(ram_reg_i_2305_n_0),
        .I5(ram_reg_i_2306_n_0),
        .O(ram_reg_i_1528_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    ram_reg_i_1529
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state51),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_1529_n_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_1530
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state44),
        .O(ram_reg_i_1530_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    ram_reg_i_1531
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .I2(ram_reg_i_2307_n_0),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_i_1531_n_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_155__5
       (.I0(ram_reg_i_312_n_0),
        .I1(ap_CS_fsm_state56),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_276_n_0),
        .O(ram_reg_i_155__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1562
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state42),
        .O(ram_reg_i_1562_n_0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_1563
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state33),
        .O(ram_reg_i_1563_n_0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1564
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state32),
        .O(ram_reg_i_1564_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA800)) 
    ram_reg_i_1565
       (.I0(ram_reg_i_753_n_0),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .I3(ram_reg_i_1472_n_0),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_i_1565_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1566
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_1566_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    ram_reg_i_1567
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state6),
        .O(ram_reg_i_1567_n_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_1568
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state58),
        .O(ram_reg_i_1568_n_0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1569
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state71),
        .O(ram_reg_i_1569_n_0));
  LUT6 #(
    .INIT(64'h551055100000FFFF)) 
    ram_reg_i_156__5
       (.I0(ram_reg_i_554_n_0),
        .I1(ram_reg_i_555_n_0),
        .I2(ram_reg_i_556_n_0),
        .I3(ram_reg_i_557_n_0),
        .I4(ram_reg_i_558_n_0),
        .I5(ram_reg_i_559_n_0),
        .O(ram_reg_i_156__5_n_0));
  LUT6 #(
    .INIT(64'h00AA00EF00AA00AA)) 
    ram_reg_i_1570
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state17),
        .I5(ram_reg_i_2330_n_0),
        .O(ram_reg_i_1570_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    ram_reg_i_1571
       (.I0(ram_reg_i_746_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state33),
        .I3(ram_reg_i_744_n_0),
        .I4(ram_reg_i_173__5_n_0),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_1571_n_0));
  LUT6 #(
    .INIT(64'hF4F5F4F4F5F5F5F5)) 
    ram_reg_i_1572
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state24),
        .I5(ram_reg_i_2331_n_0),
        .O(ram_reg_i_1572_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF0B)) 
    ram_reg_i_1573
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_2332_n_0),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_1573_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    ram_reg_i_1574
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state46),
        .O(ram_reg_i_1574_n_0));
  LUT5 #(
    .INIT(32'hFFABAAAA)) 
    ram_reg_i_157__5
       (.I0(ram_reg_i_560_n_0),
        .I1(ram_reg_i_561_n_0),
        .I2(ram_reg_i_562_n_0),
        .I3(ram_reg_i_563_n_0),
        .I4(ram_reg_i_310_n_0),
        .O(ram_reg_i_157__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F044)) 
    ram_reg_i_16
       (.I0(ram_reg_i_92_n_0),
        .I1(ram_reg_12),
        .I2(grp_ClefiaEncrypt_1_fu_355_rk_address0[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(ram_reg_13),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_i_160__5
       (.I0(ram_reg_i_573_n_0),
        .I1(ram_reg_i_311_n_0),
        .I2(ram_reg_i_574_n_0),
        .I3(ram_reg_i_217__2_n_0),
        .I4(ram_reg_i_575_n_0),
        .I5(ram_reg_i_576_n_0),
        .O(ram_reg_i_160__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    ram_reg_i_1614
       (.I0(ram_reg_i_2346_n_0),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state1),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state4),
        .I5(ram_reg_i_608_n_0),
        .O(ram_reg_i_1614_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_1615
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_1615_n_0));
  LUT6 #(
    .INIT(64'h23202020EFECECEC)) 
    ram_reg_i_1616
       (.I0(lk_4_reg_3325[7]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .I3(lk_2_reg_3313[7]),
        .I4(ap_CS_fsm_state10),
        .I5(lk_6_reg_3337[7]),
        .O(ram_reg_i_1616_n_0));
  LUT6 #(
    .INIT(64'hAAAA0FCCAAAA0F00)) 
    ram_reg_i_1617
       (.I0(lk_12_reg_3373[7]),
        .I1(lk_8_reg_3349[7]),
        .I2(lk_10_reg_3361[7]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_1617_n_0));
  MUXF7 ram_reg_i_1618
       (.I0(ram_reg_i_2347_n_0),
        .I1(ram_reg_i_2348_n_0),
        .O(ram_reg_i_1618_n_0),
        .S(ram_reg_i_865_n_0));
  LUT6 #(
    .INIT(64'hFF080008FFF800F8)) 
    ram_reg_i_1619
       (.I0(ap_CS_fsm_state25),
        .I1(reg_2165[7]),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state27),
        .I4(reg_2185[7]),
        .I5(reg_2175[7]),
        .O(ram_reg_i_1619_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1620
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state39),
        .O(ram_reg_i_1620_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000404)) 
    ram_reg_i_1621
       (.I0(ram_reg_i_2349_n_0),
        .I1(ram_reg_i_744_n_0),
        .I2(ap_CS_fsm_state34),
        .I3(ram_reg_i_2350_n_0),
        .I4(ram_reg_i_699_n_0),
        .I5(ram_reg_i_2351_n_0),
        .O(ram_reg_i_1621_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_1622
       (.I0(ap_CS_fsm_state37),
        .I1(reg_2200[7]),
        .I2(reg_2210[7]),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(reg_2220[7]),
        .O(ram_reg_i_1622_n_0));
  LUT6 #(
    .INIT(64'h00000F44FFFF0F44)) 
    ram_reg_i_1623
       (.I0(reg_2180[7]),
        .I1(ap_CS_fsm_state67),
        .I2(reg_2190[7]),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state69),
        .I5(reg_2200[7]),
        .O(ram_reg_i_1623_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    ram_reg_i_1624
       (.I0(ram_reg_i_1800_n_0),
        .I1(ram_reg_i_2352_n_0),
        .I2(ram_reg_i_602_n_0),
        .I3(reg_2235[6]),
        .I4(\reg_2200[7]_i_4_n_0 ),
        .I5(lk_14_reg_3385[6]),
        .O(ram_reg_i_1624_n_0));
  LUT6 #(
    .INIT(64'hAAAA3333AAAAF000)) 
    ram_reg_i_1625
       (.I0(reg_2230[7]),
        .I1(reg_2220[7]),
        .I2(reg_2210[7]),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state72),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_1625_n_0));
  LUT6 #(
    .INIT(64'hCCAACC0FCCAACC00)) 
    ram_reg_i_1626
       (.I0(reg_2185[7]),
        .I1(reg_2195[7]),
        .I2(reg_2175[7]),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state59),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1626_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    ram_reg_i_1627
       (.I0(ap_CS_fsm_state57),
        .I1(lk_0_reg_3303[0]),
        .I2(\reg_2200[7]_i_4_n_0 ),
        .I3(reg_2165[0]),
        .I4(ram_reg_i_2353_n_0),
        .O(ram_reg_i_1627_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1660
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state16),
        .O(ram_reg_i_1660_n_0));
  LUT6 #(
    .INIT(64'h33330FAA33330F00)) 
    ram_reg_i_1661
       (.I0(ap_CS_fsm_state13),
        .I1(lk_12_reg_3373[6]),
        .I2(lk_10_reg_3361[6]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(lk_8_reg_3349[6]),
        .O(ram_reg_i_1661_n_0));
  LUT5 #(
    .INIT(32'hAAAA003F)) 
    ram_reg_i_1662
       (.I0(lk_6_reg_3337[6]),
        .I1(ap_CS_fsm_state10),
        .I2(lk_2_reg_3313[6]),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_1662_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1663
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_1663_n_0));
  LUT6 #(
    .INIT(64'hEFFFEFEEEFEEEFEE)) 
    ram_reg_i_1664
       (.I0(ram_reg_i_2369_n_0),
        .I1(ram_reg_i_2370_n_0),
        .I2(reg_2190[6]),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .I5(reg_2180[6]),
        .O(ram_reg_i_1664_n_0));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    ram_reg_i_1665
       (.I0(ap_CS_fsm_state37),
        .I1(reg_2200[6]),
        .I2(reg_2210[6]),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(reg_2220[6]),
        .O(ram_reg_i_1665_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_1666
       (.I0(reg_2215[6]),
        .I1(ap_CS_fsm_state46),
        .I2(reg_2225[6]),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .I5(reg_2235[6]),
        .O(ram_reg_i_1666_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8A80)) 
    ram_reg_i_1667
       (.I0(ram_reg_i_2371_n_0),
        .I1(lk_14_reg_3385[5]),
        .I2(\reg_2200[7]_i_4_n_0 ),
        .I3(reg_2235[5]),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_i_1667_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_1668
       (.I0(ap_CS_fsm_state52),
        .I1(reg_2210[6]),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(reg_2200[6]),
        .I5(reg_2190[6]),
        .O(ram_reg_i_1668_n_0));
  LUT6 #(
    .INIT(64'hCC50CC5FCC50CC50)) 
    ram_reg_i_1669
       (.I0(reg_2220[6]),
        .I1(reg_2230[6]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state72),
        .I4(reg_2210[6]),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_1669_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004700)) 
    ram_reg_i_1670
       (.I0(lk_14_reg_3385[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[5]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_i_2372_n_0),
        .O(ram_reg_i_1670_n_0));
  LUT6 #(
    .INIT(64'h4474477744744474)) 
    ram_reg_i_1671
       (.I0(reg_2200[6]),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(reg_2190[6]),
        .I4(reg_2180[6]),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_1671_n_0));
  LUT6 #(
    .INIT(64'h3355330F33553300)) 
    ram_reg_i_1672
       (.I0(reg_2185[6]),
        .I1(reg_2195[6]),
        .I2(reg_2175[6]),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state59),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1672_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    ram_reg_i_1673
       (.I0(ap_CS_fsm_state57),
        .I1(lk_1_reg_3308[7]),
        .I2(\reg_2200[7]_i_4_n_0 ),
        .I3(reg_2170[7]),
        .I4(ram_reg_i_2373_n_0),
        .O(ram_reg_i_1673_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F044)) 
    ram_reg_i_17
       (.I0(ram_reg_i_95_n_0),
        .I1(ram_reg_8),
        .I2(grp_ClefiaEncrypt_1_fu_355_rk_address0[0]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(ram_reg_9),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h8B888BBB8BBB8BBB)) 
    ram_reg_i_1708
       (.I0(reg_2215[5]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2205[5]),
        .I3(ap_CS_fsm_state77),
        .I4(reg_2195[5]),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_i_1708_n_0));
  LUT5 #(
    .INIT(32'hDFD5D5D5)) 
    ram_reg_i_1709
       (.I0(ram_reg_i_583_n_0),
        .I1(reg_2185[5]),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state74),
        .I4(reg_2175[5]),
        .O(ram_reg_i_1709_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF8FFFFFFFFF)) 
    ram_reg_i_170__5
       (.I0(ram_reg_i_602_n_0),
        .I1(ram_reg_i_603_n_0),
        .I2(ram_reg_i_604_n_0),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state71),
        .I5(ram_reg_i_605_n_0),
        .O(ram_reg_i_170__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1710
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state74),
        .O(ram_reg_i_1710_n_0));
  LUT6 #(
    .INIT(64'h0B080808FFFFFFFF)) 
    ram_reg_i_1711
       (.I0(reg_2230[5]),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(reg_2220[5]),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_832_n_0),
        .O(ram_reg_i_1711_n_0));
  LUT6 #(
    .INIT(64'h5F5C505C5F505050)) 
    ram_reg_i_1712
       (.I0(reg_2195[5]),
        .I1(reg_2175[5]),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .I4(reg_2185[5]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1712_n_0));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ram_reg_i_1713
       (.I0(ram_reg_i_699_n_0),
        .I1(ram_reg_i_2382_n_0),
        .I2(ram_reg_i_2383_n_0),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_1713_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    ram_reg_i_1714
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state34),
        .I4(reg_2170[5]),
        .I5(ram_reg_i_744_n_0),
        .O(ram_reg_i_1714_n_0));
  LUT5 #(
    .INIT(32'hFF350035)) 
    ram_reg_i_1715
       (.I0(reg_2165[5]),
        .I1(reg_2175[5]),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state27),
        .I4(reg_2185[5]),
        .O(ram_reg_i_1715_n_0));
  MUXF7 ram_reg_i_1716
       (.I0(ram_reg_i_2384_n_0),
        .I1(ram_reg_i_2385_n_0),
        .O(ram_reg_i_1716_n_0),
        .S(ram_reg_i_865_n_0));
  LUT6 #(
    .INIT(64'hECECEFEC20202320)) 
    ram_reg_i_1717
       (.I0(lk_4_reg_3325[5]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .I4(lk_2_reg_3313[5]),
        .I5(lk_6_reg_3337[5]),
        .O(ram_reg_i_1717_n_0));
  LUT6 #(
    .INIT(64'hCCCCF055CCCCF000)) 
    ram_reg_i_1718
       (.I0(lk_8_reg_3349[5]),
        .I1(lk_12_reg_3373[5]),
        .I2(lk_10_reg_3361[5]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_1718_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFAEAF)) 
    ram_reg_i_1719
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state1),
        .I4(ap_CS_fsm_state6),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_1719_n_0));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    ram_reg_i_171__5
       (.I0(ram_reg_i_199__3_n_0),
        .I1(ram_reg_i_606_n_0),
        .I2(ram_reg_i_239__0_n_0),
        .I3(ram_reg_i_607_n_0),
        .I4(ram_reg_i_608_n_0),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_171__5_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_172__5
       (.I0(ram_reg_i_609_n_0),
        .I1(ram_reg_i_610_n_0),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state52),
        .I5(ram_reg_i_611_n_0),
        .O(ram_reg_i_172__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_173__5
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .O(ram_reg_i_173__5_n_0));
  LUT6 #(
    .INIT(64'hCC5FCC50CC50CC50)) 
    ram_reg_i_1747
       (.I0(reg_2220[4]),
        .I1(reg_2230[4]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state72),
        .I4(reg_2210[4]),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_1747_n_0));
  LUT6 #(
    .INIT(64'h04070404FFFFFFFF)) 
    ram_reg_i_1748
       (.I0(reg_2230[4]),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(reg_2220[4]),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_832_n_0),
        .O(ram_reg_i_1748_n_0));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    ram_reg_i_1749
       (.I0(reg_2185[4]),
        .I1(reg_2195[4]),
        .I2(reg_2175[4]),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state59),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1749_n_0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_174__4
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state28),
        .O(ram_reg_i_174__4_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    ram_reg_i_1750
       (.I0(reg_2215[4]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2205[4]),
        .I3(ap_CS_fsm_state77),
        .I4(reg_2195[4]),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_i_1750_n_0));
  LUT5 #(
    .INIT(32'hDFD5D5D5)) 
    ram_reg_i_1751
       (.I0(ram_reg_i_583_n_0),
        .I1(reg_2185[4]),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state74),
        .I4(reg_2175[4]),
        .O(ram_reg_i_1751_n_0));
  MUXF7 ram_reg_i_1752
       (.I0(ram_reg_i_2396_n_0),
        .I1(ram_reg_i_2397_n_0),
        .O(ram_reg_i_1752_n_0),
        .S(ram_reg_i_865_n_0));
  LUT6 #(
    .INIT(64'h30303F30303A3F3A)) 
    ram_reg_i_1753
       (.I0(ap_CS_fsm_state25),
        .I1(reg_2185[4]),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(reg_2175[4]),
        .I5(reg_2165[4]),
        .O(ram_reg_i_1753_n_0));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    ram_reg_i_1754
       (.I0(ram_reg_i_860_n_0),
        .I1(ram_reg_i_1497_n_0),
        .I2(ap_CS_fsm_state1),
        .I3(ap_CS_fsm_state2),
        .I4(ram_reg_i_608_n_0),
        .I5(ram_reg_i_2346_n_0),
        .O(ram_reg_i_1754_n_0));
  LUT5 #(
    .INIT(32'h00FFF2F2)) 
    ram_reg_i_1755
       (.I0(ap_CS_fsm_state10),
        .I1(lk_2_reg_3313[4]),
        .I2(ap_CS_fsm_state11),
        .I3(lk_6_reg_3337[4]),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_1755_n_0));
  LUT6 #(
    .INIT(64'h33330F5533330FFF)) 
    ram_reg_i_1756
       (.I0(lk_8_reg_3349[4]),
        .I1(lk_12_reg_3373[4]),
        .I2(lk_10_reg_3361[4]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_1756_n_0));
  LUT6 #(
    .INIT(64'h00000000FDFDFFFD)) 
    ram_reg_i_1757
       (.I0(ram_reg_i_744_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ram_reg_i_2398_n_0),
        .I3(ram_reg_i_699_n_0),
        .I4(ram_reg_i_2399_n_0),
        .I5(ram_reg_i_2400_n_0),
        .O(ram_reg_i_1757_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F2200000F22)) 
    ram_reg_i_1758
       (.I0(ap_CS_fsm_state37),
        .I1(reg_2200[4]),
        .I2(reg_2210[4]),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(reg_2220[4]),
        .O(ram_reg_i_1758_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_175__4
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .I2(ram_reg_i_612_n_0),
        .I3(ram_reg_i_613_n_0),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state19),
        .O(ram_reg_i_175__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_176__4
       (.I0(ram_reg_i_238__0_n_0),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .O(ram_reg_i_176__4_n_0));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    ram_reg_i_1792
       (.I0(reg_2210[3]),
        .I1(ap_CS_fsm_state23),
        .I2(reg_2220[3]),
        .I3(ap_CS_fsm_state24),
        .I4(reg_2230[3]),
        .O(ram_reg_i_1792_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F7700000F77)) 
    ram_reg_i_1793
       (.I0(reg_2180[3]),
        .I1(ap_CS_fsm_state19),
        .I2(reg_2190[3]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(reg_2200[3]),
        .O(ram_reg_i_1793_n_0));
  LUT6 #(
    .INIT(64'hDFDCDCDC13101010)) 
    ram_reg_i_1794
       (.I0(lk_4_reg_3325[3]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .I3(lk_2_reg_3313[3]),
        .I4(ap_CS_fsm_state10),
        .I5(lk_6_reg_3337[3]),
        .O(ram_reg_i_1794_n_0));
  LUT6 #(
    .INIT(64'hCC55CC0FCC55CC00)) 
    ram_reg_i_1795
       (.I0(lk_10_reg_3361[3]),
        .I1(lk_12_reg_3373[3]),
        .I2(lk_8_reg_3349[3]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_1795_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF20220000)) 
    ram_reg_i_1796
       (.I0(ram_reg_i_744_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ram_reg_i_2411_n_0),
        .I3(ram_reg_i_699_n_0),
        .I4(ram_reg_i_2412_n_0),
        .I5(ram_reg_i_2413_n_0),
        .O(ram_reg_i_1796_n_0));
  LUT6 #(
    .INIT(64'hFFFDF0FD0F0D000D)) 
    ram_reg_i_1797
       (.I0(ap_CS_fsm_state37),
        .I1(reg_2200[3]),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state38),
        .I4(reg_2210[3]),
        .I5(reg_2220[3]),
        .O(ram_reg_i_1797_n_0));
  LUT6 #(
    .INIT(64'h0B080808FFFFFFFF)) 
    ram_reg_i_1798
       (.I0(reg_2230[3]),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(reg_2220[3]),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_832_n_0),
        .O(ram_reg_i_1798_n_0));
  LUT6 #(
    .INIT(64'hCFC5C0C5CFC0C0C0)) 
    ram_reg_i_1799
       (.I0(reg_2175[3]),
        .I1(reg_2195[3]),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .I4(reg_2185[3]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1799_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1800
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state65),
        .O(ram_reg_i_1800_n_0));
  LUT4 #(
    .INIT(16'hAA03)) 
    ram_reg_i_1801
       (.I0(reg_2170[3]),
        .I1(reg_2235[3]),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state66),
        .O(ram_reg_i_1801_n_0));
  LUT6 #(
    .INIT(64'h07040404FFFFFFFF)) 
    ram_reg_i_1829
       (.I0(reg_2230[2]),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(reg_2220[2]),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_832_n_0),
        .O(ram_reg_i_1829_n_0));
  LUT6 #(
    .INIT(64'h5F5C505C5F505050)) 
    ram_reg_i_1830
       (.I0(reg_2195[2]),
        .I1(reg_2175[2]),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .I4(reg_2185[2]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1830_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF20220000)) 
    ram_reg_i_1831
       (.I0(ram_reg_i_744_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ram_reg_i_2425_n_0),
        .I3(ram_reg_i_699_n_0),
        .I4(ram_reg_i_2426_n_0),
        .I5(ram_reg_i_2427_n_0),
        .O(ram_reg_i_1831_n_0));
  LUT6 #(
    .INIT(64'h0000F0DDFFFFF0DD)) 
    ram_reg_i_1832
       (.I0(ap_CS_fsm_state37),
        .I1(reg_2200[2]),
        .I2(reg_2210[2]),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(reg_2220[2]),
        .O(ram_reg_i_1832_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hFF02FFF2)) 
    ram_reg_i_1833
       (.I0(ap_CS_fsm_state25),
        .I1(reg_2165[2]),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state27),
        .I4(reg_2175[2]),
        .O(ram_reg_i_1833_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001FFFF)) 
    ram_reg_i_1834
       (.I0(ram_reg_i_2428_n_0),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(ram_reg_i_584_n_0),
        .I5(ram_reg_i_2429_n_0),
        .O(ram_reg_i_1834_n_0));
  LUT6 #(
    .INIT(64'h0FFF00F008F808F8)) 
    ram_reg_i_1835
       (.I0(ap_CS_fsm_state10),
        .I1(lk_2_reg_3313[2]),
        .I2(ap_CS_fsm_state12),
        .I3(lk_6_reg_3337[2]),
        .I4(lk_4_reg_3325[2]),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_1835_n_0));
  LUT6 #(
    .INIT(64'hCCCCAA0FCCCCAA00)) 
    ram_reg_i_1836
       (.I0(lk_10_reg_3361[2]),
        .I1(lk_12_reg_3373[2]),
        .I2(lk_8_reg_3349[2]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_1836_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_i_183__4
       (.I0(ap_CS_fsm_state41),
        .I1(ram_reg_i_621_n_0),
        .I2(ram_reg_i_373_n_0),
        .I3(ap_CS_fsm_state42),
        .I4(ram_reg_i_232__1_n_0),
        .I5(ram_reg_i_622_n_0),
        .O(ram_reg_i_183__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_184__3
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_184__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_185__3
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state33),
        .O(ram_reg_i_185__3_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF74777477)) 
    ram_reg_i_1863
       (.I0(reg_2205[1]),
        .I1(ap_CS_fsm_state77),
        .I2(reg_2195[1]),
        .I3(ap_CS_fsm_state76),
        .I4(reg_2215[1]),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_i_1863_n_0));
  LUT5 #(
    .INIT(32'h555DFF5D)) 
    ram_reg_i_1864
       (.I0(ram_reg_i_583_n_0),
        .I1(ap_CS_fsm_state74),
        .I2(reg_2175[1]),
        .I3(ap_CS_fsm_state75),
        .I4(reg_2185[1]),
        .O(ram_reg_i_1864_n_0));
  LUT6 #(
    .INIT(64'h04070404FFFFFFFF)) 
    ram_reg_i_1865
       (.I0(reg_2230[1]),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(reg_2220[1]),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_832_n_0),
        .O(ram_reg_i_1865_n_0));
  LUT6 #(
    .INIT(64'hAFACA0ACAFA0A0A0)) 
    ram_reg_i_1866
       (.I0(reg_2195[1]),
        .I1(reg_2175[1]),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .I4(reg_2185[1]),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1866_n_0));
  LUT6 #(
    .INIT(64'h00000000000000A2)) 
    ram_reg_i_1867
       (.I0(ram_reg_i_2440_n_0),
        .I1(ram_reg_i_699_n_0),
        .I2(ram_reg_i_2441_n_0),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_1867_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFEFEFEFE)) 
    ram_reg_i_1868
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state34),
        .I4(reg_2170[1]),
        .I5(ram_reg_i_744_n_0),
        .O(ram_reg_i_1868_n_0));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    ram_reg_i_1869
       (.I0(reg_2165[1]),
        .I1(reg_2175[1]),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state27),
        .I4(reg_2185[1]),
        .O(ram_reg_i_1869_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    ram_reg_i_186__3
       (.I0(ap_CS_fsm_state56),
        .I1(ram_reg_i_623_n_0),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state47),
        .I5(ram_reg_i_285_n_0),
        .O(ram_reg_i_186__3_n_0));
  MUXF7 ram_reg_i_1870
       (.I0(ram_reg_i_2442_n_0),
        .I1(ram_reg_i_2443_n_0),
        .O(ram_reg_i_1870_n_0),
        .S(ram_reg_i_865_n_0));
  LUT6 #(
    .INIT(64'h5555FF3F5555003F)) 
    ram_reg_i_1871
       (.I0(lk_12_reg_3373[1]),
        .I1(ap_CS_fsm_state13),
        .I2(lk_8_reg_3349[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(lk_10_reg_3361[1]),
        .O(ram_reg_i_1871_n_0));
  LUT6 #(
    .INIT(64'h0FFF00F008F808F8)) 
    ram_reg_i_1872
       (.I0(ap_CS_fsm_state10),
        .I1(lk_2_reg_3313[1]),
        .I2(ap_CS_fsm_state12),
        .I3(lk_6_reg_3337[1]),
        .I4(lk_4_reg_3325[1]),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_1872_n_0));
  LUT6 #(
    .INIT(64'hCFC5C0C5CFC0C0C0)) 
    ram_reg_i_1896
       (.I0(reg_2210[0]),
        .I1(reg_2230[0]),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state71),
        .I4(reg_2220[0]),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_1896_n_0));
  LUT6 #(
    .INIT(64'h0B080808FFFFFFFF)) 
    ram_reg_i_1897
       (.I0(reg_2230[0]),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(reg_2220[0]),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_832_n_0),
        .O(ram_reg_i_1897_n_0));
  LUT6 #(
    .INIT(64'h33AA330F33AA3300)) 
    ram_reg_i_1898
       (.I0(reg_2185[0]),
        .I1(reg_2195[0]),
        .I2(reg_2175[0]),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state59),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1898_n_0));
  LUT6 #(
    .INIT(64'h4777474447774777)) 
    ram_reg_i_1899
       (.I0(reg_2215[0]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2205[0]),
        .I3(ap_CS_fsm_state77),
        .I4(reg_2195[0]),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_i_1899_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h75FD55DD)) 
    ram_reg_i_1900
       (.I0(ram_reg_i_583_n_0),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state74),
        .I3(reg_2185[0]),
        .I4(reg_2175[0]),
        .O(ram_reg_i_1900_n_0));
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    ram_reg_i_1901
       (.I0(reg_2175[0]),
        .I1(reg_2185[0]),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(reg_2165[0]),
        .O(ram_reg_i_1901_n_0));
  MUXF7 ram_reg_i_1902
       (.I0(ram_reg_i_2450_n_0),
        .I1(ram_reg_i_2451_n_0),
        .O(ram_reg_i_1902_n_0),
        .S(ram_reg_i_865_n_0));
  LUT6 #(
    .INIT(64'h3333550F33335500)) 
    ram_reg_i_1903
       (.I0(lk_10_reg_3361[0]),
        .I1(lk_12_reg_3373[0]),
        .I2(lk_8_reg_3349[0]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_1903_n_0));
  LUT6 #(
    .INIT(64'hFFF3FF7733F33377)) 
    ram_reg_i_1904
       (.I0(ap_CS_fsm_state10),
        .I1(ram_reg_i_1472_n_0),
        .I2(lk_4_reg_3325[0]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .I5(lk_6_reg_3337[0]),
        .O(ram_reg_i_1904_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000202)) 
    ram_reg_i_1905
       (.I0(ram_reg_i_744_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ram_reg_i_2452_n_0),
        .I3(ram_reg_i_2453_n_0),
        .I4(ram_reg_i_699_n_0),
        .I5(ram_reg_i_2454_n_0),
        .O(ram_reg_i_1905_n_0));
  LUT6 #(
    .INIT(64'hFFFF0FDD00000FDD)) 
    ram_reg_i_1906
       (.I0(ap_CS_fsm_state37),
        .I1(reg_2200[0]),
        .I2(reg_2210[0]),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(reg_2220[0]),
        .O(ram_reg_i_1906_n_0));
  LUT5 #(
    .INIT(32'h00000FDD)) 
    ram_reg_i_1949
       (.I0(ap_CS_fsm_state11),
        .I1(lk_5_reg_3331[7]),
        .I2(lk_7_reg_3343[7]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .O(ram_reg_i_1949_n_0));
  LUT6 #(
    .INIT(64'h550F5533550F5500)) 
    ram_reg_i_1950
       (.I0(lk_15_reg_3391[7]),
        .I1(lk_11_reg_3367[7]),
        .I2(lk_13_reg_3379[7]),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_1950_n_0));
  LUT6 #(
    .INIT(64'h5C5F5F5F50535353)) 
    ram_reg_i_1951
       (.I0(reg_2200[7]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state28),
        .I3(reg_2180[7]),
        .I4(ap_CS_fsm_state26),
        .I5(reg_2190[7]),
        .O(ram_reg_i_1951_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F4400000F44)) 
    ram_reg_i_1952
       (.I0(reg_2195[7]),
        .I1(ap_CS_fsm_state20),
        .I2(reg_2205[7]),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state22),
        .I5(reg_2215[7]),
        .O(ram_reg_i_1952_n_0));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    ram_reg_i_1953
       (.I0(ap_CS_fsm_state23),
        .I1(reg_2170[7]),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state24),
        .I4(reg_2235[7]),
        .I5(reg_2225[7]),
        .O(ram_reg_i_1953_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1954
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state51),
        .O(ram_reg_i_1954_n_0));
  LUT6 #(
    .INIT(64'h0A0C0000FFFFFFFF)) 
    ram_reg_i_1955
       (.I0(reg_2240[7]),
        .I1(reg_2230[7]),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state48),
        .I4(ram_reg_i_2218_n_0),
        .I5(ram_reg_i_285_n_0),
        .O(ram_reg_i_1955_n_0));
  LUT6 #(
    .INIT(64'h3F3A303A3F303030)) 
    ram_reg_i_1956
       (.I0(ap_CS_fsm_state50),
        .I1(reg_2195[7]),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(reg_2185[7]),
        .I5(reg_2175[7]),
        .O(ram_reg_i_1956_n_0));
  LUT6 #(
    .INIT(64'h0C0EFCFE0002F0F2)) 
    ram_reg_i_1957
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state46),
        .I3(reg_2200[7]),
        .I4(reg_2220[7]),
        .I5(reg_2210[7]),
        .O(ram_reg_i_1957_n_0));
  LUT5 #(
    .INIT(32'hAAFBFFFB)) 
    ram_reg_i_1958
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state38),
        .I2(reg_2215[7]),
        .I3(ap_CS_fsm_state39),
        .I4(reg_2225[7]),
        .O(ram_reg_i_1958_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    ram_reg_i_1959
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .I2(reg_2170[0]),
        .I3(\reg_2200[7]_i_4_n_0 ),
        .I4(lk_1_reg_3308[0]),
        .O(ram_reg_i_1959_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0FF004444)) 
    ram_reg_i_1960
       (.I0(reg_2240[7]),
        .I1(ap_CS_fsm_state32),
        .I2(reg_2175[7]),
        .I3(reg_2165[7]),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_1960_n_0));
  LUT6 #(
    .INIT(64'hBB8BB888BB8BBB8B)) 
    ram_reg_i_1961
       (.I0(reg_2230[7]),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .I3(reg_2220[7]),
        .I4(reg_2210[7]),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_1961_n_0));
  LUT6 #(
    .INIT(64'h33FF330A3300330A)) 
    ram_reg_i_1962
       (.I0(ap_CS_fsm_state35),
        .I1(reg_2205[7]),
        .I2(reg_2185[7]),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state36),
        .I5(reg_2195[7]),
        .O(ram_reg_i_1962_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    ram_reg_i_1963
       (.I0(reg_2215[7]),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state71),
        .O(ram_reg_i_1963_n_0));
  LUT6 #(
    .INIT(64'hCC55CCFFCC55CC0F)) 
    ram_reg_i_1964
       (.I0(reg_2230[7]),
        .I1(reg_2240[7]),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(reg_2220[7]),
        .O(ram_reg_i_1964_n_0));
  LUT6 #(
    .INIT(64'h55F055CC55F055FF)) 
    ram_reg_i_1965
       (.I0(reg_2210[7]),
        .I1(reg_2190[7]),
        .I2(reg_2200[7]),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_1965_n_0));
  LUT6 #(
    .INIT(64'h555F5557FF5FFF57)) 
    ram_reg_i_1966
       (.I0(ram_reg_i_2465_n_0),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state58),
        .I4(reg_2235[7]),
        .I5(reg_2180[7]),
        .O(ram_reg_i_1966_n_0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1967
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .O(ram_reg_i_1967_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    ram_reg_i_1968
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_i_2466_n_0),
        .O(ram_reg_i_1968_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_198__3
       (.I0(ram_reg_i_629_n_0),
        .I1(ram_reg_i_630_n_0),
        .I2(ram_reg_i_185__3_n_0),
        .I3(ap_CS_fsm_state41),
        .I4(ram_reg_i_621_n_0),
        .I5(ram_reg_i_631_n_0),
        .O(ram_reg_i_198__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_199__3
       (.I0(ram_reg_i_312_n_0),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state66),
        .O(ram_reg_i_199__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2003
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state13),
        .O(ram_reg_i_2003_n_0));
  LUT5 #(
    .INIT(32'hAAAA003F)) 
    ram_reg_i_2004
       (.I0(lk_9_reg_3355[6]),
        .I1(ap_CS_fsm_state11),
        .I2(lk_5_reg_3331[6]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .O(ram_reg_i_2004_n_0));
  LUT6 #(
    .INIT(64'hFF55FFC0005500C0)) 
    ram_reg_i_2005
       (.I0(lk_13_reg_3379[6]),
        .I1(lk_11_reg_3367[6]),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(lk_15_reg_3391[6]),
        .O(ram_reg_i_2005_n_0));
  LUT6 #(
    .INIT(64'hA3A0A3A3AFACAFAF)) 
    ram_reg_i_2006
       (.I0(reg_2200[6]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state28),
        .I3(reg_2180[6]),
        .I4(ap_CS_fsm_state26),
        .I5(reg_2190[6]),
        .O(ram_reg_i_2006_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_2007
       (.I0(ap_CS_fsm_state20),
        .I1(reg_2195[6]),
        .I2(reg_2205[6]),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state22),
        .I5(reg_2215[6]),
        .O(ram_reg_i_2007_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0FFCCCCF055)) 
    ram_reg_i_2008
       (.I0(ap_CS_fsm_state23),
        .I1(reg_2170[6]),
        .I2(reg_2235[6]),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state25),
        .I5(reg_2225[6]),
        .O(ram_reg_i_2008_n_0));
  LUT6 #(
    .INIT(64'hF0FFF088F000F088)) 
    ram_reg_i_2009
       (.I0(reg_2175[6]),
        .I1(ap_CS_fsm_state50),
        .I2(reg_2195[6]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state51),
        .I5(reg_2185[6]),
        .O(ram_reg_i_2009_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    ram_reg_i_200__3
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state49),
        .I4(ram_reg_i_630_n_0),
        .O(ram_reg_i_200__3_n_0));
  LUT6 #(
    .INIT(64'h555757575D5F5F5F)) 
    ram_reg_i_2010
       (.I0(ram_reg_i_2218_n_0),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state49),
        .I3(reg_2230[6]),
        .I4(ap_CS_fsm_state47),
        .I5(reg_2240[6]),
        .O(ram_reg_i_2010_n_0));
  LUT6 #(
    .INIT(64'hCFC0CACACFC0C0C0)) 
    ram_reg_i_2011
       (.I0(ap_CS_fsm_state53),
        .I1(reg_2225[6]),
        .I2(ap_CS_fsm_state55),
        .I3(reg_2215[6]),
        .I4(ap_CS_fsm_state54),
        .I5(reg_2205[6]),
        .O(ram_reg_i_2011_n_0));
  LUT6 #(
    .INIT(64'hDD0D0D0DDDDDDDDD)) 
    ram_reg_i_2012
       (.I0(ap_CS_fsm_state44),
        .I1(reg_2200[6]),
        .I2(ram_reg_i_238__0_n_0),
        .I3(reg_2235[6]),
        .I4(ap_CS_fsm_state40),
        .I5(ram_reg_i_2477_n_0),
        .O(ram_reg_i_2012_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFFE2FFFF)) 
    ram_reg_i_2013
       (.I0(reg_2175[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(lk_2_reg_3313[7]),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state41),
        .O(ram_reg_i_2013_n_0));
  LUT6 #(
    .INIT(64'hFFFF0FDD00000FDD)) 
    ram_reg_i_2014
       (.I0(ap_CS_fsm_state29),
        .I1(reg_2210[6]),
        .I2(reg_2220[6]),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .I5(reg_2230[6]),
        .O(ram_reg_i_2014_n_0));
  LUT6 #(
    .INIT(64'h0F0FFF770F0F0077)) 
    ram_reg_i_2015
       (.I0(reg_2240[6]),
        .I1(ap_CS_fsm_state32),
        .I2(reg_2175[6]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(reg_2165[6]),
        .O(ram_reg_i_2015_n_0));
  LUT6 #(
    .INIT(64'hF7F4F7F707040707)) 
    ram_reg_i_2016
       (.I0(reg_2195[6]),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state37),
        .I3(reg_2185[6]),
        .I4(ap_CS_fsm_state35),
        .I5(reg_2205[6]),
        .O(ram_reg_i_2016_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    ram_reg_i_2017
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_2017_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    ram_reg_i_2018
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_i_2478_n_0),
        .O(ram_reg_i_2018_n_0));
  LUT6 #(
    .INIT(64'h5555FF005555CFCF)) 
    ram_reg_i_2019
       (.I0(reg_2200[5]),
        .I1(reg_2180[5]),
        .I2(ap_CS_fsm_state74),
        .I3(reg_2190[5]),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state75),
        .O(ram_reg_i_2019_n_0));
  LUT6 #(
    .INIT(64'hFFFF477700004777)) 
    ram_reg_i_2020
       (.I0(reg_2220[5]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2210[5]),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state79),
        .I5(reg_2230[5]),
        .O(ram_reg_i_2020_n_0));
  LUT6 #(
    .INIT(64'h22A2AAAA22A222A2)) 
    ram_reg_i_2021
       (.I0(ram_reg_i_2479_n_0),
        .I1(ram_reg_i_778_n_0),
        .I2(ap_CS_fsm_state70),
        .I3(reg_2215[5]),
        .I4(ram_reg_i_2480_n_0),
        .I5(ram_reg_i_1283_n_0),
        .O(ram_reg_i_2021_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFDFFDDDFFDF)) 
    ram_reg_i_2022
       (.I0(ram_reg_i_778_n_0),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state69),
        .I3(reg_2205[5]),
        .I4(ap_CS_fsm_state68),
        .I5(reg_2195[5]),
        .O(ram_reg_i_2022_n_0));
  LUT6 #(
    .INIT(64'h33AA330F33AA33FF)) 
    ram_reg_i_2023
       (.I0(reg_2230[5]),
        .I1(reg_2240[5]),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(reg_2220[5]),
        .O(ram_reg_i_2023_n_0));
  LUT6 #(
    .INIT(64'h888AAA8A88888888)) 
    ram_reg_i_2024
       (.I0(ram_reg_i_2481_n_0),
        .I1(ram_reg_i_2482_n_0),
        .I2(reg_2175[6]),
        .I3(\reg_2200[7]_i_4_n_0 ),
        .I4(lk_2_reg_3313[6]),
        .I5(ram_reg_i_1967_n_0),
        .O(ram_reg_i_2024_n_0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2025
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state24),
        .O(ram_reg_i_2025_n_0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2026
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state25),
        .O(ram_reg_i_2026_n_0));
  LUT6 #(
    .INIT(64'h00F000DDFFF0FFDD)) 
    ram_reg_i_2027
       (.I0(ap_CS_fsm_state11),
        .I1(lk_5_reg_3331[5]),
        .I2(lk_7_reg_3343[5]),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .I5(lk_9_reg_3355[5]),
        .O(ram_reg_i_2027_n_0));
  LUT6 #(
    .INIT(64'h55F0553355F055FF)) 
    ram_reg_i_2028
       (.I0(lk_15_reg_3391[5]),
        .I1(lk_11_reg_3367[5]),
        .I2(lk_13_reg_3379[5]),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2028_n_0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_2029
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state2),
        .O(ram_reg_i_2029_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0FFF004444)) 
    ram_reg_i_2030
       (.I0(reg_2240[5]),
        .I1(ap_CS_fsm_state32),
        .I2(reg_2175[5]),
        .I3(reg_2165[5]),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_2030_n_0));
  LUT6 #(
    .INIT(64'h000008F8FFFF08F8)) 
    ram_reg_i_2031
       (.I0(ap_CS_fsm_state29),
        .I1(reg_2210[5]),
        .I2(ap_CS_fsm_state30),
        .I3(reg_2220[5]),
        .I4(ap_CS_fsm_state31),
        .I5(reg_2230[5]),
        .O(ram_reg_i_2031_n_0));
  LUT6 #(
    .INIT(64'h333355553333F0FF)) 
    ram_reg_i_2032
       (.I0(reg_2195[5]),
        .I1(reg_2205[5]),
        .I2(reg_2185[5]),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state37),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_2032_n_0));
  LUT6 #(
    .INIT(64'hDD0D0D0DDDDDDDDD)) 
    ram_reg_i_2033
       (.I0(ap_CS_fsm_state44),
        .I1(reg_2200[5]),
        .I2(ram_reg_i_238__0_n_0),
        .I3(reg_2235[5]),
        .I4(ap_CS_fsm_state40),
        .I5(ram_reg_i_2483_n_0),
        .O(ram_reg_i_2033_n_0));
  LUT6 #(
    .INIT(64'h0F000F440FFF0F44)) 
    ram_reg_i_2034
       (.I0(reg_2175[5]),
        .I1(ap_CS_fsm_state50),
        .I2(reg_2195[5]),
        .I3(ap_CS_fsm_state52),
        .I4(ap_CS_fsm_state51),
        .I5(reg_2185[5]),
        .O(ram_reg_i_2034_n_0));
  LUT6 #(
    .INIT(64'h555757575D5F5F5F)) 
    ram_reg_i_2035
       (.I0(ram_reg_i_2218_n_0),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state49),
        .I3(reg_2230[5]),
        .I4(ap_CS_fsm_state47),
        .I5(reg_2240[5]),
        .O(ram_reg_i_2035_n_0));
  LUT6 #(
    .INIT(64'h303A3F3A30303F30)) 
    ram_reg_i_2036
       (.I0(ap_CS_fsm_state53),
        .I1(reg_2225[5]),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(reg_2215[5]),
        .I5(reg_2205[5]),
        .O(ram_reg_i_2036_n_0));
  LUT6 #(
    .INIT(64'hC0CACFCAC0CFCFCF)) 
    ram_reg_i_2095
       (.I0(reg_2225[4]),
        .I1(reg_2170[4]),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state24),
        .I4(reg_2235[4]),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_i_2095_n_0));
  LUT5 #(
    .INIT(32'hFFFF335F)) 
    ram_reg_i_2096
       (.I0(reg_2195[4]),
        .I1(reg_2205[4]),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_i_2096_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h55F75557)) 
    ram_reg_i_2097
       (.I0(ram_reg_i_1368_n_0),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state13),
        .I4(lk_7_reg_3343[4]),
        .O(ram_reg_i_2097_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F8800000F88)) 
    ram_reg_i_2099
       (.I0(ap_CS_fsm_state32),
        .I1(reg_2240[4]),
        .I2(reg_2165[4]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(reg_2175[4]),
        .O(ram_reg_i_2099_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h00C5FFC5)) 
    ram_reg_i_2100
       (.I0(reg_2185[4]),
        .I1(reg_2195[4]),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state37),
        .I4(reg_2205[4]),
        .O(ram_reg_i_2100_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    ram_reg_i_2101
       (.I0(ap_CS_fsm_state29),
        .I1(reg_2210[4]),
        .I2(reg_2220[4]),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .I5(reg_2230[4]),
        .O(ram_reg_i_2101_n_0));
  LUT6 #(
    .INIT(64'h00000F88FFFF0F88)) 
    ram_reg_i_2102
       (.I0(ap_CS_fsm_state44),
        .I1(reg_2200[4]),
        .I2(reg_2210[4]),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state46),
        .I5(reg_2220[4]),
        .O(ram_reg_i_2102_n_0));
  LUT5 #(
    .INIT(32'hFF1DFF3F)) 
    ram_reg_i_2103
       (.I0(reg_2215[4]),
        .I1(ap_CS_fsm_state39),
        .I2(reg_2225[4]),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state38),
        .O(ram_reg_i_2103_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF47440000)) 
    ram_reg_i_2104
       (.I0(reg_2240[4]),
        .I1(ap_CS_fsm_state48),
        .I2(reg_2230[4]),
        .I3(ap_CS_fsm_state47),
        .I4(ram_reg_i_611_n_0),
        .I5(ram_reg_i_2502_n_0),
        .O(ram_reg_i_2104_n_0));
  LUT6 #(
    .INIT(64'h0A0C0000FFFFFFFF)) 
    ram_reg_i_2144
       (.I0(reg_2240[3]),
        .I1(reg_2230[3]),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state48),
        .I4(ram_reg_i_2218_n_0),
        .I5(ram_reg_i_2509_n_0),
        .O(ram_reg_i_2144_n_0));
  LUT6 #(
    .INIT(64'h3A303A303A3F3A30)) 
    ram_reg_i_2145
       (.I0(reg_2210[3]),
        .I1(reg_2220[3]),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state44),
        .I5(reg_2200[3]),
        .O(ram_reg_i_2145_n_0));
  LUT5 #(
    .INIT(32'hFFBFAABF)) 
    ram_reg_i_2146
       (.I0(ap_CS_fsm_state40),
        .I1(reg_2215[3]),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state39),
        .I4(reg_2225[3]),
        .O(ram_reg_i_2146_n_0));
  LUT6 #(
    .INIT(64'hFFFFFD0D0000FD0D)) 
    ram_reg_i_2147
       (.I0(ap_CS_fsm_state29),
        .I1(reg_2210[3]),
        .I2(ap_CS_fsm_state30),
        .I3(reg_2220[3]),
        .I4(ap_CS_fsm_state31),
        .I5(reg_2230[3]),
        .O(ram_reg_i_2147_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F00FFBBBB)) 
    ram_reg_i_2148
       (.I0(reg_2240[3]),
        .I1(ap_CS_fsm_state32),
        .I2(reg_2175[3]),
        .I3(reg_2165[3]),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_2148_n_0));
  LUT6 #(
    .INIT(64'h00000FDDFFFF0FDD)) 
    ram_reg_i_2149
       (.I0(ap_CS_fsm_state35),
        .I1(reg_2185[3]),
        .I2(reg_2195[3]),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state37),
        .I5(reg_2205[3]),
        .O(ram_reg_i_2149_n_0));
  LUT5 #(
    .INIT(32'hAAAA003F)) 
    ram_reg_i_2150
       (.I0(lk_9_reg_3355[3]),
        .I1(ap_CS_fsm_state11),
        .I2(lk_5_reg_3331[3]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .O(ram_reg_i_2150_n_0));
  LUT6 #(
    .INIT(64'h0055000CFF55FF0C)) 
    ram_reg_i_2151
       (.I0(lk_13_reg_3379[3]),
        .I1(ap_CS_fsm_state14),
        .I2(lk_11_reg_3367[3]),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(lk_15_reg_3391[3]),
        .O(ram_reg_i_2151_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hFB51FFFF)) 
    ram_reg_i_2152
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(reg_2205[3]),
        .I3(reg_2215[3]),
        .I4(ram_reg_i_2025_n_0),
        .O(ram_reg_i_2152_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_2153
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state22),
        .I4(ram_reg_i_2026_n_0),
        .I5(reg_2195[3]),
        .O(ram_reg_i_2153_n_0));
  LUT6 #(
    .INIT(64'hF000F808FF0FF808)) 
    ram_reg_i_2154
       (.I0(ap_CS_fsm_state23),
        .I1(reg_2225[3]),
        .I2(ap_CS_fsm_state25),
        .I3(reg_2170[3]),
        .I4(ap_CS_fsm_state24),
        .I5(reg_2235[3]),
        .O(ram_reg_i_2154_n_0));
  LUT6 #(
    .INIT(64'h5F5C5C5C53505050)) 
    ram_reg_i_2155
       (.I0(reg_2200[3]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state28),
        .I3(reg_2180[3]),
        .I4(ap_CS_fsm_state26),
        .I5(reg_2190[3]),
        .O(ram_reg_i_2155_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    ram_reg_i_2156
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_i_2510_n_0),
        .O(ram_reg_i_2156_n_0));
  LUT5 #(
    .INIT(32'h5555003F)) 
    ram_reg_i_2157
       (.I0(lk_9_reg_3355[2]),
        .I1(ap_CS_fsm_state11),
        .I2(lk_5_reg_3331[2]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .O(ram_reg_i_2157_n_0));
  LUT6 #(
    .INIT(64'hFFAAFF0C00AA000C)) 
    ram_reg_i_2158
       (.I0(lk_13_reg_3379[2]),
        .I1(ap_CS_fsm_state14),
        .I2(lk_11_reg_3367[2]),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(lk_15_reg_3391[2]),
        .O(ram_reg_i_2158_n_0));
  LUT6 #(
    .INIT(64'h5F5C5F5F53505353)) 
    ram_reg_i_2159
       (.I0(reg_2200[2]),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state28),
        .I3(reg_2180[2]),
        .I4(ap_CS_fsm_state26),
        .I5(reg_2190[2]),
        .O(ram_reg_i_2159_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_i_215__3
       (.I0(ram_reg_i_649_n_0),
        .I1(ram_reg_i_650_n_0),
        .I2(ap_CS_fsm_state66),
        .I3(ram_reg_i_603_n_0),
        .I4(ap_CS_fsm_state5),
        .I5(ram_reg_i_651_n_0),
        .O(ram_reg_i_215__3_n_0));
  LUT6 #(
    .INIT(64'hE2C0E2F3E2C0E2C0)) 
    ram_reg_i_2160
       (.I0(reg_2205[2]),
        .I1(ap_CS_fsm_state22),
        .I2(reg_2215[2]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_2195[2]),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_i_2160_n_0));
  LUT6 #(
    .INIT(64'h3F3F303F3F353035)) 
    ram_reg_i_2161
       (.I0(ap_CS_fsm_state23),
        .I1(reg_2170[2]),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state24),
        .I4(reg_2235[2]),
        .I5(reg_2225[2]),
        .O(ram_reg_i_2161_n_0));
  LUT6 #(
    .INIT(64'h050C0000FFFFFFFF)) 
    ram_reg_i_2162
       (.I0(reg_2240[2]),
        .I1(reg_2230[2]),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state48),
        .I4(ram_reg_i_2218_n_0),
        .I5(ram_reg_i_285_n_0),
        .O(ram_reg_i_2162_n_0));
  LUT6 #(
    .INIT(64'hCFC0C0C0CFCAC0CA)) 
    ram_reg_i_2163
       (.I0(ap_CS_fsm_state50),
        .I1(reg_2195[2]),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(reg_2185[2]),
        .I5(reg_2175[2]),
        .O(ram_reg_i_2163_n_0));
  LUT5 #(
    .INIT(32'hFFBFAABF)) 
    ram_reg_i_2164
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state38),
        .I2(reg_2215[2]),
        .I3(ap_CS_fsm_state39),
        .I4(reg_2225[2]),
        .O(ram_reg_i_2164_n_0));
  LUT6 #(
    .INIT(64'hAFACA0ACAFA0A0A0)) 
    ram_reg_i_2165
       (.I0(reg_2220[2]),
        .I1(reg_2200[2]),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .I4(reg_2210[2]),
        .I5(ap_CS_fsm_state44),
        .O(ram_reg_i_2165_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    ram_reg_i_2166
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .I2(reg_2175[3]),
        .I3(\reg_2200[7]_i_4_n_0 ),
        .I4(lk_2_reg_3313[3]),
        .O(ram_reg_i_2166_n_0));
  LUT6 #(
    .INIT(64'h0F000F880FFF0F88)) 
    ram_reg_i_2167
       (.I0(reg_2185[2]),
        .I1(ap_CS_fsm_state35),
        .I2(reg_2205[2]),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state36),
        .I5(reg_2195[2]),
        .O(ram_reg_i_2167_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F000FFBBBB)) 
    ram_reg_i_2168
       (.I0(reg_2240[2]),
        .I1(ap_CS_fsm_state32),
        .I2(reg_2175[2]),
        .I3(reg_2165[2]),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_2168_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_2169
       (.I0(ap_CS_fsm_state29),
        .I1(reg_2210[2]),
        .I2(reg_2220[2]),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .I5(reg_2230[2]),
        .O(ram_reg_i_2169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4440FFFF)) 
    ram_reg_i_216__3
       (.I0(ram_reg_i_200__3_n_0),
        .I1(ram_reg_i_652_n_0),
        .I2(ram_reg_i_650_n_0),
        .I3(ram_reg_i_653_n_0),
        .I4(ram_reg_i_654_n_0),
        .I5(ram_reg_i_232__1_n_0),
        .O(ram_reg_i_216__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    ram_reg_i_2170
       (.I0(ap_CS_fsm_state68),
        .I1(reg_2195[2]),
        .I2(ap_CS_fsm_state69),
        .I3(reg_2205[2]),
        .I4(ap_CS_fsm_state70),
        .O(ram_reg_i_2170_n_0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_2171
       (.I0(ram_reg_i_1283_n_0),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state71),
        .O(ram_reg_i_2171_n_0));
  LUT6 #(
    .INIT(64'hCC55CC0FCC55CCFF)) 
    ram_reg_i_2172
       (.I0(reg_2230[2]),
        .I1(reg_2240[2]),
        .I2(ap_CS_fsm_state62),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(reg_2220[2]),
        .O(ram_reg_i_2172_n_0));
  LUT6 #(
    .INIT(64'h505C5F5C505F5F5F)) 
    ram_reg_i_2173
       (.I0(reg_2210[2]),
        .I1(reg_2190[2]),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state60),
        .I4(reg_2200[2]),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_2173_n_0));
  LUT6 #(
    .INIT(64'hFF57FF5F5557555F)) 
    ram_reg_i_2174
       (.I0(ram_reg_i_2465_n_0),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state58),
        .I4(reg_2235[2]),
        .I5(reg_2180[2]),
        .O(ram_reg_i_2174_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    ram_reg_i_2175
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_i_2511_n_0),
        .O(ram_reg_i_2175_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_217__2
       (.I0(ap_CS_fsm_state79),
        .I1(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state77),
        .O(ram_reg_i_217__2_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_2218
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_2218_n_0));
  LUT6 #(
    .INIT(64'h220022A022AA22A0)) 
    ram_reg_i_2219
       (.I0(ram_reg_i_2549_n_0),
        .I1(reg_2200[1]),
        .I2(reg_2180[1]),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state75),
        .I5(reg_2190[1]),
        .O(ram_reg_i_2219_n_0));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    ram_reg_i_2252
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state59),
        .I2(reg_2190[0]),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state62),
        .I5(ram_reg_i_779_n_0),
        .O(ram_reg_i_2252_n_0));
  LUT6 #(
    .INIT(64'h55C055CF55CF55CF)) 
    ram_reg_i_2253
       (.I0(reg_2170[0]),
        .I1(reg_2235[0]),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state23),
        .I5(reg_2225[0]),
        .O(ram_reg_i_2253_n_0));
  LUT5 #(
    .INIT(32'hFFBFAABF)) 
    ram_reg_i_2254
       (.I0(ap_CS_fsm_state22),
        .I1(reg_2195[0]),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(reg_2205[0]),
        .O(ram_reg_i_2254_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h55555F77)) 
    ram_reg_i_2255
       (.I0(ram_reg_i_1368_n_0),
        .I1(ap_CS_fsm_state11),
        .I2(lk_7_reg_3343[0]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .O(ram_reg_i_2255_n_0));
  LUT5 #(
    .INIT(32'hFFBFAABF)) 
    ram_reg_i_2257
       (.I0(ap_CS_fsm_state40),
        .I1(reg_2215[0]),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state39),
        .I4(reg_2225[0]),
        .O(ram_reg_i_2257_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0770000F077)) 
    ram_reg_i_2258
       (.I0(reg_2210[0]),
        .I1(ap_CS_fsm_state29),
        .I2(reg_2220[0]),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .I5(reg_2230[0]),
        .O(ram_reg_i_2258_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0BB0000F0BB)) 
    ram_reg_i_2259
       (.I0(reg_2240[0]),
        .I1(ap_CS_fsm_state32),
        .I2(reg_2165[0]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(reg_2175[0]),
        .O(ram_reg_i_2259_n_0));
  LUT6 #(
    .INIT(64'hAAAA3333AAAA0F00)) 
    ram_reg_i_2260
       (.I0(reg_2205[0]),
        .I1(reg_2195[0]),
        .I2(reg_2185[0]),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state37),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_2260_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_2261
       (.I0(reg_2185[0]),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state50),
        .I3(reg_2175[0]),
        .O(ram_reg_i_2261_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_2262
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .I4(ram_reg_i_2556_n_0),
        .I5(ram_reg_i_1710_n_0),
        .O(ram_reg_i_2262_n_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2263
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state7),
        .O(ram_reg_i_2263_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_2279
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(ram_reg_i_1378_n_0),
        .I5(ap_CS_fsm_state34),
        .O(ram_reg_i_2279_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    ram_reg_i_2280
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state20),
        .O(ram_reg_i_2280_n_0));
  LUT6 #(
    .INIT(64'h4444444055555555)) 
    ram_reg_i_2281
       (.I0(ram_reg_i_174__4_n_0),
        .I1(ram_reg_i_2561_n_0),
        .I2(ram_reg_i_705_n_0),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_i_865_n_0),
        .O(ram_reg_i_2281_n_0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2287
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_i_2287_n_0));
  LUT6 #(
    .INIT(64'h000000000000FEF0)) 
    ram_reg_i_2288
       (.I0(ram_reg_i_607_n_0),
        .I1(ram_reg_i_608_n_0),
        .I2(ram_reg_i_703_n_0),
        .I3(ram_reg_i_1566_n_0),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_2288_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    ram_reg_i_2298
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_2298_n_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2299
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state43),
        .O(ram_reg_i_2299_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_2300
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state36),
        .O(ram_reg_i_2300_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFFFFFF0FFF4)) 
    ram_reg_i_2301
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_2301_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_2302
       (.I0(ram_reg_i_2562_n_0),
        .I1(ram_reg_i_2563_n_0),
        .I2(ram_reg_i_2564_n_0),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state20),
        .I5(ram_reg_i_2026_n_0),
        .O(ram_reg_i_2302_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF4)) 
    ram_reg_i_2303
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_2332_n_0),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_2565_n_0),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_2303_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    ram_reg_i_2304
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state10),
        .I3(ram_reg_i_2330_n_0),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state19),
        .O(ram_reg_i_2304_n_0));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFFFFFE)) 
    ram_reg_i_2305
       (.I0(ram_reg_i_2566_n_0),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state23),
        .I5(ram_reg_i_2026_n_0),
        .O(ram_reg_i_2305_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_i_2306
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state37),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_i_2306_n_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_2307
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state53),
        .O(ram_reg_i_2307_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_231__1
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state76),
        .O(ram_reg_i_231__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_232__1
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .O(ram_reg_i_232__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_2330
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .O(ram_reg_i_2330_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFFFEFF)) 
    ram_reg_i_2331
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_2331_n_0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hAAFB)) 
    ram_reg_i_2332
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .O(ram_reg_i_2332_n_0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_233__1
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .O(ram_reg_i_233__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2346
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state8),
        .O(ram_reg_i_2346_n_0));
  LUT5 #(
    .INIT(32'hC5CFC5C0)) 
    ram_reg_i_2347
       (.I0(reg_2220[7]),
        .I1(reg_2230[7]),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state23),
        .I4(reg_2210[7]),
        .O(ram_reg_i_2347_n_0));
  LUT6 #(
    .INIT(64'h0000F0DDFFFFF0DD)) 
    ram_reg_i_2348
       (.I0(ap_CS_fsm_state19),
        .I1(reg_2180[7]),
        .I2(reg_2190[7]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(reg_2200[7]),
        .O(ram_reg_i_2348_n_0));
  LUT6 #(
    .INIT(64'hC0C0CFC0C0CACFCA)) 
    ram_reg_i_2349
       (.I0(ap_CS_fsm_state31),
        .I1(reg_2240[7]),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(reg_2235[7]),
        .I5(reg_2225[7]),
        .O(ram_reg_i_2349_n_0));
  LUT6 #(
    .INIT(64'h0000000000005557)) 
    ram_reg_i_234__1
       (.I0(ram_reg_i_652_n_0),
        .I1(ram_reg_i_676_n_0),
        .I2(ap_CS_fsm_state56),
        .I3(ram_reg_i_677_n_0),
        .I4(ap_CS_fsm_state64),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_234__1_n_0));
  LUT6 #(
    .INIT(64'h2E3F2E3F2E0C2E3F)) 
    ram_reg_i_2350
       (.I0(reg_2205[7]),
        .I1(ap_CS_fsm_state30),
        .I2(reg_2215[7]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state28),
        .I5(reg_2195[7]),
        .O(ram_reg_i_2350_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_2351
       (.I0(ap_CS_fsm_state34),
        .I1(reg_2170[7]),
        .I2(reg_2180[7]),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state36),
        .I5(reg_2190[7]),
        .O(ram_reg_i_2351_n_0));
  LUT4 #(
    .INIT(16'hAA0C)) 
    ram_reg_i_2352
       (.I0(reg_2170[7]),
        .I1(reg_2235[7]),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state66),
        .O(ram_reg_i_2352_n_0));
  LUT6 #(
    .INIT(64'h04070404FFFFFFFF)) 
    ram_reg_i_2353
       (.I0(reg_2230[7]),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(reg_2220[7]),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_832_n_0),
        .O(ram_reg_i_2353_n_0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_235__1
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state70),
        .O(ram_reg_i_235__1_n_0));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ram_reg_i_2369
       (.I0(ram_reg_i_699_n_0),
        .I1(ram_reg_i_2569_n_0),
        .I2(ram_reg_i_2570_n_0),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_2369_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_i_236__1
       (.I0(ram_reg_i_232__1_n_0),
        .I1(ap_CS_fsm_state5),
        .I2(ram_reg_i_174__4_n_0),
        .I3(ram_reg_i_652_n_0),
        .I4(ram_reg_i_630_n_0),
        .I5(ram_reg_i_678_n_0),
        .O(ram_reg_i_236__1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    ram_reg_i_2370
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state34),
        .I4(reg_2170[6]),
        .I5(ram_reg_i_744_n_0),
        .O(ram_reg_i_2370_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h55CF)) 
    ram_reg_i_2371
       (.I0(reg_2180[6]),
        .I1(reg_2170[6]),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state51),
        .O(ram_reg_i_2371_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hFF000404)) 
    ram_reg_i_2372
       (.I0(reg_2235[6]),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state65),
        .I3(reg_2170[6]),
        .I4(ap_CS_fsm_state66),
        .O(ram_reg_i_2372_n_0));
  LUT6 #(
    .INIT(64'h04070404FFFFFFFF)) 
    ram_reg_i_2373
       (.I0(reg_2230[6]),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(reg_2220[6]),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_832_n_0),
        .O(ram_reg_i_2373_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_237__1
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_i_237__1_n_0));
  LUT6 #(
    .INIT(64'hE2F3E2F3E2C0E2F3)) 
    ram_reg_i_2382
       (.I0(reg_2205[5]),
        .I1(ap_CS_fsm_state30),
        .I2(reg_2215[5]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state28),
        .I5(reg_2195[5]),
        .O(ram_reg_i_2382_n_0));
  LUT6 #(
    .INIT(64'h3F3A303A3F303030)) 
    ram_reg_i_2383
       (.I0(ap_CS_fsm_state31),
        .I1(reg_2240[5]),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(reg_2235[5]),
        .I5(reg_2225[5]),
        .O(ram_reg_i_2383_n_0));
  LUT5 #(
    .INIT(32'hFF350035)) 
    ram_reg_i_2384
       (.I0(reg_2210[5]),
        .I1(reg_2220[5]),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(reg_2230[5]),
        .O(ram_reg_i_2384_n_0));
  LUT6 #(
    .INIT(64'h0000F088FFFFF088)) 
    ram_reg_i_2385
       (.I0(ap_CS_fsm_state19),
        .I1(reg_2180[5]),
        .I2(reg_2190[5]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(reg_2200[5]),
        .O(ram_reg_i_2385_n_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_238__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state41),
        .O(ram_reg_i_238__0_n_0));
  LUT5 #(
    .INIT(32'h3A303A3F)) 
    ram_reg_i_2396
       (.I0(reg_2220[4]),
        .I1(reg_2230[4]),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state23),
        .I4(reg_2210[4]),
        .O(ram_reg_i_2396_n_0));
  LUT6 #(
    .INIT(64'h0000F077FFFFF077)) 
    ram_reg_i_2397
       (.I0(reg_2180[4]),
        .I1(ap_CS_fsm_state19),
        .I2(reg_2190[4]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(reg_2200[4]),
        .O(ram_reg_i_2397_n_0));
  LUT6 #(
    .INIT(64'h00FF0C0C00FF2E2E)) 
    ram_reg_i_2398
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(reg_2235[4]),
        .I3(reg_2240[4]),
        .I4(ap_CS_fsm_state33),
        .I5(reg_2225[4]),
        .O(ram_reg_i_2398_n_0));
  LUT6 #(
    .INIT(64'hE2C0E2F3E2F3E2F3)) 
    ram_reg_i_2399
       (.I0(reg_2205[4]),
        .I1(ap_CS_fsm_state30),
        .I2(reg_2215[4]),
        .I3(ap_CS_fsm_state29),
        .I4(reg_2195[4]),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_i_2399_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_239__0
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .O(ram_reg_i_239__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_2400
       (.I0(ap_CS_fsm_state34),
        .I1(reg_2170[4]),
        .I2(reg_2180[4]),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state36),
        .I5(reg_2190[4]),
        .O(ram_reg_i_2400_n_0));
  LUT6 #(
    .INIT(64'hD1F3D1F3D1C0D1F3)) 
    ram_reg_i_2411
       (.I0(reg_2205[3]),
        .I1(ap_CS_fsm_state30),
        .I2(reg_2215[3]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state28),
        .I5(reg_2195[3]),
        .O(ram_reg_i_2411_n_0));
  LUT6 #(
    .INIT(64'hAAAA33F0AAAA33FF)) 
    ram_reg_i_2412
       (.I0(reg_2240[3]),
        .I1(reg_2235[3]),
        .I2(reg_2225[3]),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_2412_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F8800000F88)) 
    ram_reg_i_2413
       (.I0(ap_CS_fsm_state34),
        .I1(reg_2170[3]),
        .I2(reg_2180[3]),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state36),
        .I5(reg_2190[3]),
        .O(ram_reg_i_2413_n_0));
  LUT6 #(
    .INIT(64'h3A303A3F3A3F3A3F)) 
    ram_reg_i_2425
       (.I0(reg_2205[2]),
        .I1(reg_2215[2]),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(reg_2195[2]),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_i_2425_n_0));
  LUT6 #(
    .INIT(64'h5555CC0F5555CCFF)) 
    ram_reg_i_2426
       (.I0(reg_2240[2]),
        .I1(reg_2235[2]),
        .I2(reg_2225[2]),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_2426_n_0));
  LUT6 #(
    .INIT(64'h0000F088FFFFF088)) 
    ram_reg_i_2427
       (.I0(ap_CS_fsm_state34),
        .I1(reg_2170[2]),
        .I2(reg_2180[2]),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state36),
        .I5(reg_2190[2]),
        .O(ram_reg_i_2427_n_0));
  LUT6 #(
    .INIT(64'hFFFF0FDD00000FDD)) 
    ram_reg_i_2428
       (.I0(ap_CS_fsm_state19),
        .I1(reg_2180[2]),
        .I2(reg_2190[2]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(reg_2200[2]),
        .O(ram_reg_i_2428_n_0));
  LUT6 #(
    .INIT(64'h3F3A303A3F303030)) 
    ram_reg_i_2429
       (.I0(ap_CS_fsm_state22),
        .I1(reg_2230[2]),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state23),
        .I4(reg_2220[2]),
        .I5(reg_2210[2]),
        .O(ram_reg_i_2429_n_0));
  LUT6 #(
    .INIT(64'hAAAA330FAAAA33FF)) 
    ram_reg_i_2440
       (.I0(reg_2240[1]),
        .I1(reg_2235[1]),
        .I2(reg_2225[1]),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state33),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_2440_n_0));
  LUT6 #(
    .INIT(64'h13131013DFDFDCDF)) 
    ram_reg_i_2441
       (.I0(reg_2205[1]),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state28),
        .I4(reg_2195[1]),
        .I5(reg_2215[1]),
        .O(ram_reg_i_2441_n_0));
  LUT5 #(
    .INIT(32'h3F0C1D1D)) 
    ram_reg_i_2442
       (.I0(reg_2210[1]),
        .I1(ap_CS_fsm_state24),
        .I2(reg_2230[1]),
        .I3(reg_2220[1]),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_i_2442_n_0));
  LUT6 #(
    .INIT(64'h0000F088FFFFF088)) 
    ram_reg_i_2443
       (.I0(ap_CS_fsm_state19),
        .I1(reg_2180[1]),
        .I2(reg_2190[1]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(reg_2200[1]),
        .O(ram_reg_i_2443_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0100FFFF)) 
    ram_reg_i_244__0
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state65),
        .I3(ram_reg_i_233__1_n_0),
        .I4(ram_reg_i_691_n_0),
        .I5(ram_reg_i_692_n_0),
        .O(ram_reg_i_244__0_n_0));
  LUT5 #(
    .INIT(32'h00CAFFCA)) 
    ram_reg_i_2450
       (.I0(reg_2210[0]),
        .I1(reg_2220[0]),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(reg_2230[0]),
        .O(ram_reg_i_2450_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F8800000F88)) 
    ram_reg_i_2451
       (.I0(ap_CS_fsm_state19),
        .I1(reg_2180[0]),
        .I2(reg_2190[0]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(reg_2200[0]),
        .O(ram_reg_i_2451_n_0));
  LUT6 #(
    .INIT(64'hC0CACFCAC0C0CFC0)) 
    ram_reg_i_2452
       (.I0(ap_CS_fsm_state31),
        .I1(reg_2240[0]),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(reg_2235[0]),
        .I5(reg_2225[0]),
        .O(ram_reg_i_2452_n_0));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    ram_reg_i_2453
       (.I0(reg_2205[0]),
        .I1(ap_CS_fsm_state30),
        .I2(reg_2215[0]),
        .I3(ap_CS_fsm_state29),
        .I4(reg_2195[0]),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_i_2453_n_0));
  LUT6 #(
    .INIT(64'h00000F88FFFF0F88)) 
    ram_reg_i_2454
       (.I0(ap_CS_fsm_state34),
        .I1(reg_2170[0]),
        .I2(reg_2180[0]),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state36),
        .I5(reg_2190[0]),
        .O(ram_reg_i_2454_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF01FF)) 
    ram_reg_i_245__0
       (.I0(ram_reg_i_693_n_0),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state52),
        .I3(ram_reg_i_623_n_0),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_245__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2465
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state59),
        .O(ram_reg_i_2465_n_0));
  LUT6 #(
    .INIT(64'hE2C0E2F3E2C0E2C0)) 
    ram_reg_i_2466
       (.I0(reg_2190[7]),
        .I1(ap_CS_fsm_state76),
        .I2(reg_2200[7]),
        .I3(ap_CS_fsm_state75),
        .I4(reg_2180[7]),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_2466_n_0));
  LUT6 #(
    .INIT(64'h88888A888A8A8A8A)) 
    ram_reg_i_246__0
       (.I0(ram_reg_i_694_n_0),
        .I1(ram_reg_i_695_n_0),
        .I2(ram_reg_i_696_n_0),
        .I3(ram_reg_i_697_n_0),
        .I4(ram_reg_i_698_n_0),
        .I5(ram_reg_i_699_n_0),
        .O(ram_reg_i_246__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hFFBFAABF)) 
    ram_reg_i_2477
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state38),
        .I2(reg_2215[6]),
        .I3(ap_CS_fsm_state39),
        .I4(reg_2225[6]),
        .O(ram_reg_i_2477_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F8800000F88)) 
    ram_reg_i_2478
       (.I0(ap_CS_fsm_state74),
        .I1(reg_2180[6]),
        .I2(reg_2190[6]),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state76),
        .I5(reg_2200[6]),
        .O(ram_reg_i_2478_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    ram_reg_i_2479
       (.I0(lk_2_reg_3313[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[6]),
        .I3(ap_CS_fsm_state73),
        .I4(ram_reg_i_2576_n_0),
        .O(ram_reg_i_2479_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_247__0
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state48),
        .O(ram_reg_i_247__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF47)) 
    ram_reg_i_2480
       (.I0(lk_1_reg_3308[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[6]),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state66),
        .I5(ram_reg_i_2577_n_0),
        .O(ram_reg_i_2480_n_0));
  LUT6 #(
    .INIT(64'h505C5F5C505F5F5F)) 
    ram_reg_i_2481
       (.I0(reg_2210[5]),
        .I1(reg_2190[5]),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state60),
        .I4(reg_2200[5]),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_2481_n_0));
  LUT6 #(
    .INIT(64'hF5F7F7F755575757)) 
    ram_reg_i_2482
       (.I0(ram_reg_i_2465_n_0),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state58),
        .I3(reg_2235[5]),
        .I4(ap_CS_fsm_state56),
        .I5(reg_2180[5]),
        .O(ram_reg_i_2482_n_0));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    ram_reg_i_2483
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state38),
        .I2(reg_2215[5]),
        .I3(ap_CS_fsm_state39),
        .I4(reg_2225[5]),
        .O(ram_reg_i_2483_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_248__0
       (.I0(ap_CS_fsm_state58),
        .I1(ram_reg_i_700_n_0),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state65),
        .I5(ram_reg_i_701_n_0),
        .O(ram_reg_i_248__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7777777F)) 
    ram_reg_i_249__0
       (.I0(ram_reg_i_251_n_0),
        .I1(ram_reg_i_253_n_0),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state71),
        .I4(ram_reg_i_702_n_0),
        .I5(ap_CS_fsm_state72),
        .O(ram_reg_i_249__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_250
       (.I0(ram_reg_i_703_n_0),
        .I1(ram_reg_i_607_n_0),
        .I2(ram_reg_i_704_n_0),
        .I3(ram_reg_i_705_n_0),
        .I4(ram_reg_i_706_n_0),
        .I5(ram_reg_i_707_n_0),
        .O(ram_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'h335533F033553300)) 
    ram_reg_i_2500
       (.I0(lk_13_reg_3379[4]),
        .I1(lk_15_reg_3391[4]),
        .I2(lk_11_reg_3367[4]),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2500_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_2501
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state13),
        .O(ram_reg_i_2501_n_0));
  LUT4 #(
    .INIT(16'h4474)) 
    ram_reg_i_2502
       (.I0(reg_2185[4]),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state50),
        .I3(reg_2175[4]),
        .O(ram_reg_i_2502_n_0));
  LUT6 #(
    .INIT(64'h3F3530353F3F303F)) 
    ram_reg_i_2509
       (.I0(ap_CS_fsm_state50),
        .I1(reg_2195[3]),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(reg_2185[3]),
        .I5(reg_2175[3]),
        .O(ram_reg_i_2509_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_251
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state75),
        .O(ram_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'h00000F44FFFF0F44)) 
    ram_reg_i_2510
       (.I0(reg_2180[3]),
        .I1(ap_CS_fsm_state74),
        .I2(reg_2190[3]),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state76),
        .I5(reg_2200[3]),
        .O(ram_reg_i_2510_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_2511
       (.I0(reg_2180[2]),
        .I1(ap_CS_fsm_state74),
        .I2(reg_2190[2]),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state76),
        .I5(reg_2200[2]),
        .O(ram_reg_i_2511_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_252
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .O(ram_reg_i_252_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_253
       (.I0(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I1(ap_CS_fsm_state79),
        .O(ram_reg_i_253_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    ram_reg_i_2549
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state75),
        .O(ram_reg_i_2549_n_0));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    ram_reg_i_2555
       (.I0(lk_13_reg_3379[0]),
        .I1(lk_15_reg_3391[0]),
        .I2(lk_11_reg_3367[0]),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2555_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2556
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .O(ram_reg_i_2556_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_2561
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_i_2561_n_0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2562
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state19),
        .O(ram_reg_i_2562_n_0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2563
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_i_2563_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2564
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .O(ram_reg_i_2564_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2565
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state13),
        .O(ram_reg_i_2565_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2566
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .O(ram_reg_i_2566_n_0));
  LUT6 #(
    .INIT(64'hE2C0E2F3E2F3E2F3)) 
    ram_reg_i_2569
       (.I0(reg_2205[6]),
        .I1(ap_CS_fsm_state30),
        .I2(reg_2215[6]),
        .I3(ap_CS_fsm_state29),
        .I4(reg_2195[6]),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_i_2569_n_0));
  LUT6 #(
    .INIT(64'h303A3F3A30303F30)) 
    ram_reg_i_2570
       (.I0(ap_CS_fsm_state31),
        .I1(reg_2240[6]),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(reg_2235[6]),
        .I5(reg_2225[6]),
        .O(ram_reg_i_2570_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h0000F0DD)) 
    ram_reg_i_2576
       (.I0(ap_CS_fsm_state71),
        .I1(reg_2225[5]),
        .I2(reg_2235[5]),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state73),
        .O(ram_reg_i_2576_n_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h4474)) 
    ram_reg_i_2577
       (.I0(reg_2185[5]),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state66),
        .I3(reg_2175[5]),
        .O(ram_reg_i_2577_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0EFF)) 
    ram_reg_i_259
       (.I0(ap_CS_fsm_state70),
        .I1(ram_reg_i_718_n_0),
        .I2(ap_CS_fsm_state71),
        .I3(ram_reg_i_605_n_0),
        .I4(ap_CS_fsm_state77),
        .I5(ap_CS_fsm_state75),
        .O(ram_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFEFE)) 
    ram_reg_i_260
       (.I0(ram_reg_i_719_n_0),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_i_720_n_0),
        .O(ram_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_261
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state69),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_261_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    ram_reg_i_262
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_i_262_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_270
       (.I0(ram_reg_i_276_n_0),
        .I1(ap_CS_fsm_state73),
        .O(ram_reg_i_270_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_271
       (.I0(ap_CS_fsm_state65),
        .I1(ram_reg_i_235__1_n_0),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state68),
        .I5(ap_CS_fsm_state69),
        .O(ram_reg_i_271_n_0));
  LUT6 #(
    .INIT(64'h0000E0FFFFFFFFFF)) 
    ram_reg_i_272
       (.I0(ram_reg_i_175__4_n_0),
        .I1(ram_reg_i_742_n_0),
        .I2(ram_reg_i_609_n_0),
        .I3(ram_reg_i_176__4_n_0),
        .I4(ram_reg_i_743_n_0),
        .I5(ram_reg_i_312_n_0),
        .O(ram_reg_i_272_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_273
       (.I0(ram_reg_i_559_n_0),
        .I1(ap_CS_fsm_state37),
        .I2(ram_reg_i_173__5_n_0),
        .I3(ram_reg_i_744_n_0),
        .I4(ram_reg_i_745_n_0),
        .I5(ram_reg_i_746_n_0),
        .O(ram_reg_i_273_n_0));
  LUT6 #(
    .INIT(64'h000D000000000000)) 
    ram_reg_i_274
       (.I0(ram_reg_i_608_n_0),
        .I1(ram_reg_i_607_n_0),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_550_n_0),
        .I5(ram_reg_i_747_n_0),
        .O(ram_reg_i_274_n_0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_275
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state70),
        .O(ram_reg_i_275_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_276
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state78),
        .I5(ram_reg_i_253_n_0),
        .O(ram_reg_i_276_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_280
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state69),
        .I5(ram_reg_i_310_n_0),
        .O(ram_reg_i_280_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_281
       (.I0(ram_reg_i_559_n_0),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state38),
        .I5(ram_reg_i_750_n_0),
        .O(ram_reg_i_281_n_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_285
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state55),
        .O(ram_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    ram_reg_i_286
       (.I0(ram_reg_i_173__5_n_0),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_i_281_n_0),
        .O(ram_reg_i_286_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_287
       (.I0(ram_reg_i_174__4_n_0),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_i_287_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_288
       (.I0(ram_reg_i_311_n_0),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state61),
        .O(ram_reg_i_288_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAA08AA)) 
    ram_reg_i_289
       (.I0(ram_reg_i_752_n_0),
        .I1(ram_reg_i_753_n_0),
        .I2(ram_reg_i_606_n_0),
        .I3(ram_reg_i_550_n_0),
        .I4(ram_reg_i_747_n_0),
        .I5(ram_reg_i_274_n_0),
        .O(ram_reg_i_289_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEEEE)) 
    ram_reg_i_290
       (.I0(ram_reg_i_273_n_0),
        .I1(ram_reg_i_285_n_0),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_i_754_n_0),
        .I5(ram_reg_i_286_n_0),
        .O(ram_reg_i_290_n_0));
  LUT6 #(
    .INIT(64'hFFFFAEFFAAAAAAAA)) 
    ram_reg_i_293
       (.I0(ram_reg_i_273_n_0),
        .I1(ram_reg_i_756_n_0),
        .I2(ram_reg_i_757_n_0),
        .I3(ram_reg_i_611_n_0),
        .I4(ap_CS_fsm_state52),
        .I5(ram_reg_i_285_n_0),
        .O(ram_reg_i_293_n_0));
  LUT6 #(
    .INIT(64'h000000000020AAAA)) 
    ram_reg_i_294
       (.I0(ram_reg_i_752_n_0),
        .I1(ram_reg_i_758_n_0),
        .I2(ram_reg_i_753_n_0),
        .I3(ram_reg_i_759_n_0),
        .I4(ram_reg_i_550_n_0),
        .I5(ram_reg_i_174__4_n_0),
        .O(ram_reg_i_294_n_0));
  LUT6 #(
    .INIT(64'hD0D0D0D0000000F0)) 
    ram_reg_i_295
       (.I0(ram_reg_i_654_n_0),
        .I1(ram_reg_i_652_n_0),
        .I2(ram_reg_i_604_n_0),
        .I3(ram_reg_i_275_n_0),
        .I4(ap_CS_fsm_state73),
        .I5(ram_reg_i_311_n_0),
        .O(ram_reg_i_295_n_0));
  LUT6 #(
    .INIT(64'h00000000FD55FDFD)) 
    ram_reg_i_299
       (.I0(ram_reg_i_754_n_0),
        .I1(ram_reg_i_761_n_0),
        .I2(ram_reg_i_746_n_0),
        .I3(ram_reg_i_762_n_0),
        .I4(ram_reg_i_763_n_0),
        .I5(ram_reg_i_764_n_0),
        .O(ram_reg_i_299_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45550000)) 
    ram_reg_i_3
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(ram_reg_i_42__4_n_0),
        .I3(ram_reg_i_43__4_n_0),
        .I4(ram_reg_27),
        .I5(ram_reg_29),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h8888880800000000)) 
    ram_reg_i_300
       (.I0(ram_reg_i_765_n_0),
        .I1(ram_reg_i_766_n_0),
        .I2(ram_reg_i_612_n_0),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state25),
        .I5(ram_reg_i_752_n_0),
        .O(ram_reg_i_300_n_0));
  LUT5 #(
    .INIT(32'hEEEEAAEA)) 
    ram_reg_i_301
       (.I0(ram_reg_i_767_n_0),
        .I1(ram_reg_i_276_n_0),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_768_n_0),
        .I4(ram_reg_i_769_n_0),
        .O(ram_reg_i_301_n_0));
  LUT6 #(
    .INIT(64'hFEEEFEFEFEEEFEEE)) 
    ram_reg_i_306
       (.I0(ram_reg_i_770_n_0),
        .I1(ram_reg_i_771_n_0),
        .I2(ram_reg_i_763_n_0),
        .I3(ram_reg_i_772_n_0),
        .I4(ap_CS_fsm_state37),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_306_n_0));
  LUT6 #(
    .INIT(64'h0B0B0B0AFFFFFFFF)) 
    ram_reg_i_307
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state54),
        .I2(ram_reg_i_559_n_0),
        .I3(ram_reg_i_773_n_0),
        .I4(ap_CS_fsm_state53),
        .I5(ram_reg_i_155__5_n_0),
        .O(ram_reg_i_307_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF0D)) 
    ram_reg_i_308
       (.I0(ram_reg_i_774_n_0),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(grp_ClefiaKeySet128_fu_343_ap_ready),
        .O(ram_reg_i_308_n_0));
  LUT6 #(
    .INIT(64'h545400FF54540000)) 
    ram_reg_i_309
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .I2(ram_reg_i_775_n_0),
        .I3(ram_reg_i_776_n_0),
        .I4(ram_reg_i_311_n_0),
        .I5(ram_reg_i_777_n_0),
        .O(ram_reg_i_309_n_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    ram_reg_i_310
       (.I0(ram_reg_i_276_n_0),
        .I1(ram_reg_i_312_n_0),
        .I2(ap_CS_fsm_state56),
        .I3(ram_reg_i_311_n_0),
        .O(ram_reg_i_310_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    ram_reg_i_311
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state65),
        .I3(ram_reg_i_702_n_0),
        .I4(ap_CS_fsm_state70),
        .I5(ram_reg_i_778_n_0),
        .O(ram_reg_i_311_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_312
       (.I0(ram_reg_i_779_n_0),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state61),
        .I3(ram_reg_i_701_n_0),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_i_312_n_0));
  LUT6 #(
    .INIT(64'hF0E0F0E0F0E000E0)) 
    ram_reg_i_313
       (.I0(ram_reg_i_780_n_0),
        .I1(ram_reg_i_781_n_0),
        .I2(ram_reg_i_155__5_n_0),
        .I3(ram_reg_i_273_n_0),
        .I4(ram_reg_i_175__4_n_0),
        .I5(ram_reg_i_174__4_n_0),
        .O(ram_reg_i_313_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    ram_reg_i_332
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state46),
        .I3(ram_reg_i_611_n_0),
        .I4(ram_reg_i_425_n_0),
        .O(ram_reg_i_332_n_0));
  LUT6 #(
    .INIT(64'hFF1D001DFF0C000C)) 
    ram_reg_i_333
       (.I0(reg_2185[7]),
        .I1(ap_CS_fsm_state44),
        .I2(reg_2195[7]),
        .I3(ap_CS_fsm_state45),
        .I4(reg_2205[7]),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_333_n_0));
  LUT6 #(
    .INIT(64'hDDDDD000FFFFFFFF)) 
    ram_reg_i_334
       (.I0(ram_reg_i_825_n_0),
        .I1(ram_reg_i_826_n_0),
        .I2(ram_reg_i_827_n_0),
        .I3(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[7]),
        .I4(ram_reg_i_828_n_0),
        .I5(ram_reg_i_373_n_0),
        .O(ram_reg_i_334_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    ram_reg_i_335
       (.I0(ram_reg_i_829_n_0),
        .I1(ram_reg_i_611_n_0),
        .I2(ram_reg_i_830_n_0),
        .I3(ram_reg_i_425_n_0),
        .I4(ram_reg_i_427_n_0),
        .I5(ram_reg_i_831_n_0),
        .O(ram_reg_i_335_n_0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    ram_reg_i_336
       (.I0(ram_reg_i_270_n_0),
        .I1(ram_reg_i_233__1_n_0),
        .I2(ap_CS_fsm_state63),
        .I3(ram_reg_i_832_n_0),
        .I4(ram_reg_i_833_n_0),
        .I5(ram_reg_i_369_n_0),
        .O(ram_reg_i_336_n_0));
  LUT6 #(
    .INIT(64'hFFBBFBFBBBBBBBBB)) 
    ram_reg_i_337
       (.I0(ram_reg_i_834_n_0),
        .I1(ram_reg_i_270_n_0),
        .I2(ram_reg_i_835_n_0),
        .I3(reg_2225[7]),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_i_369_n_0),
        .O(ram_reg_i_337_n_0));
  LUT5 #(
    .INIT(32'hAAEAFFEA)) 
    ram_reg_i_338
       (.I0(ram_reg_i_336_n_0),
        .I1(reg_2225[7]),
        .I2(ap_CS_fsm_state79),
        .I3(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I4(reg_2235[7]),
        .O(ram_reg_i_338_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    ram_reg_i_339
       (.I0(ram_reg_i_253_n_0),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state74),
        .I3(ram_reg_i_251_n_0),
        .I4(ap_CS_fsm_state77),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_i_339_n_0));
  LUT6 #(
    .INIT(64'hF0F0CCAA00000000)) 
    ram_reg_i_340
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[7]),
        .I1(reg_2175[7]),
        .I2(reg_2185[7]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_i_583_n_0),
        .O(ram_reg_i_340_n_0));
  LUT6 #(
    .INIT(64'h7477744474447444)) 
    ram_reg_i_341
       (.I0(reg_2215[7]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2205[7]),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state76),
        .I5(reg_2195[7]),
        .O(ram_reg_i_341_n_0));
  LUT6 #(
    .INIT(64'hDFDCDCDC13101010)) 
    ram_reg_i_350
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[6]),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state17),
        .I3(lk_14_reg_3385[6]),
        .I4(ap_CS_fsm_state16),
        .I5(reg_2170[6]),
        .O(ram_reg_i_350_n_0));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    ram_reg_i_351
       (.I0(ram_reg_i_863_n_0),
        .I1(ram_reg_i_584_n_0),
        .I2(ram_reg_i_864_n_0),
        .I3(ram_reg_i_865_n_0),
        .I4(ram_reg_i_866_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_351_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01001111)) 
    ram_reg_i_352
       (.I0(ram_reg_i_332_n_0),
        .I1(ram_reg_i_867_n_0),
        .I2(ram_reg_i_868_n_0),
        .I3(ram_reg_i_869_n_0),
        .I4(ram_reg_i_373_n_0),
        .I5(ram_reg_i_870_n_0),
        .O(ram_reg_i_352_n_0));
  LUT6 #(
    .INIT(64'hFF33F3F3BBBBBBBB)) 
    ram_reg_i_353
       (.I0(ram_reg_i_871_n_0),
        .I1(ram_reg_i_270_n_0),
        .I2(ram_reg_i_872_n_0),
        .I3(reg_2225[6]),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_i_369_n_0),
        .O(ram_reg_i_353_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    ram_reg_i_354
       (.I0(ram_reg_i_336_n_0),
        .I1(reg_2225[6]),
        .I2(ap_CS_fsm_state79),
        .I3(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I4(reg_2235[6]),
        .O(ram_reg_i_354_n_0));
  LUT6 #(
    .INIT(64'hF0F0CC5500000000)) 
    ram_reg_i_355
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[6]),
        .I1(reg_2175[6]),
        .I2(reg_2185[6]),
        .I3(ap_CS_fsm_state74),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_i_583_n_0),
        .O(ram_reg_i_355_n_0));
  LUT6 #(
    .INIT(64'h4777474447774777)) 
    ram_reg_i_356
       (.I0(reg_2215[6]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2205[6]),
        .I3(ap_CS_fsm_state77),
        .I4(reg_2195[6]),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_i_356_n_0));
  LUT6 #(
    .INIT(64'h4F444FFF4F444F44)) 
    ram_reg_i_367
       (.I0(ram_reg_i_901_n_0),
        .I1(ram_reg_i_339_n_0),
        .I2(reg_2235[5]),
        .I3(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I4(reg_2225[5]),
        .I5(ap_CS_fsm_state79),
        .O(ram_reg_i_367_n_0));
  LUT5 #(
    .INIT(32'h0EEE0000)) 
    ram_reg_i_368
       (.I0(ram_reg_i_902_n_0),
        .I1(ram_reg_i_903_n_0),
        .I2(ap_CS_fsm_state63),
        .I3(reg_2225[5]),
        .I4(ram_reg_i_369_n_0),
        .O(ram_reg_i_368_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    ram_reg_i_369
       (.I0(ap_CS_fsm_state64),
        .I1(ram_reg_i_603_n_0),
        .I2(ap_CS_fsm_state66),
        .I3(ram_reg_i_235__1_n_0),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_i_369_n_0));
  LUT6 #(
    .INIT(64'hCC50CC5FCC50CC50)) 
    ram_reg_i_370
       (.I0(reg_2220[5]),
        .I1(reg_2230[5]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state72),
        .I4(reg_2210[5]),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_370_n_0));
  LUT6 #(
    .INIT(64'hAAABAAA8FFFFFFFF)) 
    ram_reg_i_371
       (.I0(ram_reg_i_904_n_0),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .I4(ram_reg_i_905_n_0),
        .I5(ram_reg_i_235__1_n_0),
        .O(ram_reg_i_371_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    ram_reg_i_372
       (.I0(ram_reg_i_906_n_0),
        .I1(ram_reg_i_907_n_0),
        .I2(ram_reg_i_611_n_0),
        .I3(ram_reg_i_425_n_0),
        .I4(ram_reg_i_908_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_372_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_373
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state45),
        .O(ram_reg_i_373_n_0));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    ram_reg_i_374
       (.I0(ram_reg_i_909_n_0),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state40),
        .I4(ram_reg_i_910_n_0),
        .I5(ram_reg_i_911_n_0),
        .O(ram_reg_i_374_n_0));
  LUT6 #(
    .INIT(64'h3F3A303A3F303030)) 
    ram_reg_i_375
       (.I0(reg_2185[5]),
        .I1(reg_2205[5]),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state44),
        .I4(reg_2195[5]),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_375_n_0));
  LUT6 #(
    .INIT(64'h5404555500000000)) 
    ram_reg_i_390
       (.I0(ram_reg_i_949_n_0),
        .I1(ram_reg_i_950_n_0),
        .I2(ram_reg_i_603_n_0),
        .I3(ram_reg_i_951_n_0),
        .I4(ram_reg_i_235__1_n_0),
        .I5(ram_reg_i_270_n_0),
        .O(ram_reg_i_390_n_0));
  LUT6 #(
    .INIT(64'hA2A2A20000000000)) 
    ram_reg_i_391
       (.I0(ram_reg_i_369_n_0),
        .I1(ap_CS_fsm_state63),
        .I2(reg_2225[4]),
        .I3(ram_reg_i_952_n_0),
        .I4(ram_reg_i_953_n_0),
        .I5(ram_reg_i_270_n_0),
        .O(ram_reg_i_391_n_0));
  LUT6 #(
    .INIT(64'h4F444FFF4F444F44)) 
    ram_reg_i_392
       (.I0(ram_reg_i_954_n_0),
        .I1(ram_reg_i_339_n_0),
        .I2(reg_2235[4]),
        .I3(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I4(reg_2225[4]),
        .I5(ap_CS_fsm_state79),
        .O(ram_reg_i_392_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    ram_reg_i_394
       (.I0(ram_reg_i_427_n_0),
        .I1(ram_reg_i_959_n_0),
        .I2(ram_reg_i_425_n_0),
        .I3(ram_reg_i_960_n_0),
        .I4(ram_reg_i_611_n_0),
        .I5(ram_reg_i_961_n_0),
        .O(ram_reg_i_394_n_0));
  LUT6 #(
    .INIT(64'h0000540055555555)) 
    ram_reg_i_395
       (.I0(ram_reg_i_332_n_0),
        .I1(ram_reg_i_962_n_0),
        .I2(ram_reg_i_826_n_0),
        .I3(ram_reg_i_373_n_0),
        .I4(ram_reg_i_963_n_0),
        .I5(ram_reg_i_964_n_0),
        .O(ram_reg_i_395_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111000)) 
    ram_reg_i_4
       (.I0(ram_reg_10),
        .I1(ram_reg_i_46_n_0),
        .I2(ram_reg_3),
        .I3(grp_ClefiaKeySet192_fu_331_rk_address1[2]),
        .I4(ram_reg_0),
        .I5(ram_reg_26),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hC0CFC5C5C0CFCFCF)) 
    ram_reg_i_403
       (.I0(ap_CS_fsm_state25),
        .I1(reg_2185[3]),
        .I2(ap_CS_fsm_state27),
        .I3(reg_2175[3]),
        .I4(ap_CS_fsm_state26),
        .I5(reg_2165[3]),
        .O(ram_reg_i_403_n_0));
  LUT6 #(
    .INIT(64'h000000000000D5DD)) 
    ram_reg_i_405
       (.I0(ram_reg_i_373_n_0),
        .I1(ram_reg_i_990_n_0),
        .I2(ram_reg_i_826_n_0),
        .I3(ram_reg_i_991_n_0),
        .I4(ram_reg_i_992_n_0),
        .I5(ram_reg_i_332_n_0),
        .O(ram_reg_i_405_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    ram_reg_i_406
       (.I0(ram_reg_i_993_n_0),
        .I1(ram_reg_i_994_n_0),
        .I2(ram_reg_i_611_n_0),
        .I3(ram_reg_i_425_n_0),
        .I4(ram_reg_i_995_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_406_n_0));
  LUT6 #(
    .INIT(64'hF1110000FFFFFFFF)) 
    ram_reg_i_407
       (.I0(ram_reg_i_996_n_0),
        .I1(ram_reg_i_997_n_0),
        .I2(reg_2225[3]),
        .I3(ap_CS_fsm_state63),
        .I4(ram_reg_i_369_n_0),
        .I5(ram_reg_i_270_n_0),
        .O(ram_reg_i_407_n_0));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    ram_reg_i_408
       (.I0(ram_reg_i_998_n_0),
        .I1(ram_reg_i_235__1_n_0),
        .I2(ram_reg_i_603_n_0),
        .I3(ram_reg_i_999_n_0),
        .I4(ram_reg_i_1000_n_0),
        .I5(ram_reg_i_369_n_0),
        .O(ram_reg_i_408_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    ram_reg_i_409
       (.I0(ram_reg_i_336_n_0),
        .I1(reg_2225[3]),
        .I2(ap_CS_fsm_state79),
        .I3(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I4(reg_2235[3]),
        .O(ram_reg_i_409_n_0));
  LUT6 #(
    .INIT(64'h2A202A2A2A202020)) 
    ram_reg_i_410
       (.I0(ram_reg_i_583_n_0),
        .I1(reg_2185[3]),
        .I2(ap_CS_fsm_state75),
        .I3(reg_2175[3]),
        .I4(ap_CS_fsm_state74),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[3]),
        .O(ram_reg_i_410_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    ram_reg_i_411
       (.I0(reg_2215[3]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2205[3]),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state76),
        .I5(reg_2195[3]),
        .O(ram_reg_i_411_n_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_419
       (.I0(reg_2235[2]),
        .I1(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I2(ap_CS_fsm_state79),
        .I3(reg_2225[2]),
        .O(ram_reg_i_419_n_0));
  LUT6 #(
    .INIT(64'h00CAFFCA00000000)) 
    ram_reg_i_420
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[2]),
        .I1(reg_2175[2]),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state75),
        .I4(reg_2185[2]),
        .I5(ram_reg_i_583_n_0),
        .O(ram_reg_i_420_n_0));
  LUT6 #(
    .INIT(64'h4777474447774777)) 
    ram_reg_i_421
       (.I0(reg_2215[2]),
        .I1(ap_CS_fsm_state78),
        .I2(reg_2205[2]),
        .I3(ap_CS_fsm_state77),
        .I4(reg_2195[2]),
        .I5(ap_CS_fsm_state76),
        .O(ram_reg_i_421_n_0));
  LUT6 #(
    .INIT(64'hA2A2A20000000000)) 
    ram_reg_i_422
       (.I0(ram_reg_i_369_n_0),
        .I1(ap_CS_fsm_state63),
        .I2(reg_2225[2]),
        .I3(ram_reg_i_1019_n_0),
        .I4(ram_reg_i_1020_n_0),
        .I5(ram_reg_i_270_n_0),
        .O(ram_reg_i_422_n_0));
  LUT6 #(
    .INIT(64'hFFFF00D000000000)) 
    ram_reg_i_423
       (.I0(ram_reg_i_603_n_0),
        .I1(ram_reg_i_1021_n_0),
        .I2(ram_reg_i_235__1_n_0),
        .I3(ram_reg_i_1022_n_0),
        .I4(ram_reg_i_1023_n_0),
        .I5(ram_reg_i_270_n_0),
        .O(ram_reg_i_423_n_0));
  MUXF7 ram_reg_i_424
       (.I0(ram_reg_i_1024_n_0),
        .I1(ram_reg_i_1025_n_0),
        .O(ram_reg_i_424_n_0),
        .S(ram_reg_i_611_n_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_425
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state54),
        .O(ram_reg_i_425_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_426
       (.I0(ap_CS_fsm_state52),
        .I1(reg_2210[2]),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(reg_2200[2]),
        .I5(reg_2190[2]),
        .O(ram_reg_i_426_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_427
       (.I0(ram_reg_i_1026_n_0),
        .I1(ram_reg_i_1027_n_0),
        .I2(ram_reg_i_1028_n_0),
        .I3(ram_reg_i_1029_n_0),
        .I4(ram_reg_i_1030_n_0),
        .I5(ram_reg_i_373_n_0),
        .O(ram_reg_i_427_n_0));
  LUT6 #(
    .INIT(64'h000000000000D5DD)) 
    ram_reg_i_428
       (.I0(ram_reg_i_373_n_0),
        .I1(ram_reg_i_1031_n_0),
        .I2(ram_reg_i_826_n_0),
        .I3(ram_reg_i_1032_n_0),
        .I4(ram_reg_i_1033_n_0),
        .I5(ram_reg_i_332_n_0),
        .O(ram_reg_i_428_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_42__4
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I3(ap_CS_fsm_state79),
        .I4(ram_reg_i_170__5_n_0),
        .O(ram_reg_i_42__4_n_0));
  LUT6 #(
    .INIT(64'h4444F444FFFFF444)) 
    ram_reg_i_436
       (.I0(ram_reg_i_1058_n_0),
        .I1(ram_reg_i_339_n_0),
        .I2(ap_CS_fsm_state79),
        .I3(reg_2225[1]),
        .I4(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I5(reg_2235[1]),
        .O(ram_reg_i_436_n_0));
  LUT5 #(
    .INIT(32'hE0EE0000)) 
    ram_reg_i_437
       (.I0(ram_reg_i_1059_n_0),
        .I1(ram_reg_i_1060_n_0),
        .I2(reg_2225[1]),
        .I3(ap_CS_fsm_state63),
        .I4(ram_reg_i_369_n_0),
        .O(ram_reg_i_437_n_0));
  LUT6 #(
    .INIT(64'h3350335F33503350)) 
    ram_reg_i_438
       (.I0(reg_2220[1]),
        .I1(reg_2230[1]),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state72),
        .I4(reg_2210[1]),
        .I5(ap_CS_fsm_state70),
        .O(ram_reg_i_438_n_0));
  LUT6 #(
    .INIT(64'hAAABAAA8FFFFFFFF)) 
    ram_reg_i_439
       (.I0(ram_reg_i_1061_n_0),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state69),
        .I4(ram_reg_i_1062_n_0),
        .I5(ram_reg_i_235__1_n_0),
        .O(ram_reg_i_439_n_0));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    ram_reg_i_43__4
       (.I0(ram_reg_i_171__5_n_0),
        .I1(ram_reg_i_172__5_n_0),
        .I2(ram_reg_i_173__5_n_0),
        .I3(ram_reg_i_174__4_n_0),
        .I4(ram_reg_i_175__4_n_0),
        .I5(ram_reg_i_176__4_n_0),
        .O(ram_reg_i_43__4_n_0));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    ram_reg_i_440
       (.I0(ram_reg_i_1063_n_0),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state40),
        .I4(ram_reg_i_1064_n_0),
        .I5(ram_reg_i_1065_n_0),
        .O(ram_reg_i_440_n_0));
  LUT6 #(
    .INIT(64'hC0CACFCAC0C0CFC0)) 
    ram_reg_i_441
       (.I0(reg_2185[1]),
        .I1(reg_2205[1]),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state44),
        .I4(reg_2195[1]),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_441_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    ram_reg_i_442
       (.I0(ram_reg_i_1066_n_0),
        .I1(ram_reg_i_611_n_0),
        .I2(ram_reg_i_1067_n_0),
        .I3(ram_reg_i_425_n_0),
        .I4(ram_reg_i_1068_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_442_n_0));
  LUT6 #(
    .INIT(64'h5404555500000000)) 
    ram_reg_i_458
       (.I0(ram_reg_i_1102_n_0),
        .I1(ram_reg_i_1103_n_0),
        .I2(ram_reg_i_603_n_0),
        .I3(ram_reg_i_1104_n_0),
        .I4(ram_reg_i_235__1_n_0),
        .I5(ram_reg_i_270_n_0),
        .O(ram_reg_i_458_n_0));
  LUT6 #(
    .INIT(64'h2A2A2A0000000000)) 
    ram_reg_i_459
       (.I0(ram_reg_i_369_n_0),
        .I1(reg_2225[0]),
        .I2(ap_CS_fsm_state63),
        .I3(ram_reg_i_1105_n_0),
        .I4(ram_reg_i_1106_n_0),
        .I5(ram_reg_i_270_n_0),
        .O(ram_reg_i_459_n_0));
  LUT6 #(
    .INIT(64'h000000000002FFFF)) 
    ram_reg_i_46
       (.I0(ram_reg_i_183__4_n_0),
        .I1(ram_reg_i_184__3_n_0),
        .I2(ram_reg_i_185__3_n_0),
        .I3(ram_reg_i_186__3_n_0),
        .I4(ram_reg_i_42__4_n_0),
        .I5(ram_reg_4),
        .O(ram_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h4444F444FFFFF444)) 
    ram_reg_i_460
       (.I0(ram_reg_i_1107_n_0),
        .I1(ram_reg_i_339_n_0),
        .I2(reg_2225[0]),
        .I3(ap_CS_fsm_state79),
        .I4(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I5(reg_2235[0]),
        .O(ram_reg_i_460_n_0));
  LUT6 #(
    .INIT(64'h000000000000D5DD)) 
    ram_reg_i_462
       (.I0(ram_reg_i_373_n_0),
        .I1(ram_reg_i_1112_n_0),
        .I2(ram_reg_i_826_n_0),
        .I3(ram_reg_i_1113_n_0),
        .I4(ram_reg_i_1114_n_0),
        .I5(ram_reg_i_332_n_0),
        .O(ram_reg_i_462_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    ram_reg_i_463
       (.I0(ram_reg_i_1115_n_0),
        .I1(ram_reg_i_611_n_0),
        .I2(ram_reg_i_1116_n_0),
        .I3(ram_reg_i_425_n_0),
        .I4(ram_reg_i_1117_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_463_n_0));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    ram_reg_i_478
       (.I0(ram_reg_i_1158_n_0),
        .I1(ram_reg_i_1159_n_0),
        .I2(ram_reg_i_1160_n_0),
        .I3(ram_reg_i_1161_n_0),
        .I4(ram_reg_i_754_n_0),
        .I5(ram_reg_i_1162_n_0),
        .O(ram_reg_i_478_n_0));
  LUT6 #(
    .INIT(64'hF200F2F2F200F200)) 
    ram_reg_i_479
       (.I0(ram_reg_i_1163_n_0),
        .I1(ram_reg_i_1164_n_0),
        .I2(ram_reg_i_1165_n_0),
        .I3(ram_reg_i_1166_n_0),
        .I4(ram_reg_i_1167_n_0),
        .I5(ram_reg_i_1168_n_0),
        .O(ram_reg_i_479_n_0));
  LUT5 #(
    .INIT(32'hFFFF7444)) 
    ram_reg_i_480
       (.I0(reg_2240[7]),
        .I1(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I2(reg_2230[7]),
        .I3(ap_CS_fsm_state79),
        .I4(ram_reg_i_1169_n_0),
        .O(ram_reg_i_480_n_0));
  LUT6 #(
    .INIT(64'h020202028A028A8A)) 
    ram_reg_i_490
       (.I0(ram_reg_i_155__5_n_0),
        .I1(ram_reg_i_559_n_0),
        .I2(ram_reg_i_1195_n_0),
        .I3(ram_reg_i_1196_n_0),
        .I4(ram_reg_i_1197_n_0),
        .I5(ram_reg_i_1198_n_0),
        .O(ram_reg_i_490_n_0));
  LUT5 #(
    .INIT(32'h5D000000)) 
    ram_reg_i_491
       (.I0(ram_reg_i_1168_n_0),
        .I1(ram_reg_i_1199_n_0),
        .I2(ram_reg_i_1200_n_0),
        .I3(ram_reg_i_1201_n_0),
        .I4(ram_reg_i_311_n_0),
        .O(ram_reg_i_491_n_0));
  LUT6 #(
    .INIT(64'h00000000000055F7)) 
    ram_reg_i_492
       (.I0(ram_reg_i_778_n_0),
        .I1(ap_CS_fsm_state70),
        .I2(reg_2215[6]),
        .I3(ram_reg_i_1202_n_0),
        .I4(ram_reg_i_1203_n_0),
        .I5(ram_reg_i_1204_n_0),
        .O(ram_reg_i_492_n_0));
  LUT5 #(
    .INIT(32'hFFFF8B88)) 
    ram_reg_i_493
       (.I0(reg_2240[6]),
        .I1(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I2(reg_2230[6]),
        .I3(ap_CS_fsm_state79),
        .I4(ram_reg_i_1205_n_0),
        .O(ram_reg_i_493_n_0));
  MUXF7 ram_reg_i_494
       (.I0(ram_reg_i_1206_n_0),
        .I1(ram_reg_i_1207_n_0),
        .O(ram_reg_i_494_n_0),
        .S(ram_reg_i_276_n_0));
  LUT6 #(
    .INIT(64'h555555D555555555)) 
    ram_reg_i_495
       (.I0(ram_reg_i_273_n_0),
        .I1(ram_reg_i_1208_n_0),
        .I2(ram_reg_i_1209_n_0),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .I5(ram_reg_i_1210_n_0),
        .O(ram_reg_i_495_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF02)) 
    ram_reg_i_496
       (.I0(ram_reg_i_1211_n_0),
        .I1(ram_reg_i_1212_n_0),
        .I2(ram_reg_i_1213_n_0),
        .I3(ram_reg_i_1214_n_0),
        .I4(ram_reg_i_1215_n_0),
        .I5(ram_reg_i_550_n_0),
        .O(ram_reg_i_496_n_0));
  LUT6 #(
    .INIT(64'h551055100000FFFF)) 
    ram_reg_i_498
       (.I0(ram_reg_i_1220_n_0),
        .I1(ram_reg_i_1221_n_0),
        .I2(ram_reg_i_556_n_0),
        .I3(ram_reg_i_1222_n_0),
        .I4(ram_reg_i_1223_n_0),
        .I5(ram_reg_i_559_n_0),
        .O(ram_reg_i_498_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45455505)) 
    ram_reg_i_5
       (.I0(ram_reg_i_51_n_0),
        .I1(grp_ClefiaKeySet192_fu_331_rk_address1[1]),
        .I2(ram_reg_4),
        .I3(grp_ClefiaKeySet256_fu_319_rk_address0[1]),
        .I4(ram_reg_3),
        .I5(ram_reg_25),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hABABABABABBBABAB)) 
    ram_reg_i_51
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(ram_reg_i_42__4_n_0),
        .I3(ram_reg_i_198__3_n_0),
        .I4(ram_reg_i_199__3_n_0),
        .I5(ram_reg_i_200__3_n_0),
        .O(ram_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hA0ACA0AFAFACAFAF)) 
    ram_reg_i_515
       (.I0(reg_2225[4]),
        .I1(reg_2205[4]),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state53),
        .I5(reg_2215[4]),
        .O(ram_reg_i_515_n_0));
  LUT6 #(
    .INIT(64'h00000000BBBBFFBF)) 
    ram_reg_i_516
       (.I0(ram_reg_i_1277_n_0),
        .I1(ram_reg_i_754_n_0),
        .I2(ram_reg_i_1278_n_0),
        .I3(ram_reg_i_1279_n_0),
        .I4(ram_reg_i_1280_n_0),
        .I5(ram_reg_i_1281_n_0),
        .O(ram_reg_i_516_n_0));
  LUT5 #(
    .INIT(32'h00007F0F)) 
    ram_reg_i_517
       (.I0(ram_reg_i_1282_n_0),
        .I1(ram_reg_i_1283_n_0),
        .I2(ram_reg_i_778_n_0),
        .I3(ram_reg_i_1284_n_0),
        .I4(ram_reg_i_1285_n_0),
        .O(ram_reg_i_517_n_0));
  LUT6 #(
    .INIT(64'h5F5C505C5F5F505F)) 
    ram_reg_i_518
       (.I0(reg_2240[4]),
        .I1(reg_2220[4]),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state63),
        .I4(reg_2230[4]),
        .I5(ap_CS_fsm_state62),
        .O(ram_reg_i_518_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    ram_reg_i_519
       (.I0(ram_reg_i_1286_n_0),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state63),
        .I4(ram_reg_i_1287_n_0),
        .O(ram_reg_i_519_n_0));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    ram_reg_i_520
       (.I0(ram_reg_i_1288_n_0),
        .I1(ram_reg_i_217__2_n_0),
        .I2(ram_reg_i_1289_n_0),
        .I3(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I4(reg_2240[4]),
        .O(ram_reg_i_520_n_0));
  LUT6 #(
    .INIT(64'h3F3F303F3F353035)) 
    ram_reg_i_530
       (.I0(ap_CS_fsm_state53),
        .I1(reg_2225[3]),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(reg_2215[3]),
        .I5(reg_2205[3]),
        .O(ram_reg_i_530_n_0));
  LUT6 #(
    .INIT(64'h00A2AAAAAAAAAAAA)) 
    ram_reg_i_531
       (.I0(ram_reg_i_1315_n_0),
        .I1(ram_reg_i_556_n_0),
        .I2(ram_reg_i_1316_n_0),
        .I3(ram_reg_i_1317_n_0),
        .I4(ram_reg_i_1318_n_0),
        .I5(ram_reg_i_754_n_0),
        .O(ram_reg_i_531_n_0));
  LUT5 #(
    .INIT(32'hFFFFE4A0)) 
    ram_reg_i_533
       (.I0(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I1(ap_CS_fsm_state79),
        .I2(reg_2240[3]),
        .I3(reg_2230[3]),
        .I4(ram_reg_i_1323_n_0),
        .O(ram_reg_i_533_n_0));
  LUT6 #(
    .INIT(64'h88B88BBB8BBB8BBB)) 
    ram_reg_i_534
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[3]),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state72),
        .I3(reg_2235[3]),
        .I4(reg_2225[3]),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_534_n_0));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    ram_reg_i_535
       (.I0(ram_reg_i_1324_n_0),
        .I1(ap_CS_fsm_state70),
        .I2(reg_2215[3]),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state72),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_535_n_0));
  LUT6 #(
    .INIT(64'hDFDDDFFFDFFFDFFF)) 
    ram_reg_i_536
       (.I0(ram_reg_i_778_n_0),
        .I1(ap_CS_fsm_state70),
        .I2(reg_2205[3]),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state68),
        .I5(reg_2195[3]),
        .O(ram_reg_i_536_n_0));
  LUT5 #(
    .INIT(32'h5D000000)) 
    ram_reg_i_537
       (.I0(ram_reg_i_1168_n_0),
        .I1(ram_reg_i_1325_n_0),
        .I2(ram_reg_i_1326_n_0),
        .I3(ram_reg_i_1327_n_0),
        .I4(ram_reg_i_311_n_0),
        .O(ram_reg_i_537_n_0));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    ram_reg_i_539
       (.I0(ram_reg_i_1332_n_0),
        .I1(ram_reg_i_1333_n_0),
        .I2(ram_reg_i_1334_n_0),
        .I3(ram_reg_i_1335_n_0),
        .I4(ram_reg_i_754_n_0),
        .I5(ram_reg_i_1336_n_0),
        .O(ram_reg_i_539_n_0));
  LUT6 #(
    .INIT(64'h1000101010001000)) 
    ram_reg_i_540
       (.I0(ram_reg_i_1337_n_0),
        .I1(ram_reg_i_1338_n_0),
        .I2(ram_reg_i_1339_n_0),
        .I3(ram_reg_i_1340_n_0),
        .I4(ram_reg_i_1341_n_0),
        .I5(ram_reg_i_1168_n_0),
        .O(ram_reg_i_540_n_0));
  LUT5 #(
    .INIT(32'hBFBABABA)) 
    ram_reg_i_541
       (.I0(ram_reg_i_1342_n_0),
        .I1(reg_2240[2]),
        .I2(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I3(reg_2230[2]),
        .I4(ap_CS_fsm_state79),
        .O(ram_reg_i_541_n_0));
  LUT6 #(
    .INIT(64'hBBBABBBBAAAAAAAA)) 
    ram_reg_i_55
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(ram_reg_i_170__5_n_0),
        .I3(ram_reg_i_215__3_n_0),
        .I4(ram_reg_i_216__3_n_0),
        .I5(ram_reg_i_217__2_n_0),
        .O(ram_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_550
       (.I0(ram_reg_i_174__4_n_0),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_i_550_n_0));
  LUT6 #(
    .INIT(64'hBB8BBB8BB888BB8B)) 
    ram_reg_i_551
       (.I0(reg_2185[1]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(reg_2175[1]),
        .I4(ap_CS_fsm_state17),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[1]),
        .O(ram_reg_i_551_n_0));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    ram_reg_i_552
       (.I0(lk_9_reg_3355[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ram_reg_i_1368_n_0),
        .I3(ram_reg_i_1369_n_0),
        .I4(ram_reg_i_753_n_0),
        .I5(ram_reg_i_1370_n_0),
        .O(ram_reg_i_552_n_0));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    ram_reg_i_553
       (.I0(ram_reg_i_1371_n_0),
        .I1(ram_reg_i_1214_n_0),
        .I2(ram_reg_i_1372_n_0),
        .I3(ram_reg_i_1373_n_0),
        .I4(ram_reg_i_1374_n_0),
        .O(ram_reg_i_553_n_0));
  LUT6 #(
    .INIT(64'h8A888888AAAA8888)) 
    ram_reg_i_554
       (.I0(ram_reg_i_746_n_0),
        .I1(ram_reg_i_1375_n_0),
        .I2(ram_reg_i_1376_n_0),
        .I3(ram_reg_i_1377_n_0),
        .I4(ram_reg_i_1378_n_0),
        .I5(ram_reg_i_1379_n_0),
        .O(ram_reg_i_554_n_0));
  LUT6 #(
    .INIT(64'h7444747774447444)) 
    ram_reg_i_555
       (.I0(reg_2190[1]),
        .I1(ap_CS_fsm_state43),
        .I2(reg_2180[1]),
        .I3(ap_CS_fsm_state42),
        .I4(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[1]),
        .I5(ap_CS_fsm_state41),
        .O(ram_reg_i_555_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_556
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state41),
        .I5(ap_CS_fsm_state42),
        .O(ram_reg_i_556_n_0));
  LUT5 #(
    .INIT(32'hFFFFA200)) 
    ram_reg_i_557
       (.I0(ram_reg_i_750_n_0),
        .I1(ap_CS_fsm_state40),
        .I2(reg_2235[1]),
        .I3(ram_reg_i_1380_n_0),
        .I4(ram_reg_i_1381_n_0),
        .O(ram_reg_i_557_n_0));
  LUT6 #(
    .INIT(64'h00000000BBBBFFBF)) 
    ram_reg_i_558
       (.I0(ram_reg_i_1382_n_0),
        .I1(ram_reg_i_285_n_0),
        .I2(ap_CS_fsm_state49),
        .I3(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[1]),
        .I4(ram_reg_i_1383_n_0),
        .I5(ram_reg_i_1384_n_0),
        .O(ram_reg_i_558_n_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_559
       (.I0(ram_reg_i_754_n_0),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .O(ram_reg_i_559_n_0));
  LUT5 #(
    .INIT(32'h002AAA2A)) 
    ram_reg_i_560
       (.I0(ram_reg_i_1385_n_0),
        .I1(reg_2230[1]),
        .I2(ap_CS_fsm_state79),
        .I3(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I4(reg_2240[1]),
        .O(ram_reg_i_560_n_0));
  LUT6 #(
    .INIT(64'h00000000D0DD0000)) 
    ram_reg_i_561
       (.I0(ram_reg_i_1283_n_0),
        .I1(ram_reg_i_1386_n_0),
        .I2(reg_2215[1]),
        .I3(ap_CS_fsm_state70),
        .I4(ram_reg_i_778_n_0),
        .I5(ram_reg_i_1387_n_0),
        .O(ram_reg_i_561_n_0));
  LUT6 #(
    .INIT(64'hBB8BB888B888B888)) 
    ram_reg_i_562
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[1]),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state72),
        .I3(reg_2235[1]),
        .I4(ap_CS_fsm_state71),
        .I5(reg_2225[1]),
        .O(ram_reg_i_562_n_0));
  LUT5 #(
    .INIT(32'h5D000000)) 
    ram_reg_i_563
       (.I0(ram_reg_i_1168_n_0),
        .I1(ram_reg_i_1388_n_0),
        .I2(ram_reg_i_1389_n_0),
        .I3(ram_reg_i_1390_n_0),
        .I4(ram_reg_i_311_n_0),
        .O(ram_reg_i_563_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F00FFFF)) 
    ram_reg_i_573
       (.I0(ram_reg_i_1411_n_0),
        .I1(ram_reg_i_1283_n_0),
        .I2(ram_reg_i_1412_n_0),
        .I3(ram_reg_i_778_n_0),
        .I4(ram_reg_i_276_n_0),
        .I5(ram_reg_i_1413_n_0),
        .O(ram_reg_i_573_n_0));
  LUT6 #(
    .INIT(64'h8888888A88888888)) 
    ram_reg_i_574
       (.I0(ram_reg_i_1414_n_0),
        .I1(ram_reg_i_1415_n_0),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state61),
        .I5(ram_reg_i_1416_n_0),
        .O(ram_reg_i_574_n_0));
  LUT6 #(
    .INIT(64'hCFC5C0C5CFC0C0C0)) 
    ram_reg_i_575
       (.I0(reg_2180[0]),
        .I1(reg_2200[0]),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state75),
        .I4(reg_2190[0]),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_575_n_0));
  LUT6 #(
    .INIT(64'hACACACACACACACAF)) 
    ram_reg_i_576
       (.I0(reg_2240[0]),
        .I1(ram_reg_i_1417_n_0),
        .I2(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state77),
        .I5(ap_CS_fsm_state78),
        .O(ram_reg_i_576_n_0));
  LUT6 #(
    .INIT(64'hA0ACA0A0AFACAFA0)) 
    ram_reg_i_578
       (.I0(reg_2225[0]),
        .I1(reg_2205[0]),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state53),
        .I5(reg_2215[0]),
        .O(ram_reg_i_578_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1011FFFF)) 
    ram_reg_i_579
       (.I0(ram_reg_i_1422_n_0),
        .I1(ram_reg_i_1423_n_0),
        .I2(ram_reg_i_1424_n_0),
        .I3(ram_reg_i_1278_n_0),
        .I4(ram_reg_i_754_n_0),
        .I5(ram_reg_i_1425_n_0),
        .O(ram_reg_i_579_n_0));
  LUT6 #(
    .INIT(64'hFFF200F2FFFFFFFF)) 
    ram_reg_i_580
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[0]),
        .I1(ram_reg_i_1426_n_0),
        .I2(ram_reg_i_1427_n_0),
        .I3(ap_CS_fsm_state52),
        .I4(reg_2195[0]),
        .I5(ram_reg_i_285_n_0),
        .O(ram_reg_i_580_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    ram_reg_i_581
       (.I0(ram_reg_i_609_n_0),
        .I1(ram_reg_i_235__1_n_0),
        .I2(ap_CS_fsm_state10),
        .I3(ram_reg_i_703_n_0),
        .I4(ram_reg_i_425_n_0),
        .I5(ram_reg_i_631_n_0),
        .O(ram_reg_i_581_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    ram_reg_i_582
       (.I0(ram_reg_i_1368_n_0),
        .I1(ram_reg_i_832_n_0),
        .I2(ram_reg_i_608_n_0),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state28),
        .I5(ram_reg_i_697_n_0),
        .O(ram_reg_i_582_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_583
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state76),
        .O(ram_reg_i_583_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_584
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state25),
        .O(ram_reg_i_584_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_585
       (.I0(\reg_2200[7]_i_3_n_0 ),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state66),
        .O(ram_reg_i_585_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEEAAAAAAAA)) 
    ram_reg_i_59__4
       (.I0(ram_reg_i_231__1_n_0),
        .I1(ram_reg_i_232__1_n_0),
        .I2(ap_CS_fsm_state63),
        .I3(ram_reg_i_233__1_n_0),
        .I4(ram_reg_i_234__1_n_0),
        .I5(ram_reg_i_235__1_n_0),
        .O(ram_reg_i_59__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45455505)) 
    ram_reg_i_6
       (.I0(ram_reg_i_55_n_0),
        .I1(grp_ClefiaKeySet192_fu_331_rk_address1[0]),
        .I2(ram_reg_4),
        .I3(grp_ClefiaKeySet256_fu_319_rk_address0[0]),
        .I4(ram_reg_3),
        .I5(ram_reg_21),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_602
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .O(ram_reg_i_602_n_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_603
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state67),
        .O(ram_reg_i_603_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_604
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state74),
        .O(ram_reg_i_604_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_605
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state73),
        .O(ram_reg_i_605_n_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_606
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_i_606_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_607
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .O(ram_reg_i_607_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_608
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .O(ram_reg_i_608_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_609
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state35),
        .I4(ram_reg_i_621_n_0),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_609_n_0));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    ram_reg_i_60__5
       (.I0(ram_reg_i_236__1_n_0),
        .I1(ram_reg_i_237__1_n_0),
        .I2(ram_reg_i_238__0_n_0),
        .I3(ram_reg_i_239__0_n_0),
        .I4(ram_reg_i_231__1_n_0),
        .I5(ram_reg_i_217__2_n_0),
        .O(ram_reg_i_60__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_610
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state53),
        .O(ram_reg_i_610_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_611
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state49),
        .O(ram_reg_i_611_n_0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_612
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .O(ram_reg_i_612_n_0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_613
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .O(ram_reg_i_613_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_621
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state40),
        .O(ram_reg_i_621_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_622
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state51),
        .O(ram_reg_i_622_n_0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_623
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state57),
        .O(ram_reg_i_623_n_0));
  LUT6 #(
    .INIT(64'hFFFFBAAAFFFFFFFF)) 
    ram_reg_i_629
       (.I0(ram_reg_i_1462_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ram_reg_i_1463_n_0),
        .I3(ram_reg_i_1464_n_0),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_i_1378_n_0),
        .O(ram_reg_i_629_n_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_630
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state50),
        .O(ram_reg_i_630_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_631
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state42),
        .I4(ram_reg_i_373_n_0),
        .O(ram_reg_i_631_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_63__4
       (.I0(ram_reg_i_244__0_n_0),
        .I1(ram_reg_i_245__0_n_0),
        .I2(ram_reg_i_246__0_n_0),
        .I3(ram_reg_i_247__0_n_0),
        .I4(ram_reg_i_248__0_n_0),
        .I5(ram_reg_i_249__0_n_0),
        .O(ram_reg_i_63__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    ram_reg_i_649
       (.I0(ap_CS_fsm_state34),
        .I1(ram_reg_i_1378_n_0),
        .I2(ram_reg_i_173__5_n_0),
        .I3(ram_reg_i_654_n_0),
        .I4(ap_CS_fsm_state6),
        .I5(ram_reg_i_607_n_0),
        .O(ram_reg_i_649_n_0));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAFAA)) 
    ram_reg_i_64__5
       (.I0(ram_reg_i_250_n_0),
        .I1(ram_reg_i_251_n_0),
        .I2(ram_reg_i_252_n_0),
        .I3(ram_reg_i_253_n_0),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_64__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_650
       (.I0(ram_reg_i_1471_n_0),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state48),
        .I3(ram_reg_i_693_n_0),
        .I4(ap_CS_fsm_state53),
        .I5(ap_CS_fsm_state52),
        .O(ram_reg_i_650_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_651
       (.I0(ram_reg_i_1472_n_0),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_i_651_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_652
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_i_652_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_653
       (.I0(ram_reg_i_1473_n_0),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state38),
        .I4(ram_reg_i_238__0_n_0),
        .I5(ram_reg_i_185__3_n_0),
        .O(ram_reg_i_653_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_654
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state63),
        .O(ram_reg_i_654_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_676
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state54),
        .O(ram_reg_i_676_n_0));
  LUT6 #(
    .INIT(64'h4555555545554555)) 
    ram_reg_i_677
       (.I0(ram_reg_i_630_n_0),
        .I1(ap_CS_fsm_state49),
        .I2(ram_reg_i_1471_n_0),
        .I3(ram_reg_i_756_n_0),
        .I4(ram_reg_i_1477_n_0),
        .I5(ram_reg_i_238__0_n_0),
        .O(ram_reg_i_677_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_678
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .I5(ram_reg_i_1464_n_0),
        .O(ram_reg_i_678_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBAB)) 
    ram_reg_i_67__5
       (.I0(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I1(ram_reg_i_259_n_0),
        .I2(ram_reg_i_260_n_0),
        .I3(ram_reg_i_261_n_0),
        .I4(ram_reg_i_262_n_0),
        .I5(ap_CS_fsm_state79),
        .O(grp_ClefiaKeySet128_fu_343_rk_address1));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_691
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state70),
        .O(ram_reg_i_691_n_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_692
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state66),
        .O(ram_reg_i_692_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_693
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state51),
        .O(ram_reg_i_693_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_694
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state44),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_694_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    ram_reg_i_695
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state40),
        .I3(ram_reg_i_1493_n_0),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state38),
        .O(ram_reg_i_695_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_696
       (.I0(ap_CS_fsm_state38),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state35),
        .O(ram_reg_i_696_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_697
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .O(ram_reg_i_697_n_0));
  LUT6 #(
    .INIT(64'h00FEFFFF00000000)) 
    ram_reg_i_698
       (.I0(ram_reg_i_1494_n_0),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(ram_reg_i_1495_n_0),
        .I5(ram_reg_i_766_n_0),
        .O(ram_reg_i_698_n_0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_699
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state32),
        .O(ram_reg_i_699_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44540000)) 
    ram_reg_i_7
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(ram_reg_i_59__4_n_0),
        .I3(ram_reg_i_60__5_n_0),
        .I4(ram_reg_15),
        .I5(ram_reg_17),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_700
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .O(ram_reg_i_700_n_0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_701
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_i_701_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_702
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state69),
        .O(ram_reg_i_702_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_703
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_703_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_704
       (.I0(ap_CS_fsm_state79),
        .I1(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state76),
        .O(ram_reg_i_704_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_705
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_705_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    ram_reg_i_706
       (.I0(ram_reg_i_1496_n_0),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state65),
        .I3(ram_reg_i_766_n_0),
        .I4(ram_reg_i_701_n_0),
        .I5(ram_reg_i_1493_n_0),
        .O(ram_reg_i_706_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    ram_reg_i_707
       (.I0(ram_reg_i_702_n_0),
        .I1(ram_reg_i_1497_n_0),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state53),
        .I4(ram_reg_i_1464_n_0),
        .I5(ram_reg_i_1498_n_0),
        .O(ram_reg_i_707_n_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_718
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state69),
        .O(ram_reg_i_718_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    ram_reg_i_719
       (.I0(ram_reg_i_1526_n_0),
        .I1(ram_reg_i_1527_n_0),
        .I2(ram_reg_i_1528_n_0),
        .I3(ram_reg_i_1529_n_0),
        .I4(ram_reg_i_1530_n_0),
        .I5(ram_reg_i_1531_n_0),
        .O(ram_reg_i_719_n_0));
  LUT6 #(
    .INIT(64'h2F2020202F202F20)) 
    ram_reg_i_72
       (.I0(grp_ClefiaKeySet256_fu_319_rk_address1),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_i_270_n_0),
        .I4(ram_reg_i_271_n_0),
        .I5(ram_reg_i_272_n_0),
        .O(\ap_CS_fsm_reg[285] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_720
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_i_720_n_0));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    ram_reg_i_73
       (.I0(ram_reg_i_273_n_0),
        .I1(ram_reg_i_155__5_n_0),
        .I2(ram_reg_i_274_n_0),
        .I3(ram_reg_i_275_n_0),
        .I4(ram_reg_i_276_n_0),
        .I5(ram_reg_4),
        .O(ram_reg_i_73_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_742
       (.I0(ram_reg_i_174__4_n_0),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state30),
        .O(ram_reg_i_742_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_743
       (.I0(ram_reg_i_611_n_0),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state54),
        .I5(ap_CS_fsm_state53),
        .O(ram_reg_i_743_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_744
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_i_744_n_0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_745
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .O(ram_reg_i_745_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_746
       (.I0(ram_reg_i_750_n_0),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state38),
        .O(ram_reg_i_746_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_i_747
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .I3(ram_reg_i_1368_n_0),
        .I4(ram_reg_i_753_n_0),
        .O(ram_reg_i_747_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_750
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state41),
        .I5(ap_CS_fsm_state42),
        .O(ram_reg_i_750_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    ram_reg_i_752
       (.I0(ram_reg_i_273_n_0),
        .I1(ram_reg_i_174__4_n_0),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state22),
        .I4(ram_reg_i_612_n_0),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_i_752_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_753
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state17),
        .O(ram_reg_i_753_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_754
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_754_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_756
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .O(ram_reg_i_756_n_0));
  LUT6 #(
    .INIT(64'hDDD0D0D0DDDDDDDD)) 
    ram_reg_i_757
       (.I0(ram_reg_i_1471_n_0),
        .I1(ram_reg_i_238__0_n_0),
        .I2(ap_CS_fsm_state37),
        .I3(ram_reg_i_745_n_0),
        .I4(ram_reg_i_744_n_0),
        .I5(ram_reg_i_746_n_0),
        .O(ram_reg_i_757_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    ram_reg_i_758
       (.I0(ram_reg_i_747_n_0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state5),
        .I4(ram_reg_i_1366_n_0),
        .O(ram_reg_i_758_n_0));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    ram_reg_i_759
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_759_n_0));
  LUT6 #(
    .INIT(64'hABABAAABABABABAB)) 
    ram_reg_i_76
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(ram_reg_i_280_n_0),
        .I3(ram_reg_i_155__5_n_0),
        .I4(ram_reg_i_273_n_0),
        .I5(ram_reg_i_281_n_0),
        .O(ram_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hCCCCCC88CCCCCC80)) 
    ram_reg_i_761
       (.I0(ram_reg_i_1562_n_0),
        .I1(ram_reg_i_1471_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state44),
        .I5(ap_CS_fsm_state39),
        .O(ram_reg_i_761_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0E0F0E0F0E)) 
    ram_reg_i_762
       (.I0(ram_reg_i_1563_n_0),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state36),
        .I4(ram_reg_i_1564_n_0),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_762_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    ram_reg_i_763
       (.I0(ram_reg_i_746_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state33),
        .I3(ram_reg_i_744_n_0),
        .I4(ram_reg_i_173__5_n_0),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_763_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEFEFEE)) 
    ram_reg_i_764
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state52),
        .O(ram_reg_i_764_n_0));
  LUT6 #(
    .INIT(64'h0F1FFF1FFF1FFF1F)) 
    ram_reg_i_765
       (.I0(ram_reg_i_1565_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ram_reg_i_550_n_0),
        .I3(ram_reg_i_747_n_0),
        .I4(ram_reg_i_1566_n_0),
        .I5(ram_reg_i_1567_n_0),
        .O(ram_reg_i_765_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_766
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .O(ram_reg_i_766_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_767
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(grp_ClefiaKeySet128_fu_343_ap_ready),
        .I5(ap_CS_fsm_state79),
        .O(ram_reg_i_767_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF01)) 
    ram_reg_i_768
       (.I0(ram_reg_i_1568_n_0),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state62),
        .I5(ram_reg_i_779_n_0),
        .O(ram_reg_i_768_n_0));
  LUT6 #(
    .INIT(64'h1111151511111511)) 
    ram_reg_i_769
       (.I0(ap_CS_fsm_state73),
        .I1(ram_reg_i_1569_n_0),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state69),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_769_n_0));
  LUT6 #(
    .INIT(64'h3330223000302230)) 
    ram_reg_i_770
       (.I0(ram_reg_i_1570_n_0),
        .I1(ram_reg_i_1571_n_0),
        .I2(ram_reg_i_1572_n_0),
        .I3(ram_reg_i_550_n_0),
        .I4(ram_reg_i_747_n_0),
        .I5(ram_reg_i_1573_n_0),
        .O(ram_reg_i_770_n_0));
  LUT6 #(
    .INIT(64'hEEEEAAEAFFFFFFFF)) 
    ram_reg_i_771
       (.I0(ram_reg_i_1574_n_0),
        .I1(ram_reg_i_750_n_0),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state40),
        .I5(ram_reg_i_559_n_0),
        .O(ram_reg_i_771_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000AAAAAA20)) 
    ram_reg_i_772
       (.I0(ram_reg_i_1378_n_0),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state34),
        .I5(ap_CS_fsm_state33),
        .O(ram_reg_i_772_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h45444545)) 
    ram_reg_i_773
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state48),
        .O(ram_reg_i_773_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_774
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state76),
        .O(ram_reg_i_774_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00F1)) 
    ram_reg_i_775
       (.I0(ap_CS_fsm_state58),
        .I1(ram_reg_i_700_n_0),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state61),
        .I5(ap_CS_fsm_state62),
        .O(ram_reg_i_775_n_0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_776
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state73),
        .O(ram_reg_i_776_n_0));
  LUT6 #(
    .INIT(64'h0000F2F3FFFFFFFF)) 
    ram_reg_i_777
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state70),
        .I5(ram_reg_i_778_n_0),
        .O(ram_reg_i_777_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_778
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state73),
        .O(ram_reg_i_778_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_779
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .O(ram_reg_i_779_n_0));
  LUT5 #(
    .INIT(32'h20202000)) 
    ram_reg_i_780
       (.I0(ram_reg_i_611_n_0),
        .I1(ap_CS_fsm_state52),
        .I2(ram_reg_i_285_n_0),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .O(ram_reg_i_780_n_0));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    ram_reg_i_781
       (.I0(ram_reg_i_559_n_0),
        .I1(ram_reg_i_609_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state31),
        .I4(ram_reg_i_697_n_0),
        .I5(ram_reg_i_750_n_0),
        .O(ram_reg_i_781_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44540000)) 
    ram_reg_i_8
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(ram_reg_i_63__4_n_0),
        .I3(ram_reg_i_64__5_n_0),
        .I4(ram_reg_12),
        .I5(ram_reg_14),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D00FD00)) 
    ram_reg_i_81__5
       (.I0(ram_reg_i_285_n_0),
        .I1(ram_reg_i_286_n_0),
        .I2(ram_reg_i_273_n_0),
        .I3(ram_reg_i_155__5_n_0),
        .I4(ram_reg_i_287_n_0),
        .I5(ram_reg_i_280_n_0),
        .O(grp_ClefiaKeySet128_fu_343_rk_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    ram_reg_i_821
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state19),
        .I3(ram_reg_i_584_n_0),
        .I4(ram_reg_i_865_n_0),
        .O(ram_reg_i_821_n_0));
  LUT6 #(
    .INIT(64'hCCCCFFF5CCCC00F5)) 
    ram_reg_i_822
       (.I0(ap_CS_fsm_state16),
        .I1(reg_2170[7]),
        .I2(lk_14_reg_3385[7]),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state18),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[7]),
        .O(ram_reg_i_822_n_0));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ram_reg_i_823
       (.I0(ram_reg_i_1615_n_0),
        .I1(ram_reg_i_1616_n_0),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_1617_n_0),
        .O(ram_reg_i_823_n_0));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    ram_reg_i_824
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_i_1618_n_0),
        .I4(ram_reg_i_1619_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_824_n_0));
  MUXF7 ram_reg_i_825
       (.I0(ram_reg_i_1621_n_0),
        .I1(ram_reg_i_1622_n_0),
        .O(ram_reg_i_825_n_0),
        .S(ram_reg_i_1620_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_826
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .O(ram_reg_i_826_n_0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_827
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state42),
        .O(ram_reg_i_827_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hFF000D0D)) 
    ram_reg_i_828
       (.I0(ap_CS_fsm_state40),
        .I1(reg_2230[7]),
        .I2(ap_CS_fsm_state41),
        .I3(reg_2175[7]),
        .I4(ap_CS_fsm_state42),
        .O(ram_reg_i_828_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0770000F077)) 
    ram_reg_i_829
       (.I0(reg_2215[7]),
        .I1(ap_CS_fsm_state46),
        .I2(reg_2225[7]),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .I5(reg_2235[7]),
        .O(ram_reg_i_829_n_0));
  LUT5 #(
    .INIT(32'hCCCC55F0)) 
    ram_reg_i_830
       (.I0(reg_2170[7]),
        .I1(reg_2180[7]),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[7]),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state51),
        .O(ram_reg_i_830_n_0));
  LUT6 #(
    .INIT(64'h303A3F3A30303F30)) 
    ram_reg_i_831
       (.I0(ap_CS_fsm_state52),
        .I1(reg_2210[7]),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(reg_2200[7]),
        .I5(reg_2190[7]),
        .O(ram_reg_i_831_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_832
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state59),
        .O(ram_reg_i_832_n_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_833
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state56),
        .O(ram_reg_i_833_n_0));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    ram_reg_i_834
       (.I0(ram_reg_i_1623_n_0),
        .I1(ram_reg_i_235__1_n_0),
        .I2(ram_reg_i_603_n_0),
        .I3(ram_reg_i_1624_n_0),
        .I4(ram_reg_i_1625_n_0),
        .I5(ram_reg_i_369_n_0),
        .O(ram_reg_i_834_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0EE0000F0EE)) 
    ram_reg_i_835
       (.I0(ram_reg_i_1626_n_0),
        .I1(ram_reg_i_1627_n_0),
        .I2(reg_2205[7]),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state62),
        .I5(reg_2215[7]),
        .O(ram_reg_i_835_n_0));
  LUT6 #(
    .INIT(64'h5DFF5D5D5D5D5D5D)) 
    ram_reg_i_85__5
       (.I0(ram_reg_i_217__2_n_0),
        .I1(ram_reg_i_280_n_0),
        .I2(ram_reg_i_288_n_0),
        .I3(ram_reg_i_289_n_0),
        .I4(ram_reg_i_155__5_n_0),
        .I5(ram_reg_i_290_n_0),
        .O(grp_ClefiaKeySet128_fu_343_rk_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_i_860
       (.I0(ram_reg_i_1660_n_0),
        .I1(ram_reg_i_1472_n_0),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .O(ram_reg_i_860_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    ram_reg_i_861
       (.I0(ram_reg_i_1567_n_0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state1),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_861_n_0));
  LUT6 #(
    .INIT(64'h888A8A8A88888888)) 
    ram_reg_i_862
       (.I0(ram_reg_i_1660_n_0),
        .I1(ram_reg_i_1661_n_0),
        .I2(ram_reg_i_1662_n_0),
        .I3(lk_4_reg_3325[6]),
        .I4(ram_reg_i_1663_n_0),
        .I5(ram_reg_i_1472_n_0),
        .O(ram_reg_i_862_n_0));
  LUT5 #(
    .INIT(32'h003AFF3A)) 
    ram_reg_i_863
       (.I0(reg_2165[6]),
        .I1(reg_2175[6]),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state27),
        .I4(reg_2185[6]),
        .O(ram_reg_i_863_n_0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hFF350035)) 
    ram_reg_i_864
       (.I0(reg_2210[6]),
        .I1(reg_2220[6]),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(reg_2230[6]),
        .O(ram_reg_i_864_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_865
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state24),
        .O(ram_reg_i_865_n_0));
  LUT6 #(
    .INIT(64'h0000F022FFFFF022)) 
    ram_reg_i_866
       (.I0(ap_CS_fsm_state19),
        .I1(reg_2180[6]),
        .I2(reg_2190[6]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(reg_2200[6]),
        .O(ram_reg_i_866_n_0));
  LUT6 #(
    .INIT(64'hCFC5C0C5CFC0C0C0)) 
    ram_reg_i_867
       (.I0(reg_2185[6]),
        .I1(reg_2205[6]),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state44),
        .I4(reg_2195[6]),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_867_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_868
       (.I0(ram_reg_i_1664_n_0),
        .I1(ram_reg_i_1665_n_0),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state41),
        .O(ram_reg_i_868_n_0));
  LUT6 #(
    .INIT(64'hD1F3D1C0D1F3D1F3)) 
    ram_reg_i_869
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[6]),
        .I1(ap_CS_fsm_state42),
        .I2(reg_2175[6]),
        .I3(ap_CS_fsm_state41),
        .I4(reg_2230[6]),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_869_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    ram_reg_i_870
       (.I0(ram_reg_i_1666_n_0),
        .I1(ram_reg_i_611_n_0),
        .I2(ram_reg_i_1667_n_0),
        .I3(ram_reg_i_425_n_0),
        .I4(ram_reg_i_1668_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_870_n_0));
  LUT5 #(
    .INIT(32'hAEAAAEEE)) 
    ram_reg_i_871
       (.I0(ram_reg_i_1669_n_0),
        .I1(ram_reg_i_235__1_n_0),
        .I2(ram_reg_i_1670_n_0),
        .I3(ram_reg_i_603_n_0),
        .I4(ram_reg_i_1671_n_0),
        .O(ram_reg_i_871_n_0));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    ram_reg_i_872
       (.I0(ram_reg_i_1672_n_0),
        .I1(ram_reg_i_1673_n_0),
        .I2(reg_2205[6]),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state62),
        .I5(reg_2215[6]),
        .O(ram_reg_i_872_n_0));
  LUT6 #(
    .INIT(64'h00000000F7F700F7)) 
    ram_reg_i_89
       (.I0(ram_reg_i_293_n_0),
        .I1(ram_reg_i_155__5_n_0),
        .I2(ram_reg_i_294_n_0),
        .I3(ram_reg_i_217__2_n_0),
        .I4(ram_reg_i_295_n_0),
        .I5(ram_reg_4),
        .O(ram_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5400)) 
    ram_reg_i_9
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(grp_ClefiaKeySet128_fu_343_rk_address1),
        .I3(ram_reg_8),
        .I4(ram_reg_9),
        .I5(ram_reg_11),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h88888888888AAA8A)) 
    ram_reg_i_901
       (.I0(ram_reg_i_1708_n_0),
        .I1(ram_reg_i_1709_n_0),
        .I2(reg_2170[6]),
        .I3(\reg_2200[7]_i_4_n_0 ),
        .I4(lk_1_reg_3308[6]),
        .I5(ram_reg_i_1710_n_0),
        .O(ram_reg_i_901_n_0));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    ram_reg_i_902
       (.I0(reg_2205[5]),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state62),
        .I3(reg_2215[5]),
        .I4(ap_CS_fsm_state63),
        .O(ram_reg_i_902_n_0));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    ram_reg_i_903
       (.I0(ram_reg_i_1711_n_0),
        .I1(ap_CS_fsm_state57),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[5]),
        .I3(ram_reg_i_1712_n_0),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_903_n_0));
  LUT6 #(
    .INIT(64'hBB8BB888B888B888)) 
    ram_reg_i_904
       (.I0(reg_2200[5]),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(reg_2190[5]),
        .I4(reg_2180[5]),
        .I5(ap_CS_fsm_state67),
        .O(ram_reg_i_904_n_0));
  LUT6 #(
    .INIT(64'h333300A03333FFA0)) 
    ram_reg_i_905
       (.I0(ap_CS_fsm_state64),
        .I1(reg_2170[5]),
        .I2(reg_2235[5]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[5]),
        .O(ram_reg_i_905_n_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_906
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[5]),
        .I1(ap_CS_fsm_state49),
        .I2(reg_2170[5]),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state51),
        .I5(reg_2180[5]),
        .O(ram_reg_i_906_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0770000F077)) 
    ram_reg_i_907
       (.I0(reg_2215[5]),
        .I1(ap_CS_fsm_state46),
        .I2(reg_2225[5]),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .I5(reg_2235[5]),
        .O(ram_reg_i_907_n_0));
  LUT6 #(
    .INIT(64'h30303F30303A3F3A)) 
    ram_reg_i_908
       (.I0(ap_CS_fsm_state52),
        .I1(reg_2210[5]),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(reg_2200[5]),
        .I5(reg_2190[5]),
        .O(ram_reg_i_908_n_0));
  LUT6 #(
    .INIT(64'h23202323EFECEFEF)) 
    ram_reg_i_909
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[5]),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(reg_2230[5]),
        .I4(ap_CS_fsm_state40),
        .I5(reg_2175[5]),
        .O(ram_reg_i_909_n_0));
  LUT6 #(
    .INIT(64'h0000F0DDFFFFF0DD)) 
    ram_reg_i_910
       (.I0(ap_CS_fsm_state37),
        .I1(reg_2200[5]),
        .I2(reg_2210[5]),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(reg_2220[5]),
        .O(ram_reg_i_910_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFFFEFEE)) 
    ram_reg_i_911
       (.I0(ram_reg_i_1713_n_0),
        .I1(ram_reg_i_1714_n_0),
        .I2(reg_2190[5]),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .I5(reg_2180[5]),
        .O(ram_reg_i_911_n_0));
  LUT6 #(
    .INIT(64'hAAABAAA8FFFFFFFF)) 
    ram_reg_i_912
       (.I0(ram_reg_i_1715_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(ram_reg_i_1716_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_912_n_0));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    ram_reg_i_913
       (.I0(ram_reg_i_821_n_0),
        .I1(ram_reg_i_1615_n_0),
        .I2(ram_reg_i_1717_n_0),
        .I3(ram_reg_i_1718_n_0),
        .I4(ram_reg_i_1660_n_0),
        .O(ram_reg_i_913_n_0));
  LUT6 #(
    .INIT(64'hCCA0CCAFCCA0CCA0)) 
    ram_reg_i_914
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[5]),
        .I1(reg_2170[5]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .I4(lk_14_reg_3385[5]),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_914_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_915
       (.I0(ram_reg_i_860_n_0),
        .I1(ram_reg_i_1719_n_0),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_915_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF1F)) 
    ram_reg_i_92
       (.I0(ram_reg_i_299_n_0),
        .I1(ap_CS_fsm_state55),
        .I2(ram_reg_i_155__5_n_0),
        .I3(ram_reg_i_300_n_0),
        .I4(ram_reg_i_301_n_0),
        .I5(ram_reg_4),
        .O(ram_reg_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_949
       (.I0(ram_reg_i_369_n_0),
        .I1(ram_reg_i_1747_n_0),
        .O(ram_reg_i_949_n_0));
  LUT6 #(
    .INIT(64'h000000000D000D0D)) 
    ram_reg_i_95
       (.I0(ram_reg_i_306_n_0),
        .I1(ram_reg_i_307_n_0),
        .I2(ram_reg_i_308_n_0),
        .I3(ram_reg_i_309_n_0),
        .I4(ram_reg_i_310_n_0),
        .I5(ram_reg_4),
        .O(ram_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h8B888888BBB8B8B8)) 
    ram_reg_i_950
       (.I0(reg_2200[4]),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .I4(reg_2180[4]),
        .I5(reg_2190[4]),
        .O(ram_reg_i_950_n_0));
  LUT6 #(
    .INIT(64'h3333FFA0333300A0)) 
    ram_reg_i_951
       (.I0(ap_CS_fsm_state64),
        .I1(reg_2170[4]),
        .I2(reg_2235[4]),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state66),
        .I5(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[4]),
        .O(ram_reg_i_951_n_0));
  LUT6 #(
    .INIT(64'h00000000000000AE)) 
    ram_reg_i_952
       (.I0(ram_reg_i_1748_n_0),
        .I1(ap_CS_fsm_state57),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[4]),
        .I3(ram_reg_i_1749_n_0),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_952_n_0));
  LUT5 #(
    .INIT(32'hFFFF08F8)) 
    ram_reg_i_953
       (.I0(ap_CS_fsm_state61),
        .I1(reg_2205[4]),
        .I2(ap_CS_fsm_state62),
        .I3(reg_2215[4]),
        .I4(ap_CS_fsm_state63),
        .O(ram_reg_i_953_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    ram_reg_i_954
       (.I0(ram_reg_i_1750_n_0),
        .I1(ram_reg_i_1751_n_0),
        .I2(ram_reg_i_1710_n_0),
        .I3(reg_2170[5]),
        .I4(\reg_2200[7]_i_4_n_0 ),
        .I5(lk_1_reg_3308[5]),
        .O(ram_reg_i_954_n_0));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    ram_reg_i_955
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_i_1752_n_0),
        .I4(ram_reg_i_1753_n_0),
        .I5(ram_reg_i_427_n_0),
        .O(ram_reg_i_955_n_0));
  LUT6 #(
    .INIT(64'hCC50CC5FCC50CC50)) 
    ram_reg_i_956
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[4]),
        .I1(reg_2170[4]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .I4(lk_14_reg_3385[4]),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_956_n_0));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    ram_reg_i_958
       (.I0(ram_reg_i_1660_n_0),
        .I1(ram_reg_i_1755_n_0),
        .I2(lk_4_reg_3325[4]),
        .I3(ram_reg_i_1663_n_0),
        .I4(ram_reg_i_1472_n_0),
        .I5(ram_reg_i_1756_n_0),
        .O(ram_reg_i_958_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h0131CDFD)) 
    ram_reg_i_959
       (.I0(reg_2190[4]),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state53),
        .I3(reg_2200[4]),
        .I4(reg_2210[4]),
        .O(ram_reg_i_959_n_0));
  LUT5 #(
    .INIT(32'hAAAA33F0)) 
    ram_reg_i_960
       (.I0(reg_2180[4]),
        .I1(reg_2170[4]),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[4]),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state51),
        .O(ram_reg_i_960_n_0));
  LUT6 #(
    .INIT(64'h33AA330033AA33F0)) 
    ram_reg_i_961
       (.I0(reg_2225[4]),
        .I1(reg_2235[4]),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state47),
        .I5(reg_2215[4]),
        .O(ram_reg_i_961_n_0));
  MUXF7 ram_reg_i_962
       (.I0(ram_reg_i_1757_n_0),
        .I1(ram_reg_i_1758_n_0),
        .O(ram_reg_i_962_n_0),
        .S(ram_reg_i_1620_n_0));
  LUT6 #(
    .INIT(64'h23202020EFECECEC)) 
    ram_reg_i_963
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[4]),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(reg_2230[4]),
        .I4(ap_CS_fsm_state40),
        .I5(reg_2175[4]),
        .O(ram_reg_i_963_n_0));
  LUT6 #(
    .INIT(64'h00000FDDFFFF0FDD)) 
    ram_reg_i_964
       (.I0(ap_CS_fsm_state43),
        .I1(reg_2185[4]),
        .I2(reg_2195[4]),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state45),
        .I5(reg_2205[4]),
        .O(ram_reg_i_964_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABABAAABA)) 
    ram_reg_i_97
       (.I0(ram_reg_10),
        .I1(ram_reg_4),
        .I2(ram_reg_i_270_n_0),
        .I3(ram_reg_i_311_n_0),
        .I4(ram_reg_i_312_n_0),
        .I5(ram_reg_i_313_n_0),
        .O(\ap_CS_fsm_reg[3]_0 ));
  MUXF7 ram_reg_i_986
       (.I0(ram_reg_i_1792_n_0),
        .I1(ram_reg_i_1793_n_0),
        .O(ram_reg_i_986_n_0),
        .S(ram_reg_i_865_n_0));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    ram_reg_i_988
       (.I0(ram_reg_i_1794_n_0),
        .I1(ram_reg_i_1472_n_0),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_1795_n_0),
        .O(ram_reg_i_988_n_0));
  LUT6 #(
    .INIT(64'hE2F3E2C0E2C0E2C0)) 
    ram_reg_i_989
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[3]),
        .I1(ap_CS_fsm_state18),
        .I2(reg_2170[3]),
        .I3(ap_CS_fsm_state17),
        .I4(lk_14_reg_3385[3]),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_989_n_0));
  LUT6 #(
    .INIT(64'h10131313DCDFDFDF)) 
    ram_reg_i_990
       (.I0(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[3]),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(reg_2230[3]),
        .I4(ap_CS_fsm_state40),
        .I5(reg_2175[3]),
        .O(ram_reg_i_990_n_0));
  MUXF7 ram_reg_i_991
       (.I0(ram_reg_i_1796_n_0),
        .I1(ram_reg_i_1797_n_0),
        .O(ram_reg_i_991_n_0),
        .S(ram_reg_i_1620_n_0));
  LUT6 #(
    .INIT(64'h30353F3530303F30)) 
    ram_reg_i_992
       (.I0(reg_2185[3]),
        .I1(reg_2205[3]),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state44),
        .I4(reg_2195[3]),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_992_n_0));
  LUT6 #(
    .INIT(64'h00000FDDFFFF0FDD)) 
    ram_reg_i_993
       (.I0(ap_CS_fsm_state49),
        .I1(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[3]),
        .I2(reg_2170[3]),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state51),
        .I5(reg_2180[3]),
        .O(ram_reg_i_993_n_0));
  LUT6 #(
    .INIT(64'h0000F077FFFFF077)) 
    ram_reg_i_994
       (.I0(reg_2215[3]),
        .I1(ap_CS_fsm_state46),
        .I2(reg_2225[3]),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .I5(reg_2235[3]),
        .O(ram_reg_i_994_n_0));
  LUT6 #(
    .INIT(64'hCFC0CACACFC0C0C0)) 
    ram_reg_i_995
       (.I0(ap_CS_fsm_state52),
        .I1(reg_2210[3]),
        .I2(ap_CS_fsm_state54),
        .I3(reg_2200[3]),
        .I4(ap_CS_fsm_state53),
        .I5(reg_2190[3]),
        .O(ram_reg_i_995_n_0));
  LUT5 #(
    .INIT(32'hFFFF08F8)) 
    ram_reg_i_996
       (.I0(reg_2205[3]),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state62),
        .I3(reg_2215[3]),
        .I4(ap_CS_fsm_state63),
        .O(ram_reg_i_996_n_0));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    ram_reg_i_997
       (.I0(ram_reg_i_1798_n_0),
        .I1(ap_CS_fsm_state57),
        .I2(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[3]),
        .I3(ram_reg_i_1799_n_0),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_997_n_0));
  LUT6 #(
    .INIT(64'h13101010DFDCDCDC)) 
    ram_reg_i_998
       (.I0(reg_2190[3]),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state68),
        .I3(reg_2180[3]),
        .I4(ap_CS_fsm_state67),
        .I5(reg_2200[3]),
        .O(ram_reg_i_998_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    ram_reg_i_999
       (.I0(ram_reg_i_1800_n_0),
        .I1(ram_reg_i_1801_n_0),
        .I2(ram_reg_i_602_n_0),
        .I3(reg_2235[2]),
        .I4(\reg_2200[7]_i_4_n_0 ),
        .I5(lk_14_reg_3385[2]),
        .O(ram_reg_i_999_n_0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2165[0]_i_1 
       (.I0(lk_1_reg_3308[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2165[1]_i_1 
       (.I0(lk_1_reg_3308[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2165[2]_i_1 
       (.I0(lk_1_reg_3308[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2165[3]_i_1 
       (.I0(lk_1_reg_3308[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2165[4]_i_1 
       (.I0(lk_1_reg_3308[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2165[5]_i_1 
       (.I0(lk_1_reg_3308[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2165[6]_i_1 
       (.I0(lk_1_reg_3308[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2165[7]_i_1 
       (.I0(lk_0_reg_3303[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2165[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[7]));
  FDRE \reg_2165_reg[0] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[0]),
        .Q(reg_2165[0]),
        .R(1'b0));
  FDRE \reg_2165_reg[1] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[1]),
        .Q(reg_2165[1]),
        .R(1'b0));
  FDRE \reg_2165_reg[2] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[2]),
        .Q(reg_2165[2]),
        .R(1'b0));
  FDRE \reg_2165_reg[3] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[3]),
        .Q(reg_2165[3]),
        .R(1'b0));
  FDRE \reg_2165_reg[4] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[4]),
        .Q(reg_2165[4]),
        .R(1'b0));
  FDRE \reg_2165_reg[5] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[5]),
        .Q(reg_2165[5]),
        .R(1'b0));
  FDRE \reg_2165_reg[6] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[6]),
        .Q(reg_2165[6]),
        .R(1'b0));
  FDRE \reg_2165_reg[7] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_0[7]),
        .Q(reg_2165[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2170[0]_i_1 
       (.I0(lk_2_reg_3313[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2170[1]_i_1 
       (.I0(lk_2_reg_3313[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2170[2]_i_1 
       (.I0(lk_2_reg_3313[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2170[3]_i_1 
       (.I0(lk_2_reg_3313[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2170[4]_i_1 
       (.I0(lk_2_reg_3313[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2170[5]_i_1 
       (.I0(lk_2_reg_3313[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2170[6]_i_1 
       (.I0(lk_2_reg_3313[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_2170[7]_i_1 
       (.I0(\reg_2200[7]_i_3_n_0 ),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state17),
        .O(reg_21650));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2170[7]_i_2 
       (.I0(lk_1_reg_3308[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2170[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[7]));
  FDRE \reg_2170_reg[0] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[0]),
        .Q(reg_2170[0]),
        .R(1'b0));
  FDRE \reg_2170_reg[1] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[1]),
        .Q(reg_2170[1]),
        .R(1'b0));
  FDRE \reg_2170_reg[2] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[2]),
        .Q(reg_2170[2]),
        .R(1'b0));
  FDRE \reg_2170_reg[3] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[3]),
        .Q(reg_2170[3]),
        .R(1'b0));
  FDRE \reg_2170_reg[4] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[4]),
        .Q(reg_2170[4]),
        .R(1'b0));
  FDRE \reg_2170_reg[5] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[5]),
        .Q(reg_2170[5]),
        .R(1'b0));
  FDRE \reg_2170_reg[6] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[6]),
        .Q(reg_2170[6]),
        .R(1'b0));
  FDRE \reg_2170_reg[7] 
       (.C(ap_clk),
        .CE(reg_21650),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_1[7]),
        .Q(reg_2170[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2175[0]_i_1 
       (.I0(lk_3_reg_3319[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2180[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2175[1]_i_1 
       (.I0(lk_3_reg_3319[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2180[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2175[2]_i_1 
       (.I0(lk_3_reg_3319[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2180[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2175[3]_i_1 
       (.I0(lk_3_reg_3319[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2180[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2175[4]_i_1 
       (.I0(lk_3_reg_3319[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2180[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2175[5]_i_1 
       (.I0(lk_3_reg_3319[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2180[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2175[6]_i_1 
       (.I0(lk_3_reg_3319[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2180[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2175[7]_i_1 
       (.I0(lk_2_reg_3313[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2175[0]),
        .O(\reg_2175[7]_i_1_n_0 ));
  FDRE \reg_2175_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[1]),
        .Q(reg_2175[0]),
        .R(1'b0));
  FDRE \reg_2175_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[2]),
        .Q(reg_2175[1]),
        .R(1'b0));
  FDRE \reg_2175_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[3]),
        .Q(reg_2175[2]),
        .R(1'b0));
  FDRE \reg_2175_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[4]),
        .Q(reg_2175[3]),
        .R(1'b0));
  FDRE \reg_2175_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[5]),
        .Q(reg_2175[4]),
        .R(1'b0));
  FDRE \reg_2175_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[6]),
        .Q(reg_2175[5]),
        .R(1'b0));
  FDRE \reg_2175_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[7]),
        .Q(reg_2175[6]),
        .R(1'b0));
  FDRE \reg_2175_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2175[7]_i_1_n_0 ),
        .Q(reg_2175[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2180[0]_i_1 
       (.I0(lk_4_reg_3325[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2185[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2180[1]_i_1 
       (.I0(lk_4_reg_3325[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2185[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2180[2]_i_1 
       (.I0(lk_4_reg_3325[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2185[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2180[3]_i_1 
       (.I0(lk_4_reg_3325[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2185[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2180[4]_i_1 
       (.I0(lk_4_reg_3325[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2185[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2180[5]_i_1 
       (.I0(lk_4_reg_3325[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2185[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2180[6]_i_1 
       (.I0(lk_4_reg_3325[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2185[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2180[7]_i_1 
       (.I0(lk_3_reg_3319[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2180[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[0]));
  FDRE \reg_2180_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[1]),
        .Q(reg_2180[0]),
        .R(1'b0));
  FDRE \reg_2180_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[2]),
        .Q(reg_2180[1]),
        .R(1'b0));
  FDRE \reg_2180_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[3]),
        .Q(reg_2180[2]),
        .R(1'b0));
  FDRE \reg_2180_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[4]),
        .Q(reg_2180[3]),
        .R(1'b0));
  FDRE \reg_2180_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[5]),
        .Q(reg_2180[4]),
        .R(1'b0));
  FDRE \reg_2180_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[6]),
        .Q(reg_2180[5]),
        .R(1'b0));
  FDRE \reg_2180_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[7]),
        .Q(reg_2180[6]),
        .R(1'b0));
  FDRE \reg_2180_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_3_read[0]),
        .Q(reg_2180[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2185[0]_i_1 
       (.I0(lk_5_reg_3331[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2190[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2185[1]_i_1 
       (.I0(lk_5_reg_3331[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2190[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2185[2]_i_1 
       (.I0(lk_5_reg_3331[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2190[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2185[3]_i_1 
       (.I0(lk_5_reg_3331[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2190[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2185[4]_i_1 
       (.I0(lk_5_reg_3331[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2190[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2185[5]_i_1 
       (.I0(lk_5_reg_3331[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2190[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2185[6]_i_1 
       (.I0(lk_5_reg_3331[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2190[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2185[7]_i_1 
       (.I0(lk_4_reg_3325[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2185[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[0]));
  FDRE \reg_2185_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[1]),
        .Q(reg_2185[0]),
        .R(1'b0));
  FDRE \reg_2185_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[2]),
        .Q(reg_2185[1]),
        .R(1'b0));
  FDRE \reg_2185_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[3]),
        .Q(reg_2185[2]),
        .R(1'b0));
  FDRE \reg_2185_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[4]),
        .Q(reg_2185[3]),
        .R(1'b0));
  FDRE \reg_2185_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[5]),
        .Q(reg_2185[4]),
        .R(1'b0));
  FDRE \reg_2185_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[6]),
        .Q(reg_2185[5]),
        .R(1'b0));
  FDRE \reg_2185_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[7]),
        .Q(reg_2185[6]),
        .R(1'b0));
  FDRE \reg_2185_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_4_read[0]),
        .Q(reg_2185[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2190[0]_i_1 
       (.I0(lk_6_reg_3337[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2195[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2190[1]_i_1 
       (.I0(lk_6_reg_3337[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2195[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2190[2]_i_1 
       (.I0(lk_6_reg_3337[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2195[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2190[3]_i_1 
       (.I0(lk_6_reg_3337[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2195[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2190[4]_i_1 
       (.I0(lk_6_reg_3337[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2195[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2190[5]_i_1 
       (.I0(lk_6_reg_3337[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2195[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2190[6]_i_1 
       (.I0(lk_6_reg_3337[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2195[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2190[7]_i_1 
       (.I0(lk_5_reg_3331[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2190[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[0]));
  FDRE \reg_2190_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[1]),
        .Q(reg_2190[0]),
        .R(1'b0));
  FDRE \reg_2190_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[2]),
        .Q(reg_2190[1]),
        .R(1'b0));
  FDRE \reg_2190_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[3]),
        .Q(reg_2190[2]),
        .R(1'b0));
  FDRE \reg_2190_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[4]),
        .Q(reg_2190[3]),
        .R(1'b0));
  FDRE \reg_2190_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[5]),
        .Q(reg_2190[4]),
        .R(1'b0));
  FDRE \reg_2190_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[6]),
        .Q(reg_2190[5]),
        .R(1'b0));
  FDRE \reg_2190_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[7]),
        .Q(reg_2190[6]),
        .R(1'b0));
  FDRE \reg_2190_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_5_read[0]),
        .Q(reg_2190[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2195[0]_i_1 
       (.I0(lk_7_reg_3343[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2200[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2195[1]_i_1 
       (.I0(lk_7_reg_3343[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2200[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2195[2]_i_1 
       (.I0(lk_7_reg_3343[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2200[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2195[3]_i_1 
       (.I0(lk_7_reg_3343[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2200[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2195[4]_i_1 
       (.I0(lk_7_reg_3343[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2200[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2195[5]_i_1 
       (.I0(lk_7_reg_3343[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2200[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2195[6]_i_1 
       (.I0(lk_7_reg_3343[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2200[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2195[7]_i_1 
       (.I0(lk_6_reg_3337[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2195[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[0]));
  FDRE \reg_2195_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[1]),
        .Q(reg_2195[0]),
        .R(1'b0));
  FDRE \reg_2195_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[2]),
        .Q(reg_2195[1]),
        .R(1'b0));
  FDRE \reg_2195_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[3]),
        .Q(reg_2195[2]),
        .R(1'b0));
  FDRE \reg_2195_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[4]),
        .Q(reg_2195[3]),
        .R(1'b0));
  FDRE \reg_2195_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[5]),
        .Q(reg_2195[4]),
        .R(1'b0));
  FDRE \reg_2195_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[6]),
        .Q(reg_2195[5]),
        .R(1'b0));
  FDRE \reg_2195_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[7]),
        .Q(reg_2195[6]),
        .R(1'b0));
  FDRE \reg_2195_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_6_read[0]),
        .Q(reg_2195[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2200[0]_i_1 
       (.I0(lk_15_reg_3391[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2240[0]),
        .O(\reg_2200[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2200[1]_i_1 
       (.I0(lk_15_reg_3391[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2240[1]),
        .O(\reg_2200[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2200[2]_i_1 
       (.I0(lk_15_reg_3391[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2240[2]),
        .O(\reg_2200[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2200[3]_i_1 
       (.I0(lk_15_reg_3391[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2240[3]),
        .O(\reg_2200[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2200[4]_i_1 
       (.I0(lk_15_reg_3391[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2240[4]),
        .O(\reg_2200[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2200[5]_i_1 
       (.I0(lk_15_reg_3391[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2240[5]),
        .O(\reg_2200[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2200[6]_i_1 
       (.I0(lk_15_reg_3391[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2240[6]),
        .O(\reg_2200[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_2200[7]_i_1 
       (.I0(\reg_2200[7]_i_3_n_0 ),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state73),
        .O(reg_21750));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2200[7]_i_2 
       (.I0(lk_7_reg_3343[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2200[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_2200[7]_i_3 
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state57),
        .O(\reg_2200[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_2200[7]_i_4 
       (.I0(\reg_2200[7]_i_3_n_0 ),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state73),
        .O(\reg_2200[7]_i_4_n_0 ));
  FDRE \reg_2200_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2200[0]_i_1_n_0 ),
        .Q(reg_2200[0]),
        .R(1'b0));
  FDRE \reg_2200_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2200[1]_i_1_n_0 ),
        .Q(reg_2200[1]),
        .R(1'b0));
  FDRE \reg_2200_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2200[2]_i_1_n_0 ),
        .Q(reg_2200[2]),
        .R(1'b0));
  FDRE \reg_2200_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2200[3]_i_1_n_0 ),
        .Q(reg_2200[3]),
        .R(1'b0));
  FDRE \reg_2200_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2200[4]_i_1_n_0 ),
        .Q(reg_2200[4]),
        .R(1'b0));
  FDRE \reg_2200_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2200[5]_i_1_n_0 ),
        .Q(reg_2200[5]),
        .R(1'b0));
  FDRE \reg_2200_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2200[6]_i_1_n_0 ),
        .Q(reg_2200[6]),
        .R(1'b0));
  FDRE \reg_2200_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_7_read[0]),
        .Q(reg_2200[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2205[0]_i_1 
       (.I0(lk_8_reg_3349[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2205[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2205[1]_i_1 
       (.I0(lk_0_reg_3303[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2165[1]),
        .O(\reg_2205[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2205[2]_i_1 
       (.I0(lk_0_reg_3303[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2165[2]),
        .O(\reg_2205[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2205[3]_i_1 
       (.I0(lk_0_reg_3303[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2165[3]),
        .O(\reg_2205[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2205[4]_i_1 
       (.I0(lk_0_reg_3303[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2165[4]),
        .O(\reg_2205[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2205[5]_i_1 
       (.I0(lk_0_reg_3303[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2165[5]),
        .O(\reg_2205[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2205[6]_i_1 
       (.I0(lk_0_reg_3303[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2165[6]),
        .O(\reg_2205[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2205[7]_i_1 
       (.I0(lk_0_reg_3303[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2165[7]),
        .O(\reg_2205[7]_i_1_n_0 ));
  FDRE \reg_2205_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[7]),
        .Q(reg_2205[0]),
        .R(1'b0));
  FDRE \reg_2205_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2205[1]_i_1_n_0 ),
        .Q(reg_2205[1]),
        .R(1'b0));
  FDRE \reg_2205_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2205[2]_i_1_n_0 ),
        .Q(reg_2205[2]),
        .R(1'b0));
  FDRE \reg_2205_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2205[3]_i_1_n_0 ),
        .Q(reg_2205[3]),
        .R(1'b0));
  FDRE \reg_2205_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2205[4]_i_1_n_0 ),
        .Q(reg_2205[4]),
        .R(1'b0));
  FDRE \reg_2205_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2205[5]_i_1_n_0 ),
        .Q(reg_2205[5]),
        .R(1'b0));
  FDRE \reg_2205_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2205[6]_i_1_n_0 ),
        .Q(reg_2205[6]),
        .R(1'b0));
  FDRE \reg_2205_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2205[7]_i_1_n_0 ),
        .Q(reg_2205[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2210[0]_i_1 
       (.I0(lk_9_reg_3355[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2210[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2210[1]_i_1 
       (.I0(lk_8_reg_3349[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2205[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2210[2]_i_1 
       (.I0(lk_8_reg_3349[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2205[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2210[3]_i_1 
       (.I0(lk_8_reg_3349[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2205[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2210[4]_i_1 
       (.I0(lk_8_reg_3349[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2205[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2210[5]_i_1 
       (.I0(lk_8_reg_3349[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2205[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2210[6]_i_1 
       (.I0(lk_8_reg_3349[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2205[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2210[7]_i_1 
       (.I0(lk_8_reg_3349[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2205[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[6]));
  FDRE \reg_2210_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[7]),
        .Q(reg_2210[0]),
        .R(1'b0));
  FDRE \reg_2210_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[0]),
        .Q(reg_2210[1]),
        .R(1'b0));
  FDRE \reg_2210_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[1]),
        .Q(reg_2210[2]),
        .R(1'b0));
  FDRE \reg_2210_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[2]),
        .Q(reg_2210[3]),
        .R(1'b0));
  FDRE \reg_2210_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[3]),
        .Q(reg_2210[4]),
        .R(1'b0));
  FDRE \reg_2210_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[4]),
        .Q(reg_2210[5]),
        .R(1'b0));
  FDRE \reg_2210_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[5]),
        .Q(reg_2210[6]),
        .R(1'b0));
  FDRE \reg_2210_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_8_read[6]),
        .Q(reg_2210[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2215[0]_i_1 
       (.I0(lk_10_reg_3361[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2215[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2215[1]_i_1 
       (.I0(lk_9_reg_3355[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2210[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2215[2]_i_1 
       (.I0(lk_9_reg_3355[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2210[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2215[3]_i_1 
       (.I0(lk_9_reg_3355[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2210[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2215[4]_i_1 
       (.I0(lk_9_reg_3355[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2210[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2215[5]_i_1 
       (.I0(lk_9_reg_3355[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2210[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2215[6]_i_1 
       (.I0(lk_9_reg_3355[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2210[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2215[7]_i_1 
       (.I0(lk_9_reg_3355[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2210[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[6]));
  FDRE \reg_2215_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[7]),
        .Q(reg_2215[0]),
        .R(1'b0));
  FDRE \reg_2215_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[0]),
        .Q(reg_2215[1]),
        .R(1'b0));
  FDRE \reg_2215_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[1]),
        .Q(reg_2215[2]),
        .R(1'b0));
  FDRE \reg_2215_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[2]),
        .Q(reg_2215[3]),
        .R(1'b0));
  FDRE \reg_2215_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[3]),
        .Q(reg_2215[4]),
        .R(1'b0));
  FDRE \reg_2215_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[4]),
        .Q(reg_2215[5]),
        .R(1'b0));
  FDRE \reg_2215_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[5]),
        .Q(reg_2215[6]),
        .R(1'b0));
  FDRE \reg_2215_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_9_read[6]),
        .Q(reg_2215[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2220[0]_i_1 
       (.I0(lk_11_reg_3367[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2220[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2220[1]_i_1 
       (.I0(lk_10_reg_3361[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2215[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2220[2]_i_1 
       (.I0(lk_10_reg_3361[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2215[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2220[3]_i_1 
       (.I0(lk_10_reg_3361[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2215[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2220[4]_i_1 
       (.I0(lk_10_reg_3361[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2215[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2220[5]_i_1 
       (.I0(lk_10_reg_3361[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2215[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2220[6]_i_1 
       (.I0(lk_10_reg_3361[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2215[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2220[7]_i_1 
       (.I0(lk_10_reg_3361[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2215[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[6]));
  FDRE \reg_2220_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[7]),
        .Q(reg_2220[0]),
        .R(1'b0));
  FDRE \reg_2220_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[0]),
        .Q(reg_2220[1]),
        .R(1'b0));
  FDRE \reg_2220_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[1]),
        .Q(reg_2220[2]),
        .R(1'b0));
  FDRE \reg_2220_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[2]),
        .Q(reg_2220[3]),
        .R(1'b0));
  FDRE \reg_2220_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[3]),
        .Q(reg_2220[4]),
        .R(1'b0));
  FDRE \reg_2220_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[4]),
        .Q(reg_2220[5]),
        .R(1'b0));
  FDRE \reg_2220_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[5]),
        .Q(reg_2220[6]),
        .R(1'b0));
  FDRE \reg_2220_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_10_read[6]),
        .Q(reg_2220[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2225[0]_i_1 
       (.I0(lk_12_reg_3373[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2225[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2225[1]_i_1 
       (.I0(lk_11_reg_3367[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2220[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2225[2]_i_1 
       (.I0(lk_11_reg_3367[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2220[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2225[3]_i_1 
       (.I0(lk_11_reg_3367[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2220[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2225[4]_i_1 
       (.I0(lk_11_reg_3367[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2220[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2225[5]_i_1 
       (.I0(lk_11_reg_3367[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2220[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2225[6]_i_1 
       (.I0(lk_11_reg_3367[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2220[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2225[7]_i_1 
       (.I0(lk_11_reg_3367[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2220[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[6]));
  FDRE \reg_2225_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[7]),
        .Q(reg_2225[0]),
        .R(1'b0));
  FDRE \reg_2225_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[0]),
        .Q(reg_2225[1]),
        .R(1'b0));
  FDRE \reg_2225_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[1]),
        .Q(reg_2225[2]),
        .R(1'b0));
  FDRE \reg_2225_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[2]),
        .Q(reg_2225[3]),
        .R(1'b0));
  FDRE \reg_2225_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[3]),
        .Q(reg_2225[4]),
        .R(1'b0));
  FDRE \reg_2225_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[4]),
        .Q(reg_2225[5]),
        .R(1'b0));
  FDRE \reg_2225_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[5]),
        .Q(reg_2225[6]),
        .R(1'b0));
  FDRE \reg_2225_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_11_read[6]),
        .Q(reg_2225[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2230[0]_i_1 
       (.I0(lk_13_reg_3379[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2230[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2230[1]_i_1 
       (.I0(lk_12_reg_3373[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2225[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2230[2]_i_1 
       (.I0(lk_12_reg_3373[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2225[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2230[3]_i_1 
       (.I0(lk_12_reg_3373[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2225[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2230[4]_i_1 
       (.I0(lk_12_reg_3373[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2225[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2230[5]_i_1 
       (.I0(lk_12_reg_3373[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2225[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2230[6]_i_1 
       (.I0(lk_12_reg_3373[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2225[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2230[7]_i_1 
       (.I0(lk_12_reg_3373[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2225[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[6]));
  FDRE \reg_2230_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[7]),
        .Q(reg_2230[0]),
        .R(1'b0));
  FDRE \reg_2230_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[0]),
        .Q(reg_2230[1]),
        .R(1'b0));
  FDRE \reg_2230_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[1]),
        .Q(reg_2230[2]),
        .R(1'b0));
  FDRE \reg_2230_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[2]),
        .Q(reg_2230[3]),
        .R(1'b0));
  FDRE \reg_2230_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[3]),
        .Q(reg_2230[4]),
        .R(1'b0));
  FDRE \reg_2230_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[4]),
        .Q(reg_2230[5]),
        .R(1'b0));
  FDRE \reg_2230_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[5]),
        .Q(reg_2230[6]),
        .R(1'b0));
  FDRE \reg_2230_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_1213_read[6]),
        .Q(reg_2230[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2235[0]_i_1 
       (.I0(lk_14_reg_3385[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[7]),
        .O(\reg_2235[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2235[1]_i_1 
       (.I0(lk_13_reg_3379[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2230[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2235[2]_i_1 
       (.I0(lk_13_reg_3379[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2230[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2235[3]_i_1 
       (.I0(lk_13_reg_3379[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2230[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2235[4]_i_1 
       (.I0(lk_13_reg_3379[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2230[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2235[5]_i_1 
       (.I0(lk_13_reg_3379[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2230[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2235[6]_i_1 
       (.I0(lk_13_reg_3379[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2230[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2235[7]_i_1 
       (.I0(lk_13_reg_3379[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2230[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[6]));
  FDRE \reg_2235_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(\reg_2235[0]_i_1_n_0 ),
        .Q(reg_2235[0]),
        .R(1'b0));
  FDRE \reg_2235_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[0]),
        .Q(reg_2235[1]),
        .R(1'b0));
  FDRE \reg_2235_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[1]),
        .Q(reg_2235[2]),
        .R(1'b0));
  FDRE \reg_2235_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[2]),
        .Q(reg_2235[3]),
        .R(1'b0));
  FDRE \reg_2235_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[3]),
        .Q(reg_2235[4]),
        .R(1'b0));
  FDRE \reg_2235_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[4]),
        .Q(reg_2235[5]),
        .R(1'b0));
  FDRE \reg_2235_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[5]),
        .Q(reg_2235[6]),
        .R(1'b0));
  FDRE \reg_2235_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_lk_13_read[6]),
        .Q(reg_2235[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2240[0]_i_1 
       (.I0(lk_15_reg_3391[7]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2240[7]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2240[1]_i_1 
       (.I0(lk_14_reg_3385[0]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[0]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2240[2]_i_1 
       (.I0(lk_14_reg_3385[1]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[1]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[2]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2240[3]_i_1 
       (.I0(lk_14_reg_3385[2]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[2]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[3]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2240[4]_i_1 
       (.I0(lk_14_reg_3385[3]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[3]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2240[5]_i_1 
       (.I0(lk_14_reg_3385[4]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[4]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[5]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2240[6]_i_1 
       (.I0(lk_14_reg_3385[5]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[5]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[6]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2240[7]_i_1 
       (.I0(lk_14_reg_3385[6]),
        .I1(\reg_2200[7]_i_4_n_0 ),
        .I2(reg_2235[6]),
        .O(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[7]));
  FDRE \reg_2240_reg[0] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[0]),
        .Q(reg_2240[0]),
        .R(1'b0));
  FDRE \reg_2240_reg[1] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[1]),
        .Q(reg_2240[1]),
        .R(1'b0));
  FDRE \reg_2240_reg[2] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[2]),
        .Q(reg_2240[2]),
        .R(1'b0));
  FDRE \reg_2240_reg[3] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[3]),
        .Q(reg_2240[3]),
        .R(1'b0));
  FDRE \reg_2240_reg[4] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[4]),
        .Q(reg_2240[4]),
        .R(1'b0));
  FDRE \reg_2240_reg[5] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[5]),
        .Q(reg_2240[5]),
        .R(1'b0));
  FDRE \reg_2240_reg[6] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[6]),
        .Q(reg_2240[6]),
        .R(1'b0));
  FDRE \reg_2240_reg[7] 
       (.C(ap_clk),
        .CE(reg_21750),
        .D(grp_ClefiaDoubleSwap_fu_2045_ap_return_15[7]),
        .Q(reg_2240[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192
   (\ap_CS_fsm_reg[160]_0 ,
    \ap_CS_fsm_reg[107]_0 ,
    \ap_CS_fsm_reg[232]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_ready,
    D,
    grp_ClefiaKeySet192_fu_331_rk_ce1,
    grp_ClefiaKeySet192_fu_331_rk_d1,
    grp_ClefiaKeySet192_fu_331_rk_d0,
    grp_ClefiaKeySet192_fu_331_rk_address1,
    ram_reg,
    grp_ClefiaKeySet192_fu_331_ap_start_reg,
    Q,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output \ap_CS_fsm_reg[160]_0 ;
  output \ap_CS_fsm_reg[107]_0 ;
  output \ap_CS_fsm_reg[232]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output ap_ready;
  output [0:0]D;
  output grp_ClefiaKeySet192_fu_331_rk_ce1;
  output [7:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  output [7:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  output [6:0]grp_ClefiaKeySet192_fu_331_rk_address1;
  input ram_reg;
  input grp_ClefiaKeySet192_fu_331_ap_start_reg;
  input [0:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire [0:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[107]_0 ;
  wire \ap_CS_fsm_reg[160]_0 ;
  wire \ap_CS_fsm_reg[232]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[161] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state174;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state178;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state187;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state189;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state190;
  wire ap_CS_fsm_state191;
  wire ap_CS_fsm_state192;
  wire ap_CS_fsm_state193;
  wire ap_CS_fsm_state194;
  wire ap_CS_fsm_state195;
  wire ap_CS_fsm_state196;
  wire ap_CS_fsm_state197;
  wire ap_CS_fsm_state198;
  wire ap_CS_fsm_state199;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state200;
  wire ap_CS_fsm_state201;
  wire ap_CS_fsm_state202;
  wire ap_CS_fsm_state203;
  wire ap_CS_fsm_state204;
  wire ap_CS_fsm_state205;
  wire ap_CS_fsm_state206;
  wire ap_CS_fsm_state207;
  wire ap_CS_fsm_state208;
  wire ap_CS_fsm_state209;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state210;
  wire ap_CS_fsm_state211;
  wire ap_CS_fsm_state212;
  wire ap_CS_fsm_state213;
  wire ap_CS_fsm_state214;
  wire ap_CS_fsm_state215;
  wire ap_CS_fsm_state216;
  wire ap_CS_fsm_state217;
  wire ap_CS_fsm_state218;
  wire ap_CS_fsm_state219;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state220;
  wire ap_CS_fsm_state221;
  wire ap_CS_fsm_state222;
  wire ap_CS_fsm_state223;
  wire ap_CS_fsm_state224;
  wire ap_CS_fsm_state225;
  wire ap_CS_fsm_state226;
  wire ap_CS_fsm_state227;
  wire ap_CS_fsm_state228;
  wire ap_CS_fsm_state229;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state230;
  wire ap_CS_fsm_state231;
  wire ap_CS_fsm_state232;
  wire ap_CS_fsm_state233;
  wire ap_CS_fsm_state234;
  wire ap_CS_fsm_state235;
  wire ap_CS_fsm_state236;
  wire ap_CS_fsm_state237;
  wire ap_CS_fsm_state238;
  wire ap_CS_fsm_state239;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state240;
  wire ap_CS_fsm_state241;
  wire ap_CS_fsm_state242;
  wire ap_CS_fsm_state243;
  wire ap_CS_fsm_state244;
  wire ap_CS_fsm_state245;
  wire ap_CS_fsm_state246;
  wire ap_CS_fsm_state247;
  wire ap_CS_fsm_state248;
  wire ap_CS_fsm_state249;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state250;
  wire ap_CS_fsm_state251;
  wire ap_CS_fsm_state252;
  wire ap_CS_fsm_state253;
  wire ap_CS_fsm_state254;
  wire ap_CS_fsm_state255;
  wire ap_CS_fsm_state256;
  wire ap_CS_fsm_state257;
  wire ap_CS_fsm_state258;
  wire ap_CS_fsm_state259;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state260;
  wire ap_CS_fsm_state261;
  wire ap_CS_fsm_state262;
  wire ap_CS_fsm_state263;
  wire ap_CS_fsm_state264;
  wire ap_CS_fsm_state265;
  wire ap_CS_fsm_state266;
  wire ap_CS_fsm_state267;
  wire ap_CS_fsm_state268;
  wire ap_CS_fsm_state269;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state270;
  wire ap_CS_fsm_state271;
  wire ap_CS_fsm_state272;
  wire ap_CS_fsm_state273;
  wire ap_CS_fsm_state274;
  wire ap_CS_fsm_state275;
  wire ap_CS_fsm_state276;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [2:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg0;
  wire [2:1]grp_ClefiaDoubleSwap_1_fu_2693_lk_address0;
  wire [3:1]grp_ClefiaDoubleSwap_1_fu_2693_lk_address1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_2693_lk_d1;
  wire grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1;
  wire grp_ClefiaDoubleSwap_1_fu_2693_n_0;
  wire grp_ClefiaDoubleSwap_1_fu_2693_n_1;
  wire grp_ClefiaDoubleSwap_1_fu_2693_n_11;
  wire grp_ClefiaDoubleSwap_1_fu_2693_n_5;
  wire grp_ClefiaDoubleSwap_1_fu_2693_n_6;
  wire grp_ClefiaGfn8_fu_2681_ap_start_reg;
  wire grp_ClefiaGfn8_fu_2681_n_0;
  wire grp_ClefiaGfn8_fu_2681_n_1;
  wire grp_ClefiaGfn8_fu_2681_n_2;
  wire grp_ClefiaGfn8_fu_2681_n_26;
  wire grp_ClefiaGfn8_fu_2681_n_6;
  wire grp_ClefiaGfn8_fu_2681_n_7;
  wire grp_ClefiaGfn8_fu_2681_n_8;
  wire [4:4]grp_ClefiaGfn8_fu_2681_y_address1;
  wire grp_ClefiaKeySet192_fu_331_ap_start_reg;
  wire [6:0]grp_ClefiaKeySet192_fu_331_rk_address1;
  wire grp_ClefiaKeySet192_fu_331_rk_ce1;
  wire [7:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  wire [7:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  wire lk_U_n_16;
  wire lk_U_n_17;
  wire lk_U_n_18;
  wire lk_U_n_19;
  wire lk_U_n_37;
  wire lk_U_n_38;
  wire lk_U_n_39;
  wire lk_U_n_40;
  wire lk_U_n_41;
  wire lk_U_n_42;
  wire lk_U_n_43;
  wire lk_U_n_44;
  wire lk_U_n_45;
  wire lk_U_n_46;
  wire lk_U_n_47;
  wire lk_U_n_48;
  wire lk_U_n_49;
  wire lk_U_n_50;
  wire lk_ce1;
  wire [7:0]lk_d0;
  wire [7:0]lk_d1;
  wire [7:0]lk_load_213_reg_3825;
  wire [7:0]lk_load_214_reg_3835;
  wire [7:0]lk_load_215_reg_3845;
  wire [7:0]lk_load_216_reg_3855;
  wire [7:0]lk_q0;
  wire [7:0]lk_q1;
  wire lk_we1;
  wire ram_reg;
  wire ram_reg_i_1073_n_0;
  wire ram_reg_i_1074_n_0;
  wire ram_reg_i_1075_n_0;
  wire ram_reg_i_1076_n_0;
  wire ram_reg_i_110__5_n_0;
  wire ram_reg_i_1120_n_0;
  wire ram_reg_i_1121_n_0;
  wire ram_reg_i_1122_n_0;
  wire ram_reg_i_1124_n_0;
  wire ram_reg_i_1125_n_0;
  wire ram_reg_i_1126_n_0;
  wire ram_reg_i_1127_n_0;
  wire ram_reg_i_1128_n_0;
  wire ram_reg_i_1129_n_0;
  wire ram_reg_i_1130_n_0;
  wire ram_reg_i_1135_n_0;
  wire ram_reg_i_1136_n_0;
  wire ram_reg_i_1241_n_0;
  wire ram_reg_i_1244_n_0;
  wire ram_reg_i_1246_n_0;
  wire ram_reg_i_1247_n_0;
  wire ram_reg_i_1248_n_0;
  wire ram_reg_i_1250_n_0;
  wire ram_reg_i_1252_n_0;
  wire ram_reg_i_1253_n_0;
  wire ram_reg_i_1255_n_0;
  wire ram_reg_i_1256_n_0;
  wire ram_reg_i_1290_n_0;
  wire ram_reg_i_1291_n_0;
  wire ram_reg_i_1292_n_0;
  wire ram_reg_i_1296_n_0;
  wire ram_reg_i_1299_n_0;
  wire ram_reg_i_1394_n_0;
  wire ram_reg_i_1396_n_0;
  wire ram_reg_i_1432_n_0;
  wire ram_reg_i_1433_n_0;
  wire ram_reg_i_1434_n_0;
  wire ram_reg_i_1435_n_0;
  wire ram_reg_i_1436_n_0;
  wire ram_reg_i_1437_n_0;
  wire ram_reg_i_1438_n_0;
  wire ram_reg_i_1454_n_0;
  wire ram_reg_i_1458_n_0;
  wire ram_reg_i_1459_n_0;
  wire ram_reg_i_1465_n_0;
  wire ram_reg_i_1474_n_0;
  wire ram_reg_i_1475_n_0;
  wire ram_reg_i_1478_n_0;
  wire ram_reg_i_1479_n_0;
  wire ram_reg_i_1480_n_0;
  wire ram_reg_i_1481_n_0;
  wire ram_reg_i_1482_n_0;
  wire ram_reg_i_1483_n_0;
  wire ram_reg_i_1484_n_0;
  wire ram_reg_i_1499_n_0;
  wire ram_reg_i_1500_n_0;
  wire ram_reg_i_1501_n_0;
  wire ram_reg_i_1502_n_0;
  wire ram_reg_i_1503_n_0;
  wire ram_reg_i_1504_n_0;
  wire ram_reg_i_1505_n_0;
  wire ram_reg_i_1506_n_0;
  wire ram_reg_i_1507_n_0;
  wire ram_reg_i_1508_n_0;
  wire ram_reg_i_1509_n_0;
  wire ram_reg_i_1510_n_0;
  wire ram_reg_i_1511_n_0;
  wire ram_reg_i_1512_n_0;
  wire ram_reg_i_1532_n_0;
  wire ram_reg_i_1533_n_0;
  wire ram_reg_i_1534_n_0;
  wire ram_reg_i_1535_n_0;
  wire ram_reg_i_1536_n_0;
  wire ram_reg_i_1537_n_0;
  wire ram_reg_i_1538_n_0;
  wire ram_reg_i_1539_n_0;
  wire ram_reg_i_1540_n_0;
  wire ram_reg_i_1541_n_0;
  wire ram_reg_i_1576_n_0;
  wire ram_reg_i_1577_n_0;
  wire ram_reg_i_1578_n_0;
  wire ram_reg_i_1579_n_0;
  wire ram_reg_i_1580_n_0;
  wire ram_reg_i_1581_n_0;
  wire ram_reg_i_1583_n_0;
  wire ram_reg_i_1584_n_0;
  wire ram_reg_i_1585_n_0;
  wire ram_reg_i_1587_n_0;
  wire ram_reg_i_1588_n_0;
  wire ram_reg_i_1589_n_0;
  wire ram_reg_i_1590_n_0;
  wire ram_reg_i_1592_n_0;
  wire ram_reg_i_1593_n_0;
  wire ram_reg_i_1594_n_0;
  wire ram_reg_i_1595_n_0;
  wire ram_reg_i_1628_n_0;
  wire ram_reg_i_1630_n_0;
  wire ram_reg_i_1632_n_0;
  wire ram_reg_i_1633_n_0;
  wire ram_reg_i_1637_n_0;
  wire ram_reg_i_1638_n_0;
  wire ram_reg_i_1639_n_0;
  wire ram_reg_i_164__5_n_0;
  wire ram_reg_i_1674_n_0;
  wire ram_reg_i_1675_n_0;
  wire ram_reg_i_1680_n_0;
  wire ram_reg_i_1681_n_0;
  wire ram_reg_i_1682_n_0;
  wire ram_reg_i_1684_n_0;
  wire ram_reg_i_1685_n_0;
  wire ram_reg_i_1686_n_0;
  wire ram_reg_i_1688_n_0;
  wire ram_reg_i_1720_n_0;
  wire ram_reg_i_1723_n_0;
  wire ram_reg_i_1724_n_0;
  wire ram_reg_i_1727_n_0;
  wire ram_reg_i_1728_n_0;
  wire ram_reg_i_1729_n_0;
  wire ram_reg_i_1730_n_0;
  wire ram_reg_i_1731_n_0;
  wire ram_reg_i_1759_n_0;
  wire ram_reg_i_1763_n_0;
  wire ram_reg_i_1764_n_0;
  wire ram_reg_i_1765_n_0;
  wire ram_reg_i_1766_n_0;
  wire ram_reg_i_1767_n_0;
  wire ram_reg_i_1768_n_0;
  wire ram_reg_i_1802_n_0;
  wire ram_reg_i_1806_n_0;
  wire ram_reg_i_1807_n_0;
  wire ram_reg_i_1809_n_0;
  wire ram_reg_i_1810_n_0;
  wire ram_reg_i_1811_n_0;
  wire ram_reg_i_1814_n_0;
  wire ram_reg_i_1837_n_0;
  wire ram_reg_i_1844_n_0;
  wire ram_reg_i_1845_n_0;
  wire ram_reg_i_1846_n_0;
  wire ram_reg_i_1848_n_0;
  wire ram_reg_i_1875_n_0;
  wire ram_reg_i_1876_n_0;
  wire ram_reg_i_1877_n_0;
  wire ram_reg_i_1878_n_0;
  wire ram_reg_i_187__3_n_0;
  wire ram_reg_i_1880_n_0;
  wire ram_reg_i_1881_n_0;
  wire ram_reg_i_1882_n_0;
  wire ram_reg_i_1883_n_0;
  wire ram_reg_i_188__3_n_0;
  wire ram_reg_i_189__3_n_0;
  wire ram_reg_i_1907_n_0;
  wire ram_reg_i_1908_n_0;
  wire ram_reg_i_190__3_n_0;
  wire ram_reg_i_1910_n_0;
  wire ram_reg_i_1912_n_0;
  wire ram_reg_i_1913_n_0;
  wire ram_reg_i_1914_n_0;
  wire ram_reg_i_1915_n_0;
  wire ram_reg_i_1918_n_0;
  wire ram_reg_i_1919_n_0;
  wire ram_reg_i_191__3_n_0;
  wire ram_reg_i_1920_n_0;
  wire ram_reg_i_1921_n_0;
  wire ram_reg_i_1922_n_0;
  wire ram_reg_i_1923_n_0;
  wire ram_reg_i_1924_n_0;
  wire ram_reg_i_1925_n_0;
  wire ram_reg_i_192__3_n_0;
  wire ram_reg_i_1969_n_0;
  wire ram_reg_i_1970_n_0;
  wire ram_reg_i_1972_n_0;
  wire ram_reg_i_1974_n_0;
  wire ram_reg_i_1975_n_0;
  wire ram_reg_i_1977_n_0;
  wire ram_reg_i_1978_n_0;
  wire ram_reg_i_1980_n_0;
  wire ram_reg_i_1981_n_0;
  wire ram_reg_i_1982_n_0;
  wire ram_reg_i_1983_n_0;
  wire ram_reg_i_201__3_n_0;
  wire ram_reg_i_202__3_n_0;
  wire ram_reg_i_2038_n_0;
  wire ram_reg_i_203__3_n_0;
  wire ram_reg_i_2040_n_0;
  wire ram_reg_i_2041_n_0;
  wire ram_reg_i_2042_n_0;
  wire ram_reg_i_2043_n_0;
  wire ram_reg_i_2044_n_0;
  wire ram_reg_i_2045_n_0;
  wire ram_reg_i_2047_n_0;
  wire ram_reg_i_2048_n_0;
  wire ram_reg_i_204__2_n_0;
  wire ram_reg_i_2050_n_0;
  wire ram_reg_i_2051_n_0;
  wire ram_reg_i_205__3_n_0;
  wire ram_reg_i_2069_n_0;
  wire ram_reg_i_2070_n_0;
  wire ram_reg_i_2071_n_0;
  wire ram_reg_i_2072_n_0;
  wire ram_reg_i_2073_n_0;
  wire ram_reg_i_2074_n_0;
  wire ram_reg_i_2075_n_0;
  wire ram_reg_i_2076_n_0;
  wire ram_reg_i_2077_n_0;
  wire ram_reg_i_2078_n_0;
  wire ram_reg_i_2079_n_0;
  wire ram_reg_i_2080_n_0;
  wire ram_reg_i_2081_n_0;
  wire ram_reg_i_2082_n_0;
  wire ram_reg_i_2083_n_0;
  wire ram_reg_i_2105_n_0;
  wire ram_reg_i_2106_n_0;
  wire ram_reg_i_2108_n_0;
  wire ram_reg_i_2109_n_0;
  wire ram_reg_i_2111_n_0;
  wire ram_reg_i_2112_n_0;
  wire ram_reg_i_2113_n_0;
  wire ram_reg_i_2114_n_0;
  wire ram_reg_i_2115_n_0;
  wire ram_reg_i_2116_n_0;
  wire ram_reg_i_2117_n_0;
  wire ram_reg_i_2118_n_0;
  wire ram_reg_i_2179_n_0;
  wire ram_reg_i_218__3_n_0;
  wire ram_reg_i_2191_n_0;
  wire ram_reg_i_2195_n_0;
  wire ram_reg_i_2198_n_0;
  wire ram_reg_i_2199_n_0;
  wire ram_reg_i_219__3_n_0;
  wire ram_reg_i_220__3_n_0;
  wire ram_reg_i_221__2_n_0;
  wire ram_reg_i_2220_n_0;
  wire ram_reg_i_2221_n_0;
  wire ram_reg_i_2222_n_0;
  wire ram_reg_i_2223_n_0;
  wire ram_reg_i_2225_n_0;
  wire ram_reg_i_2226_n_0;
  wire ram_reg_i_2227_n_0;
  wire ram_reg_i_2228_n_0;
  wire ram_reg_i_2229_n_0;
  wire ram_reg_i_222__2_n_0;
  wire ram_reg_i_2230_n_0;
  wire ram_reg_i_2231_n_0;
  wire ram_reg_i_2232_n_0;
  wire ram_reg_i_2233_n_0;
  wire ram_reg_i_2234_n_0;
  wire ram_reg_i_2235_n_0;
  wire ram_reg_i_223__2_n_0;
  wire ram_reg_i_2264_n_0;
  wire ram_reg_i_2265_n_0;
  wire ram_reg_i_2266_n_0;
  wire ram_reg_i_2267_n_0;
  wire ram_reg_i_2268_n_0;
  wire ram_reg_i_2269_n_0;
  wire ram_reg_i_2270_n_0;
  wire ram_reg_i_2271_n_0;
  wire ram_reg_i_2282_n_0;
  wire ram_reg_i_2283_n_0;
  wire ram_reg_i_2284_n_0;
  wire ram_reg_i_2285_n_0;
  wire ram_reg_i_2289_n_0;
  wire ram_reg_i_2290_n_0;
  wire ram_reg_i_2291_n_0;
  wire ram_reg_i_2308_n_0;
  wire ram_reg_i_2309_n_0;
  wire ram_reg_i_2310_n_0;
  wire ram_reg_i_2311_n_0;
  wire ram_reg_i_2312_n_0;
  wire ram_reg_i_2313_n_0;
  wire ram_reg_i_2314_n_0;
  wire ram_reg_i_2315_n_0;
  wire ram_reg_i_2316_n_0;
  wire ram_reg_i_2317_n_0;
  wire ram_reg_i_2318_n_0;
  wire ram_reg_i_2319_n_0;
  wire ram_reg_i_2333_n_0;
  wire ram_reg_i_2334_n_0;
  wire ram_reg_i_2335_n_0;
  wire ram_reg_i_2336_n_0;
  wire ram_reg_i_2337_n_0;
  wire ram_reg_i_2338_n_0;
  wire ram_reg_i_2339_n_0;
  wire ram_reg_i_2340_n_0;
  wire ram_reg_i_2354_n_0;
  wire ram_reg_i_2355_n_0;
  wire ram_reg_i_2356_n_0;
  wire ram_reg_i_2357_n_0;
  wire ram_reg_i_2358_n_0;
  wire ram_reg_i_2359_n_0;
  wire ram_reg_i_2374_n_0;
  wire ram_reg_i_2375_n_0;
  wire ram_reg_i_2376_n_0;
  wire ram_reg_i_2386_n_0;
  wire ram_reg_i_2387_n_0;
  wire ram_reg_i_2388_n_0;
  wire ram_reg_i_2389_n_0;
  wire ram_reg_i_2390_n_0;
  wire ram_reg_i_2391_n_0;
  wire ram_reg_i_2401_n_0;
  wire ram_reg_i_2402_n_0;
  wire ram_reg_i_2403_n_0;
  wire ram_reg_i_2404_n_0;
  wire ram_reg_i_2405_n_0;
  wire ram_reg_i_2406_n_0;
  wire ram_reg_i_2407_n_0;
  wire ram_reg_i_2408_n_0;
  wire ram_reg_i_2409_n_0;
  wire ram_reg_i_2414_n_0;
  wire ram_reg_i_2415_n_0;
  wire ram_reg_i_2416_n_0;
  wire ram_reg_i_2417_n_0;
  wire ram_reg_i_2418_n_0;
  wire ram_reg_i_2419_n_0;
  wire ram_reg_i_2420_n_0;
  wire ram_reg_i_2430_n_0;
  wire ram_reg_i_2431_n_0;
  wire ram_reg_i_2432_n_0;
  wire ram_reg_i_2433_n_0;
  wire ram_reg_i_2434_n_0;
  wire ram_reg_i_2435_n_0;
  wire ram_reg_i_2444_n_0;
  wire ram_reg_i_2445_n_0;
  wire ram_reg_i_2446_n_0;
  wire ram_reg_i_2455_n_0;
  wire ram_reg_i_2456_n_0;
  wire ram_reg_i_2457_n_0;
  wire ram_reg_i_2458_n_0;
  wire ram_reg_i_2459_n_0;
  wire ram_reg_i_2460_n_0;
  wire ram_reg_i_2461_n_0;
  wire ram_reg_i_2467_n_0;
  wire ram_reg_i_2468_n_0;
  wire ram_reg_i_2469_n_0;
  wire ram_reg_i_2470_n_0;
  wire ram_reg_i_2471_n_0;
  wire ram_reg_i_2472_n_0;
  wire ram_reg_i_2473_n_0;
  wire ram_reg_i_2484_n_0;
  wire ram_reg_i_2485_n_0;
  wire ram_reg_i_2486_n_0;
  wire ram_reg_i_2487_n_0;
  wire ram_reg_i_2488_n_0;
  wire ram_reg_i_2489_n_0;
  wire ram_reg_i_2490_n_0;
  wire ram_reg_i_2496_n_0;
  wire ram_reg_i_2503_n_0;
  wire ram_reg_i_2504_n_0;
  wire ram_reg_i_2512_n_0;
  wire ram_reg_i_2513_n_0;
  wire ram_reg_i_2514_n_0;
  wire ram_reg_i_2515_n_0;
  wire ram_reg_i_2517_n_0;
  wire ram_reg_i_2535_n_0;
  wire ram_reg_i_2536_n_0;
  wire ram_reg_i_2537_n_0;
  wire ram_reg_i_2538_n_0;
  wire ram_reg_i_2539_n_0;
  wire ram_reg_i_2540_n_0;
  wire ram_reg_i_2541_n_0;
  wire ram_reg_i_2542_n_0;
  wire ram_reg_i_2543_n_0;
  wire ram_reg_i_2550_n_0;
  wire ram_reg_i_2551_n_0;
  wire ram_reg_i_2552_n_0;
  wire ram_reg_i_2557_n_0;
  wire ram_reg_i_2558_n_0;
  wire ram_reg_i_2559_n_0;
  wire ram_reg_i_2571_n_0;
  wire ram_reg_i_2572_n_0;
  wire ram_reg_i_2578_n_0;
  wire ram_reg_i_2579_n_0;
  wire ram_reg_i_2580_n_0;
  wire ram_reg_i_2581_n_0;
  wire ram_reg_i_2582_n_0;
  wire ram_reg_i_2583_n_0;
  wire ram_reg_i_282_n_0;
  wire ram_reg_i_283_n_0;
  wire ram_reg_i_291_n_0;
  wire ram_reg_i_361_n_0;
  wire ram_reg_i_466_n_0;
  wire ram_reg_i_468_n_0;
  wire ram_reg_i_482_n_0;
  wire ram_reg_i_506_n_0;
  wire ram_reg_i_587_n_0;
  wire ram_reg_i_588_n_0;
  wire ram_reg_i_589_n_0;
  wire ram_reg_i_591_n_0;
  wire ram_reg_i_592_n_0;
  wire ram_reg_i_614_n_0;
  wire ram_reg_i_615_n_0;
  wire ram_reg_i_616_n_0;
  wire ram_reg_i_624_n_0;
  wire ram_reg_i_625_n_0;
  wire ram_reg_i_632_n_0;
  wire ram_reg_i_633_n_0;
  wire ram_reg_i_634_n_0;
  wire ram_reg_i_635_n_0;
  wire ram_reg_i_636_n_0;
  wire ram_reg_i_637_n_0;
  wire ram_reg_i_638_n_0;
  wire ram_reg_i_639_n_0;
  wire ram_reg_i_655_n_0;
  wire ram_reg_i_656_n_0;
  wire ram_reg_i_657_n_0;
  wire ram_reg_i_658_n_0;
  wire ram_reg_i_659_n_0;
  wire ram_reg_i_660_n_0;
  wire ram_reg_i_661_n_0;
  wire ram_reg_i_662_n_0;
  wire ram_reg_i_663_n_0;
  wire ram_reg_i_664_n_0;
  wire ram_reg_i_665_n_0;
  wire ram_reg_i_679_n_0;
  wire ram_reg_i_680_n_0;
  wire ram_reg_i_681_n_0;
  wire ram_reg_i_682_n_0;
  wire ram_reg_i_683_n_0;
  wire ram_reg_i_708_n_0;
  wire ram_reg_i_709_n_0;
  wire ram_reg_i_710_n_0;
  wire ram_reg_i_711_n_0;
  wire ram_reg_i_721_n_0;
  wire ram_reg_i_722_n_0;
  wire ram_reg_i_723_n_0;
  wire ram_reg_i_724_n_0;
  wire ram_reg_i_725_n_0;
  wire ram_reg_i_726_n_0;
  wire ram_reg_i_755_n_0;
  wire ram_reg_i_791_n_0;
  wire ram_reg_i_793_n_0;
  wire ram_reg_i_796_n_0;
  wire ram_reg_i_798_n_0;
  wire ram_reg_i_836_n_0;
  wire ram_reg_i_837_n_0;
  wire ram_reg_i_838_n_0;
  wire ram_reg_i_840_n_0;
  wire ram_reg_i_85__4_n_0;
  wire ram_reg_i_877_n_0;
  wire ram_reg_i_878_n_0;
  wire ram_reg_i_879_n_0;
  wire ram_reg_i_880_n_0;
  wire ram_reg_i_881_n_0;
  wire ram_reg_i_882_n_0;
  wire ram_reg_i_884_n_0;
  wire ram_reg_i_921_n_0;
  wire ram_reg_i_924_n_0;
  wire ram_reg_i_928_n_0;
  wire [7:0]reg_2855;
  wire reg_28550;
  wire [7:0]reg_2859;
  wire [7:0]reg_2863;
  wire reg_28630;
  wire [7:0]reg_2867;
  wire [7:0]reg_2871;
  wire reg_28710;
  wire [7:0]reg_2875;

  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(ap_ready),
        .I1(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[24]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .I2(ap_ready),
        .I3(Q),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state120),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state121),
        .Q(ap_CS_fsm_state122),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state122),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state127),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state128),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state129),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state130),
        .Q(ap_CS_fsm_state131),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state131),
        .Q(ap_CS_fsm_state132),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state132),
        .Q(ap_CS_fsm_state133),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state133),
        .Q(ap_CS_fsm_state134),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state134),
        .Q(ap_CS_fsm_state135),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state135),
        .Q(ap_CS_fsm_state136),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state136),
        .Q(ap_CS_fsm_state137),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state137),
        .Q(ap_CS_fsm_state138),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state138),
        .Q(ap_CS_fsm_state139),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state139),
        .Q(ap_CS_fsm_state140),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state140),
        .Q(ap_CS_fsm_state141),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state141),
        .Q(ap_CS_fsm_state142),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state142),
        .Q(ap_CS_fsm_state143),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state143),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state144),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state145),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state146),
        .Q(ap_CS_fsm_state147),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state147),
        .Q(ap_CS_fsm_state148),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state148),
        .Q(ap_CS_fsm_state149),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state149),
        .Q(ap_CS_fsm_state150),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state150),
        .Q(ap_CS_fsm_state151),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state151),
        .Q(ap_CS_fsm_state152),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state152),
        .Q(ap_CS_fsm_state153),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state153),
        .Q(ap_CS_fsm_state154),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state154),
        .Q(ap_CS_fsm_state155),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state155),
        .Q(ap_CS_fsm_state156),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state156),
        .Q(ap_CS_fsm_state157),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[157] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state157),
        .Q(ap_CS_fsm_state158),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[158] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state158),
        .Q(ap_CS_fsm_state159),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[159] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state159),
        .Q(ap_CS_fsm_state160),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[160] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state160),
        .Q(ap_CS_fsm_state161),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[161] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state161),
        .Q(\ap_CS_fsm_reg_n_0_[161] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[162] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[161] ),
        .Q(ap_CS_fsm_state163),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[163] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state163),
        .Q(ap_CS_fsm_state164),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[164] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state164),
        .Q(ap_CS_fsm_state165),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[165] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state165),
        .Q(ap_CS_fsm_state166),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[166] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state166),
        .Q(ap_CS_fsm_state167),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[167] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state167),
        .Q(ap_CS_fsm_state168),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[168] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state168),
        .Q(ap_CS_fsm_state169),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[169] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state169),
        .Q(ap_CS_fsm_state170),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[170] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state170),
        .Q(ap_CS_fsm_state171),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[171] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state171),
        .Q(ap_CS_fsm_state172),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[172] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state172),
        .Q(ap_CS_fsm_state173),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[173] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state173),
        .Q(ap_CS_fsm_state174),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[174] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state174),
        .Q(ap_CS_fsm_state175),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[175] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state175),
        .Q(ap_CS_fsm_state176),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[176] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state176),
        .Q(ap_CS_fsm_state177),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[177] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state177),
        .Q(ap_CS_fsm_state178),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[178] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state178),
        .Q(ap_CS_fsm_state179),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[179] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state179),
        .Q(ap_CS_fsm_state180),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[180] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state180),
        .Q(ap_CS_fsm_state181),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[181] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state181),
        .Q(ap_CS_fsm_state182),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[182] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state182),
        .Q(ap_CS_fsm_state183),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[183] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state183),
        .Q(ap_CS_fsm_state184),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[184] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state184),
        .Q(ap_CS_fsm_state185),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[185] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state185),
        .Q(ap_CS_fsm_state186),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[186] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state186),
        .Q(ap_CS_fsm_state187),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[187] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state187),
        .Q(ap_CS_fsm_state188),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[188] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state188),
        .Q(ap_CS_fsm_state189),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[189] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state189),
        .Q(ap_CS_fsm_state190),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[190] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state190),
        .Q(ap_CS_fsm_state191),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[191] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state191),
        .Q(ap_CS_fsm_state192),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[192] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state192),
        .Q(ap_CS_fsm_state193),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[193] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state193),
        .Q(ap_CS_fsm_state194),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[194] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state194),
        .Q(ap_CS_fsm_state195),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[195] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state195),
        .Q(ap_CS_fsm_state196),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[196] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state196),
        .Q(ap_CS_fsm_state197),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[197] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state197),
        .Q(ap_CS_fsm_state198),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[198] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state198),
        .Q(ap_CS_fsm_state199),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[199] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state199),
        .Q(ap_CS_fsm_state200),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[200] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state200),
        .Q(ap_CS_fsm_state201),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[201] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state201),
        .Q(ap_CS_fsm_state202),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[202] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state202),
        .Q(ap_CS_fsm_state203),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[203] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state203),
        .Q(ap_CS_fsm_state204),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[204] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state204),
        .Q(ap_CS_fsm_state205),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[205] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state205),
        .Q(ap_CS_fsm_state206),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[206] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state206),
        .Q(ap_CS_fsm_state207),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[207] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state207),
        .Q(ap_CS_fsm_state208),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[208] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state208),
        .Q(ap_CS_fsm_state209),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[209] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state209),
        .Q(ap_CS_fsm_state210),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[210] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state210),
        .Q(ap_CS_fsm_state211),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[211] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state211),
        .Q(ap_CS_fsm_state212),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[212] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state212),
        .Q(ap_CS_fsm_state213),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[213] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state213),
        .Q(ap_CS_fsm_state214),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[214] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state214),
        .Q(ap_CS_fsm_state215),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[215] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state215),
        .Q(ap_CS_fsm_state216),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[216] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state216),
        .Q(ap_CS_fsm_state217),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[217] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state217),
        .Q(ap_CS_fsm_state218),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[218] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state218),
        .Q(ap_CS_fsm_state219),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[219] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state219),
        .Q(ap_CS_fsm_state220),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[220] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state220),
        .Q(ap_CS_fsm_state221),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[221] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state221),
        .Q(ap_CS_fsm_state222),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[222] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state222),
        .Q(ap_CS_fsm_state223),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[223] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state223),
        .Q(ap_CS_fsm_state224),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[224] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state224),
        .Q(ap_CS_fsm_state225),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[225] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state225),
        .Q(ap_CS_fsm_state226),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[226] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state226),
        .Q(ap_CS_fsm_state227),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[227] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state227),
        .Q(ap_CS_fsm_state228),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[228] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state228),
        .Q(ap_CS_fsm_state229),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[229] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state229),
        .Q(ap_CS_fsm_state230),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[230] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state230),
        .Q(ap_CS_fsm_state231),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[231] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state231),
        .Q(ap_CS_fsm_state232),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[232] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state232),
        .Q(ap_CS_fsm_state233),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[233] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state233),
        .Q(ap_CS_fsm_state234),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[234] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state234),
        .Q(ap_CS_fsm_state235),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[235] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state235),
        .Q(ap_CS_fsm_state236),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[236] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state236),
        .Q(ap_CS_fsm_state237),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[237] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state237),
        .Q(ap_CS_fsm_state238),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[238] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state238),
        .Q(ap_CS_fsm_state239),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[239] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state239),
        .Q(ap_CS_fsm_state240),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[240] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state240),
        .Q(ap_CS_fsm_state241),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[241] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state241),
        .Q(ap_CS_fsm_state242),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[242] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state242),
        .Q(ap_CS_fsm_state243),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[243] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state243),
        .Q(ap_CS_fsm_state244),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[244] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state244),
        .Q(ap_CS_fsm_state245),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[245] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state245),
        .Q(ap_CS_fsm_state246),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[246] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state246),
        .Q(ap_CS_fsm_state247),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[247] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state247),
        .Q(ap_CS_fsm_state248),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[248] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state248),
        .Q(ap_CS_fsm_state249),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[249] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state249),
        .Q(ap_CS_fsm_state250),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[250] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state250),
        .Q(ap_CS_fsm_state251),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[251] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state251),
        .Q(ap_CS_fsm_state252),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[252] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state252),
        .Q(ap_CS_fsm_state253),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[253] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state253),
        .Q(ap_CS_fsm_state254),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[254] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state254),
        .Q(ap_CS_fsm_state255),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[255] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state255),
        .Q(ap_CS_fsm_state256),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[256] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state256),
        .Q(ap_CS_fsm_state257),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[257] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state257),
        .Q(ap_CS_fsm_state258),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[258] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state258),
        .Q(ap_CS_fsm_state259),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[259] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state259),
        .Q(ap_CS_fsm_state260),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[260] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state260),
        .Q(ap_CS_fsm_state261),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[261] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state261),
        .Q(ap_CS_fsm_state262),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[262] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state262),
        .Q(ap_CS_fsm_state263),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[263] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state263),
        .Q(ap_CS_fsm_state264),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[264] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state264),
        .Q(ap_CS_fsm_state265),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[265] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state265),
        .Q(ap_CS_fsm_state266),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[266] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state266),
        .Q(ap_CS_fsm_state267),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[267] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state267),
        .Q(ap_CS_fsm_state268),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[268] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state268),
        .Q(ap_CS_fsm_state269),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[269] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state269),
        .Q(ap_CS_fsm_state270),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[270] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state270),
        .Q(ap_CS_fsm_state271),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[271] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state271),
        .Q(ap_CS_fsm_state272),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[272] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state272),
        .Q(ap_CS_fsm_state273),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[273] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state273),
        .Q(ap_CS_fsm_state274),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[274] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state274),
        .Q(ap_CS_fsm_state275),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[275] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state275),
        .Q(ap_CS_fsm_state276),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[276] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state276),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state97),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_2 grp_ClefiaDoubleSwap_1_fu_2693
       (.ADDRARDADDR({grp_ClefiaDoubleSwap_1_fu_2693_n_0,grp_ClefiaDoubleSwap_1_fu_2693_n_1}),
        .ADDRBWRADDR({grp_ClefiaDoubleSwap_1_fu_2693_n_5,grp_ClefiaDoubleSwap_1_fu_2693_n_6}),
        .DOADO(lk_q1),
        .DOBDO(lk_q0),
        .WEA(lk_we1),
        .\ap_CS_fsm_reg[14]_0 (grp_ClefiaDoubleSwap_1_fu_2693_lk_address1),
        .\ap_CS_fsm_reg[15]_0 (grp_ClefiaDoubleSwap_1_fu_2693_n_11),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaDoubleSwap_1_fu_2693_lk_address0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg),
        .grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_2693_lk_d0(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0),
        .grp_ClefiaDoubleSwap_1_fu_2693_lk_d1(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1),
        .grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1(grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1),
        .grp_ClefiaGfn8_fu_2681_y_address1(grp_ClefiaGfn8_fu_2681_y_address1),
        .lk_ce1(lk_ce1),
        .ram_reg(lk_U_n_44),
        .ram_reg_0(lk_U_n_39),
        .ram_reg_1(lk_U_n_43),
        .ram_reg_2(lk_U_n_19),
        .ram_reg_3(lk_U_n_42),
        .ram_reg_4(grp_ClefiaGfn8_fu_2681_n_8));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state236),
        .I4(ram_reg_i_589_n_0),
        .O(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_2693_n_11),
        .Q(grp_ClefiaDoubleSwap_1_fu_2693_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8 grp_ClefiaGfn8_fu_2681
       (.ADDRARDADDR({grp_ClefiaGfn8_fu_2681_n_6,grp_ClefiaGfn8_fu_2681_n_7}),
        .ADDRBWRADDR({grp_ClefiaGfn8_fu_2681_n_0,grp_ClefiaGfn8_fu_2681_n_1,grp_ClefiaGfn8_fu_2681_n_2}),
        .D(ap_NS_fsm),
        .DIADI(lk_d1),
        .DIBDI(lk_d0),
        .Q({ap_CS_fsm_state106,ap_CS_fsm_state12,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaGfn8_fu_2681_n_8),
        .\ap_CS_fsm_reg[646]_0 (grp_ClefiaGfn8_fu_2681_y_address1),
        .\ap_CS_fsm_reg[653]_0 (grp_ClefiaGfn8_fu_2681_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDoubleSwap_1_fu_2693_lk_d0(grp_ClefiaDoubleSwap_1_fu_2693_lk_d0),
        .grp_ClefiaDoubleSwap_1_fu_2693_lk_d1(grp_ClefiaDoubleSwap_1_fu_2693_lk_d1),
        .grp_ClefiaGfn8_fu_2681_ap_start_reg(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .grp_ClefiaKeySet192_fu_331_ap_start_reg(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .grp_ClefiaKeySet192_fu_331_rk_ce1(grp_ClefiaKeySet192_fu_331_rk_ce1),
        .ram_reg(grp_ClefiaDoubleSwap_1_fu_2693_lk_address0),
        .ram_reg_0(lk_U_n_19),
        .ram_reg_1(lk_U_n_44),
        .ram_reg_10(ram_reg_i_591_n_0),
        .ram_reg_11(ram_reg_i_592_n_0),
        .ram_reg_12(lk_U_n_50),
        .ram_reg_13(lk_U_n_38),
        .ram_reg_14(lk_U_n_18),
        .ram_reg_15(grp_ClefiaDoubleSwap_1_fu_2693_lk_address1),
        .ram_reg_16(lk_U_n_48),
        .ram_reg_17(lk_U_n_37),
        .ram_reg_18(lk_U_n_46),
        .ram_reg_19(lk_U_n_17),
        .ram_reg_2(lk_U_n_40),
        .ram_reg_3(lk_U_n_41),
        .ram_reg_4(lk_U_n_45),
        .ram_reg_5(lk_U_n_47),
        .ram_reg_6(lk_U_n_49),
        .ram_reg_7(ram_reg_i_587_n_0),
        .ram_reg_8(ram_reg_i_588_n_0),
        .ram_reg_9(ram_reg_i_589_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaGfn8_fu_2681_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn8_fu_2681_n_26),
        .Q(grp_ClefiaGfn8_fu_2681_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_3 lk_U
       (.ADDRARDADDR({grp_ClefiaDoubleSwap_1_fu_2693_n_0,grp_ClefiaGfn8_fu_2681_n_0,grp_ClefiaGfn8_fu_2681_n_6,grp_ClefiaGfn8_fu_2681_n_7,grp_ClefiaDoubleSwap_1_fu_2693_n_1}),
        .ADDRBWRADDR({grp_ClefiaDoubleSwap_1_fu_2693_n_5,grp_ClefiaGfn8_fu_2681_n_1,grp_ClefiaGfn8_fu_2681_n_2,grp_ClefiaDoubleSwap_1_fu_2693_n_6}),
        .DIADI(lk_d1),
        .DIBDI(lk_d0),
        .DOADO(lk_q1),
        .DOBDO(lk_q0),
        .Q({ap_ready,ap_CS_fsm_state276,ap_CS_fsm_state275,ap_CS_fsm_state274,ap_CS_fsm_state273,ap_CS_fsm_state272,ap_CS_fsm_state271,ap_CS_fsm_state270,ap_CS_fsm_state269,ap_CS_fsm_state268,ap_CS_fsm_state267,ap_CS_fsm_state266,ap_CS_fsm_state265,ap_CS_fsm_state264,ap_CS_fsm_state263,ap_CS_fsm_state262,ap_CS_fsm_state261,ap_CS_fsm_state260,ap_CS_fsm_state259,ap_CS_fsm_state258,ap_CS_fsm_state257,ap_CS_fsm_state256,ap_CS_fsm_state255,ap_CS_fsm_state254,ap_CS_fsm_state253,ap_CS_fsm_state252,ap_CS_fsm_state251,ap_CS_fsm_state250,ap_CS_fsm_state249,ap_CS_fsm_state248,ap_CS_fsm_state247,ap_CS_fsm_state246,ap_CS_fsm_state245,ap_CS_fsm_state244,ap_CS_fsm_state243,ap_CS_fsm_state242,ap_CS_fsm_state241,ap_CS_fsm_state240,ap_CS_fsm_state239,ap_CS_fsm_state238,ap_CS_fsm_state237,ap_CS_fsm_state236,ap_CS_fsm_state235,ap_CS_fsm_state234,ap_CS_fsm_state233,ap_CS_fsm_state232,ap_CS_fsm_state231,ap_CS_fsm_state230,ap_CS_fsm_state229,ap_CS_fsm_state228,ap_CS_fsm_state227,ap_CS_fsm_state226,ap_CS_fsm_state225,ap_CS_fsm_state224,ap_CS_fsm_state223,ap_CS_fsm_state222,ap_CS_fsm_state221,ap_CS_fsm_state220,ap_CS_fsm_state219,ap_CS_fsm_state218,ap_CS_fsm_state217,ap_CS_fsm_state216,ap_CS_fsm_state215,ap_CS_fsm_state214,ap_CS_fsm_state213,ap_CS_fsm_state212,ap_CS_fsm_state211,ap_CS_fsm_state210,ap_CS_fsm_state209,ap_CS_fsm_state208,ap_CS_fsm_state207,ap_CS_fsm_state206,ap_CS_fsm_state205,ap_CS_fsm_state204,ap_CS_fsm_state203,ap_CS_fsm_state202,ap_CS_fsm_state201,ap_CS_fsm_state200,ap_CS_fsm_state199,ap_CS_fsm_state198,ap_CS_fsm_state197,ap_CS_fsm_state196,ap_CS_fsm_state195,ap_CS_fsm_state194,ap_CS_fsm_state193,ap_CS_fsm_state192,ap_CS_fsm_state191,ap_CS_fsm_state190,ap_CS_fsm_state189,ap_CS_fsm_state188,ap_CS_fsm_state187,ap_CS_fsm_state186,ap_CS_fsm_state185,ap_CS_fsm_state184,ap_CS_fsm_state183,ap_CS_fsm_state182,ap_CS_fsm_state181,ap_CS_fsm_state180,ap_CS_fsm_state179,ap_CS_fsm_state178,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state174,ap_CS_fsm_state173,ap_CS_fsm_state172,ap_CS_fsm_state171,ap_CS_fsm_state170,ap_CS_fsm_state169,ap_CS_fsm_state168,ap_CS_fsm_state167,ap_CS_fsm_state166,ap_CS_fsm_state165,ap_CS_fsm_state164,ap_CS_fsm_state163,\ap_CS_fsm_reg_n_0_[161] ,ap_CS_fsm_state161,ap_CS_fsm_state160,ap_CS_fsm_state159,ap_CS_fsm_state158,ap_CS_fsm_state157,ap_CS_fsm_state156,ap_CS_fsm_state155,ap_CS_fsm_state154,ap_CS_fsm_state153,ap_CS_fsm_state152,ap_CS_fsm_state151,ap_CS_fsm_state150,ap_CS_fsm_state149,ap_CS_fsm_state148,ap_CS_fsm_state147,ap_CS_fsm_state146,ap_CS_fsm_state145,ap_CS_fsm_state144,ap_CS_fsm_state143,ap_CS_fsm_state142,ap_CS_fsm_state141,ap_CS_fsm_state140,ap_CS_fsm_state139,ap_CS_fsm_state138,ap_CS_fsm_state137,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state134,ap_CS_fsm_state133,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state130,ap_CS_fsm_state129,ap_CS_fsm_state128,ap_CS_fsm_state127,ap_CS_fsm_state126,ap_CS_fsm_state125,ap_CS_fsm_state124,ap_CS_fsm_state123,ap_CS_fsm_state122,ap_CS_fsm_state121,ap_CS_fsm_state120,ap_CS_fsm_state119,ap_CS_fsm_state118,ap_CS_fsm_state117,ap_CS_fsm_state116,ap_CS_fsm_state115,ap_CS_fsm_state114,ap_CS_fsm_state113,ap_CS_fsm_state112,ap_CS_fsm_state111,ap_CS_fsm_state110,ap_CS_fsm_state109,ap_CS_fsm_state108,ap_CS_fsm_state107,ap_CS_fsm_state106,ap_CS_fsm_state105,ap_CS_fsm_state104,ap_CS_fsm_state103,ap_CS_fsm_state102,ap_CS_fsm_state101,ap_CS_fsm_state100,ap_CS_fsm_state99,ap_CS_fsm_state98,ap_CS_fsm_state97,ap_CS_fsm_state96,ap_CS_fsm_state95,ap_CS_fsm_state94,ap_CS_fsm_state93,ap_CS_fsm_state92,ap_CS_fsm_state91,ap_CS_fsm_state90,ap_CS_fsm_state89,ap_CS_fsm_state88,ap_CS_fsm_state87,ap_CS_fsm_state86,ap_CS_fsm_state85,ap_CS_fsm_state84,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state63,ap_CS_fsm_state62,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,\ap_CS_fsm_reg_n_0_[37] ,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .WEA(lk_we1),
        .\ap_CS_fsm_reg[148] (lk_U_n_19),
        .\ap_CS_fsm_reg[178] (lk_U_n_43),
        .\ap_CS_fsm_reg[178]_0 (lk_U_n_47),
        .\ap_CS_fsm_reg[255] (lk_U_n_48),
        .\ap_CS_fsm_reg[28] (lk_U_n_16),
        .\ap_CS_fsm_reg[2] (lk_U_n_44),
        .\ap_CS_fsm_reg[56] (lk_U_n_38),
        .\ap_CS_fsm_reg[57] (lk_U_n_41),
        .\ap_CS_fsm_reg[58] (lk_U_n_37),
        .\ap_CS_fsm_reg[59] (lk_U_n_40),
        .\ap_CS_fsm_reg[5] (lk_U_n_46),
        .\ap_CS_fsm_reg[7] (lk_U_n_45),
        .\ap_CS_fsm_reg[81] (lk_U_n_49),
        .\ap_CS_fsm_reg[84] (lk_U_n_50),
        .\ap_CS_fsm_reg[8] (lk_U_n_17),
        .\ap_CS_fsm_reg[8]_0 (lk_U_n_18),
        .\ap_CS_fsm_reg[9] (lk_U_n_39),
        .\ap_CS_fsm_reg[9]_0 (lk_U_n_42),
        .ap_clk(ap_clk),
        .grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1(grp_ClefiaDoubleSwap_1_fu_2693_lk_offset1),
        .grp_ClefiaKeySet192_fu_331_rk_d0(grp_ClefiaKeySet192_fu_331_rk_d0),
        .grp_ClefiaKeySet192_fu_331_rk_d1(grp_ClefiaKeySet192_fu_331_rk_d1),
        .lk_ce1(lk_ce1),
        .ram_reg_0(ram_reg_i_110__5_n_0),
        .ram_reg_1(ram_reg_i_205__3_n_0),
        .ram_reg_2(ram_reg_i_361_n_0),
        .ram_reg_3(ram_reg_i_466_n_0),
        .ram_reg_4(ram_reg_i_468_n_0),
        .ram_reg_5(ram_reg_i_506_n_0),
        .ram_reg_6(ram_reg_i_482_n_0),
        .ram_reg_7(ram_reg_i_85__4_n_0),
        .ram_reg_i_1001_0(ram_reg_i_1578_n_0),
        .ram_reg_i_1001_1(ram_reg_i_1837_n_0),
        .ram_reg_i_1001_2(ram_reg_i_2414_n_0),
        .ram_reg_i_1002_0(ram_reg_i_1729_n_0),
        .ram_reg_i_1002_1(ram_reg_i_1688_n_0),
        .ram_reg_i_1002_2(ram_reg_i_2405_n_0),
        .ram_reg_i_1002_3(ram_reg_i_2404_n_0),
        .ram_reg_i_1004_0(ram_reg_i_2417_n_0),
        .ram_reg_i_1004_1(ram_reg_i_2391_n_0),
        .ram_reg_i_1004_2(ram_reg_i_2416_n_0),
        .ram_reg_i_1038_0(ram_reg_i_1880_n_0),
        .ram_reg_i_1038_1(ram_reg_i_2430_n_0),
        .ram_reg_i_1038_2(ram_reg_i_2431_n_0),
        .ram_reg_i_1038_3(ram_reg_i_2432_n_0),
        .ram_reg_i_1039_0(ram_reg_i_1975_n_0),
        .ram_reg_i_1039_1(ram_reg_i_1806_n_0),
        .ram_reg_i_1040_0(ram_reg_i_2433_n_0),
        .ram_reg_i_1041_0(ram_reg_i_1590_n_0),
        .ram_reg_i_1041_1(ram_reg_i_1589_n_0),
        .ram_reg_i_105__5_0(ram_reg_i_840_n_0),
        .ram_reg_i_105__5_1(ram_reg_i_838_n_0),
        .ram_reg_i_105__5_2(ram_reg_i_836_n_0),
        .ram_reg_i_105__5_3(ram_reg_i_837_n_0),
        .ram_reg_i_1077_0(ram_reg_i_2444_n_0),
        .ram_reg_i_109__4_0(ram_reg_i_884_n_0),
        .ram_reg_i_109__4_1(ram_reg_i_878_n_0),
        .ram_reg_i_109__4_2(ram_reg_i_880_n_0),
        .ram_reg_i_1118_0(ram_reg_i_2455_n_0),
        .ram_reg_i_1119_0(ram_reg_i_2221_n_0),
        .ram_reg_i_111__4_0(ram_reg_i_663_n_0),
        .ram_reg_i_1131_0(ram_reg_i_2457_n_0),
        .ram_reg_i_1132_0(ram_reg_i_1912_n_0),
        .ram_reg_i_1132_1(ram_reg_i_2458_n_0),
        .ram_reg_i_113__4_0(ram_reg_i_879_n_0),
        .ram_reg_i_113__4_1(ram_reg_i_924_n_0),
        .ram_reg_i_113__4_2(ram_reg_i_798_n_0),
        .ram_reg_i_1170_0(ram_reg_i_1504_n_0),
        .ram_reg_i_1171_0(ram_reg_i_2469_n_0),
        .ram_reg_i_1172_0(ram_reg_i_2472_n_0),
        .ram_reg_i_1174_0(ram_reg_i_1247_n_0),
        .ram_reg_i_1174_1(ram_reg_i_1248_n_0),
        .ram_reg_i_1174_2(ram_reg_i_2473_n_0),
        .ram_reg_i_1224_0(ram_reg_i_2484_n_0),
        .ram_reg_i_1224_1(ram_reg_i_2485_n_0),
        .ram_reg_i_1224_2(ram_reg_i_1125_n_0),
        .ram_reg_i_1224_3(ram_reg_i_2486_n_0),
        .ram_reg_i_1226_0(ram_reg_i_921_n_0),
        .ram_reg_i_1226_1(ram_reg_i_2112_n_0),
        .ram_reg_i_1227_0(ram_reg_i_2488_n_0),
        .ram_reg_i_1227_1(ram_reg_i_2489_n_0),
        .ram_reg_i_1227_2(ram_reg_i_2490_n_0),
        .ram_reg_i_125__4_0(ram_reg_i_201__3_n_0),
        .ram_reg_i_1293_0(ram_reg_i_2470_n_0),
        .ram_reg_i_129__4_0(ram_reg_i_1076_n_0),
        .ram_reg_i_129__4_1(ram_reg_i_1075_n_0),
        .ram_reg_i_129__4_2(ram_reg_i_1074_n_0),
        .ram_reg_i_133__4_0(ram_reg_i_1130_n_0),
        .ram_reg_i_1343_0(ram_reg_i_2512_n_0),
        .ram_reg_i_1343_1(ram_reg_i_2513_n_0),
        .ram_reg_i_1343_2(ram_reg_i_2515_n_0),
        .ram_reg_i_1343_3(ram_reg_i_1127_n_0),
        .ram_reg_i_1343_4(ram_reg_i_2514_n_0),
        .ram_reg_i_1344_0(ram_reg_i_1974_n_0),
        .ram_reg_i_1344_1(ram_reg_i_1292_n_0),
        .ram_reg_i_1344_2(ram_reg_i_2517_n_0),
        .ram_reg_i_1344_3(ram_reg_i_2471_n_0),
        .ram_reg_i_1344_4(ram_reg_i_2230_n_0),
        .ram_reg_i_1344_5(ram_reg_i_1291_n_0),
        .ram_reg_i_1348_0(ram_reg_i_2537_n_0),
        .ram_reg_i_1348_1(ram_reg_i_2538_n_0),
        .ram_reg_i_1348_2(ram_reg_i_2535_n_0),
        .ram_reg_i_1348_3(ram_reg_i_2536_n_0),
        .ram_reg_i_1349_0(ram_reg_i_2539_n_0),
        .ram_reg_i_1349_1(ram_reg_i_2540_n_0),
        .ram_reg_i_1350_0(ram_reg_i_1681_n_0),
        .ram_reg_i_1351_0(ram_reg_i_2541_n_0),
        .ram_reg_i_1351_1(ram_reg_i_2542_n_0),
        .ram_reg_i_1351_2(ram_reg_i_2543_n_0),
        .ram_reg_i_137__4_0(ram_reg_i_1121_n_0),
        .ram_reg_i_137__4_1(ram_reg_i_1122_n_0),
        .ram_reg_i_1392_0(ram_reg_i_1577_n_0),
        .ram_reg_i_1392_1(ram_reg_i_2550_n_0),
        .ram_reg_i_1392_2(ram_reg_i_2551_n_0),
        .ram_reg_i_143__4_0(ram_reg_i_1246_n_0),
        .ram_reg_i_143__4_1(ram_reg_i_1241_n_0),
        .ram_reg_i_143__4_2(ram_reg_i_1120_n_0),
        .ram_reg_i_143__4_3(ram_reg_i_1255_n_0),
        .ram_reg_i_143__4_4(ram_reg_i_1256_n_0),
        .ram_reg_i_143__4_5(ram_reg_i_1250_n_0),
        .ram_reg_i_143__4_6(ram_reg_i_1252_n_0),
        .ram_reg_i_147__4_0(ram_reg_i_1296_n_0),
        .ram_reg_i_147__4_1(ram_reg_i_1290_n_0),
        .ram_reg_i_147__4_2(ram_reg_i_1299_n_0),
        .ram_reg_i_158__4_0(ram_reg_i_664_n_0),
        .ram_reg_i_158__4_1(ram_reg_i_1396_n_0),
        .ram_reg_i_158__4_2(ram_reg_i_1394_n_0),
        .ram_reg_i_2180_0(ram_reg_i_1129_n_0),
        .ram_reg_i_2180_1(ram_reg_i_1969_n_0),
        .ram_reg_i_2180_2(ram_reg_i_1970_n_0),
        .ram_reg_i_2180_3(ram_reg_i_164__5_n_0),
        .ram_reg_i_2180_4(ram_reg_i_2580_n_0),
        .ram_reg_i_2180_5(ram_reg_i_2583_n_0),
        .ram_reg_i_2181_0(ram_reg_i_2077_n_0),
        .ram_reg_i_2181_1(ram_reg_i_1919_n_0),
        .ram_reg_i_323_0(ram_reg_i_1579_n_0),
        .ram_reg_i_323_1(ram_reg_i_1580_n_0),
        .ram_reg_i_323_2(ram_reg_i_1576_n_0),
        .ram_reg_i_324_0(ram_reg_i_793_n_0),
        .ram_reg_i_324_1(ram_reg_i_1588_n_0),
        .ram_reg_i_324_2(ram_reg_i_1592_n_0),
        .ram_reg_i_324_3(ram_reg_i_1593_n_0),
        .ram_reg_i_324_4(ram_reg_i_1594_n_0),
        .ram_reg_i_324_5(ram_reg_i_1583_n_0),
        .ram_reg_i_324_6(ram_reg_i_1584_n_0),
        .ram_reg_i_343_0(ram_reg_i_1587_n_0),
        .ram_reg_i_343_1(ram_reg_i_1637_n_0),
        .ram_reg_i_343_2(lk_load_215_reg_3845[6:4]),
        .ram_reg_i_343_3(ram_reg_i_882_n_0),
        .ram_reg_i_343_4(ram_reg_i_1638_n_0),
        .ram_reg_i_343_5(ram_reg_i_1639_n_0),
        .ram_reg_i_343_6(ram_reg_i_881_n_0),
        .ram_reg_i_343_7(ram_reg_i_1630_n_0),
        .ram_reg_i_343_8(ram_reg_i_1632_n_0),
        .ram_reg_i_343_9(ram_reg_i_1633_n_0),
        .ram_reg_i_357_0(ram_reg_i_638_n_0),
        .ram_reg_i_357_1(ram_reg_i_639_n_0),
        .ram_reg_i_357_2(ram_reg_i_1674_n_0),
        .ram_reg_i_357_3(ram_reg_i_1675_n_0),
        .ram_reg_i_357_4(ram_reg_i_1465_n_0),
        .ram_reg_i_360_0(ram_reg_i_1684_n_0),
        .ram_reg_i_360_1(ram_reg_i_1685_n_0),
        .ram_reg_i_360_2(ram_reg_i_1686_n_0),
        .ram_reg_i_377_0(ram_reg_i_791_n_0),
        .ram_reg_i_377_1(ram_reg_i_1720_n_0),
        .ram_reg_i_378_0(ram_reg_i_1723_n_0),
        .ram_reg_i_378_1(ram_reg_i_1724_n_0),
        .ram_reg_i_378_2(ram_reg_i_1727_n_0),
        .ram_reg_i_380_0(ram_reg_i_1540_n_0),
        .ram_reg_i_380_1(ram_reg_i_1730_n_0),
        .ram_reg_i_380_2(ram_reg_i_625_n_0),
        .ram_reg_i_380_3(ram_reg_i_1731_n_0),
        .ram_reg_i_397_0(ram_reg_i_1766_n_0),
        .ram_reg_i_397_1(ram_reg_i_1759_n_0),
        .ram_reg_i_397_2(ram_reg_i_1767_n_0),
        .ram_reg_i_397_3(ram_reg_i_1763_n_0),
        .ram_reg_i_397_4(ram_reg_i_1764_n_0),
        .ram_reg_i_397_5(ram_reg_i_1765_n_0),
        .ram_reg_i_413_0(ram_reg_i_1811_n_0),
        .ram_reg_i_413_1(ram_reg_i_1814_n_0),
        .ram_reg_i_413_2(ram_reg_i_1768_n_0),
        .ram_reg_i_413_3(ram_reg_i_1807_n_0),
        .ram_reg_i_413_4(ram_reg_i_1810_n_0),
        .ram_reg_i_413_5(ram_reg_i_1073_n_0),
        .ram_reg_i_413_6(ram_reg_i_1802_n_0),
        .ram_reg_i_431_0(ram_reg_i_1848_n_0),
        .ram_reg_i_431_1(ram_reg_i_1844_n_0),
        .ram_reg_i_431_2(ram_reg_i_1845_n_0),
        .ram_reg_i_431_3(ram_reg_i_1581_n_0),
        .ram_reg_i_446_0(ram_reg_i_1875_n_0),
        .ram_reg_i_446_1(ram_reg_i_1878_n_0),
        .ram_reg_i_446_2(ram_reg_i_1809_n_0),
        .ram_reg_i_446_3(ram_reg_i_1876_n_0),
        .ram_reg_i_446_4(ram_reg_i_1877_n_0),
        .ram_reg_i_446_5(ram_reg_i_1881_n_0),
        .ram_reg_i_446_6(ram_reg_i_1882_n_0),
        .ram_reg_i_446_7(ram_reg_i_1883_n_0),
        .ram_reg_i_464_0(ram_reg_i_1907_n_0),
        .ram_reg_i_465_0(ram_reg_i_1135_n_0),
        .ram_reg_i_467_0(ram_reg_i_1921_n_0),
        .ram_reg_i_467_1(ram_reg_i_1918_n_0),
        .ram_reg_i_467_2(ram_reg_i_1922_n_0),
        .ram_reg_i_467_3(ram_reg_i_1923_n_0),
        .ram_reg_i_467_4(ram_reg_i_1924_n_0),
        .ram_reg_i_481_0(ram_reg_i_1972_n_0),
        .ram_reg_i_481_1(ram_reg_i_1978_n_0),
        .ram_reg_i_481_2(ram_reg_i_1925_n_0),
        .ram_reg_i_483_0(ram_reg_i_1244_n_0),
        .ram_reg_i_483_1(ram_reg_i_1980_n_0),
        .ram_reg_i_483_2(ram_reg_i_1981_n_0),
        .ram_reg_i_499_0(ram_reg_i_2045_n_0),
        .ram_reg_i_499_1(ram_reg_i_2048_n_0),
        .ram_reg_i_499_2(ram_reg_i_1136_n_0),
        .ram_reg_i_499_3(ram_reg_i_2050_n_0),
        .ram_reg_i_499_4(ram_reg_i_2051_n_0),
        .ram_reg_i_499_5(ram_reg_i_2041_n_0),
        .ram_reg_i_499_6(ram_reg_i_2042_n_0),
        .ram_reg_i_499_7(ram_reg_i_2043_n_0),
        .ram_reg_i_499_8(ram_reg_i_2038_n_0),
        .ram_reg_i_499_9(ram_reg_i_2040_n_0),
        .ram_reg_i_503_0(ram_reg_i_2070_n_0),
        .ram_reg_i_503_1(ram_reg_i_1128_n_0),
        .ram_reg_i_503_2(ram_reg_i_1480_n_0),
        .ram_reg_i_503_3(ram_reg_i_1628_n_0),
        .ram_reg_i_503_4(ram_reg_i_1910_n_0),
        .ram_reg_i_503_5(ram_reg_i_1908_n_0),
        .ram_reg_i_503_6(ram_reg_i_2072_n_0),
        .ram_reg_i_503_7(ram_reg_i_2073_n_0),
        .ram_reg_i_505_0(ram_reg_i_2074_n_0),
        .ram_reg_i_505_1(ram_reg_i_2075_n_0),
        .ram_reg_i_505_2(ram_reg_i_2079_n_0),
        .ram_reg_i_505_3(ram_reg_i_2078_n_0),
        .ram_reg_i_507_0(ram_reg_i_2081_n_0),
        .ram_reg_i_508_0(ram_reg_i_2083_n_0),
        .ram_reg_i_522_0(ram_reg_i_2105_n_0),
        .ram_reg_i_522_1(ram_reg_i_2106_n_0),
        .ram_reg_i_523_0(ram_reg_i_2109_n_0),
        .ram_reg_i_523_1(ram_reg_i_2044_n_0),
        .ram_reg_i_524_0(ram_reg_i_2113_n_0),
        .ram_reg_i_524_1(ram_reg_i_2114_n_0),
        .ram_reg_i_524_2(ram_reg_i_2117_n_0),
        .ram_reg_i_524_3(ram_reg_i_2118_n_0),
        .ram_reg_i_524_4(ram_reg_i_1982_n_0),
        .ram_reg_i_524_5(ram_reg_i_2069_n_0),
        .ram_reg_i_524_6(ram_reg_i_2115_n_0),
        .ram_reg_i_524_7(ram_reg_i_2116_n_0),
        .ram_reg_i_542_0(ram_reg_i_2179_n_0),
        .ram_reg_i_545_0(ram_reg_i_1253_n_0),
        .ram_reg_i_545_1(ram_reg_i_1846_n_0),
        .ram_reg_i_545_2(ram_reg_i_2198_n_0),
        .ram_reg_i_545_3(ram_reg_i_2199_n_0),
        .ram_reg_i_545_4(ram_reg_i_2195_n_0),
        .ram_reg_i_545_5(ram_reg_i_2108_n_0),
        .ram_reg_i_545_6(ram_reg_i_2191_n_0),
        .ram_reg_i_564_0(ram_reg_i_2222_n_0),
        .ram_reg_i_564_1(ram_reg_i_2223_n_0),
        .ram_reg_i_564_2(ram_reg_i_2220_n_0),
        .ram_reg_i_565_0(ram_reg_i_1913_n_0),
        .ram_reg_i_566_0(ram_reg_i_2047_n_0),
        .ram_reg_i_566_1(ram_reg_i_2225_n_0),
        .ram_reg_i_566_2(ram_reg_i_2226_n_0),
        .ram_reg_i_567_0(ram_reg_i_2231_n_0),
        .ram_reg_i_567_1(ram_reg_i_2229_n_0),
        .ram_reg_i_567_2(ram_reg_i_1977_n_0),
        .ram_reg_i_567_3(ram_reg_i_1124_n_0),
        .ram_reg_i_567_4(ram_reg_i_2228_n_0),
        .ram_reg_i_567_5(ram_reg_i_2232_n_0),
        .ram_reg_i_567_6(ram_reg_i_2233_n_0),
        .ram_reg_i_567_7(ram_reg_i_2234_n_0),
        .ram_reg_i_567_8(ram_reg_i_2235_n_0),
        .ram_reg_i_789_0(ram_reg_i_2333_n_0),
        .ram_reg_i_794_0(ram_reg_i_633_n_0),
        .ram_reg_i_794_1(ram_reg_i_637_n_0),
        .ram_reg_i_794_2(ram_reg_i_2334_n_0),
        .ram_reg_i_795_0(ram_reg_i_2337_n_0),
        .ram_reg_i_795_1(ram_reg_i_2315_n_0),
        .ram_reg_i_795_2(ram_reg_i_2338_n_0),
        .ram_reg_i_795_3(ram_reg_i_2336_n_0),
        .ram_reg_i_839_0(ram_reg_i_2354_n_0),
        .ram_reg_i_839_1(ram_reg_i_2355_n_0),
        .ram_reg_i_839_2(ram_reg_i_2356_n_0),
        .ram_reg_i_841_0(ram_reg_i_928_n_0),
        .ram_reg_i_841_1(ram_reg_i_1682_n_0),
        .ram_reg_i_841_2(ram_reg_i_1481_n_0),
        .ram_reg_i_841_3(ram_reg_i_2357_n_0),
        .ram_reg_i_841_4(ram_reg_i_2269_n_0),
        .ram_reg_i_841_5(ram_reg_i_1728_n_0),
        .ram_reg_i_842_0(ram_reg_i_1585_n_0),
        .ram_reg_i_842_1(ram_reg_i_877_n_0),
        .ram_reg_i_842_2(ram_reg_i_2358_n_0),
        .ram_reg_i_874_0(ram_reg_i_2374_n_0),
        .ram_reg_i_874_1(ram_reg_i_2291_n_0),
        .ram_reg_i_876_0(ram_reg_i_2375_n_0),
        .ram_reg_i_883_0(ram_reg_i_1920_n_0),
        .ram_reg_i_886_0(ram_reg_i_2376_n_0),
        .ram_reg_i_919_0(ram_reg_i_1983_n_0),
        .ram_reg_i_920_0(ram_reg_i_2386_n_0),
        .ram_reg_i_920_1(ram_reg_i_1126_n_0),
        .ram_reg_i_922_0(ram_reg_i_2389_n_0),
        .ram_reg_i_922_1(ram_reg_i_2388_n_0),
        .ram_reg_i_923_0(ram_reg_i_2390_n_0),
        .ram_reg_i_923_1(ram_reg_i_1502_n_0),
        .ram_reg_i_965_0(ram_reg_i_796_n_0),
        .ram_reg_i_965_1(ram_reg_i_2402_n_0),
        .ram_reg_i_965_2(ram_reg_i_1474_n_0),
        .ram_reg_i_966_0(ram_reg_i_2403_n_0),
        .ram_reg_i_969_0(ram_reg_i_2406_n_0),
        .ram_reg_i_969_1(ram_reg_i_2407_n_0),
        .ram_reg_i_969_2(ram_reg_i_1595_n_0),
        .ram_reg_i_969_3(ram_reg_i_2408_n_0),
        .ram_reg_i_969_4(ram_reg_i_2409_n_0));
  FDRE \lk_load_213_reg_3825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[0]),
        .Q(lk_load_213_reg_3825[0]),
        .R(1'b0));
  FDRE \lk_load_213_reg_3825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[1]),
        .Q(lk_load_213_reg_3825[1]),
        .R(1'b0));
  FDRE \lk_load_213_reg_3825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[2]),
        .Q(lk_load_213_reg_3825[2]),
        .R(1'b0));
  FDRE \lk_load_213_reg_3825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[3]),
        .Q(lk_load_213_reg_3825[3]),
        .R(1'b0));
  FDRE \lk_load_213_reg_3825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[4]),
        .Q(lk_load_213_reg_3825[4]),
        .R(1'b0));
  FDRE \lk_load_213_reg_3825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[5]),
        .Q(lk_load_213_reg_3825[5]),
        .R(1'b0));
  FDRE \lk_load_213_reg_3825_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[6]),
        .Q(lk_load_213_reg_3825[6]),
        .R(1'b0));
  FDRE \lk_load_213_reg_3825_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[7]),
        .Q(lk_load_213_reg_3825[7]),
        .R(1'b0));
  FDRE \lk_load_214_reg_3835_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[0]),
        .Q(lk_load_214_reg_3835[0]),
        .R(1'b0));
  FDRE \lk_load_214_reg_3835_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[1]),
        .Q(lk_load_214_reg_3835[1]),
        .R(1'b0));
  FDRE \lk_load_214_reg_3835_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[2]),
        .Q(lk_load_214_reg_3835[2]),
        .R(1'b0));
  FDRE \lk_load_214_reg_3835_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[3]),
        .Q(lk_load_214_reg_3835[3]),
        .R(1'b0));
  FDRE \lk_load_214_reg_3835_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[4]),
        .Q(lk_load_214_reg_3835[4]),
        .R(1'b0));
  FDRE \lk_load_214_reg_3835_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[5]),
        .Q(lk_load_214_reg_3835[5]),
        .R(1'b0));
  FDRE \lk_load_214_reg_3835_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[6]),
        .Q(lk_load_214_reg_3835[6]),
        .R(1'b0));
  FDRE \lk_load_214_reg_3835_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[7]),
        .Q(lk_load_214_reg_3835[7]),
        .R(1'b0));
  FDRE \lk_load_215_reg_3845_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[0]),
        .Q(lk_load_215_reg_3845[0]),
        .R(1'b0));
  FDRE \lk_load_215_reg_3845_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[1]),
        .Q(lk_load_215_reg_3845[1]),
        .R(1'b0));
  FDRE \lk_load_215_reg_3845_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[2]),
        .Q(lk_load_215_reg_3845[2]),
        .R(1'b0));
  FDRE \lk_load_215_reg_3845_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[3]),
        .Q(lk_load_215_reg_3845[3]),
        .R(1'b0));
  FDRE \lk_load_215_reg_3845_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[4]),
        .Q(lk_load_215_reg_3845[4]),
        .R(1'b0));
  FDRE \lk_load_215_reg_3845_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[5]),
        .Q(lk_load_215_reg_3845[5]),
        .R(1'b0));
  FDRE \lk_load_215_reg_3845_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[6]),
        .Q(lk_load_215_reg_3845[6]),
        .R(1'b0));
  FDRE \lk_load_215_reg_3845_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[7]),
        .Q(lk_load_215_reg_3845[7]),
        .R(1'b0));
  FDRE \lk_load_216_reg_3855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[0]),
        .Q(lk_load_216_reg_3855[0]),
        .R(1'b0));
  FDRE \lk_load_216_reg_3855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[1]),
        .Q(lk_load_216_reg_3855[1]),
        .R(1'b0));
  FDRE \lk_load_216_reg_3855_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[2]),
        .Q(lk_load_216_reg_3855[2]),
        .R(1'b0));
  FDRE \lk_load_216_reg_3855_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[3]),
        .Q(lk_load_216_reg_3855[3]),
        .R(1'b0));
  FDRE \lk_load_216_reg_3855_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[4]),
        .Q(lk_load_216_reg_3855[4]),
        .R(1'b0));
  FDRE \lk_load_216_reg_3855_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[5]),
        .Q(lk_load_216_reg_3855[5]),
        .R(1'b0));
  FDRE \lk_load_216_reg_3855_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[6]),
        .Q(lk_load_216_reg_3855[6]),
        .R(1'b0));
  FDRE \lk_load_216_reg_3855_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[7]),
        .Q(lk_load_216_reg_3855[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1073
       (.I0(ap_CS_fsm_state255),
        .I1(ap_CS_fsm_state257),
        .O(ram_reg_i_1073_n_0));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1074
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state236),
        .O(ram_reg_i_1074_n_0));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_1075
       (.I0(ap_CS_fsm_state232),
        .I1(ap_CS_fsm_state231),
        .I2(ap_CS_fsm_state233),
        .O(ram_reg_i_1075_n_0));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT5 #(
    .INIT(32'h55555501)) 
    ram_reg_i_1076
       (.I0(ap_CS_fsm_state254),
        .I1(ap_CS_fsm_state234),
        .I2(ap_CS_fsm_state256),
        .I3(ap_CS_fsm_state235),
        .I4(ap_CS_fsm_state236),
        .O(ram_reg_i_1076_n_0));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT5 #(
    .INIT(32'h0F000F0D)) 
    ram_reg_i_110__5
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state56),
        .O(ram_reg_i_110__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1120
       (.I0(ap_CS_fsm_state257),
        .I1(ap_CS_fsm_state256),
        .I2(ap_CS_fsm_state258),
        .I3(ap_CS_fsm_state259),
        .I4(ap_CS_fsm_state260),
        .I5(ap_CS_fsm_state255),
        .O(ram_reg_i_1120_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF000000EF)) 
    ram_reg_i_1121
       (.I0(ap_CS_fsm_state257),
        .I1(ap_CS_fsm_state256),
        .I2(ap_CS_fsm_state255),
        .I3(ap_CS_fsm_state258),
        .I4(ap_CS_fsm_state260),
        .I5(ap_CS_fsm_state259),
        .O(ram_reg_i_1121_n_0));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT5 #(
    .INIT(32'hDCDCDCDD)) 
    ram_reg_i_1122
       (.I0(ap_CS_fsm_state259),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state258),
        .I3(ap_CS_fsm_state256),
        .I4(ap_CS_fsm_state257),
        .O(ram_reg_i_1122_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1124
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state161),
        .O(ram_reg_i_1124_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1125
       (.I0(ap_CS_fsm_state204),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state186),
        .I4(ap_CS_fsm_state182),
        .I5(ap_CS_fsm_state183),
        .O(ram_reg_i_1125_n_0));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1126
       (.I0(ap_CS_fsm_state179),
        .I1(ap_CS_fsm_state181),
        .I2(ap_CS_fsm_state180),
        .O(ram_reg_i_1126_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1127
       (.I0(ap_CS_fsm_state208),
        .I1(ap_CS_fsm_state207),
        .I2(ap_CS_fsm_state230),
        .I3(ap_CS_fsm_state229),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_1127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1128
       (.I0(ap_CS_fsm_state233),
        .I1(ap_CS_fsm_state232),
        .I2(ap_CS_fsm_state234),
        .O(ram_reg_i_1128_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_1129
       (.I0(ram_reg_i_1912_n_0),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state35),
        .I4(ram_reg_i_1913_n_0),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_1129_n_0));
  LUT6 #(
    .INIT(64'h00000000BB8B0000)) 
    ram_reg_i_1130
       (.I0(lk_load_216_reg_3855[7]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(lk_load_214_reg_3835[7]),
        .I4(ram_reg_i_1914_n_0),
        .I5(ram_reg_i_1915_n_0),
        .O(ram_reg_i_1130_n_0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_1135
       (.I0(ap_CS_fsm_state136),
        .I1(ap_CS_fsm_state154),
        .I2(ap_CS_fsm_state155),
        .I3(ap_CS_fsm_state157),
        .O(ram_reg_i_1135_n_0));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_1136
       (.I0(ap_CS_fsm_state159),
        .I1(ap_CS_fsm_state158),
        .I2(ap_CS_fsm_state161),
        .I3(ap_CS_fsm_state185),
        .O(ram_reg_i_1136_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1241
       (.I0(ram_reg_i_1982_n_0),
        .I1(ap_CS_fsm_state207),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state234),
        .I4(ap_CS_fsm_state232),
        .I5(ap_CS_fsm_state233),
        .O(ram_reg_i_1241_n_0));
  LUT6 #(
    .INIT(64'h8888888888888088)) 
    ram_reg_i_1244
       (.I0(ram_reg_i_1128_n_0),
        .I1(ram_reg_i_1127_n_0),
        .I2(ram_reg_i_1247_n_0),
        .I3(ram_reg_i_2071_n_0),
        .I4(ap_CS_fsm_state254),
        .I5(ram_reg_i_1126_n_0),
        .O(ram_reg_i_1244_n_0));
  LUT6 #(
    .INIT(64'h0555055505550155)) 
    ram_reg_i_1246
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state179),
        .I2(ap_CS_fsm_state181),
        .I3(ram_reg_i_2071_n_0),
        .I4(ap_CS_fsm_state254),
        .I5(ap_CS_fsm_state180),
        .O(ram_reg_i_1246_n_0));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1247
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state204),
        .O(ram_reg_i_1247_n_0));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1248
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state206),
        .O(ram_reg_i_1248_n_0));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    ram_reg_i_1250
       (.I0(ram_reg_i_1291_n_0),
        .I1(ram_reg_i_2076_n_0),
        .I2(ram_reg_i_2077_n_0),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state156),
        .I5(ap_CS_fsm_state105),
        .O(ram_reg_i_1250_n_0));
  LUT6 #(
    .INIT(64'hF737F737F737F7F7)) 
    ram_reg_i_1252
       (.I0(ram_reg_i_2080_n_0),
        .I1(ram_reg_i_1136_n_0),
        .I2(ram_reg_i_1135_n_0),
        .I3(ap_CS_fsm_state134),
        .I4(ap_CS_fsm_state133),
        .I5(ap_CS_fsm_state132),
        .O(ram_reg_i_1252_n_0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_1253
       (.I0(ram_reg_i_1292_n_0),
        .I1(ram_reg_i_2077_n_0),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state106),
        .O(ram_reg_i_1253_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_1255
       (.I0(ap_CS_fsm_state36),
        .I1(ram_reg_i_1474_n_0),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state31),
        .I5(ap_CS_fsm_state30),
        .O(ram_reg_i_1255_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1256
       (.I0(lk_load_216_reg_3855[4]),
        .I1(ap_CS_fsm_state13),
        .I2(ram_reg_i_2082_n_0),
        .O(ram_reg_i_1256_n_0));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_1290
       (.I0(ap_CS_fsm_state157),
        .I1(ap_CS_fsm_state155),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state136),
        .I4(ap_CS_fsm_state134),
        .O(ram_reg_i_1290_n_0));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_1291
       (.I0(ap_CS_fsm_state184),
        .I1(ap_CS_fsm_state129),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state236),
        .I4(ap_CS_fsm_state131),
        .O(ram_reg_i_1291_n_0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_1292
       (.I0(ram_reg_i_1291_n_0),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state156),
        .I4(ram_reg_i_1978_n_0),
        .O(ram_reg_i_1292_n_0));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    ram_reg_i_1296
       (.I0(ram_reg_i_2111_n_0),
        .I1(lk_load_216_reg_3855[3]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(lk_load_214_reg_3835[3]),
        .I5(ram_reg_i_2112_n_0),
        .O(ram_reg_i_1296_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEEFFEF)) 
    ram_reg_i_1299
       (.I0(ram_reg_i_1908_n_0),
        .I1(ap_CS_fsm_state186),
        .I2(ap_CS_fsm_state182),
        .I3(ap_CS_fsm_state183),
        .I4(ram_reg_i_2073_n_0),
        .I5(ram_reg_i_1247_n_0),
        .O(ram_reg_i_1299_n_0));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1394
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state160),
        .O(ram_reg_i_1394_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFBABABA)) 
    ram_reg_i_1396
       (.I0(ram_reg_i_2112_n_0),
        .I1(lk_load_216_reg_3855[0]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(lk_load_214_reg_3835[0]),
        .I5(ram_reg_i_2227_n_0),
        .O(ram_reg_i_1396_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_1432
       (.I0(lk_U_n_16),
        .I1(ap_CS_fsm_state257),
        .I2(ap_CS_fsm_state157),
        .I3(ap_CS_fsm_state181),
        .I4(ap_CS_fsm_state179),
        .I5(ram_reg_i_1465_n_0),
        .O(ram_reg_i_1432_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    ram_reg_i_1433
       (.I0(ram_reg_i_2264_n_0),
        .I1(ram_reg_i_2265_n_0),
        .I2(ap_CS_fsm_state233),
        .I3(ap_CS_fsm_state108),
        .I4(ram_reg_i_1913_n_0),
        .I5(ram_reg_i_2266_n_0),
        .O(ram_reg_i_1433_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1434
       (.I0(ram_reg_i_2267_n_0),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state132),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_2268_n_0),
        .O(ram_reg_i_1434_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_i_1435
       (.I0(ram_reg_i_880_n_0),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state230),
        .I3(ram_reg_i_1681_n_0),
        .I4(ap_CS_fsm_state133),
        .I5(ap_CS_fsm_state131),
        .O(ram_reg_i_1435_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_1436
       (.I0(ap_CS_fsm_state234),
        .I1(ap_CS_fsm_state256),
        .I2(ap_CS_fsm_state180),
        .I3(ap_CS_fsm_state255),
        .I4(ram_reg_i_2070_n_0),
        .I5(ram_reg_i_2269_n_0),
        .O(ram_reg_i_1436_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1437
       (.I0(ram_reg_i_2270_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state160),
        .I5(ram_reg_i_2271_n_0),
        .O(ram_reg_i_1437_n_0));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1438
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state211),
        .I3(ap_CS_fsm_state161),
        .O(ram_reg_i_1438_n_0));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1454
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state79),
        .O(ram_reg_i_1454_n_0));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1458
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state105),
        .O(ram_reg_i_1458_n_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1459
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state109),
        .O(ram_reg_i_1459_n_0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1465
       (.I0(ap_CS_fsm_state184),
        .I1(ap_CS_fsm_state183),
        .O(ram_reg_i_1465_n_0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1474
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state15),
        .O(ram_reg_i_1474_n_0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1475
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state11),
        .O(ram_reg_i_1475_n_0));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    ram_reg_i_1478
       (.I0(ram_reg_i_192__3_n_0),
        .I1(ap_CS_fsm_state155),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state157),
        .I4(ap_CS_fsm_state156),
        .I5(ram_reg_i_191__3_n_0),
        .O(ram_reg_i_1478_n_0));
  LUT6 #(
    .INIT(64'h1010101010100010)) 
    ram_reg_i_1479
       (.I0(ap_CS_fsm_state210),
        .I1(ap_CS_fsm_state211),
        .I2(ram_reg_i_2070_n_0),
        .I3(ram_reg_i_1577_n_0),
        .I4(ap_CS_fsm_state206),
        .I5(ap_CS_fsm_state207),
        .O(ram_reg_i_1479_n_0));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1480
       (.I0(ap_CS_fsm_state229),
        .I1(ap_CS_fsm_state230),
        .O(ram_reg_i_1480_n_0));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1481
       (.I0(ap_CS_fsm_state132),
        .I1(ap_CS_fsm_state131),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state129),
        .O(ram_reg_i_1481_n_0));
  LUT6 #(
    .INIT(64'hD0D0D0D000D0D0D0)) 
    ram_reg_i_1482
       (.I0(ram_reg_i_2282_n_0),
        .I1(ram_reg_i_660_n_0),
        .I2(ram_reg_i_661_n_0),
        .I3(ram_reg_i_2283_n_0),
        .I4(ram_reg_i_588_n_0),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_1482_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_1483
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state79),
        .I3(ram_reg_i_2284_n_0),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_2285_n_0),
        .O(ram_reg_i_1483_n_0));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    ram_reg_i_1484
       (.I0(ram_reg_i_2284_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_1484_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_1499
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_1499_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_1500
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_1500_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000FE)) 
    ram_reg_i_1501
       (.I0(ram_reg_i_1685_n_0),
        .I1(ap_CS_fsm_state132),
        .I2(ap_CS_fsm_state131),
        .I3(ap_CS_fsm_state133),
        .I4(ap_CS_fsm_state134),
        .I5(ap_CS_fsm_state135),
        .O(ram_reg_i_1501_n_0));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1502
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .O(ram_reg_i_1502_n_0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1503
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_i_1503_n_0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1504
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state54),
        .O(ram_reg_i_1504_n_0));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_1505
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state33),
        .O(ram_reg_i_1505_n_0));
  LUT6 #(
    .INIT(64'h55545550FFFFFFFF)) 
    ram_reg_i_1506
       (.I0(ap_CS_fsm_state31),
        .I1(ram_reg_i_1474_n_0),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ram_reg_i_588_n_0),
        .I5(ram_reg_i_661_n_0),
        .O(ram_reg_i_1506_n_0));
  LUT6 #(
    .INIT(64'hBABABABABABABAAA)) 
    ram_reg_i_1507
       (.I0(ram_reg_i_660_n_0),
        .I1(ap_CS_fsm_state10),
        .I2(lk_U_n_18),
        .I3(ram_reg_i_2289_n_0),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_1507_n_0));
  LUT6 #(
    .INIT(64'h5555555555554440)) 
    ram_reg_i_1508
       (.I0(ram_reg_i_1480_n_0),
        .I1(ram_reg_i_2070_n_0),
        .I2(ap_CS_fsm_state207),
        .I3(ap_CS_fsm_state206),
        .I4(ap_CS_fsm_state210),
        .I5(ap_CS_fsm_state211),
        .O(ram_reg_i_1508_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA2A)) 
    ram_reg_i_1509
       (.I0(ram_reg_i_2290_n_0),
        .I1(ap_CS_fsm_state136),
        .I2(ram_reg_i_2291_n_0),
        .I3(ap_CS_fsm_state155),
        .I4(ap_CS_fsm_state154),
        .I5(ram_reg_i_924_n_0),
        .O(ram_reg_i_1509_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010103)) 
    ram_reg_i_1510
       (.I0(ram_reg_i_1465_n_0),
        .I1(ap_CS_fsm_state186),
        .I2(ap_CS_fsm_state185),
        .I3(ap_CS_fsm_state181),
        .I4(ap_CS_fsm_state182),
        .I5(ap_CS_fsm_state204),
        .O(ram_reg_i_1510_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1511
       (.I0(ap_CS_fsm_state259),
        .I1(ap_CS_fsm_state258),
        .O(ram_reg_i_1511_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_1512
       (.I0(ap_CS_fsm_state255),
        .I1(ap_CS_fsm_state254),
        .I2(ap_CS_fsm_state236),
        .I3(ap_CS_fsm_state235),
        .I4(ap_CS_fsm_state256),
        .I5(ram_reg_i_655_n_0),
        .O(ram_reg_i_1512_n_0));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    ram_reg_i_1532
       (.I0(ap_CS_fsm_state207),
        .I1(ap_CS_fsm_state206),
        .I2(ap_CS_fsm_state205),
        .I3(ram_reg_i_656_n_0),
        .I4(ram_reg_i_2308_n_0),
        .O(ram_reg_i_1532_n_0));
  LUT6 #(
    .INIT(64'hFF55FF10FF55FF55)) 
    ram_reg_i_1533
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state184),
        .I2(ap_CS_fsm_state183),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state185),
        .I5(ram_reg_i_2309_n_0),
        .O(ram_reg_i_1533_n_0));
  LUT6 #(
    .INIT(64'h5555000055551011)) 
    ram_reg_i_1534
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state159),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state157),
        .I4(ap_CS_fsm_state160),
        .I5(ram_reg_i_1876_n_0),
        .O(ram_reg_i_1534_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFEFF)) 
    ram_reg_i_1535
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_1535_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8F8F8FF)) 
    ram_reg_i_1536
       (.I0(ram_reg_i_2310_n_0),
        .I1(ram_reg_i_2311_n_0),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state56),
        .I4(ram_reg_i_2312_n_0),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_1536_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF4)) 
    ram_reg_i_1537
       (.I0(ram_reg_i_588_n_0),
        .I1(ap_CS_fsm_state12),
        .I2(ram_reg_i_2313_n_0),
        .I3(ap_CS_fsm_state16),
        .I4(ram_reg_i_2314_n_0),
        .I5(ram_reg_i_2315_n_0),
        .O(ram_reg_i_1537_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBBFFBA)) 
    ram_reg_i_1538
       (.I0(ram_reg_i_660_n_0),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_2316_n_0),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_1538_n_0));
  LUT6 #(
    .INIT(64'hFFFFAFAEAAAAAAAA)) 
    ram_reg_i_1539
       (.I0(ram_reg_i_624_n_0),
        .I1(ram_reg_i_2317_n_0),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_1483_n_0),
        .O(ram_reg_i_1539_n_0));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT5 #(
    .INIT(32'hFFFF5504)) 
    ram_reg_i_1540
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state129),
        .I3(ap_CS_fsm_state130),
        .I4(ap_CS_fsm_state132),
        .O(ram_reg_i_1540_n_0));
  LUT6 #(
    .INIT(64'h000000000F000F0E)) 
    ram_reg_i_1541
       (.I0(ram_reg_i_2318_n_0),
        .I1(ap_CS_fsm_state254),
        .I2(ap_CS_fsm_state257),
        .I3(ap_CS_fsm_state256),
        .I4(ap_CS_fsm_state255),
        .I5(ram_reg_i_2319_n_0),
        .O(ram_reg_i_1541_n_0));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1576
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state179),
        .I3(ap_CS_fsm_state160),
        .I4(ap_CS_fsm_state161),
        .O(ram_reg_i_1576_n_0));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1577
       (.I0(ap_CS_fsm_state204),
        .I1(ap_CS_fsm_state205),
        .O(ram_reg_i_1577_n_0));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1578
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state229),
        .I2(ap_CS_fsm_state230),
        .I3(ap_CS_fsm_state260),
        .O(ram_reg_i_1578_n_0));
  LUT6 #(
    .INIT(64'h0000FF0E0000FF04)) 
    ram_reg_i_1579
       (.I0(ram_reg_i_639_n_0),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state254),
        .I3(ap_CS_fsm_state255),
        .I4(ap_CS_fsm_state257),
        .I5(ram_reg_i_1675_n_0),
        .O(ram_reg_i_1579_n_0));
  LUT5 #(
    .INIT(32'hFFFF11F1)) 
    ram_reg_i_1580
       (.I0(ram_reg_i_838_n_0),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state254),
        .I3(ap_CS_fsm_state255),
        .I4(ap_CS_fsm_state257),
        .O(ram_reg_i_1580_n_0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_1581
       (.I0(ap_CS_fsm_state82),
        .I1(ram_reg_i_1682_n_0),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state81),
        .O(ram_reg_i_1581_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    ram_reg_i_1583
       (.I0(ap_CS_fsm_state259),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state107),
        .O(ram_reg_i_1583_n_0));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    ram_reg_i_1584
       (.I0(ram_reg_i_1481_n_0),
        .I1(ram_reg_i_1583_n_0),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state81),
        .I4(ram_reg_i_2335_n_0),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_1584_n_0));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1585
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .O(ram_reg_i_1585_n_0));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    ram_reg_i_1587
       (.I0(ap_CS_fsm_state2),
        .I1(ram_reg_i_1475_n_0),
        .I2(ap_CS_fsm_state10),
        .I3(lk_U_n_44),
        .I4(ram_reg_i_877_n_0),
        .O(ram_reg_i_1587_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFEEFE)) 
    ram_reg_i_1588
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state11),
        .I3(reg_2871[7]),
        .I4(ram_reg_i_2339_n_0),
        .I5(ram_reg_i_2340_n_0),
        .O(ram_reg_i_1588_n_0));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_1589
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state182),
        .I4(ap_CS_fsm_state55),
        .O(ram_reg_i_1589_n_0));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1590
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state106),
        .O(ram_reg_i_1590_n_0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    ram_reg_i_1592
       (.I0(ram_reg_i_1589_n_0),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .I4(ram_reg_i_1590_n_0),
        .O(ram_reg_i_1592_n_0));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    ram_reg_i_1593
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state60),
        .O(ram_reg_i_1593_n_0));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    ram_reg_i_1594
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state60),
        .O(ram_reg_i_1594_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_i_1595
       (.I0(ap_CS_fsm_state185),
        .I1(ram_reg_i_1465_n_0),
        .I2(ram_reg_i_2291_n_0),
        .I3(ap_CS_fsm_state179),
        .I4(ap_CS_fsm_state181),
        .I5(ap_CS_fsm_state180),
        .O(ram_reg_i_1595_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1628
       (.I0(ap_CS_fsm_state234),
        .I1(ap_CS_fsm_state233),
        .O(ram_reg_i_1628_n_0));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1630
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state160),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state179),
        .O(ram_reg_i_1630_n_0));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_1632
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state185),
        .I3(ap_CS_fsm_state184),
        .I4(ap_CS_fsm_state183),
        .O(ram_reg_i_1632_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_1633
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state160),
        .I2(ap_CS_fsm_state179),
        .I3(ap_CS_fsm_state180),
        .I4(ap_CS_fsm_state181),
        .I5(ap_CS_fsm_state159),
        .O(ram_reg_i_1633_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_i_1637
       (.I0(ram_reg_i_2359_n_0),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(lk_load_213_reg_3825[6]),
        .I4(reg_2871[6]),
        .O(ram_reg_i_1637_n_0));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ram_reg_i_1638
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state182),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_1638_n_0));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    ram_reg_i_1639
       (.I0(ram_reg_i_1589_n_0),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state54),
        .O(ram_reg_i_1639_n_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_164__5
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .O(ram_reg_i_164__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1674
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state236),
        .O(ram_reg_i_1674_n_0));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1675
       (.I0(ap_CS_fsm_state232),
        .I1(ap_CS_fsm_state233),
        .O(ram_reg_i_1675_n_0));
  LUT5 #(
    .INIT(32'h00FFB0B0)) 
    ram_reg_i_1680
       (.I0(reg_2855[5]),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_85__4_n_0),
        .I3(reg_2863[5]),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_1680_n_0));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1681
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state155),
        .O(ram_reg_i_1681_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1682
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state211),
        .O(ram_reg_i_1682_n_0));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1684
       (.I0(ap_CS_fsm_state211),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state104),
        .O(ram_reg_i_1684_n_0));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    ram_reg_i_1685
       (.I0(ap_CS_fsm_state130),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state129),
        .O(ram_reg_i_1685_n_0));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1686
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state132),
        .O(ram_reg_i_1686_n_0));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_1688
       (.I0(ram_reg_i_625_n_0),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state259),
        .I3(ap_CS_fsm_state107),
        .O(ram_reg_i_1688_n_0));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1720
       (.I0(ap_CS_fsm_state232),
        .I1(ap_CS_fsm_state233),
        .O(ram_reg_i_1720_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1723
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_i_1723_n_0));
  LUT6 #(
    .INIT(64'hE0EEE000E0EEE0EE)) 
    ram_reg_i_1724
       (.I0(ram_reg_i_2387_n_0),
        .I1(ram_reg_i_2282_n_0),
        .I2(lk_load_213_reg_3825[4]),
        .I3(ap_CS_fsm_state12),
        .I4(reg_2871[4]),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_1724_n_0));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    ram_reg_i_1727
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_i_1727_n_0));
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    ram_reg_i_1728
       (.I0(ram_reg_i_1682_n_0),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state61),
        .O(ram_reg_i_1728_n_0));
  LUT6 #(
    .INIT(64'h0101010100000100)) 
    ram_reg_i_1729
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state132),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state111),
        .I5(ap_CS_fsm_state129),
        .O(ram_reg_i_1729_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1730
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state132),
        .O(ram_reg_i_1730_n_0));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1731
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state259),
        .I2(ap_CS_fsm_state108),
        .O(ram_reg_i_1731_n_0));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    ram_reg_i_1759
       (.I0(ram_reg_i_2401_n_0),
        .I1(lk_load_213_reg_3825[3]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state13),
        .I4(lk_load_215_reg_3845[3]),
        .O(ram_reg_i_1759_n_0));
  LUT6 #(
    .INIT(64'h33310000FFFFFFFF)) 
    ram_reg_i_1763
       (.I0(ap_CS_fsm_state129),
        .I1(ap_CS_fsm_state132),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state131),
        .I4(ram_reg_i_2404_n_0),
        .I5(ram_reg_i_879_n_0),
        .O(ram_reg_i_1763_n_0));
  LUT6 #(
    .INIT(64'hABABABAAABABABAB)) 
    ram_reg_i_1764
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state211),
        .I2(ram_reg_i_1920_n_0),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_1764_n_0));
  LUT6 #(
    .INIT(64'hAAAAABABAAAAAAAB)) 
    ram_reg_i_1765
       (.I0(ram_reg_i_928_n_0),
        .I1(ram_reg_i_1682_n_0),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_1765_n_0));
  LUT6 #(
    .INIT(64'h4444444545454545)) 
    ram_reg_i_1766
       (.I0(ap_CS_fsm_state158),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state156),
        .I3(ap_CS_fsm_state136),
        .I4(ram_reg_i_880_n_0),
        .I5(ram_reg_i_1681_n_0),
        .O(ram_reg_i_1766_n_0));
  LUT6 #(
    .INIT(64'h11111110FFFFFFFF)) 
    ram_reg_i_1767
       (.I0(ram_reg_i_1688_n_0),
        .I1(ram_reg_i_2405_n_0),
        .I2(ap_CS_fsm_state129),
        .I3(ram_reg_i_1923_n_0),
        .I4(ap_CS_fsm_state132),
        .I5(ram_reg_i_879_n_0),
        .O(ram_reg_i_1767_n_0));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT5 #(
    .INIT(32'h55555504)) 
    ram_reg_i_1768
       (.I0(ram_reg_i_928_n_0),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state82),
        .I4(ram_reg_i_1682_n_0),
        .O(ram_reg_i_1768_n_0));
  LUT5 #(
    .INIT(32'h7F777777)) 
    ram_reg_i_177__3
       (.I0(ram_reg_i_283_n_0),
        .I1(ram_reg_i_614_n_0),
        .I2(ram_reg_i_220__3_n_0),
        .I3(ram_reg_i_615_n_0),
        .I4(ram_reg_i_616_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_address1[6]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_1802
       (.I0(ap_CS_fsm_state232),
        .I1(ap_CS_fsm_state231),
        .I2(ap_CS_fsm_state233),
        .I3(ram_reg_i_639_n_0),
        .O(ram_reg_i_1802_n_0));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    ram_reg_i_1806
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state211),
        .O(ram_reg_i_1806_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFDFFFD)) 
    ram_reg_i_1807
       (.I0(ram_reg_i_2415_n_0),
        .I1(ram_reg_i_928_n_0),
        .I2(ram_reg_i_1581_n_0),
        .I3(ap_CS_fsm_state82),
        .I4(ram_reg_i_1682_n_0),
        .I5(ram_reg_i_1975_n_0),
        .O(ram_reg_i_1807_n_0));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_1809
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state133),
        .I2(ram_reg_i_633_n_0),
        .I3(ap_CS_fsm_state135),
        .O(ram_reg_i_1809_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1810
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state135),
        .O(ram_reg_i_1810_n_0));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1811
       (.I0(ap_CS_fsm_state155),
        .I1(ap_CS_fsm_state154),
        .I2(ap_CS_fsm_state136),
        .O(ram_reg_i_1811_n_0));
  LUT6 #(
    .INIT(64'hFEAAFFFFAAAAAAAA)) 
    ram_reg_i_1814
       (.I0(ram_reg_i_2418_n_0),
        .I1(ap_CS_fsm_state10),
        .I2(lk_U_n_44),
        .I3(ram_reg_i_2419_n_0),
        .I4(ram_reg_i_1475_n_0),
        .I5(ram_reg_i_2420_n_0),
        .O(ram_reg_i_1814_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1837
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state207),
        .I4(ap_CS_fsm_state208),
        .I5(ap_CS_fsm_state206),
        .O(ram_reg_i_1837_n_0));
  LUT6 #(
    .INIT(64'h4400040444004444)) 
    ram_reg_i_1844
       (.I0(ram_reg_i_2434_n_0),
        .I1(ram_reg_i_2435_n_0),
        .I2(reg_2855[1]),
        .I3(reg_2863[1]),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_1844_n_0));
  LUT6 #(
    .INIT(64'h4474477744744474)) 
    ram_reg_i_1845
       (.I0(lk_load_215_reg_3845[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(lk_load_213_reg_3825[1]),
        .I4(reg_2871[1]),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_1845_n_0));
  LUT5 #(
    .INIT(32'h08000808)) 
    ram_reg_i_1846
       (.I0(ram_reg_i_2282_n_0),
        .I1(ram_reg_i_1475_n_0),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .O(ram_reg_i_1846_n_0));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1848
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state157),
        .O(ram_reg_i_1848_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000101)) 
    ram_reg_i_1875
       (.I0(ram_reg_i_2445_n_0),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state13),
        .I3(reg_2871[0]),
        .I4(ap_CS_fsm_state11),
        .I5(ram_reg_i_2446_n_0),
        .O(ram_reg_i_1875_n_0));
  LUT6 #(
    .INIT(64'h0101000001010100)) 
    ram_reg_i_1876
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state136),
        .I4(ap_CS_fsm_state155),
        .I5(ap_CS_fsm_state154),
        .O(ram_reg_i_1876_n_0));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_i_1877
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state134),
        .I2(ram_reg_i_633_n_0),
        .O(ram_reg_i_1877_n_0));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT5 #(
    .INIT(32'h0E0E0F0E)) 
    ram_reg_i_1878
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state154),
        .I4(ap_CS_fsm_state155),
        .O(ram_reg_i_1878_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_187__3
       (.I0(ram_reg_i_614_n_0),
        .I1(ap_CS_fsm_state258),
        .I2(ap_CS_fsm_state259),
        .I3(ap_CS_fsm_state260),
        .I4(ap_CS_fsm_state261),
        .I5(ram_reg_i_205__3_n_0),
        .O(ram_reg_i_187__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1880
       (.I0(ap_CS_fsm_state184),
        .I1(ap_CS_fsm_state185),
        .O(ram_reg_i_1880_n_0));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    ram_reg_i_1881
       (.I0(ram_reg_i_1633_n_0),
        .I1(ap_CS_fsm_state183),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state185),
        .I4(ap_CS_fsm_state180),
        .I5(ap_CS_fsm_state181),
        .O(ram_reg_i_1881_n_0));
  LUT6 #(
    .INIT(64'hCDCDCDCDCDCCCDCD)) 
    ram_reg_i_1882
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state230),
        .I2(ap_CS_fsm_state229),
        .I3(ap_CS_fsm_state209),
        .I4(ap_CS_fsm_state207),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_1882_n_0));
  LUT6 #(
    .INIT(64'hBABBBBBBBABBBABB)) 
    ram_reg_i_1883
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state184),
        .I2(ap_CS_fsm_state183),
        .I3(ram_reg_i_1630_n_0),
        .I4(ap_CS_fsm_state181),
        .I5(ap_CS_fsm_state180),
        .O(ram_reg_i_1883_n_0));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_188__3
       (.I0(ram_reg_i_624_n_0),
        .I1(ap_CS_fsm_state83),
        .I2(ram_reg_i_625_n_0),
        .O(ram_reg_i_188__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_189__3
       (.I0(ap_CS_fsm_state155),
        .I1(ap_CS_fsm_state154),
        .I2(ap_CS_fsm_state157),
        .I3(ap_CS_fsm_state156),
        .O(ram_reg_i_189__3_n_0));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    ram_reg_i_1907
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state183),
        .I3(ap_CS_fsm_state254),
        .I4(ap_CS_fsm_state180),
        .I5(ap_CS_fsm_state181),
        .O(ram_reg_i_1907_n_0));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_1908
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state204),
        .O(ram_reg_i_1908_n_0));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_190__3
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state134),
        .I3(ap_CS_fsm_state136),
        .O(ram_reg_i_190__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000005545)) 
    ram_reg_i_1910
       (.I0(ap_CS_fsm_state230),
        .I1(ap_CS_fsm_state209),
        .I2(ap_CS_fsm_state207),
        .I3(ap_CS_fsm_state208),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state229),
        .O(ram_reg_i_1910_n_0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_1912
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state160),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state61),
        .O(ram_reg_i_1912_n_0));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1913
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .O(ram_reg_i_1913_n_0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_i_1914
       (.I0(ram_reg_i_2456_n_0),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(reg_2875[7]),
        .O(ram_reg_i_1914_n_0));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    ram_reg_i_1915
       (.I0(ap_CS_fsm_state2),
        .I1(ram_reg_i_1475_n_0),
        .I2(ap_CS_fsm_state10),
        .I3(lk_U_n_44),
        .I4(ram_reg_i_2112_n_0),
        .O(ram_reg_i_1915_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    ram_reg_i_1918
       (.I0(ram_reg_i_2459_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state261),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state106),
        .O(ram_reg_i_1918_n_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    ram_reg_i_1919
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state82),
        .O(ram_reg_i_1919_n_0));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_191__3
       (.I0(ap_CS_fsm_state159),
        .I1(ap_CS_fsm_state158),
        .I2(ap_CS_fsm_state161),
        .I3(ap_CS_fsm_state160),
        .O(ram_reg_i_191__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1920
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .O(ram_reg_i_1920_n_0));
  LUT6 #(
    .INIT(64'h4040400040404040)) 
    ram_reg_i_1921
       (.I0(ram_reg_i_1978_n_0),
        .I1(ram_reg_i_1925_n_0),
        .I2(ram_reg_i_1291_n_0),
        .I3(ram_reg_i_2459_n_0),
        .I4(ram_reg_i_2460_n_0),
        .I5(ram_reg_i_2461_n_0),
        .O(ram_reg_i_1921_n_0));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    ram_reg_i_1922
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_i_1922_n_0));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1923
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state110),
        .O(ram_reg_i_1923_n_0));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1924
       (.I0(ap_CS_fsm_state231),
        .I1(ap_CS_fsm_state108),
        .O(ram_reg_i_1924_n_0));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1925
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state156),
        .O(ram_reg_i_1925_n_0));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_192__3
       (.I0(ap_CS_fsm_state179),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state182),
        .O(ram_reg_i_192__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_1969
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state235),
        .I2(ap_CS_fsm_state60),
        .O(ram_reg_i_1969_n_0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'hFFFF000E)) 
    ram_reg_i_1970
       (.I0(ap_CS_fsm_state160),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state235),
        .I4(ap_CS_fsm_state61),
        .O(ram_reg_i_1970_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    ram_reg_i_1972
       (.I0(ram_reg_i_2467_n_0),
        .I1(ap_CS_fsm_state13),
        .I2(lk_load_216_reg_3855[6]),
        .I3(ram_reg_i_2468_n_0),
        .I4(ram_reg_i_2112_n_0),
        .O(ram_reg_i_1972_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1974
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .I3(ram_reg_i_2470_n_0),
        .I4(ram_reg_i_1920_n_0),
        .I5(ram_reg_i_2459_n_0),
        .O(ram_reg_i_1974_n_0));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1975
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state86),
        .O(ram_reg_i_1975_n_0));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1977
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state130),
        .O(ram_reg_i_1977_n_0));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1978
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state231),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state109),
        .O(ram_reg_i_1978_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1980
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state183),
        .I3(ap_CS_fsm_state180),
        .I4(ap_CS_fsm_state181),
        .I5(ap_CS_fsm_state254),
        .O(ram_reg_i_1980_n_0));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    ram_reg_i_1981
       (.I0(ap_CS_fsm_state204),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state186),
        .I4(ap_CS_fsm_state182),
        .I5(ap_CS_fsm_state183),
        .O(ram_reg_i_1981_n_0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1982
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state229),
        .I3(ap_CS_fsm_state230),
        .O(ram_reg_i_1982_n_0));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1983
       (.I0(ap_CS_fsm_state207),
        .I1(ap_CS_fsm_state208),
        .O(ram_reg_i_1983_n_0));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_201__3
       (.I0(ap_CS_fsm_state256),
        .I1(ap_CS_fsm_state257),
        .I2(ap_CS_fsm_state254),
        .I3(ap_CS_fsm_state255),
        .I4(ram_reg_i_632_n_0),
        .O(ram_reg_i_201__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_202__3
       (.I0(ap_CS_fsm_state258),
        .I1(ap_CS_fsm_state259),
        .I2(ap_CS_fsm_state260),
        .I3(ap_CS_fsm_state261),
        .O(ram_reg_i_202__3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8A8AA)) 
    ram_reg_i_2038
       (.I0(ram_reg_i_1628_n_0),
        .I1(ap_CS_fsm_state230),
        .I2(ap_CS_fsm_state229),
        .I3(ap_CS_fsm_state211),
        .I4(ap_CS_fsm_state209),
        .I5(ap_CS_fsm_state232),
        .O(ram_reg_i_2038_n_0));
  LUT6 #(
    .INIT(64'h000000000001FFFF)) 
    ram_reg_i_203__3
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state159),
        .I2(ap_CS_fsm_state160),
        .I3(ram_reg_i_633_n_0),
        .I4(ram_reg_i_634_n_0),
        .I5(ram_reg_i_635_n_0),
        .O(ram_reg_i_203__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT4 #(
    .INIT(16'h5455)) 
    ram_reg_i_2040
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state259),
        .I2(ap_CS_fsm_state258),
        .I3(ap_CS_fsm_state257),
        .O(ram_reg_i_2040_n_0));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    ram_reg_i_2041
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state160),
        .O(ram_reg_i_2041_n_0));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_i_2042
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state58),
        .O(ram_reg_i_2042_n_0));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2043
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state235),
        .O(ram_reg_i_2043_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_2044
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_2044_n_0));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    ram_reg_i_2045
       (.I0(ram_reg_i_2112_n_0),
        .I1(ram_reg_i_2468_n_0),
        .I2(lk_load_216_reg_3855[5]),
        .I3(ap_CS_fsm_state13),
        .I4(ram_reg_i_2487_n_0),
        .O(ram_reg_i_2045_n_0));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_2047
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state29),
        .O(ram_reg_i_2047_n_0));
  LUT6 #(
    .INIT(64'hF505FC0CF505F000)) 
    ram_reg_i_2048
       (.I0(reg_2867[5]),
        .I1(reg_2859[5]),
        .I2(ap_CS_fsm_state16),
        .I3(reg_2875[5]),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2048_n_0));
  LUT6 #(
    .INIT(64'h0000000000DFDFDF)) 
    ram_reg_i_204__2
       (.I0(ram_reg_i_616_n_0),
        .I1(ram_reg_i_615_n_0),
        .I2(ram_reg_i_636_n_0),
        .I3(ram_reg_i_188__3_n_0),
        .I4(ram_reg_i_637_n_0),
        .I5(ram_reg_i_220__3_n_0),
        .O(ram_reg_i_204__2_n_0));
  LUT6 #(
    .INIT(64'hFFFF00FFFFFF00FD)) 
    ram_reg_i_2050
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state134),
        .I2(ap_CS_fsm_state136),
        .I3(ap_CS_fsm_state154),
        .I4(ap_CS_fsm_state155),
        .I5(ap_CS_fsm_state157),
        .O(ram_reg_i_2050_n_0));
  LUT6 #(
    .INIT(64'h00000000DDFD0000)) 
    ram_reg_i_2051
       (.I0(ram_reg_i_1135_n_0),
        .I1(ap_CS_fsm_state134),
        .I2(ap_CS_fsm_state132),
        .I3(ap_CS_fsm_state133),
        .I4(ram_reg_i_1136_n_0),
        .I5(ram_reg_i_2080_n_0),
        .O(ram_reg_i_2051_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_i_205__3
       (.I0(ram_reg_i_638_n_0),
        .I1(ram_reg_i_639_n_0),
        .I2(ap_CS_fsm_state233),
        .I3(ap_CS_fsm_state231),
        .I4(ap_CS_fsm_state232),
        .O(ram_reg_i_205__3_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    ram_reg_i_2069
       (.I0(ap_CS_fsm_state230),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state229),
        .O(ram_reg_i_2069_n_0));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2070
       (.I0(ap_CS_fsm_state208),
        .I1(ap_CS_fsm_state209),
        .O(ram_reg_i_2070_n_0));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2071
       (.I0(ap_CS_fsm_state183),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state186),
        .O(ram_reg_i_2071_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2072
       (.I0(ap_CS_fsm_state182),
        .I1(ap_CS_fsm_state183),
        .O(ram_reg_i_2072_n_0));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_2073
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state254),
        .O(ram_reg_i_2073_n_0));
  LUT6 #(
    .INIT(64'h00000000000000AB)) 
    ram_reg_i_2074
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state79),
        .I3(ram_reg_i_2470_n_0),
        .I4(ram_reg_i_1920_n_0),
        .I5(ram_reg_i_2459_n_0),
        .O(ram_reg_i_2074_n_0));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2075
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state105),
        .O(ram_reg_i_2075_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2076
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state231),
        .I5(ap_CS_fsm_state108),
        .O(ram_reg_i_2076_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2077
       (.I0(ram_reg_i_2459_n_0),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state261),
        .O(ram_reg_i_2077_n_0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT5 #(
    .INIT(32'h00A000A2)) 
    ram_reg_i_2078
       (.I0(ram_reg_i_1136_n_0),
        .I1(ap_CS_fsm_state136),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state155),
        .I4(ap_CS_fsm_state157),
        .O(ram_reg_i_2078_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_2079
       (.I0(ap_CS_fsm_state157),
        .I1(ram_reg_i_1681_n_0),
        .I2(ap_CS_fsm_state136),
        .I3(ap_CS_fsm_state134),
        .I4(ap_CS_fsm_state133),
        .I5(ap_CS_fsm_state132),
        .O(ram_reg_i_2079_n_0));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2080
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state155),
        .O(ram_reg_i_2080_n_0));
  LUT6 #(
    .INIT(64'h0000F0BBFFFFF0BB)) 
    ram_reg_i_2081
       (.I0(reg_2859[4]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_2867[4]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_2875[4]),
        .O(ram_reg_i_2081_n_0));
  LUT6 #(
    .INIT(64'h33AF33AF33AF33A0)) 
    ram_reg_i_2082
       (.I0(reg_2875[4]),
        .I1(lk_load_214_reg_3835[4]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ram_reg_i_2282_n_0),
        .I5(ram_reg_i_2496_n_0),
        .O(ram_reg_i_2082_n_0));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2083
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state56),
        .O(ram_reg_i_2083_n_0));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2105
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state104),
        .O(ram_reg_i_2105_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ram_reg_i_2106
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state210),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state83),
        .I4(ap_CS_fsm_state82),
        .I5(ram_reg_i_1920_n_0),
        .O(ram_reg_i_2106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT4 #(
    .INIT(16'h0405)) 
    ram_reg_i_2108
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state55),
        .O(ram_reg_i_2108_n_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ram_reg_i_2109
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ram_reg_i_2047_n_0),
        .I4(ram_reg_i_2503_n_0),
        .O(ram_reg_i_2109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF101)) 
    ram_reg_i_2111
       (.I0(ram_reg_i_2504_n_0),
        .I1(ram_reg_i_2282_n_0),
        .I2(ap_CS_fsm_state11),
        .I3(reg_2875[3]),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_2111_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    ram_reg_i_2112
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state29),
        .I3(ram_reg_i_164__5_n_0),
        .I4(ap_CS_fsm_state36),
        .I5(ram_reg_i_921_n_0),
        .O(ram_reg_i_2112_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    ram_reg_i_2113
       (.I0(ap_CS_fsm_state259),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state258),
        .I3(ap_CS_fsm_state255),
        .I4(ap_CS_fsm_state256),
        .I5(ap_CS_fsm_state257),
        .O(ram_reg_i_2113_n_0));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_2114
       (.I0(ap_CS_fsm_state258),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state257),
        .I3(ap_CS_fsm_state256),
        .O(ram_reg_i_2114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_2115
       (.I0(ap_CS_fsm_state208),
        .I1(ap_CS_fsm_state207),
        .O(ram_reg_i_2115_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_2116
       (.I0(ap_CS_fsm_state234),
        .I1(ap_CS_fsm_state232),
        .I2(ap_CS_fsm_state233),
        .I3(ram_reg_i_1982_n_0),
        .I4(ap_CS_fsm_state207),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_2116_n_0));
  LUT6 #(
    .INIT(64'h0808080A08080808)) 
    ram_reg_i_2117
       (.I0(ram_reg_i_1244_n_0),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state183),
        .I5(ram_reg_i_1246_n_0),
        .O(ram_reg_i_2117_n_0));
  LUT6 #(
    .INIT(64'hAAA2AAA0AAA2AAA2)) 
    ram_reg_i_2118
       (.I0(ram_reg_i_2116_n_0),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state229),
        .I3(ap_CS_fsm_state230),
        .I4(ap_CS_fsm_state209),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_2118_n_0));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_2179
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state161),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state159),
        .I4(ap_CS_fsm_state155),
        .O(ram_reg_i_2179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    ram_reg_i_218__3
       (.I0(ram_reg_i_655_n_0),
        .I1(ap_CS_fsm_state257),
        .I2(ap_CS_fsm_state261),
        .I3(ap_CS_fsm_state260),
        .I4(ap_CS_fsm_state259),
        .I5(ap_CS_fsm_state258),
        .O(ram_reg_i_218__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT4 #(
    .INIT(16'h4454)) 
    ram_reg_i_2191
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state259),
        .I2(ap_CS_fsm_state257),
        .I3(ap_CS_fsm_state258),
        .O(ram_reg_i_2191_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2195
       (.I0(ap_CS_fsm_state130),
        .I1(ap_CS_fsm_state236),
        .O(ram_reg_i_2195_n_0));
  LUT6 #(
    .INIT(64'hFFFF4E0AFFFFFFFF)) 
    ram_reg_i_2198
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(reg_2867[1]),
        .I3(reg_2859[1]),
        .I4(ram_reg_i_2434_n_0),
        .I5(ram_reg_i_2435_n_0),
        .O(ram_reg_i_2198_n_0));
  LUT6 #(
    .INIT(64'h7444774774447444)) 
    ram_reg_i_2199
       (.I0(lk_load_216_reg_3855[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(lk_load_214_reg_3835[1]),
        .I4(reg_2875[1]),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_2199_n_0));
  LUT6 #(
    .INIT(64'h04044404FFFFFFFF)) 
    ram_reg_i_219__3
       (.I0(ram_reg_i_635_n_0),
        .I1(ram_reg_i_656_n_0),
        .I2(ram_reg_i_634_n_0),
        .I3(ram_reg_i_191__3_n_0),
        .I4(ram_reg_i_657_n_0),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_219__3_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_i_220__3
       (.I0(ram_reg_i_633_n_0),
        .I1(ap_CS_fsm_state160),
        .I2(ap_CS_fsm_state159),
        .I3(ap_CS_fsm_state161),
        .I4(ram_reg_i_658_n_0),
        .I5(ram_reg_i_659_n_0),
        .O(ram_reg_i_220__3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    ram_reg_i_221__2
       (.I0(ram_reg_i_616_n_0),
        .I1(ram_reg_i_660_n_0),
        .I2(ram_reg_i_591_n_0),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_661_n_0),
        .O(ram_reg_i_221__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2220
       (.I0(ap_CS_fsm_state259),
        .I1(ap_CS_fsm_state260),
        .O(ram_reg_i_2220_n_0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    ram_reg_i_2221
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state211),
        .I3(ap_CS_fsm_state229),
        .I4(ap_CS_fsm_state230),
        .O(ram_reg_i_2221_n_0));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_2222
       (.I0(ap_CS_fsm_state234),
        .I1(ap_CS_fsm_state232),
        .I2(ap_CS_fsm_state233),
        .I3(ap_CS_fsm_state230),
        .O(ram_reg_i_2222_n_0));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    ram_reg_i_2223
       (.I0(ap_CS_fsm_state229),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state207),
        .I4(ap_CS_fsm_state209),
        .O(ram_reg_i_2223_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F8800000F88)) 
    ram_reg_i_2225
       (.I0(reg_2859[0]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_2867[0]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_2875[0]),
        .O(ram_reg_i_2225_n_0));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    ram_reg_i_2226
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_i_2226_n_0));
  LUT6 #(
    .INIT(64'h000000000000E0EE)) 
    ram_reg_i_2227
       (.I0(ram_reg_i_2552_n_0),
        .I1(ram_reg_i_2282_n_0),
        .I2(reg_2875[0]),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_2227_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2228
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state132),
        .I3(ap_CS_fsm_state154),
        .I4(ap_CS_fsm_state157),
        .I5(ap_CS_fsm_state136),
        .O(ram_reg_i_2228_n_0));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2229
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state79),
        .O(ram_reg_i_2229_n_0));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    ram_reg_i_222__2
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_i_662_n_0),
        .I2(ram_reg_i_663_n_0),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .I5(ram_reg_i_664_n_0),
        .O(ram_reg_i_222__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2230
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state210),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state83),
        .I4(ap_CS_fsm_state82),
        .I5(ram_reg_i_1920_n_0),
        .O(ram_reg_i_2230_n_0));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_2231
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .O(ram_reg_i_2231_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_2232
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state231),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state107),
        .O(ram_reg_i_2232_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2233
       (.I0(ap_CS_fsm_state129),
        .I1(ap_CS_fsm_state184),
        .O(ram_reg_i_2233_n_0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_i_2234
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state156),
        .I2(ram_reg_i_1978_n_0),
        .I3(ap_CS_fsm_state107),
        .O(ram_reg_i_2234_n_0));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2235
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state111),
        .O(ram_reg_i_2235_n_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    ram_reg_i_223__2
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state109),
        .I2(ram_reg_i_625_n_0),
        .I3(ram_reg_i_665_n_0),
        .I4(ram_reg_i_637_n_0),
        .O(ram_reg_i_223__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2264
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state210),
        .O(ram_reg_i_2264_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2265
       (.I0(ap_CS_fsm_state158),
        .I1(ap_CS_fsm_state159),
        .O(ram_reg_i_2265_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_2266
       (.I0(ram_reg_i_2557_n_0),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state79),
        .I5(ram_reg_i_2558_n_0),
        .O(ram_reg_i_2266_n_0));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2267
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state110),
        .O(ram_reg_i_2267_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_2268
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state185),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state31),
        .I4(ram_reg_i_2559_n_0),
        .O(ram_reg_i_2268_n_0));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2269
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state107),
        .O(ram_reg_i_2269_n_0));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2270
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state232),
        .I2(ap_CS_fsm_state231),
        .I3(ap_CS_fsm_state235),
        .O(ram_reg_i_2270_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2271
       (.I0(ap_CS_fsm_state259),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state258),
        .I3(ap_CS_fsm_state207),
        .I4(ap_CS_fsm_state206),
        .I5(ap_CS_fsm_state205),
        .O(ram_reg_i_2271_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_2282
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_2282_n_0));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2283
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state31),
        .O(ram_reg_i_2283_n_0));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_2284
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state59),
        .O(ram_reg_i_2284_n_0));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2285
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .O(ram_reg_i_2285_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2289
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .O(ram_reg_i_2289_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_i_2290
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state159),
        .I4(ap_CS_fsm_state161),
        .I5(ap_CS_fsm_state160),
        .O(ram_reg_i_2290_n_0));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2291
       (.I0(ap_CS_fsm_state160),
        .I1(ap_CS_fsm_state159),
        .I2(ap_CS_fsm_state161),
        .O(ram_reg_i_2291_n_0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    ram_reg_i_2308
       (.I0(ap_CS_fsm_state210),
        .I1(ap_CS_fsm_state209),
        .I2(ap_CS_fsm_state211),
        .I3(ap_CS_fsm_state229),
        .I4(ap_CS_fsm_state230),
        .O(ram_reg_i_2308_n_0));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_2309
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state182),
        .I3(ap_CS_fsm_state184),
        .O(ram_reg_i_2309_n_0));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_2310
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state33),
        .O(ram_reg_i_2310_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_2311
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_2311_n_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_2312
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state36),
        .O(ram_reg_i_2312_n_0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2313
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state15),
        .O(ram_reg_i_2313_n_0));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_2314
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .O(ram_reg_i_2314_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2315
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state31),
        .O(ram_reg_i_2315_n_0));
  LUT5 #(
    .INIT(32'h45444545)) 
    ram_reg_i_2316
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .O(ram_reg_i_2316_n_0));
  LUT5 #(
    .INIT(32'h44445545)) 
    ram_reg_i_2317
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state61),
        .O(ram_reg_i_2317_n_0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT5 #(
    .INIT(32'h44544455)) 
    ram_reg_i_2318
       (.I0(ap_CS_fsm_state236),
        .I1(ap_CS_fsm_state235),
        .I2(ap_CS_fsm_state233),
        .I3(ap_CS_fsm_state234),
        .I4(ap_CS_fsm_state232),
        .O(ram_reg_i_2318_n_0));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_2319
       (.I0(ap_CS_fsm_state258),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state259),
        .O(ram_reg_i_2319_n_0));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2333
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state186),
        .O(ram_reg_i_2333_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FFDC)) 
    ram_reg_i_2334
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state155),
        .I2(ap_CS_fsm_state136),
        .I3(ap_CS_fsm_state158),
        .I4(ap_CS_fsm_state157),
        .I5(ap_CS_fsm_state156),
        .O(ram_reg_i_2334_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_2335
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state211),
        .I2(ram_reg_i_1920_n_0),
        .I3(ap_CS_fsm_state83),
        .I4(ap_CS_fsm_state84),
        .O(ram_reg_i_2335_n_0));
  LUT6 #(
    .INIT(64'h0000F088FFFFF088)) 
    ram_reg_i_2336
       (.I0(reg_2855[7]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_2863[7]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_2871[7]),
        .O(ram_reg_i_2336_n_0));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_2337
       (.I0(ap_CS_fsm_state210),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state29),
        .O(ram_reg_i_2337_n_0));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT4 #(
    .INIT(16'hF5F4)) 
    ram_reg_i_2338
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state210),
        .O(ram_reg_i_2338_n_0));
  LUT5 #(
    .INIT(32'h00023302)) 
    ram_reg_i_2339
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state11),
        .I2(reg_2855[7]),
        .I3(ap_CS_fsm_state10),
        .I4(reg_2863[7]),
        .O(ram_reg_i_2339_n_0));
  LUT4 #(
    .INIT(16'h7444)) 
    ram_reg_i_2340
       (.I0(lk_load_215_reg_3845[7]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(lk_load_213_reg_3825[7]),
        .O(ram_reg_i_2340_n_0));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_2354
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state204),
        .O(ram_reg_i_2354_n_0));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_2355
       (.I0(ap_CS_fsm_state230),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state229),
        .O(ram_reg_i_2355_n_0));
  LUT6 #(
    .INIT(64'h000F000F00000007)) 
    ram_reg_i_2356
       (.I0(ap_CS_fsm_state186),
        .I1(ram_reg_i_1577_n_0),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state209),
        .I4(ap_CS_fsm_state206),
        .I5(ap_CS_fsm_state207),
        .O(ram_reg_i_2356_n_0));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2357
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state259),
        .O(ram_reg_i_2357_n_0));
  LUT6 #(
    .INIT(64'hFFFF0FBB00000FBB)) 
    ram_reg_i_2358
       (.I0(reg_2855[6]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_2863[6]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_2871[6]),
        .O(ram_reg_i_2358_n_0));
  LUT5 #(
    .INIT(32'h00FF4F4F)) 
    ram_reg_i_2359
       (.I0(reg_2855[6]),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_85__4_n_0),
        .I3(reg_2863[6]),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_2359_n_0));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_2374
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state230),
        .I2(ap_CS_fsm_state229),
        .O(ram_reg_i_2374_n_0));
  LUT6 #(
    .INIT(64'h0000F044FFFFF044)) 
    ram_reg_i_2375
       (.I0(reg_2855[5]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_2863[5]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_2871[5]),
        .O(ram_reg_i_2375_n_0));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    ram_reg_i_2376
       (.I0(ram_reg_i_625_n_0),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state259),
        .I3(ap_CS_fsm_state107),
        .O(ram_reg_i_2376_n_0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2386
       (.I0(ap_CS_fsm_state183),
        .I1(ap_CS_fsm_state184),
        .I2(ap_CS_fsm_state185),
        .O(ram_reg_i_2386_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    ram_reg_i_2387
       (.I0(ap_CS_fsm_state9),
        .I1(reg_2855[4]),
        .I2(ap_CS_fsm_state10),
        .I3(reg_2863[4]),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_2387_n_0));
  LUT6 #(
    .INIT(64'h1D0C1D0C1D3F1D0C)) 
    ram_reg_i_2388
       (.I0(reg_2863[4]),
        .I1(ap_CS_fsm_state16),
        .I2(reg_2871[4]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state14),
        .I5(reg_2855[4]),
        .O(ram_reg_i_2388_n_0));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    ram_reg_i_2389
       (.I0(ram_reg_i_2337_n_0),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_2389_n_0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT5 #(
    .INIT(32'hEEEEEEFE)) 
    ram_reg_i_2390
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state54),
        .O(ram_reg_i_2390_n_0));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_i_2391
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state36),
        .I2(ram_reg_i_1589_n_0),
        .O(ram_reg_i_2391_n_0));
  LUT6 #(
    .INIT(64'h0103010001030103)) 
    ram_reg_i_2401
       (.I0(reg_2871[3]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(ram_reg_i_2282_n_0),
        .I5(ram_reg_i_2571_n_0),
        .O(ram_reg_i_2401_n_0));
  LUT6 #(
    .INIT(64'hF7F4F7F707040707)) 
    ram_reg_i_2402
       (.I0(reg_2863[3]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(reg_2855[3]),
        .I4(ap_CS_fsm_state14),
        .I5(reg_2871[3]),
        .O(ram_reg_i_2402_n_0));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2403
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state56),
        .O(ram_reg_i_2403_n_0));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    ram_reg_i_2404
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state259),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state107),
        .I4(ram_reg_i_625_n_0),
        .O(ram_reg_i_2404_n_0));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_i_2405
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state130),
        .I2(ap_CS_fsm_state132),
        .O(ram_reg_i_2405_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_i_2406
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state207),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state209),
        .I4(ram_reg_i_1577_n_0),
        .I5(ap_CS_fsm_state186),
        .O(ram_reg_i_2406_n_0));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2407
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state207),
        .O(ram_reg_i_2407_n_0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_2408
       (.I0(ap_CS_fsm_state183),
        .I1(ap_CS_fsm_state184),
        .I2(ap_CS_fsm_state185),
        .I3(ap_CS_fsm_state181),
        .I4(ram_reg_i_1633_n_0),
        .O(ram_reg_i_2408_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    ram_reg_i_2409
       (.I0(ap_CS_fsm_state180),
        .I1(ap_CS_fsm_state179),
        .I2(ap_CS_fsm_state160),
        .I3(ap_CS_fsm_state161),
        .I4(ram_reg_i_1465_n_0),
        .I5(ap_CS_fsm_state181),
        .O(ram_reg_i_2409_n_0));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    ram_reg_i_240__0
       (.I0(ram_reg_i_679_n_0),
        .I1(ram_reg_i_680_n_0),
        .I2(ram_reg_i_220__3_n_0),
        .I3(ram_reg_i_681_n_0),
        .I4(ram_reg_i_682_n_0),
        .I5(ram_reg_i_683_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_2414
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state206),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state207),
        .O(ram_reg_i_2414_n_0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDC)) 
    ram_reg_i_2415
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state82),
        .I4(ram_reg_i_1682_n_0),
        .O(ram_reg_i_2415_n_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT5 #(
    .INIT(32'h44454444)) 
    ram_reg_i_2416
       (.I0(ap_CS_fsm_state57),
        .I1(ram_reg_i_2403_n_0),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .O(ram_reg_i_2416_n_0));
  LUT6 #(
    .INIT(64'hFBF8F8F80B080808)) 
    ram_reg_i_2417
       (.I0(reg_2863[2]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(reg_2855[2]),
        .I4(ap_CS_fsm_state14),
        .I5(reg_2871[2]),
        .O(ram_reg_i_2417_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_2418
       (.I0(ap_CS_fsm_state210),
        .I1(ram_reg_i_1474_n_0),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state31),
        .I5(ap_CS_fsm_state30),
        .O(ram_reg_i_2418_n_0));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'hFEBAEEAA)) 
    ram_reg_i_2419
       (.I0(ram_reg_i_2282_n_0),
        .I1(ap_CS_fsm_state10),
        .I2(reg_2855[2]),
        .I3(reg_2863[2]),
        .I4(ap_CS_fsm_state9),
        .O(ram_reg_i_2419_n_0));
  LUT6 #(
    .INIT(64'h0F070007FFF7F0F7)) 
    ram_reg_i_2420
       (.I0(ap_CS_fsm_state11),
        .I1(reg_2871[2]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(lk_load_213_reg_3825[2]),
        .I5(lk_load_215_reg_3845[2]),
        .O(ram_reg_i_2420_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFDFFFD)) 
    ram_reg_i_2430
       (.I0(ram_reg_i_2386_n_0),
        .I1(ap_CS_fsm_state181),
        .I2(ap_CS_fsm_state180),
        .I3(ap_CS_fsm_state179),
        .I4(ap_CS_fsm_state161),
        .I5(ap_CS_fsm_state160),
        .O(ram_reg_i_2430_n_0));
  LUT6 #(
    .INIT(64'h1011101010111011)) 
    ram_reg_i_2431
       (.I0(ap_CS_fsm_state183),
        .I1(ap_CS_fsm_state184),
        .I2(ram_reg_i_1126_n_0),
        .I3(ap_CS_fsm_state161),
        .I4(ap_CS_fsm_state160),
        .I5(ap_CS_fsm_state159),
        .O(ram_reg_i_2431_n_0));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_2432
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state184),
        .I2(ap_CS_fsm_state183),
        .O(ram_reg_i_2432_n_0));
  LUT6 #(
    .INIT(64'hFBF8F8F80B080808)) 
    ram_reg_i_2433
       (.I0(reg_2863[1]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(reg_2855[1]),
        .I4(ap_CS_fsm_state14),
        .I5(reg_2871[1]),
        .O(ram_reg_i_2433_n_0));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2434
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_i_2282_n_0),
        .O(ram_reg_i_2434_n_0));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2435
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_2435_n_0));
  LUT6 #(
    .INIT(64'h07040707F7F4F7F7)) 
    ram_reg_i_2444
       (.I0(reg_2863[0]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(reg_2855[0]),
        .I4(ap_CS_fsm_state14),
        .I5(reg_2871[0]),
        .O(ram_reg_i_2444_n_0));
  LUT5 #(
    .INIT(32'h00023302)) 
    ram_reg_i_2445
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state11),
        .I2(reg_2855[0]),
        .I3(ap_CS_fsm_state10),
        .I4(reg_2863[0]),
        .O(ram_reg_i_2445_n_0));
  LUT4 #(
    .INIT(16'h4474)) 
    ram_reg_i_2446
       (.I0(lk_load_215_reg_3845[0]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(lk_load_213_reg_3825[0]),
        .O(ram_reg_i_2446_n_0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    ram_reg_i_2455
       (.I0(ap_CS_fsm_state183),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state180),
        .I4(ap_CS_fsm_state254),
        .I5(ap_CS_fsm_state179),
        .O(ram_reg_i_2455_n_0));
  LUT5 #(
    .INIT(32'h33200020)) 
    ram_reg_i_2456
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state11),
        .I2(reg_2859[7]),
        .I3(ap_CS_fsm_state10),
        .I4(reg_2867[7]),
        .O(ram_reg_i_2456_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F7700000F77)) 
    ram_reg_i_2457
       (.I0(reg_2859[7]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_2867[7]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_2875[7]),
        .O(ram_reg_i_2457_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2458
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .O(ram_reg_i_2458_n_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_2459
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state135),
        .O(ram_reg_i_2459_n_0));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_2460
       (.I0(ap_CS_fsm_state261),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_i_2460_n_0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2461
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state106),
        .O(ram_reg_i_2461_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAAA000F)) 
    ram_reg_i_2467
       (.I0(reg_2875[6]),
        .I1(lk_load_214_reg_3835[6]),
        .I2(ram_reg_i_2282_n_0),
        .I3(ram_reg_i_2572_n_0),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_2467_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_2468
       (.I0(ram_reg_i_85__4_n_0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_1475_n_0),
        .I5(ap_CS_fsm_state2),
        .O(ram_reg_i_2468_n_0));
  LUT6 #(
    .INIT(64'h0AFA0CFC0AFA00F0)) 
    ram_reg_i_2469
       (.I0(reg_2867[6]),
        .I1(reg_2859[6]),
        .I2(ap_CS_fsm_state16),
        .I3(reg_2875[6]),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2469_n_0));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2470
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state261),
        .O(ram_reg_i_2470_n_0));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    ram_reg_i_2471
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state261),
        .I4(ap_CS_fsm_state81),
        .O(ram_reg_i_2471_n_0));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2472
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state210),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state83),
        .O(ram_reg_i_2472_n_0));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    ram_reg_i_2473
       (.I0(ram_reg_i_2071_n_0),
        .I1(ap_CS_fsm_state254),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state180),
        .I4(ap_CS_fsm_state179),
        .O(ram_reg_i_2473_n_0));
  LUT6 #(
    .INIT(64'h1110111111101110)) 
    ram_reg_i_2484
       (.I0(ap_CS_fsm_state233),
        .I1(ap_CS_fsm_state234),
        .I2(ap_CS_fsm_state232),
        .I3(ram_reg_i_1480_n_0),
        .I4(ram_reg_i_1982_n_0),
        .I5(ram_reg_i_1983_n_0),
        .O(ram_reg_i_2484_n_0));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_2485
       (.I0(ap_CS_fsm_state179),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state254),
        .O(ram_reg_i_2485_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2486
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state205),
        .O(ram_reg_i_2486_n_0));
  LUT6 #(
    .INIT(64'h0000F011FFFFF011)) 
    ram_reg_i_2487
       (.I0(ram_reg_i_2282_n_0),
        .I1(ram_reg_i_2578_n_0),
        .I2(reg_2875[5]),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .I5(lk_load_214_reg_3835[5]),
        .O(ram_reg_i_2487_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0DFF)) 
    ram_reg_i_2488
       (.I0(ram_reg_i_2470_n_0),
        .I1(ram_reg_i_2459_n_0),
        .I2(ram_reg_i_1920_n_0),
        .I3(ram_reg_i_1925_n_0),
        .I4(ap_CS_fsm_state108),
        .I5(ap_CS_fsm_state231),
        .O(ram_reg_i_2488_n_0));
  LUT6 #(
    .INIT(64'h000C000C00040000)) 
    ram_reg_i_2489
       (.I0(ram_reg_i_2459_n_0),
        .I1(ram_reg_i_1925_n_0),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state231),
        .I4(ram_reg_i_2471_n_0),
        .I5(ram_reg_i_1920_n_0),
        .O(ram_reg_i_2489_n_0));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_2490
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state184),
        .I4(ap_CS_fsm_state129),
        .O(ram_reg_i_2490_n_0));
  LUT4 #(
    .INIT(16'h7444)) 
    ram_reg_i_2496
       (.I0(reg_2867[4]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(reg_2859[4]),
        .O(ram_reg_i_2496_n_0));
  LUT6 #(
    .INIT(64'hF0F0FF00F0F0BBBB)) 
    ram_reg_i_2503
       (.I0(reg_2859[3]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_2875[3]),
        .I3(reg_2867[3]),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_i_2503_n_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_2504
       (.I0(reg_2867[3]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(reg_2859[3]),
        .O(ram_reg_i_2504_n_0));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ram_reg_i_2512
       (.I0(ap_CS_fsm_state258),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state255),
        .I3(ap_CS_fsm_state256),
        .I4(ap_CS_fsm_state257),
        .O(ram_reg_i_2512_n_0));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_2513
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state259),
        .I2(ap_CS_fsm_state258),
        .I3(ap_CS_fsm_state256),
        .I4(ap_CS_fsm_state257),
        .O(ram_reg_i_2513_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFFD)) 
    ram_reg_i_2514
       (.I0(ap_CS_fsm_state179),
        .I1(ram_reg_i_2579_n_0),
        .I2(ap_CS_fsm_state254),
        .I3(ap_CS_fsm_state182),
        .I4(ap_CS_fsm_state183),
        .I5(ap_CS_fsm_state186),
        .O(ram_reg_i_2514_n_0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    ram_reg_i_2515
       (.I0(ap_CS_fsm_state211),
        .I1(ap_CS_fsm_state209),
        .I2(ap_CS_fsm_state230),
        .I3(ap_CS_fsm_state229),
        .O(ram_reg_i_2515_n_0));
  LUT5 #(
    .INIT(32'hAAA22222)) 
    ram_reg_i_2517
       (.I0(ram_reg_i_2581_n_0),
        .I1(ram_reg_i_1475_n_0),
        .I2(lk_U_n_44),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_2582_n_0),
        .O(ram_reg_i_2517_n_0));
  LUT6 #(
    .INIT(64'h1111111110111010)) 
    ram_reg_i_2535
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state186),
        .I3(ap_CS_fsm_state183),
        .I4(ap_CS_fsm_state182),
        .I5(ram_reg_i_2455_n_0),
        .O(ram_reg_i_2535_n_0));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT5 #(
    .INIT(32'hFBFBFBFA)) 
    ram_reg_i_2536
       (.I0(ram_reg_i_1247_n_0),
        .I1(ap_CS_fsm_state183),
        .I2(ap_CS_fsm_state186),
        .I3(ap_CS_fsm_state182),
        .I4(ram_reg_i_2073_n_0),
        .O(ram_reg_i_2536_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    ram_reg_i_2537
       (.I0(ram_reg_i_2222_n_0),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state229),
        .I3(ap_CS_fsm_state209),
        .I4(ap_CS_fsm_state207),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_2537_n_0));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    ram_reg_i_2538
       (.I0(ram_reg_i_1128_n_0),
        .I1(ap_CS_fsm_state230),
        .I2(ap_CS_fsm_state229),
        .I3(ap_CS_fsm_state211),
        .I4(ap_CS_fsm_state208),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_2538_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EFEE)) 
    ram_reg_i_2539
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state84),
        .I2(ram_reg_i_2264_n_0),
        .I3(ap_CS_fsm_state82),
        .I4(ram_reg_i_1920_n_0),
        .I5(ap_CS_fsm_state104),
        .O(ram_reg_i_2539_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF002E)) 
    ram_reg_i_254
       (.I0(ram_reg_i_708_n_0),
        .I1(ram_reg_i_616_n_0),
        .I2(ram_reg_i_709_n_0),
        .I3(ram_reg_i_220__3_n_0),
        .I4(ram_reg_i_710_n_0),
        .I5(ram_reg_i_711_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_address1[1]));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_i_2540
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state135),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state210),
        .O(ram_reg_i_2540_n_0));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT4 #(
    .INIT(16'hF0F4)) 
    ram_reg_i_2541
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_i_2541_n_0));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_2542
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state30),
        .O(ram_reg_i_2542_n_0));
  LUT6 #(
    .INIT(64'hF000F0BBF0FFF0BB)) 
    ram_reg_i_2543
       (.I0(reg_2859[1]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_2875[1]),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(reg_2867[1]),
        .O(ram_reg_i_2543_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E0)) 
    ram_reg_i_2550
       (.I0(ap_CS_fsm_state254),
        .I1(ram_reg_i_1126_n_0),
        .I2(ram_reg_i_2071_n_0),
        .I3(ap_CS_fsm_state181),
        .I4(ap_CS_fsm_state186),
        .I5(ap_CS_fsm_state206),
        .O(ram_reg_i_2550_n_0));
  LUT6 #(
    .INIT(64'h1100110011001101)) 
    ram_reg_i_2551
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state186),
        .I4(ap_CS_fsm_state182),
        .I5(ap_CS_fsm_state183),
        .O(ram_reg_i_2551_n_0));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    ram_reg_i_2552
       (.I0(reg_2859[0]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(reg_2867[0]),
        .I4(ap_CS_fsm_state11),
        .O(ram_reg_i_2552_n_0));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2557
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state34),
        .O(ram_reg_i_2557_n_0));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2558
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .O(ram_reg_i_2558_n_0));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2559
       (.I0(ap_CS_fsm_state254),
        .I1(ap_CS_fsm_state130),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state156),
        .O(ram_reg_i_2559_n_0));
  LUT4 #(
    .INIT(16'h8BBB)) 
    ram_reg_i_2571
       (.I0(reg_2863[3]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(reg_2855[3]),
        .O(ram_reg_i_2571_n_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_2572
       (.I0(reg_2867[6]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(reg_2859[6]),
        .O(ram_reg_i_2572_n_0));
  LUT4 #(
    .INIT(16'h7444)) 
    ram_reg_i_2578
       (.I0(reg_2867[5]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(reg_2859[5]),
        .O(ram_reg_i_2578_n_0));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2579
       (.I0(ap_CS_fsm_state180),
        .I1(ap_CS_fsm_state181),
        .O(ram_reg_i_2579_n_0));
  LUT6 #(
    .INIT(64'h07040707F7F4F7F7)) 
    ram_reg_i_2580
       (.I0(reg_2867[2]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(reg_2859[2]),
        .I4(ap_CS_fsm_state14),
        .I5(reg_2875[2]),
        .O(ram_reg_i_2580_n_0));
  LUT6 #(
    .INIT(64'hF0FDFFFD000D0F0D)) 
    ram_reg_i_2581
       (.I0(ap_CS_fsm_state11),
        .I1(reg_2875[2]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(lk_load_214_reg_3835[2]),
        .I5(lk_load_216_reg_3855[2]),
        .O(ram_reg_i_2581_n_0));
  LUT5 #(
    .INIT(32'hAFEEAFAA)) 
    ram_reg_i_2582
       (.I0(ram_reg_i_2282_n_0),
        .I1(reg_2859[2]),
        .I2(reg_2867[2]),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state9),
        .O(ram_reg_i_2582_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2583
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .O(ram_reg_i_2583_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAFFEF)) 
    ram_reg_i_263
       (.I0(ram_reg_i_721_n_0),
        .I1(ram_reg_i_722_n_0),
        .I2(ram_reg_i_723_n_0),
        .I3(ram_reg_i_724_n_0),
        .I4(ram_reg_i_725_n_0),
        .I5(ram_reg_i_726_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_282
       (.I0(ram_reg_i_625_n_0),
        .I1(ap_CS_fsm_state83),
        .I2(ram_reg_i_624_n_0),
        .I3(ap_CS_fsm_state135),
        .I4(ap_CS_fsm_state134),
        .I5(ap_CS_fsm_state133),
        .O(ram_reg_i_282_n_0));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_283
       (.I0(ram_reg_i_205__3_n_0),
        .I1(ap_CS_fsm_state261),
        .I2(ap_CS_fsm_state260),
        .I3(ap_CS_fsm_state259),
        .I4(ap_CS_fsm_state258),
        .O(ram_reg_i_283_n_0));
  LUT5 #(
    .INIT(32'h00000444)) 
    ram_reg_i_291
       (.I0(ram_reg_i_615_n_0),
        .I1(ram_reg_i_616_n_0),
        .I2(ram_reg_i_636_n_0),
        .I3(ram_reg_i_662_n_0),
        .I4(ram_reg_i_755_n_0),
        .O(ram_reg_i_291_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_361
       (.I0(ap_CS_fsm_state261),
        .I1(ap_CS_fsm_state258),
        .O(ram_reg_i_361_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    ram_reg_i_466
       (.I0(ram_reg_i_1125_n_0),
        .I1(ap_CS_fsm_state254),
        .I2(ram_reg_i_1126_n_0),
        .I3(ram_reg_i_1120_n_0),
        .I4(ram_reg_i_1127_n_0),
        .I5(ram_reg_i_1128_n_0),
        .O(ram_reg_i_466_n_0));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_i_468
       (.I0(ap_CS_fsm_state132),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state134),
        .I3(ram_reg_i_1135_n_0),
        .I4(ram_reg_i_1136_n_0),
        .O(ram_reg_i_468_n_0));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ram_reg_i_482
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state185),
        .I2(ap_CS_fsm_state159),
        .I3(ap_CS_fsm_state158),
        .O(ram_reg_i_482_n_0));
  LUT6 #(
    .INIT(64'h5545555555555555)) 
    ram_reg_i_48__5
       (.I0(ram_reg_i_187__3_n_0),
        .I1(ram_reg_i_188__3_n_0),
        .I2(ram_reg_i_189__3_n_0),
        .I3(ram_reg_i_190__3_n_0),
        .I4(ram_reg_i_191__3_n_0),
        .I5(ram_reg_i_192__3_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_address1[5]));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_506
       (.I0(ram_reg_i_468_n_0),
        .I1(ram_reg_i_1253_n_0),
        .O(ram_reg_i_506_n_0));
  LUT5 #(
    .INIT(32'hFF7F7777)) 
    ram_reg_i_52__5
       (.I0(ram_reg_i_201__3_n_0),
        .I1(ram_reg_i_202__3_n_0),
        .I2(ram_reg_i_203__3_n_0),
        .I3(ram_reg_i_204__2_n_0),
        .I4(ram_reg_i_205__3_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_address1[4]));
  LUT6 #(
    .INIT(64'hBBBBBABBBABABABA)) 
    ram_reg_i_56__3
       (.I0(ram_reg_i_218__3_n_0),
        .I1(ram_reg_i_219__3_n_0),
        .I2(ram_reg_i_220__3_n_0),
        .I3(ram_reg_i_221__2_n_0),
        .I4(ram_reg_i_222__2_n_0),
        .I5(ram_reg_i_223__2_n_0),
        .O(grp_ClefiaKeySet192_fu_331_rk_address1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_587
       (.I0(ram_reg_i_1432_n_0),
        .I1(ram_reg_i_1433_n_0),
        .I2(ram_reg_i_1434_n_0),
        .I3(ram_reg_i_1435_n_0),
        .I4(ram_reg_i_1436_n_0),
        .I5(ram_reg_i_1437_n_0),
        .O(ram_reg_i_587_n_0));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_588
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_588_n_0));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_589
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state136),
        .I2(ap_CS_fsm_state261),
        .I3(ram_reg_i_1438_n_0),
        .O(ram_reg_i_589_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_591
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .O(ram_reg_i_591_n_0));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_592
       (.I0(ap_CS_fsm_state236),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state186),
        .O(ram_reg_i_592_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_614
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state185),
        .I3(ap_CS_fsm_state184),
        .I4(ap_CS_fsm_state183),
        .I5(ram_reg_i_659_n_0),
        .O(ram_reg_i_614_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    ram_reg_i_615
       (.I0(ram_reg_i_661_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(ram_reg_i_591_n_0),
        .I4(ram_reg_i_660_n_0),
        .O(ram_reg_i_615_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_616
       (.I0(ram_reg_i_1454_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state58),
        .I5(ram_reg_i_282_n_0),
        .O(ram_reg_i_616_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_624
       (.I0(ram_reg_i_1458_n_0),
        .I1(ram_reg_i_1459_n_0),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state86),
        .O(ram_reg_i_624_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_625
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state132),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state129),
        .I4(ap_CS_fsm_state111),
        .I5(ap_CS_fsm_state110),
        .O(ram_reg_i_625_n_0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_632
       (.I0(ap_CS_fsm_state236),
        .I1(ap_CS_fsm_state235),
        .I2(ap_CS_fsm_state233),
        .I3(ap_CS_fsm_state234),
        .O(ram_reg_i_632_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_633
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state136),
        .I4(ap_CS_fsm_state154),
        .I5(ap_CS_fsm_state155),
        .O(ram_reg_i_633_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_i_634
       (.I0(ram_reg_i_659_n_0),
        .I1(ram_reg_i_192__3_n_0),
        .I2(ram_reg_i_1465_n_0),
        .I3(ap_CS_fsm_state185),
        .I4(ap_CS_fsm_state204),
        .I5(ap_CS_fsm_state186),
        .O(ram_reg_i_634_n_0));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_635
       (.I0(ram_reg_i_614_n_0),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state180),
        .I4(ap_CS_fsm_state179),
        .O(ram_reg_i_635_n_0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_636
       (.I0(ram_reg_i_663_n_0),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state34),
        .O(ram_reg_i_636_n_0));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_637
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state134),
        .I2(ap_CS_fsm_state135),
        .O(ram_reg_i_637_n_0));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_638
       (.I0(ap_CS_fsm_state257),
        .I1(ap_CS_fsm_state255),
        .I2(ap_CS_fsm_state254),
        .O(ram_reg_i_638_n_0));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_639
       (.I0(ap_CS_fsm_state256),
        .I1(ap_CS_fsm_state234),
        .I2(ap_CS_fsm_state236),
        .I3(ap_CS_fsm_state235),
        .O(ram_reg_i_639_n_0));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_i_655
       (.I0(ram_reg_i_632_n_0),
        .I1(ap_CS_fsm_state256),
        .I2(ap_CS_fsm_state255),
        .I3(ap_CS_fsm_state254),
        .I4(ap_CS_fsm_state231),
        .I5(ap_CS_fsm_state232),
        .O(ram_reg_i_655_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_656
       (.I0(ap_CS_fsm_state210),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state209),
        .I4(ap_CS_fsm_state230),
        .I5(ap_CS_fsm_state229),
        .O(ram_reg_i_656_n_0));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_657
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state159),
        .I2(ap_CS_fsm_state160),
        .I3(ram_reg_i_633_n_0),
        .O(ram_reg_i_657_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_658
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state185),
        .I3(ap_CS_fsm_state184),
        .I4(ap_CS_fsm_state183),
        .I5(ram_reg_i_192__3_n_0),
        .O(ram_reg_i_658_n_0));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_659
       (.I0(ap_CS_fsm_state207),
        .I1(ap_CS_fsm_state206),
        .I2(ap_CS_fsm_state205),
        .I3(ram_reg_i_656_n_0),
        .O(ram_reg_i_659_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_660
       (.I0(ram_reg_i_1474_n_0),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state30),
        .I5(ram_reg_i_1475_n_0),
        .O(ram_reg_i_660_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_661
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .I2(ram_reg_i_663_n_0),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state34),
        .I5(ap_CS_fsm_state33),
        .O(ram_reg_i_661_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_662
       (.I0(ram_reg_i_1474_n_0),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_662_n_0));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_663
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state56),
        .O(ram_reg_i_663_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_664
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .O(ram_reg_i_664_n_0));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_665
       (.I0(ap_CS_fsm_state83),
        .I1(ram_reg_i_624_n_0),
        .O(ram_reg_i_665_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_i_679
       (.I0(ram_reg_i_202__3_n_0),
        .I1(ram_reg_i_655_n_0),
        .I2(ap_CS_fsm_state255),
        .I3(ap_CS_fsm_state254),
        .I4(ap_CS_fsm_state257),
        .I5(ap_CS_fsm_state256),
        .O(ram_reg_i_679_n_0));
  LUT6 #(
    .INIT(64'h000B0000FFFFFFFF)) 
    ram_reg_i_680
       (.I0(ram_reg_i_1478_n_0),
        .I1(ram_reg_i_614_n_0),
        .I2(ram_reg_i_1479_n_0),
        .I3(ram_reg_i_1480_n_0),
        .I4(ram_reg_i_220__3_n_0),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_680_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    ram_reg_i_681
       (.I0(ram_reg_i_1481_n_0),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state135),
        .I4(ap_CS_fsm_state134),
        .I5(ap_CS_fsm_state133),
        .O(ram_reg_i_681_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFEF)) 
    ram_reg_i_682
       (.I0(ram_reg_i_1482_n_0),
        .I1(ram_reg_i_1483_n_0),
        .I2(ram_reg_i_663_n_0),
        .I3(ram_reg_i_755_n_0),
        .I4(ram_reg_i_1484_n_0),
        .I5(ram_reg_i_665_n_0),
        .O(ram_reg_i_682_n_0));
  LUT6 #(
    .INIT(64'h55555555FFFFFFFD)) 
    ram_reg_i_683
       (.I0(ram_reg_i_723_n_0),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state106),
        .I5(ram_reg_i_1459_n_0),
        .O(ram_reg_i_683_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    ram_reg_i_708
       (.I0(ram_reg_i_282_n_0),
        .I1(ram_reg_i_1499_n_0),
        .I2(ram_reg_i_723_n_0),
        .I3(ram_reg_i_1500_n_0),
        .I4(ram_reg_i_1459_n_0),
        .I5(ram_reg_i_1501_n_0),
        .O(ram_reg_i_708_n_0));
  LUT6 #(
    .INIT(64'h0545000005450545)) 
    ram_reg_i_709
       (.I0(ram_reg_i_1502_n_0),
        .I1(ram_reg_i_1503_n_0),
        .I2(ram_reg_i_1504_n_0),
        .I3(ram_reg_i_1505_n_0),
        .I4(ram_reg_i_1506_n_0),
        .I5(ram_reg_i_1507_n_0),
        .O(ram_reg_i_709_n_0));
  LUT6 #(
    .INIT(64'hBAAABAFAFFFFFFFF)) 
    ram_reg_i_710
       (.I0(ram_reg_i_1508_n_0),
        .I1(ram_reg_i_1509_n_0),
        .I2(ram_reg_i_659_n_0),
        .I3(ram_reg_i_658_n_0),
        .I4(ram_reg_i_1510_n_0),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_710_n_0));
  LUT6 #(
    .INIT(64'h0300030103000300)) 
    ram_reg_i_711
       (.I0(ram_reg_i_205__3_n_0),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state261),
        .I3(ram_reg_i_1511_n_0),
        .I4(ap_CS_fsm_state257),
        .I5(ram_reg_i_1512_n_0),
        .O(ram_reg_i_711_n_0));
  LUT6 #(
    .INIT(64'hAABAFABAFFFFFFFF)) 
    ram_reg_i_721
       (.I0(ram_reg_i_1532_n_0),
        .I1(ram_reg_i_1533_n_0),
        .I2(ram_reg_i_659_n_0),
        .I3(ram_reg_i_658_n_0),
        .I4(ram_reg_i_1534_n_0),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_721_n_0));
  LUT6 #(
    .INIT(64'hBBABBBAABBBBBBBB)) 
    ram_reg_i_722
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state105),
        .I5(ram_reg_i_1535_n_0),
        .O(ram_reg_i_722_n_0));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_723
       (.I0(ram_reg_i_625_n_0),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state134),
        .I3(ap_CS_fsm_state133),
        .O(ram_reg_i_723_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFCAFA)) 
    ram_reg_i_724
       (.I0(ram_reg_i_1536_n_0),
        .I1(ram_reg_i_1537_n_0),
        .I2(ram_reg_i_661_n_0),
        .I3(ram_reg_i_1538_n_0),
        .I4(ram_reg_i_1483_n_0),
        .I5(ram_reg_i_1539_n_0),
        .O(ram_reg_i_724_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFAEFFAF)) 
    ram_reg_i_725
       (.I0(ram_reg_i_220__3_n_0),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state134),
        .I3(ap_CS_fsm_state135),
        .I4(ram_reg_i_1540_n_0),
        .I5(ram_reg_i_625_n_0),
        .O(ram_reg_i_725_n_0));
  LUT6 #(
    .INIT(64'h0F0A0F0F0F0A0F02)) 
    ram_reg_i_726
       (.I0(ram_reg_i_1541_n_0),
        .I1(ram_reg_i_205__3_n_0),
        .I2(ap_CS_fsm_state261),
        .I3(ap_CS_fsm_state260),
        .I4(ap_CS_fsm_state259),
        .I5(ap_CS_fsm_state258),
        .O(ram_reg_i_726_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    ram_reg_i_755
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .I5(ram_reg_i_663_n_0),
        .O(ram_reg_i_755_n_0));
  LUT5 #(
    .INIT(32'h75000000)) 
    ram_reg_i_77
       (.I0(ram_reg_i_203__3_n_0),
        .I1(ram_reg_i_220__3_n_0),
        .I2(ram_reg_i_282_n_0),
        .I3(ram_reg_i_283_n_0),
        .I4(ram_reg),
        .O(\ap_CS_fsm_reg[160]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_791
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state207),
        .I3(ram_reg_i_1577_n_0),
        .I4(ap_CS_fsm_state186),
        .I5(ram_reg_i_1578_n_0),
        .O(ram_reg_i_791_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_793
       (.I0(ram_reg_i_1581_n_0),
        .I1(ram_reg_i_879_n_0),
        .I2(ram_reg_i_928_n_0),
        .O(ram_reg_i_793_n_0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    ram_reg_i_796
       (.I0(ram_reg_i_1589_n_0),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .I4(ram_reg_i_1590_n_0),
        .O(ram_reg_i_796_n_0));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_i_798
       (.I0(ram_reg_i_1595_n_0),
        .I1(ram_reg_i_791_n_0),
        .I2(ram_reg_i_205__3_n_0),
        .O(ram_reg_i_798_n_0));
  LUT6 #(
    .INIT(64'h8AFFFFFF00000000)) 
    ram_reg_i_82
       (.I0(ram_reg_i_205__3_n_0),
        .I1(ram_reg_i_204__2_n_0),
        .I2(ram_reg_i_203__3_n_0),
        .I3(ram_reg_i_202__3_n_0),
        .I4(ram_reg_i_201__3_n_0),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[232]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_836
       (.I0(ap_CS_fsm_state254),
        .I1(ap_CS_fsm_state255),
        .O(ram_reg_i_836_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_i_837
       (.I0(ap_CS_fsm_state257),
        .I1(ap_CS_fsm_state256),
        .I2(ap_CS_fsm_state236),
        .I3(ap_CS_fsm_state235),
        .I4(ram_reg_i_1628_n_0),
        .I5(ap_CS_fsm_state232),
        .O(ram_reg_i_837_n_0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT5 #(
    .INIT(32'h4500FFFF)) 
    ram_reg_i_838
       (.I0(ap_CS_fsm_state233),
        .I1(ap_CS_fsm_state232),
        .I2(ap_CS_fsm_state231),
        .I3(ram_reg_i_639_n_0),
        .I4(ram_reg_i_638_n_0),
        .O(ram_reg_i_838_n_0));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_840
       (.I0(ram_reg_i_791_n_0),
        .I1(ram_reg_i_1595_n_0),
        .O(ram_reg_i_840_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_85__4
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_85__4_n_0));
  LUT6 #(
    .INIT(64'hFFFF00F200000000)) 
    ram_reg_i_86
       (.I0(ram_reg_i_223__2_n_0),
        .I1(ram_reg_i_291_n_0),
        .I2(ram_reg_i_220__3_n_0),
        .I3(ram_reg_i_219__3_n_0),
        .I4(ram_reg_i_218__3_n_0),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[107]_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_877
       (.I0(ram_reg_i_921_n_0),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state29),
        .I4(ram_reg_i_164__5_n_0),
        .I5(ap_CS_fsm_state210),
        .O(ram_reg_i_877_n_0));
  LUT5 #(
    .INIT(32'h33A033AF)) 
    ram_reg_i_878
       (.I0(reg_2871[5]),
        .I1(lk_load_213_reg_3825[5]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ram_reg_i_1680_n_0),
        .O(ram_reg_i_878_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_879
       (.I0(ram_reg_i_924_n_0),
        .I1(ram_reg_i_1681_n_0),
        .I2(ap_CS_fsm_state136),
        .I3(ap_CS_fsm_state134),
        .I4(ap_CS_fsm_state135),
        .I5(ap_CS_fsm_state133),
        .O(ram_reg_i_879_n_0));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_880
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state134),
        .O(ram_reg_i_880_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_881
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state136),
        .I4(ap_CS_fsm_state154),
        .I5(ap_CS_fsm_state155),
        .O(ram_reg_i_881_n_0));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    ram_reg_i_882
       (.I0(ram_reg_i_928_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state80),
        .I4(ram_reg_i_1682_n_0),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_882_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_884
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state83),
        .I4(ram_reg_i_1684_n_0),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_884_n_0));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_921
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state32),
        .O(ram_reg_i_921_n_0));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_924
       (.I0(ap_CS_fsm_state158),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state156),
        .O(ram_reg_i_924_n_0));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_928
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state259),
        .I3(ap_CS_fsm_state108),
        .I4(ram_reg_i_625_n_0),
        .O(ram_reg_i_928_n_0));
  FDRE \reg_2855_reg[0] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q1[0]),
        .Q(reg_2855[0]),
        .R(1'b0));
  FDRE \reg_2855_reg[1] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q1[1]),
        .Q(reg_2855[1]),
        .R(1'b0));
  FDRE \reg_2855_reg[2] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q1[2]),
        .Q(reg_2855[2]),
        .R(1'b0));
  FDRE \reg_2855_reg[3] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q1[3]),
        .Q(reg_2855[3]),
        .R(1'b0));
  FDRE \reg_2855_reg[4] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q1[4]),
        .Q(reg_2855[4]),
        .R(1'b0));
  FDRE \reg_2855_reg[5] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q1[5]),
        .Q(reg_2855[5]),
        .R(1'b0));
  FDRE \reg_2855_reg[6] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q1[6]),
        .Q(reg_2855[6]),
        .R(1'b0));
  FDRE \reg_2855_reg[7] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q1[7]),
        .Q(reg_2855[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_2859[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state4),
        .O(reg_28550));
  FDRE \reg_2859_reg[0] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q0[0]),
        .Q(reg_2859[0]),
        .R(1'b0));
  FDRE \reg_2859_reg[1] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q0[1]),
        .Q(reg_2859[1]),
        .R(1'b0));
  FDRE \reg_2859_reg[2] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q0[2]),
        .Q(reg_2859[2]),
        .R(1'b0));
  FDRE \reg_2859_reg[3] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q0[3]),
        .Q(reg_2859[3]),
        .R(1'b0));
  FDRE \reg_2859_reg[4] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q0[4]),
        .Q(reg_2859[4]),
        .R(1'b0));
  FDRE \reg_2859_reg[5] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q0[5]),
        .Q(reg_2859[5]),
        .R(1'b0));
  FDRE \reg_2859_reg[6] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q0[6]),
        .Q(reg_2859[6]),
        .R(1'b0));
  FDRE \reg_2859_reg[7] 
       (.C(ap_clk),
        .CE(reg_28550),
        .D(lk_q0[7]),
        .Q(reg_2859[7]),
        .R(1'b0));
  FDRE \reg_2863_reg[0] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q1[0]),
        .Q(reg_2863[0]),
        .R(1'b0));
  FDRE \reg_2863_reg[1] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q1[1]),
        .Q(reg_2863[1]),
        .R(1'b0));
  FDRE \reg_2863_reg[2] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q1[2]),
        .Q(reg_2863[2]),
        .R(1'b0));
  FDRE \reg_2863_reg[3] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q1[3]),
        .Q(reg_2863[3]),
        .R(1'b0));
  FDRE \reg_2863_reg[4] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q1[4]),
        .Q(reg_2863[4]),
        .R(1'b0));
  FDRE \reg_2863_reg[5] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q1[5]),
        .Q(reg_2863[5]),
        .R(1'b0));
  FDRE \reg_2863_reg[6] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q1[6]),
        .Q(reg_2863[6]),
        .R(1'b0));
  FDRE \reg_2863_reg[7] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q1[7]),
        .Q(reg_2863[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_2867[7]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state10),
        .O(reg_28630));
  FDRE \reg_2867_reg[0] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q0[0]),
        .Q(reg_2867[0]),
        .R(1'b0));
  FDRE \reg_2867_reg[1] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q0[1]),
        .Q(reg_2867[1]),
        .R(1'b0));
  FDRE \reg_2867_reg[2] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q0[2]),
        .Q(reg_2867[2]),
        .R(1'b0));
  FDRE \reg_2867_reg[3] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q0[3]),
        .Q(reg_2867[3]),
        .R(1'b0));
  FDRE \reg_2867_reg[4] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q0[4]),
        .Q(reg_2867[4]),
        .R(1'b0));
  FDRE \reg_2867_reg[5] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q0[5]),
        .Q(reg_2867[5]),
        .R(1'b0));
  FDRE \reg_2867_reg[6] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q0[6]),
        .Q(reg_2867[6]),
        .R(1'b0));
  FDRE \reg_2867_reg[7] 
       (.C(ap_clk),
        .CE(reg_28630),
        .D(lk_q0[7]),
        .Q(reg_2867[7]),
        .R(1'b0));
  FDRE \reg_2871_reg[0] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q1[0]),
        .Q(reg_2871[0]),
        .R(1'b0));
  FDRE \reg_2871_reg[1] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q1[1]),
        .Q(reg_2871[1]),
        .R(1'b0));
  FDRE \reg_2871_reg[2] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q1[2]),
        .Q(reg_2871[2]),
        .R(1'b0));
  FDRE \reg_2871_reg[3] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q1[3]),
        .Q(reg_2871[3]),
        .R(1'b0));
  FDRE \reg_2871_reg[4] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q1[4]),
        .Q(reg_2871[4]),
        .R(1'b0));
  FDRE \reg_2871_reg[5] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q1[5]),
        .Q(reg_2871[5]),
        .R(1'b0));
  FDRE \reg_2871_reg[6] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q1[6]),
        .Q(reg_2871[6]),
        .R(1'b0));
  FDRE \reg_2871_reg[7] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q1[7]),
        .Q(reg_2871[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_2875[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state11),
        .O(reg_28710));
  FDRE \reg_2875_reg[0] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q0[0]),
        .Q(reg_2875[0]),
        .R(1'b0));
  FDRE \reg_2875_reg[1] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q0[1]),
        .Q(reg_2875[1]),
        .R(1'b0));
  FDRE \reg_2875_reg[2] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q0[2]),
        .Q(reg_2875[2]),
        .R(1'b0));
  FDRE \reg_2875_reg[3] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q0[3]),
        .Q(reg_2875[3]),
        .R(1'b0));
  FDRE \reg_2875_reg[4] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q0[4]),
        .Q(reg_2875[4]),
        .R(1'b0));
  FDRE \reg_2875_reg[5] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q0[5]),
        .Q(reg_2875[5]),
        .R(1'b0));
  FDRE \reg_2875_reg[6] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q0[6]),
        .Q(reg_2875[6]),
        .R(1'b0));
  FDRE \reg_2875_reg[7] 
       (.C(ap_clk),
        .CE(reg_28710),
        .D(lk_q0[7]),
        .Q(reg_2875[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256
   (D,
    \icmp_ln401_reg_431_reg[0] ,
    \ap_CS_fsm_reg[326]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[22]_1 ,
    \ap_CS_fsm_reg[22]_2 ,
    DIBDI,
    \ap_CS_fsm_reg[23]_0 ,
    \ap_CS_fsm_reg[23]_1 ,
    \ap_CS_fsm_reg[23]_2 ,
    \ap_CS_fsm_reg[256]_0 ,
    \ap_CS_fsm_reg[310]_0 ,
    \ap_CS_fsm_reg[23]_3 ,
    DIADI,
    \ap_CS_fsm_reg[0]_0 ,
    ap_ready,
    \r_reg_275_reg[2] ,
    \ap_CS_fsm_reg[22]_3 ,
    ap_rst_n_inv,
    grp_ClefiaKeySet256_fu_319_rk_ce0,
    grp_ClefiaKeySet256_fu_319_rk_d1,
    grp_ClefiaKeySet256_fu_319_rk_address0,
    grp_ClefiaKeySet256_fu_319_rk_d0,
    grp_ClefiaKeySet256_fu_319_rk_address1,
    Q,
    ap_start,
    icmp_ln398_reg_427,
    icmp_ln395_reg_423,
    icmp_ln401_reg_431,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_ClefiaKeySet192_fu_331_rk_d0,
    ram_reg_3,
    grp_ClefiaKeySet192_fu_331_rk_address1,
    grp_ClefiaKeySet192_fu_331_rk_d1,
    grp_ClefiaKeySet128_fu_343_rk_d1,
    grp_ClefiaKeySet256_fu_319_ap_start_reg,
    \r_reg_275_reg[2]_0 ,
    \r_reg_275_reg[2]_1 ,
    \r_reg_275_reg[2]_2 ,
    ap_rst_n,
    ap_clk);
  output [1:0]D;
  output \icmp_ln401_reg_431_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[326]_0 ;
  output [0:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[22]_1 ;
  output \ap_CS_fsm_reg[22]_2 ;
  output [1:0]DIBDI;
  output \ap_CS_fsm_reg[23]_0 ;
  output \ap_CS_fsm_reg[23]_1 ;
  output \ap_CS_fsm_reg[23]_2 ;
  output \ap_CS_fsm_reg[256]_0 ;
  output \ap_CS_fsm_reg[310]_0 ;
  output \ap_CS_fsm_reg[23]_3 ;
  output [1:0]DIADI;
  output \ap_CS_fsm_reg[0]_0 ;
  output ap_ready;
  output \r_reg_275_reg[2] ;
  output \ap_CS_fsm_reg[22]_3 ;
  output ap_rst_n_inv;
  output grp_ClefiaKeySet256_fu_319_rk_ce0;
  output [5:0]grp_ClefiaKeySet256_fu_319_rk_d1;
  output [1:0]grp_ClefiaKeySet256_fu_319_rk_address0;
  output [2:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  output [0:0]grp_ClefiaKeySet256_fu_319_rk_address1;
  input [2:0]Q;
  input ap_start;
  input icmp_ln398_reg_427;
  input icmp_ln395_reg_423;
  input icmp_ln401_reg_431;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input [4:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  input [1:0]ram_reg_3;
  input [3:0]grp_ClefiaKeySet192_fu_331_rk_address1;
  input [1:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  input [1:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  input grp_ClefiaKeySet256_fu_319_ap_start_reg;
  input \r_reg_275_reg[2]_0 ;
  input \r_reg_275_reg[2]_1 ;
  input \r_reg_275_reg[2]_2 ;
  input ap_rst_n;
  input ap_clk;

  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [1:0]DIADI;
  wire [1:0]DIBDI;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[22]_1 ;
  wire \ap_CS_fsm_reg[22]_2 ;
  wire \ap_CS_fsm_reg[22]_3 ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire \ap_CS_fsm_reg[23]_1 ;
  wire \ap_CS_fsm_reg[23]_2 ;
  wire \ap_CS_fsm_reg[23]_3 ;
  wire \ap_CS_fsm_reg[256]_0 ;
  wire \ap_CS_fsm_reg[310]_0 ;
  wire [0:0]\ap_CS_fsm_reg[326]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[177] ;
  wire \ap_CS_fsm_reg_n_0_[186] ;
  wire \ap_CS_fsm_reg_n_0_[227] ;
  wire \ap_CS_fsm_reg_n_0_[96] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state162;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state174;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state189;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state190;
  wire ap_CS_fsm_state191;
  wire ap_CS_fsm_state192;
  wire ap_CS_fsm_state193;
  wire ap_CS_fsm_state194;
  wire ap_CS_fsm_state195;
  wire ap_CS_fsm_state196;
  wire ap_CS_fsm_state197;
  wire ap_CS_fsm_state198;
  wire ap_CS_fsm_state199;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state200;
  wire ap_CS_fsm_state201;
  wire ap_CS_fsm_state202;
  wire ap_CS_fsm_state203;
  wire ap_CS_fsm_state204;
  wire ap_CS_fsm_state205;
  wire ap_CS_fsm_state206;
  wire ap_CS_fsm_state207;
  wire ap_CS_fsm_state208;
  wire ap_CS_fsm_state209;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state210;
  wire ap_CS_fsm_state211;
  wire ap_CS_fsm_state212;
  wire ap_CS_fsm_state213;
  wire ap_CS_fsm_state214;
  wire ap_CS_fsm_state215;
  wire ap_CS_fsm_state216;
  wire ap_CS_fsm_state217;
  wire ap_CS_fsm_state218;
  wire ap_CS_fsm_state219;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state220;
  wire ap_CS_fsm_state221;
  wire ap_CS_fsm_state222;
  wire ap_CS_fsm_state223;
  wire ap_CS_fsm_state224;
  wire ap_CS_fsm_state225;
  wire ap_CS_fsm_state226;
  wire ap_CS_fsm_state227;
  wire ap_CS_fsm_state229;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state230;
  wire ap_CS_fsm_state231;
  wire ap_CS_fsm_state232;
  wire ap_CS_fsm_state233;
  wire ap_CS_fsm_state234;
  wire ap_CS_fsm_state235;
  wire ap_CS_fsm_state236;
  wire ap_CS_fsm_state237;
  wire ap_CS_fsm_state238;
  wire ap_CS_fsm_state239;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state240;
  wire ap_CS_fsm_state241;
  wire ap_CS_fsm_state242;
  wire ap_CS_fsm_state243;
  wire ap_CS_fsm_state244;
  wire ap_CS_fsm_state245;
  wire ap_CS_fsm_state246;
  wire ap_CS_fsm_state247;
  wire ap_CS_fsm_state248;
  wire ap_CS_fsm_state249;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state250;
  wire ap_CS_fsm_state251;
  wire ap_CS_fsm_state252;
  wire ap_CS_fsm_state253;
  wire ap_CS_fsm_state254;
  wire ap_CS_fsm_state255;
  wire ap_CS_fsm_state256;
  wire ap_CS_fsm_state257;
  wire ap_CS_fsm_state258;
  wire ap_CS_fsm_state259;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state260;
  wire ap_CS_fsm_state261;
  wire ap_CS_fsm_state262;
  wire ap_CS_fsm_state263;
  wire ap_CS_fsm_state264;
  wire ap_CS_fsm_state265;
  wire ap_CS_fsm_state266;
  wire ap_CS_fsm_state267;
  wire ap_CS_fsm_state268;
  wire ap_CS_fsm_state269;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state270;
  wire ap_CS_fsm_state271;
  wire ap_CS_fsm_state272;
  wire ap_CS_fsm_state273;
  wire ap_CS_fsm_state274;
  wire ap_CS_fsm_state275;
  wire ap_CS_fsm_state276;
  wire ap_CS_fsm_state277;
  wire ap_CS_fsm_state278;
  wire ap_CS_fsm_state279;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state280;
  wire ap_CS_fsm_state281;
  wire ap_CS_fsm_state282;
  wire ap_CS_fsm_state283;
  wire ap_CS_fsm_state284;
  wire ap_CS_fsm_state285;
  wire ap_CS_fsm_state286;
  wire ap_CS_fsm_state287;
  wire ap_CS_fsm_state288;
  wire ap_CS_fsm_state289;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state290;
  wire ap_CS_fsm_state291;
  wire ap_CS_fsm_state292;
  wire ap_CS_fsm_state293;
  wire ap_CS_fsm_state294;
  wire ap_CS_fsm_state295;
  wire ap_CS_fsm_state296;
  wire ap_CS_fsm_state297;
  wire ap_CS_fsm_state298;
  wire ap_CS_fsm_state299;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state300;
  wire ap_CS_fsm_state301;
  wire ap_CS_fsm_state302;
  wire ap_CS_fsm_state303;
  wire ap_CS_fsm_state304;
  wire ap_CS_fsm_state305;
  wire ap_CS_fsm_state306;
  wire ap_CS_fsm_state307;
  wire ap_CS_fsm_state308;
  wire ap_CS_fsm_state309;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state310;
  wire ap_CS_fsm_state311;
  wire ap_CS_fsm_state312;
  wire ap_CS_fsm_state313;
  wire ap_CS_fsm_state314;
  wire ap_CS_fsm_state315;
  wire ap_CS_fsm_state316;
  wire ap_CS_fsm_state317;
  wire ap_CS_fsm_state318;
  wire ap_CS_fsm_state319;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state320;
  wire ap_CS_fsm_state321;
  wire ap_CS_fsm_state322;
  wire ap_CS_fsm_state323;
  wire ap_CS_fsm_state324;
  wire ap_CS_fsm_state325;
  wire ap_CS_fsm_state326;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [2:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0;
  wire grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_3_n_0;
  wire grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_4_n_0;
  wire [2:1]grp_ClefiaDoubleSwap_1_fu_3083_lk_address0;
  wire [4:1]grp_ClefiaDoubleSwap_1_fu_3083_lk_address1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_3083_lk_d1;
  wire grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1;
  wire grp_ClefiaDoubleSwap_1_fu_3083_n_10;
  wire grp_ClefiaDoubleSwap_1_fu_3083_n_11;
  wire grp_ClefiaDoubleSwap_1_fu_3083_n_2;
  wire grp_ClefiaDoubleSwap_1_fu_3083_n_3;
  wire grp_ClefiaDoubleSwap_1_fu_3083_n_4;
  wire grp_ClefiaGfn8_1_fu_3071_ap_start_reg;
  wire grp_ClefiaGfn8_1_fu_3071_n_28;
  wire grp_ClefiaGfn8_1_fu_3071_n_4;
  wire grp_ClefiaGfn8_1_fu_3071_n_5;
  wire grp_ClefiaGfn8_1_fu_3071_n_6;
  wire grp_ClefiaGfn8_1_fu_3071_n_7;
  wire grp_ClefiaGfn8_1_fu_3071_n_8;
  wire grp_ClefiaGfn8_1_fu_3071_n_9;
  wire [4:3]grp_ClefiaGfn8_1_fu_3071_y_address1;
  wire [1:0]grp_ClefiaKeySet128_fu_343_rk_d1;
  wire [3:0]grp_ClefiaKeySet192_fu_331_rk_address1;
  wire [4:0]grp_ClefiaKeySet192_fu_331_rk_d0;
  wire [1:0]grp_ClefiaKeySet192_fu_331_rk_d1;
  wire grp_ClefiaKeySet256_fu_319_ap_start_reg;
  wire [1:0]grp_ClefiaKeySet256_fu_319_rk_address0;
  wire [0:0]grp_ClefiaKeySet256_fu_319_rk_address1;
  wire grp_ClefiaKeySet256_fu_319_rk_ce0;
  wire [2:0]grp_ClefiaKeySet256_fu_319_rk_d0;
  wire [5:0]grp_ClefiaKeySet256_fu_319_rk_d1;
  wire icmp_ln395_reg_423;
  wire icmp_ln398_reg_427;
  wire icmp_ln401_reg_431;
  wire \icmp_ln401_reg_431_reg[0] ;
  wire lk_U_n_23;
  wire lk_U_n_24;
  wire lk_U_n_25;
  wire lk_U_n_36;
  wire lk_U_n_37;
  wire lk_U_n_38;
  wire lk_U_n_39;
  wire lk_U_n_40;
  wire lk_U_n_41;
  wire lk_U_n_42;
  wire lk_U_n_43;
  wire lk_U_n_44;
  wire lk_U_n_45;
  wire lk_U_n_46;
  wire lk_U_n_47;
  wire lk_U_n_48;
  wire lk_U_n_49;
  wire lk_U_n_50;
  wire lk_ce1;
  wire [7:0]lk_d0;
  wire [7:0]lk_d1;
  wire [7:0]lk_load_6_reg_4380;
  wire [7:0]lk_load_7_reg_4390;
  wire [7:0]lk_load_8_reg_4400;
  wire [7:0]lk_load_9_reg_4410;
  wire [7:0]lk_q0;
  wire [7:0]lk_q1;
  wire lk_we1;
  wire \r_reg_275[2]_i_2_n_0 ;
  wire \r_reg_275[2]_i_3_n_0 ;
  wire \r_reg_275[2]_i_4_n_0 ;
  wire \r_reg_275_reg[2] ;
  wire \r_reg_275_reg[2]_0 ;
  wire \r_reg_275_reg[2]_1 ;
  wire \r_reg_275_reg[2]_2 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [1:0]ram_reg_3;
  wire ram_reg_i_1011_n_0;
  wire ram_reg_i_1013_n_0;
  wire ram_reg_i_1016_n_0;
  wire ram_reg_i_1017_n_0;
  wire ram_reg_i_1048_n_0;
  wire ram_reg_i_1050_n_0;
  wire ram_reg_i_1055_n_0;
  wire ram_reg_i_1082_n_0;
  wire ram_reg_i_1085_n_0;
  wire ram_reg_i_1087_n_0;
  wire ram_reg_i_1088_n_0;
  wire ram_reg_i_1089_n_0;
  wire ram_reg_i_1092_n_0;
  wire ram_reg_i_1093_n_0;
  wire ram_reg_i_1094_n_0;
  wire ram_reg_i_1096_n_0;
  wire ram_reg_i_1097_n_0;
  wire ram_reg_i_1098_n_0;
  wire ram_reg_i_1099_n_0;
  wire ram_reg_i_1100_n_0;
  wire ram_reg_i_1137_n_0;
  wire ram_reg_i_1139_n_0;
  wire ram_reg_i_1140_n_0;
  wire ram_reg_i_1142_n_0;
  wire ram_reg_i_1143_n_0;
  wire ram_reg_i_1148_n_0;
  wire ram_reg_i_1150_n_0;
  wire ram_reg_i_1151_n_0;
  wire ram_reg_i_1152_n_0;
  wire ram_reg_i_1178_n_0;
  wire ram_reg_i_1180_n_0;
  wire ram_reg_i_1182_n_0;
  wire ram_reg_i_1183_n_0;
  wire ram_reg_i_1188_n_0;
  wire ram_reg_i_1189_n_0;
  wire ram_reg_i_1190_n_0;
  wire ram_reg_i_1238_n_0;
  wire ram_reg_i_1240_n_0;
  wire ram_reg_i_1259_n_0;
  wire ram_reg_i_1262_n_0;
  wire ram_reg_i_1264_n_0;
  wire ram_reg_i_1265_n_0;
  wire ram_reg_i_1266_n_0;
  wire ram_reg_i_1306_n_0;
  wire ram_reg_i_1307_n_0;
  wire ram_reg_i_1308_n_0;
  wire ram_reg_i_1310_n_0;
  wire ram_reg_i_1311_n_0;
  wire ram_reg_i_1364_n_0;
  wire ram_reg_i_1365_n_0;
  wire ram_reg_i_1410_n_0;
  wire ram_reg_i_1439_n_0;
  wire ram_reg_i_1440_n_0;
  wire ram_reg_i_1441_n_0;
  wire ram_reg_i_1442_n_0;
  wire ram_reg_i_1443_n_0;
  wire ram_reg_i_1444_n_0;
  wire ram_reg_i_1445_n_0;
  wire ram_reg_i_1446_n_0;
  wire ram_reg_i_1447_n_0;
  wire ram_reg_i_1448_n_0;
  wire ram_reg_i_1449_n_0;
  wire ram_reg_i_1450_n_0;
  wire ram_reg_i_1451_n_0;
  wire ram_reg_i_1452_n_0;
  wire ram_reg_i_1455_n_0;
  wire ram_reg_i_1456_n_0;
  wire ram_reg_i_1457_n_0;
  wire ram_reg_i_1460_n_0;
  wire ram_reg_i_1461_n_0;
  wire ram_reg_i_1466_n_0;
  wire ram_reg_i_1467_n_0;
  wire ram_reg_i_1468_n_0;
  wire ram_reg_i_1469_n_0;
  wire ram_reg_i_1485_n_0;
  wire ram_reg_i_1486_n_0;
  wire ram_reg_i_1487_n_0;
  wire ram_reg_i_1488_n_0;
  wire ram_reg_i_1489_n_0;
  wire ram_reg_i_1490_n_0;
  wire ram_reg_i_1491_n_0;
  wire ram_reg_i_1492_n_0;
  wire ram_reg_i_1513_n_0;
  wire ram_reg_i_1514_n_0;
  wire ram_reg_i_1515_n_0;
  wire ram_reg_i_1516_n_0;
  wire ram_reg_i_1517_n_0;
  wire ram_reg_i_1518_n_0;
  wire ram_reg_i_1519_n_0;
  wire ram_reg_i_1520_n_0;
  wire ram_reg_i_1521_n_0;
  wire ram_reg_i_1522_n_0;
  wire ram_reg_i_1523_n_0;
  wire ram_reg_i_1524_n_0;
  wire ram_reg_i_1525_n_0;
  wire ram_reg_i_1542_n_0;
  wire ram_reg_i_1543_n_0;
  wire ram_reg_i_1544_n_0;
  wire ram_reg_i_1545_n_0;
  wire ram_reg_i_1546_n_0;
  wire ram_reg_i_1547_n_0;
  wire ram_reg_i_1548_n_0;
  wire ram_reg_i_1549_n_0;
  wire ram_reg_i_1550_n_0;
  wire ram_reg_i_1551_n_0;
  wire ram_reg_i_1552_n_0;
  wire ram_reg_i_1553_n_0;
  wire ram_reg_i_1554_n_0;
  wire ram_reg_i_1555_n_0;
  wire ram_reg_i_1556_n_0;
  wire ram_reg_i_1557_n_0;
  wire ram_reg_i_1558_n_0;
  wire ram_reg_i_1559_n_0;
  wire ram_reg_i_1560_n_0;
  wire ram_reg_i_1596_n_0;
  wire ram_reg_i_1597_n_0;
  wire ram_reg_i_1598_n_0;
  wire ram_reg_i_1599_n_0;
  wire ram_reg_i_1600_n_0;
  wire ram_reg_i_1601_n_0;
  wire ram_reg_i_1602_n_0;
  wire ram_reg_i_1603_n_0;
  wire ram_reg_i_1604_n_0;
  wire ram_reg_i_1607_n_0;
  wire ram_reg_i_1608_n_0;
  wire ram_reg_i_1610_n_0;
  wire ram_reg_i_1611_n_0;
  wire ram_reg_i_1612_n_0;
  wire ram_reg_i_1613_n_0;
  wire ram_reg_i_1647_n_0;
  wire ram_reg_i_1649_n_0;
  wire ram_reg_i_1650_n_0;
  wire ram_reg_i_1651_n_0;
  wire ram_reg_i_1652_n_0;
  wire ram_reg_i_1653_n_0;
  wire ram_reg_i_1654_n_0;
  wire ram_reg_i_1656_n_0;
  wire ram_reg_i_1657_n_0;
  wire ram_reg_i_1658_n_0;
  wire ram_reg_i_1659_n_0;
  wire ram_reg_i_1689_n_0;
  wire ram_reg_i_1690_n_0;
  wire ram_reg_i_1692_n_0;
  wire ram_reg_i_1693_n_0;
  wire ram_reg_i_1696_n_0;
  wire ram_reg_i_1697_n_0;
  wire ram_reg_i_1698_n_0;
  wire ram_reg_i_1699_n_0;
  wire ram_reg_i_1700_n_0;
  wire ram_reg_i_1701_n_0;
  wire ram_reg_i_1702_n_0;
  wire ram_reg_i_1704_n_0;
  wire ram_reg_i_1705_n_0;
  wire ram_reg_i_1732_n_0;
  wire ram_reg_i_1733_n_0;
  wire ram_reg_i_1734_n_0;
  wire ram_reg_i_1735_n_0;
  wire ram_reg_i_1736_n_0;
  wire ram_reg_i_1737_n_0;
  wire ram_reg_i_1738_n_0;
  wire ram_reg_i_1739_n_0;
  wire ram_reg_i_1740_n_0;
  wire ram_reg_i_1741_n_0;
  wire ram_reg_i_1742_n_0;
  wire ram_reg_i_1743_n_0;
  wire ram_reg_i_1744_n_0;
  wire ram_reg_i_1745_n_0;
  wire ram_reg_i_1775_n_0;
  wire ram_reg_i_1776_n_0;
  wire ram_reg_i_1777_n_0;
  wire ram_reg_i_1778_n_0;
  wire ram_reg_i_1779_n_0;
  wire ram_reg_i_1780_n_0;
  wire ram_reg_i_1781_n_0;
  wire ram_reg_i_1782_n_0;
  wire ram_reg_i_1783_n_0;
  wire ram_reg_i_1785_n_0;
  wire ram_reg_i_1787_n_0;
  wire ram_reg_i_1788_n_0;
  wire ram_reg_i_1789_n_0;
  wire ram_reg_i_178__1_n_0;
  wire ram_reg_i_1790_n_0;
  wire ram_reg_i_1791_n_0;
  wire ram_reg_i_179__4_n_0;
  wire ram_reg_i_180__1_n_0;
  wire ram_reg_i_1817_n_0;
  wire ram_reg_i_1822_n_0;
  wire ram_reg_i_1824_n_0;
  wire ram_reg_i_1827_n_0;
  wire ram_reg_i_1828_n_0;
  wire ram_reg_i_1854_n_0;
  wire ram_reg_i_1855_n_0;
  wire ram_reg_i_1857_n_0;
  wire ram_reg_i_1858_n_0;
  wire ram_reg_i_1859_n_0;
  wire ram_reg_i_1862_n_0;
  wire ram_reg_i_1884_n_0;
  wire ram_reg_i_1888_n_0;
  wire ram_reg_i_1889_n_0;
  wire ram_reg_i_1890_n_0;
  wire ram_reg_i_1894_n_0;
  wire ram_reg_i_1926_n_0;
  wire ram_reg_i_1927_n_0;
  wire ram_reg_i_1928_n_0;
  wire ram_reg_i_1929_n_0;
  wire ram_reg_i_1930_n_0;
  wire ram_reg_i_1931_n_0;
  wire ram_reg_i_1932_n_0;
  wire ram_reg_i_1933_n_0;
  wire ram_reg_i_1935_n_0;
  wire ram_reg_i_1936_n_0;
  wire ram_reg_i_1937_n_0;
  wire ram_reg_i_1938_n_0;
  wire ram_reg_i_1939_n_0;
  wire ram_reg_i_193__3_n_0;
  wire ram_reg_i_1941_n_0;
  wire ram_reg_i_1942_n_0;
  wire ram_reg_i_1943_n_0;
  wire ram_reg_i_1945_n_0;
  wire ram_reg_i_1946_n_0;
  wire ram_reg_i_1947_n_0;
  wire ram_reg_i_1948_n_0;
  wire ram_reg_i_194__1_n_0;
  wire ram_reg_i_195__1_n_0;
  wire ram_reg_i_1984_n_0;
  wire ram_reg_i_1985_n_0;
  wire ram_reg_i_1986_n_0;
  wire ram_reg_i_1987_n_0;
  wire ram_reg_i_1988_n_0;
  wire ram_reg_i_1989_n_0;
  wire ram_reg_i_1990_n_0;
  wire ram_reg_i_1991_n_0;
  wire ram_reg_i_1993_n_0;
  wire ram_reg_i_1997_n_0;
  wire ram_reg_i_1998_n_0;
  wire ram_reg_i_1999_n_0;
  wire ram_reg_i_2000_n_0;
  wire ram_reg_i_2001_n_0;
  wire ram_reg_i_2002_n_0;
  wire ram_reg_i_2054_n_0;
  wire ram_reg_i_2057_n_0;
  wire ram_reg_i_2059_n_0;
  wire ram_reg_i_2061_n_0;
  wire ram_reg_i_2063_n_0;
  wire ram_reg_i_2064_n_0;
  wire ram_reg_i_2065_n_0;
  wire ram_reg_i_206__1_n_0;
  wire ram_reg_i_207__1_n_0;
  wire ram_reg_i_2084_n_0;
  wire ram_reg_i_2085_n_0;
  wire ram_reg_i_2086_n_0;
  wire ram_reg_i_2088_n_0;
  wire ram_reg_i_2089_n_0;
  wire ram_reg_i_208__1_n_0;
  wire ram_reg_i_2090_n_0;
  wire ram_reg_i_2091_n_0;
  wire ram_reg_i_2094_n_0;
  wire ram_reg_i_209__1_n_0;
  wire ram_reg_i_210__1_n_0;
  wire ram_reg_i_211__3_n_0;
  wire ram_reg_i_2120_n_0;
  wire ram_reg_i_2121_n_0;
  wire ram_reg_i_2122_n_0;
  wire ram_reg_i_2125_n_0;
  wire ram_reg_i_2126_n_0;
  wire ram_reg_i_2127_n_0;
  wire ram_reg_i_2128_n_0;
  wire ram_reg_i_2129_n_0;
  wire ram_reg_i_2130_n_0;
  wire ram_reg_i_2131_n_0;
  wire ram_reg_i_2133_n_0;
  wire ram_reg_i_2136_n_0;
  wire ram_reg_i_2137_n_0;
  wire ram_reg_i_2139_n_0;
  wire ram_reg_i_2140_n_0;
  wire ram_reg_i_2141_n_0;
  wire ram_reg_i_2142_n_0;
  wire ram_reg_i_2143_n_0;
  wire ram_reg_i_2189_n_0;
  wire ram_reg_i_2190_n_0;
  wire ram_reg_i_2201_n_0;
  wire ram_reg_i_2202_n_0;
  wire ram_reg_i_2206_n_0;
  wire ram_reg_i_2214_n_0;
  wire ram_reg_i_2216_n_0;
  wire ram_reg_i_2243_n_0;
  wire ram_reg_i_2248_n_0;
  wire ram_reg_i_224__1_n_0;
  wire ram_reg_i_2250_n_0;
  wire ram_reg_i_225__0_n_0;
  wire ram_reg_i_226__1_n_0;
  wire ram_reg_i_2272_n_0;
  wire ram_reg_i_2273_n_0;
  wire ram_reg_i_2274_n_0;
  wire ram_reg_i_2275_n_0;
  wire ram_reg_i_2276_n_0;
  wire ram_reg_i_2277_n_0;
  wire ram_reg_i_227__0_n_0;
  wire ram_reg_i_2286_n_0;
  wire ram_reg_i_228__1_n_0;
  wire ram_reg_i_2292_n_0;
  wire ram_reg_i_2293_n_0;
  wire ram_reg_i_2294_n_0;
  wire ram_reg_i_2295_n_0;
  wire ram_reg_i_2296_n_0;
  wire ram_reg_i_2297_n_0;
  wire ram_reg_i_2320_n_0;
  wire ram_reg_i_2321_n_0;
  wire ram_reg_i_2322_n_0;
  wire ram_reg_i_2323_n_0;
  wire ram_reg_i_2324_n_0;
  wire ram_reg_i_2325_n_0;
  wire ram_reg_i_2326_n_0;
  wire ram_reg_i_2327_n_0;
  wire ram_reg_i_2328_n_0;
  wire ram_reg_i_2329_n_0;
  wire ram_reg_i_2341_n_0;
  wire ram_reg_i_2342_n_0;
  wire ram_reg_i_2343_n_0;
  wire ram_reg_i_2344_n_0;
  wire ram_reg_i_2345_n_0;
  wire ram_reg_i_2360_n_0;
  wire ram_reg_i_2361_n_0;
  wire ram_reg_i_2362_n_0;
  wire ram_reg_i_2363_n_0;
  wire ram_reg_i_2364_n_0;
  wire ram_reg_i_2365_n_0;
  wire ram_reg_i_2366_n_0;
  wire ram_reg_i_2367_n_0;
  wire ram_reg_i_2368_n_0;
  wire ram_reg_i_2377_n_0;
  wire ram_reg_i_2378_n_0;
  wire ram_reg_i_2379_n_0;
  wire ram_reg_i_2380_n_0;
  wire ram_reg_i_2381_n_0;
  wire ram_reg_i_2392_n_0;
  wire ram_reg_i_2393_n_0;
  wire ram_reg_i_2394_n_0;
  wire ram_reg_i_2395_n_0;
  wire ram_reg_i_2410_n_0;
  wire ram_reg_i_241__0_n_0;
  wire ram_reg_i_2421_n_0;
  wire ram_reg_i_2422_n_0;
  wire ram_reg_i_2423_n_0;
  wire ram_reg_i_2424_n_0;
  wire ram_reg_i_242__0_n_0;
  wire ram_reg_i_2436_n_0;
  wire ram_reg_i_2437_n_0;
  wire ram_reg_i_2438_n_0;
  wire ram_reg_i_2439_n_0;
  wire ram_reg_i_2447_n_0;
  wire ram_reg_i_2448_n_0;
  wire ram_reg_i_2449_n_0;
  wire ram_reg_i_2462_n_0;
  wire ram_reg_i_2463_n_0;
  wire ram_reg_i_2464_n_0;
  wire ram_reg_i_2474_n_0;
  wire ram_reg_i_2475_n_0;
  wire ram_reg_i_2476_n_0;
  wire ram_reg_i_2491_n_0;
  wire ram_reg_i_2492_n_0;
  wire ram_reg_i_2493_n_0;
  wire ram_reg_i_2494_n_0;
  wire ram_reg_i_2495_n_0;
  wire ram_reg_i_2497_n_0;
  wire ram_reg_i_2498_n_0;
  wire ram_reg_i_2499_n_0;
  wire ram_reg_i_2505_n_0;
  wire ram_reg_i_2506_n_0;
  wire ram_reg_i_2507_n_0;
  wire ram_reg_i_2508_n_0;
  wire ram_reg_i_2528_n_0;
  wire ram_reg_i_2530_n_0;
  wire ram_reg_i_2531_n_0;
  wire ram_reg_i_2532_n_0;
  wire ram_reg_i_2534_n_0;
  wire ram_reg_i_2544_n_0;
  wire ram_reg_i_2545_n_0;
  wire ram_reg_i_2546_n_0;
  wire ram_reg_i_2547_n_0;
  wire ram_reg_i_2548_n_0;
  wire ram_reg_i_2553_n_0;
  wire ram_reg_i_2554_n_0;
  wire ram_reg_i_255_n_0;
  wire ram_reg_i_2560_n_0;
  wire ram_reg_i_2567_n_0;
  wire ram_reg_i_2568_n_0;
  wire ram_reg_i_256_n_0;
  wire ram_reg_i_2573_n_0;
  wire ram_reg_i_2574_n_0;
  wire ram_reg_i_2575_n_0;
  wire ram_reg_i_2584_n_0;
  wire ram_reg_i_2585_n_0;
  wire ram_reg_i_2586_n_0;
  wire ram_reg_i_2587_n_0;
  wire ram_reg_i_2588_n_0;
  wire ram_reg_i_2589_n_0;
  wire ram_reg_i_2590_n_0;
  wire ram_reg_i_2591_n_0;
  wire ram_reg_i_2592_n_0;
  wire ram_reg_i_264_n_0;
  wire ram_reg_i_265_n_0;
  wire ram_reg_i_292_n_0;
  wire ram_reg_i_314_n_0;
  wire ram_reg_i_315_n_0;
  wire ram_reg_i_316_n_0;
  wire ram_reg_i_317_n_0;
  wire ram_reg_i_318_n_0;
  wire ram_reg_i_319_n_0;
  wire ram_reg_i_320_n_0;
  wire ram_reg_i_321_n_0;
  wire ram_reg_i_325_n_0;
  wire ram_reg_i_328_n_0;
  wire ram_reg_i_345_n_0;
  wire ram_reg_i_365_n_0;
  wire ram_reg_i_387_n_0;
  wire ram_reg_i_388_n_0;
  wire ram_reg_i_389_n_0;
  wire ram_reg_i_450_n_0;
  wire ram_reg_i_456_n_0;
  wire ram_reg_i_469_n_0;
  wire ram_reg_i_471_n_0;
  wire ram_reg_i_476_n_0;
  wire ram_reg_i_511_n_0;
  wire ram_reg_i_528_n_0;
  wire ram_reg_i_571_n_0;
  wire ram_reg_i_593_n_0;
  wire ram_reg_i_594_n_0;
  wire ram_reg_i_595_n_0;
  wire ram_reg_i_596_n_0;
  wire ram_reg_i_597_n_0;
  wire ram_reg_i_617_n_0;
  wire ram_reg_i_618_n_0;
  wire ram_reg_i_619_n_0;
  wire ram_reg_i_626_n_0;
  wire ram_reg_i_627_n_0;
  wire ram_reg_i_640_n_0;
  wire ram_reg_i_641_n_0;
  wire ram_reg_i_642_n_0;
  wire ram_reg_i_643_n_0;
  wire ram_reg_i_644_n_0;
  wire ram_reg_i_645_n_0;
  wire ram_reg_i_646_n_0;
  wire ram_reg_i_666_n_0;
  wire ram_reg_i_667_n_0;
  wire ram_reg_i_668_n_0;
  wire ram_reg_i_669_n_0;
  wire ram_reg_i_670_n_0;
  wire ram_reg_i_671_n_0;
  wire ram_reg_i_672_n_0;
  wire ram_reg_i_684_n_0;
  wire ram_reg_i_685_n_0;
  wire ram_reg_i_686_n_0;
  wire ram_reg_i_687_n_0;
  wire ram_reg_i_688_n_0;
  wire ram_reg_i_689_n_0;
  wire ram_reg_i_712_n_0;
  wire ram_reg_i_713_n_0;
  wire ram_reg_i_714_n_0;
  wire ram_reg_i_715_n_0;
  wire ram_reg_i_716_n_0;
  wire ram_reg_i_717_n_0;
  wire ram_reg_i_727_n_0;
  wire ram_reg_i_728_n_0;
  wire ram_reg_i_729_n_0;
  wire ram_reg_i_730_n_0;
  wire ram_reg_i_731_n_0;
  wire ram_reg_i_732_n_0;
  wire ram_reg_i_733_n_0;
  wire ram_reg_i_734_n_0;
  wire ram_reg_i_735_n_0;
  wire ram_reg_i_736_n_0;
  wire ram_reg_i_739_n_0;
  wire ram_reg_i_740_n_0;
  wire ram_reg_i_741_n_0;
  wire ram_reg_i_782_n_0;
  wire ram_reg_i_783_n_0;
  wire ram_reg_i_784_n_0;
  wire ram_reg_i_785_n_0;
  wire ram_reg_i_786_n_0;
  wire ram_reg_i_787_n_0;
  wire ram_reg_i_788_n_0;
  wire ram_reg_i_799_n_0;
  wire ram_reg_i_800_n_0;
  wire ram_reg_i_808_n_0;
  wire ram_reg_i_811_n_0;
  wire ram_reg_i_812_n_0;
  wire ram_reg_i_813_n_0;
  wire ram_reg_i_817_n_0;
  wire ram_reg_i_818_n_0;
  wire ram_reg_i_847_n_0;
  wire ram_reg_i_850_n_0;
  wire ram_reg_i_851_n_0;
  wire ram_reg_i_853_n_0;
  wire ram_reg_i_854_n_0;
  wire ram_reg_i_857_n_0;
  wire ram_reg_i_858_n_0;
  wire ram_reg_i_859_n_0;
  wire ram_reg_i_887_n_0;
  wire ram_reg_i_893_n_0;
  wire ram_reg_i_894_n_0;
  wire ram_reg_i_899_n_0;
  wire ram_reg_i_900_n_0;
  wire ram_reg_i_933_n_0;
  wire ram_reg_i_934_n_0;
  wire ram_reg_i_936_n_0;
  wire ram_reg_i_939_n_0;
  wire ram_reg_i_943_n_0;
  wire ram_reg_i_945_n_0;
  wire ram_reg_i_946_n_0;
  wire ram_reg_i_947_n_0;
  wire ram_reg_i_948_n_0;
  wire ram_reg_i_972_n_0;
  wire ram_reg_i_974_n_0;
  wire ram_reg_i_97__2_n_0;
  wire ram_reg_i_984_n_0;
  wire ram_reg_i_98__2_n_0;
  wire ram_reg_i_99__1_n_0;
  wire [7:0]reg_3305;
  wire reg_33050;
  wire [7:0]reg_3309;
  wire [7:0]reg_3313;
  wire reg_33130;
  wire [7:0]reg_3317;
  wire [7:0]reg_3321;
  wire reg_33210;
  wire [7:0]reg_3325;

  (* SOFT_HLUTNM = "soft_lutpair936" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_ready),
        .I1(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[326]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(\icmp_ln401_reg_431_reg[0] ),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair935" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(\icmp_ln401_reg_431_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(icmp_ln401_reg_431),
        .I1(\ap_CS_fsm_reg[326]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(icmp_ln398_reg_427),
        .I4(icmp_ln395_reg_423),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(\icmp_ln401_reg_431_reg[0] ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[326]_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state120),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state121),
        .Q(ap_CS_fsm_state122),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state122),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state127),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state128),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state129),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state130),
        .Q(ap_CS_fsm_state131),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state131),
        .Q(ap_CS_fsm_state132),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state132),
        .Q(ap_CS_fsm_state133),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state133),
        .Q(ap_CS_fsm_state134),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state134),
        .Q(ap_CS_fsm_state135),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state135),
        .Q(ap_CS_fsm_state136),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state136),
        .Q(ap_CS_fsm_state137),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state137),
        .Q(ap_CS_fsm_state138),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state138),
        .Q(ap_CS_fsm_state139),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state139),
        .Q(ap_CS_fsm_state140),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state140),
        .Q(ap_CS_fsm_state141),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state141),
        .Q(ap_CS_fsm_state142),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state142),
        .Q(ap_CS_fsm_state143),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state143),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state144),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state145),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state146),
        .Q(ap_CS_fsm_state147),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state147),
        .Q(ap_CS_fsm_state148),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state148),
        .Q(ap_CS_fsm_state149),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state149),
        .Q(ap_CS_fsm_state150),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state150),
        .Q(ap_CS_fsm_state151),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state151),
        .Q(ap_CS_fsm_state152),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state152),
        .Q(ap_CS_fsm_state153),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state153),
        .Q(ap_CS_fsm_state154),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state154),
        .Q(ap_CS_fsm_state155),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state155),
        .Q(ap_CS_fsm_state156),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state156),
        .Q(ap_CS_fsm_state157),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[157] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state157),
        .Q(ap_CS_fsm_state158),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[158] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state158),
        .Q(ap_CS_fsm_state159),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[159] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state159),
        .Q(ap_CS_fsm_state160),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[160] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state160),
        .Q(ap_CS_fsm_state161),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[161] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state161),
        .Q(ap_CS_fsm_state162),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[162] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state162),
        .Q(ap_CS_fsm_state163),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[163] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state163),
        .Q(ap_CS_fsm_state164),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[164] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state164),
        .Q(ap_CS_fsm_state165),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[165] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state165),
        .Q(ap_CS_fsm_state166),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[166] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state166),
        .Q(ap_CS_fsm_state167),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[167] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state167),
        .Q(ap_CS_fsm_state168),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[168] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state168),
        .Q(ap_CS_fsm_state169),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[169] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state169),
        .Q(ap_CS_fsm_state170),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[170] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state170),
        .Q(ap_CS_fsm_state171),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[171] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state171),
        .Q(ap_CS_fsm_state172),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[172] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state172),
        .Q(ap_CS_fsm_state173),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[173] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state173),
        .Q(ap_CS_fsm_state174),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[174] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state174),
        .Q(ap_CS_fsm_state175),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[175] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state175),
        .Q(ap_CS_fsm_state176),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[176] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state176),
        .Q(ap_CS_fsm_state177),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[177] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state177),
        .Q(\ap_CS_fsm_reg_n_0_[177] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[178] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[177] ),
        .Q(ap_CS_fsm_state179),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[179] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state179),
        .Q(ap_CS_fsm_state180),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[180] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state180),
        .Q(ap_CS_fsm_state181),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[181] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state181),
        .Q(ap_CS_fsm_state182),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[182] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state182),
        .Q(ap_CS_fsm_state183),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[183] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state183),
        .Q(ap_CS_fsm_state184),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[184] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state184),
        .Q(ap_CS_fsm_state185),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[185] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state185),
        .Q(ap_CS_fsm_state186),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[186] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state186),
        .Q(\ap_CS_fsm_reg_n_0_[186] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[187] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[186] ),
        .Q(ap_CS_fsm_state188),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[188] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state188),
        .Q(ap_CS_fsm_state189),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[189] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state189),
        .Q(ap_CS_fsm_state190),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[190] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state190),
        .Q(ap_CS_fsm_state191),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[191] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state191),
        .Q(ap_CS_fsm_state192),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[192] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state192),
        .Q(ap_CS_fsm_state193),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[193] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state193),
        .Q(ap_CS_fsm_state194),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[194] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state194),
        .Q(ap_CS_fsm_state195),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[195] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state195),
        .Q(ap_CS_fsm_state196),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[196] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state196),
        .Q(ap_CS_fsm_state197),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[197] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state197),
        .Q(ap_CS_fsm_state198),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[198] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state198),
        .Q(ap_CS_fsm_state199),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[199] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state199),
        .Q(ap_CS_fsm_state200),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[200] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state200),
        .Q(ap_CS_fsm_state201),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[201] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state201),
        .Q(ap_CS_fsm_state202),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[202] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state202),
        .Q(ap_CS_fsm_state203),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[203] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state203),
        .Q(ap_CS_fsm_state204),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[204] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state204),
        .Q(ap_CS_fsm_state205),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[205] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state205),
        .Q(ap_CS_fsm_state206),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[206] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state206),
        .Q(ap_CS_fsm_state207),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[207] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state207),
        .Q(ap_CS_fsm_state208),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[208] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state208),
        .Q(ap_CS_fsm_state209),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[209] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state209),
        .Q(ap_CS_fsm_state210),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[210] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state210),
        .Q(ap_CS_fsm_state211),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[211] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state211),
        .Q(ap_CS_fsm_state212),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[212] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state212),
        .Q(ap_CS_fsm_state213),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[213] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state213),
        .Q(ap_CS_fsm_state214),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[214] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state214),
        .Q(ap_CS_fsm_state215),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[215] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state215),
        .Q(ap_CS_fsm_state216),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[216] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state216),
        .Q(ap_CS_fsm_state217),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[217] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state217),
        .Q(ap_CS_fsm_state218),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[218] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state218),
        .Q(ap_CS_fsm_state219),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[219] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state219),
        .Q(ap_CS_fsm_state220),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[220] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state220),
        .Q(ap_CS_fsm_state221),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[221] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state221),
        .Q(ap_CS_fsm_state222),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[222] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state222),
        .Q(ap_CS_fsm_state223),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[223] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state223),
        .Q(ap_CS_fsm_state224),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[224] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state224),
        .Q(ap_CS_fsm_state225),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[225] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state225),
        .Q(ap_CS_fsm_state226),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[226] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state226),
        .Q(ap_CS_fsm_state227),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[227] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state227),
        .Q(\ap_CS_fsm_reg_n_0_[227] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[228] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[227] ),
        .Q(ap_CS_fsm_state229),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[229] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state229),
        .Q(ap_CS_fsm_state230),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[230] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state230),
        .Q(ap_CS_fsm_state231),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[231] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state231),
        .Q(ap_CS_fsm_state232),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[232] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state232),
        .Q(ap_CS_fsm_state233),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[233] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state233),
        .Q(ap_CS_fsm_state234),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[234] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state234),
        .Q(ap_CS_fsm_state235),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[235] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state235),
        .Q(ap_CS_fsm_state236),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[236] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state236),
        .Q(ap_CS_fsm_state237),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[237] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state237),
        .Q(ap_CS_fsm_state238),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[238] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state238),
        .Q(ap_CS_fsm_state239),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[239] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state239),
        .Q(ap_CS_fsm_state240),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[240] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state240),
        .Q(ap_CS_fsm_state241),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[241] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state241),
        .Q(ap_CS_fsm_state242),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[242] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state242),
        .Q(ap_CS_fsm_state243),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[243] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state243),
        .Q(ap_CS_fsm_state244),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[244] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state244),
        .Q(ap_CS_fsm_state245),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[245] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state245),
        .Q(ap_CS_fsm_state246),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[246] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state246),
        .Q(ap_CS_fsm_state247),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[247] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state247),
        .Q(ap_CS_fsm_state248),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[248] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state248),
        .Q(ap_CS_fsm_state249),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[249] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state249),
        .Q(ap_CS_fsm_state250),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[250] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state250),
        .Q(ap_CS_fsm_state251),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[251] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state251),
        .Q(ap_CS_fsm_state252),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[252] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state252),
        .Q(ap_CS_fsm_state253),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[253] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state253),
        .Q(ap_CS_fsm_state254),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[254] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state254),
        .Q(ap_CS_fsm_state255),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[255] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state255),
        .Q(ap_CS_fsm_state256),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[256] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state256),
        .Q(ap_CS_fsm_state257),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[257] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state257),
        .Q(ap_CS_fsm_state258),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[258] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state258),
        .Q(ap_CS_fsm_state259),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[259] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state259),
        .Q(ap_CS_fsm_state260),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[260] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state260),
        .Q(ap_CS_fsm_state261),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[261] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state261),
        .Q(ap_CS_fsm_state262),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[262] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state262),
        .Q(ap_CS_fsm_state263),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[263] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state263),
        .Q(ap_CS_fsm_state264),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[264] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state264),
        .Q(ap_CS_fsm_state265),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[265] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state265),
        .Q(ap_CS_fsm_state266),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[266] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state266),
        .Q(ap_CS_fsm_state267),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[267] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state267),
        .Q(ap_CS_fsm_state268),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[268] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state268),
        .Q(ap_CS_fsm_state269),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[269] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state269),
        .Q(ap_CS_fsm_state270),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[270] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state270),
        .Q(ap_CS_fsm_state271),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[271] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state271),
        .Q(ap_CS_fsm_state272),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[272] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state272),
        .Q(ap_CS_fsm_state273),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[273] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state273),
        .Q(ap_CS_fsm_state274),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[274] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state274),
        .Q(ap_CS_fsm_state275),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[275] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state275),
        .Q(ap_CS_fsm_state276),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[276] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state276),
        .Q(ap_CS_fsm_state277),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[277] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state277),
        .Q(ap_CS_fsm_state278),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[278] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state278),
        .Q(ap_CS_fsm_state279),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[279] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state279),
        .Q(ap_CS_fsm_state280),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[280] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state280),
        .Q(ap_CS_fsm_state281),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[281] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state281),
        .Q(ap_CS_fsm_state282),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[282] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state282),
        .Q(ap_CS_fsm_state283),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[283] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state283),
        .Q(ap_CS_fsm_state284),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[284] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state284),
        .Q(ap_CS_fsm_state285),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[285] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state285),
        .Q(ap_CS_fsm_state286),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[286] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state286),
        .Q(ap_CS_fsm_state287),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[287] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state287),
        .Q(ap_CS_fsm_state288),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[288] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state288),
        .Q(ap_CS_fsm_state289),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[289] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state289),
        .Q(ap_CS_fsm_state290),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[290] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state290),
        .Q(ap_CS_fsm_state291),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[291] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state291),
        .Q(ap_CS_fsm_state292),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[292] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state292),
        .Q(ap_CS_fsm_state293),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[293] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state293),
        .Q(ap_CS_fsm_state294),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[294] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state294),
        .Q(ap_CS_fsm_state295),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[295] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state295),
        .Q(ap_CS_fsm_state296),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[296] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state296),
        .Q(ap_CS_fsm_state297),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[297] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state297),
        .Q(ap_CS_fsm_state298),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[298] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state298),
        .Q(ap_CS_fsm_state299),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[299] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state299),
        .Q(ap_CS_fsm_state300),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[300] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state300),
        .Q(ap_CS_fsm_state301),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[301] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state301),
        .Q(ap_CS_fsm_state302),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[302] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state302),
        .Q(ap_CS_fsm_state303),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[303] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state303),
        .Q(ap_CS_fsm_state304),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[304] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state304),
        .Q(ap_CS_fsm_state305),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[305] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state305),
        .Q(ap_CS_fsm_state306),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[306] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state306),
        .Q(ap_CS_fsm_state307),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[307] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state307),
        .Q(ap_CS_fsm_state308),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[308] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state308),
        .Q(ap_CS_fsm_state309),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[309] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state309),
        .Q(ap_CS_fsm_state310),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[310] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state310),
        .Q(ap_CS_fsm_state311),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[311] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state311),
        .Q(ap_CS_fsm_state312),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[312] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state312),
        .Q(ap_CS_fsm_state313),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[313] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state313),
        .Q(ap_CS_fsm_state314),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[314] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state314),
        .Q(ap_CS_fsm_state315),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[315] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state315),
        .Q(ap_CS_fsm_state316),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[316] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state316),
        .Q(ap_CS_fsm_state317),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[317] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state317),
        .Q(ap_CS_fsm_state318),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[318] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state318),
        .Q(ap_CS_fsm_state319),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[319] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state319),
        .Q(ap_CS_fsm_state320),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[320] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state320),
        .Q(ap_CS_fsm_state321),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[321] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state321),
        .Q(ap_CS_fsm_state322),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[322] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state322),
        .Q(ap_CS_fsm_state323),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[323] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state323),
        .Q(ap_CS_fsm_state324),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[324] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state324),
        .Q(ap_CS_fsm_state325),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[325] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state325),
        .Q(ap_CS_fsm_state326),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[326] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state326),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(\ap_CS_fsm_reg_n_0_[96] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[96] ),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1 grp_ClefiaDoubleSwap_1_fu_3083
       (.ADDRARDADDR(grp_ClefiaDoubleSwap_1_fu_3083_n_10),
        .ADDRBWRADDR({grp_ClefiaDoubleSwap_1_fu_3083_n_2,grp_ClefiaDoubleSwap_1_fu_3083_n_3,grp_ClefiaDoubleSwap_1_fu_3083_n_4}),
        .DOADO(lk_q1),
        .DOBDO(lk_q0),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .SR(ap_rst_n_inv),
        .WEA(lk_we1),
        .\ap_CS_fsm_reg[15]_0 ({grp_ClefiaDoubleSwap_1_fu_3083_lk_address1[4],grp_ClefiaDoubleSwap_1_fu_3083_lk_address1[2:1]}),
        .\ap_CS_fsm_reg[15]_1 (grp_ClefiaDoubleSwap_1_fu_3083_n_11),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaDoubleSwap_1_fu_3083_lk_address0),
        .ap_clk(ap_clk),
        .grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg),
        .grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_3083_lk_d0(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0),
        .grp_ClefiaDoubleSwap_1_fu_3083_lk_d1(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1),
        .grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1(grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1),
        .grp_ClefiaGfn8_1_fu_3071_y_address1(grp_ClefiaGfn8_1_fu_3071_y_address1),
        .lk_ce1(lk_ce1),
        .ram_reg(lk_U_n_40),
        .ram_reg_0(lk_U_n_25),
        .ram_reg_1(grp_ClefiaGfn8_1_fu_3071_n_4),
        .ram_reg_2(lk_U_n_50),
        .ram_reg_3(lk_U_n_23),
        .ram_reg_4(lk_U_n_36),
        .ram_reg_5(lk_U_n_39),
        .ram_reg_6(lk_U_n_49),
        .ram_reg_7(ram_reg_i_97__2_n_0),
        .ram_reg_8(lk_U_n_41),
        .ram_reg_9(lk_U_n_43));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_2
       (.I0(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_3_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_4_n_0),
        .I2(ap_CS_fsm_state286),
        .I3(ap_CS_fsm_state186),
        .I4(ap_CS_fsm_state211),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state311),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state86),
        .I5(ap_CS_fsm_state161),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair921" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state136),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state261),
        .I3(ap_CS_fsm_state11),
        .O(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_3083_n_11),
        .Q(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1 grp_ClefiaGfn8_1_fu_3071
       (.ADDRARDADDR({grp_ClefiaGfn8_1_fu_3071_n_5,grp_ClefiaGfn8_1_fu_3071_n_6,grp_ClefiaGfn8_1_fu_3071_n_7}),
        .ADDRBWRADDR({grp_ClefiaGfn8_1_fu_3071_n_8,grp_ClefiaGfn8_1_fu_3071_n_9}),
        .D(ap_NS_fsm),
        .DIADI(lk_d1),
        .DIBDI(lk_d0),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaGfn8_1_fu_3071_n_4),
        .\ap_CS_fsm_reg[653]_0 (grp_ClefiaGfn8_1_fu_3071_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_3083_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_3083_lk_d0(grp_ClefiaDoubleSwap_1_fu_3083_lk_d0),
        .grp_ClefiaDoubleSwap_1_fu_3083_lk_d1(grp_ClefiaDoubleSwap_1_fu_3083_lk_d1),
        .grp_ClefiaGfn8_1_fu_3071_ap_start_reg(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .grp_ClefiaGfn8_1_fu_3071_y_address1(grp_ClefiaGfn8_1_fu_3071_y_address1),
        .grp_ClefiaKeySet256_fu_319_ap_start_reg(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .grp_ClefiaKeySet256_fu_319_rk_ce0(grp_ClefiaKeySet256_fu_319_rk_ce0),
        .ram_reg(ram_reg_i_593_n_0),
        .ram_reg_0(ram_reg_i_594_n_0),
        .ram_reg_1(ram_reg_i_595_n_0),
        .ram_reg_10(lk_U_n_25),
        .ram_reg_11({grp_ClefiaDoubleSwap_1_fu_3083_lk_address1[4],grp_ClefiaDoubleSwap_1_fu_3083_lk_address1[2:1]}),
        .ram_reg_12(grp_ClefiaDoubleSwap_1_fu_3083_lk_address0),
        .ram_reg_13(lk_U_n_47),
        .ram_reg_14(lk_U_n_38),
        .ram_reg_15(lk_U_n_24),
        .ram_reg_16(lk_U_n_41),
        .ram_reg_2(ram_reg_i_596_n_0),
        .ram_reg_3(ram_reg_i_597_n_0),
        .ram_reg_4(lk_U_n_46),
        .ram_reg_5(lk_U_n_37),
        .ram_reg_6(lk_U_n_45),
        .ram_reg_7(lk_U_n_36),
        .ram_reg_8(lk_U_n_48),
        .ram_reg_9(lk_U_n_42),
        .ram_reg_i_165__1_0(ram_reg_i_1451_n_0),
        .ram_reg_i_165__1_1(ram_reg_i_1452_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaGfn8_1_fu_3071_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaGfn8_1_fu_3071_n_28),
        .Q(grp_ClefiaGfn8_1_fu_3071_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W lk_U
       (.ADDRARDADDR({grp_ClefiaGfn8_1_fu_3071_n_5,grp_ClefiaDoubleSwap_1_fu_3083_n_3,grp_ClefiaGfn8_1_fu_3071_n_6,grp_ClefiaGfn8_1_fu_3071_n_7,grp_ClefiaDoubleSwap_1_fu_3083_n_10}),
        .ADDRBWRADDR({grp_ClefiaDoubleSwap_1_fu_3083_n_2,grp_ClefiaGfn8_1_fu_3071_n_8,grp_ClefiaGfn8_1_fu_3071_n_9,grp_ClefiaDoubleSwap_1_fu_3083_n_4}),
        .DIADI(lk_d1),
        .DIBDI(lk_d0),
        .DOADO(lk_q1),
        .DOBDO(lk_q0),
        .Q({ap_ready,ap_CS_fsm_state326,ap_CS_fsm_state325,ap_CS_fsm_state324,ap_CS_fsm_state323,ap_CS_fsm_state322,ap_CS_fsm_state321,ap_CS_fsm_state320,ap_CS_fsm_state319,ap_CS_fsm_state318,ap_CS_fsm_state317,ap_CS_fsm_state316,ap_CS_fsm_state315,ap_CS_fsm_state314,ap_CS_fsm_state313,ap_CS_fsm_state312,ap_CS_fsm_state311,ap_CS_fsm_state310,ap_CS_fsm_state309,ap_CS_fsm_state308,ap_CS_fsm_state307,ap_CS_fsm_state306,ap_CS_fsm_state305,ap_CS_fsm_state304,ap_CS_fsm_state303,ap_CS_fsm_state302,ap_CS_fsm_state301,ap_CS_fsm_state300,ap_CS_fsm_state299,ap_CS_fsm_state298,ap_CS_fsm_state297,ap_CS_fsm_state296,ap_CS_fsm_state295,ap_CS_fsm_state294,ap_CS_fsm_state293,ap_CS_fsm_state292,ap_CS_fsm_state291,ap_CS_fsm_state290,ap_CS_fsm_state289,ap_CS_fsm_state288,ap_CS_fsm_state287,ap_CS_fsm_state286,ap_CS_fsm_state285,ap_CS_fsm_state284,ap_CS_fsm_state283,ap_CS_fsm_state282,ap_CS_fsm_state281,ap_CS_fsm_state280,ap_CS_fsm_state279,ap_CS_fsm_state278,ap_CS_fsm_state277,ap_CS_fsm_state276,ap_CS_fsm_state275,ap_CS_fsm_state274,ap_CS_fsm_state273,ap_CS_fsm_state272,ap_CS_fsm_state271,ap_CS_fsm_state270,ap_CS_fsm_state269,ap_CS_fsm_state268,ap_CS_fsm_state267,ap_CS_fsm_state266,ap_CS_fsm_state265,ap_CS_fsm_state264,ap_CS_fsm_state263,ap_CS_fsm_state262,ap_CS_fsm_state261,ap_CS_fsm_state260,ap_CS_fsm_state259,ap_CS_fsm_state258,ap_CS_fsm_state257,ap_CS_fsm_state256,ap_CS_fsm_state255,ap_CS_fsm_state254,ap_CS_fsm_state253,ap_CS_fsm_state252,ap_CS_fsm_state251,ap_CS_fsm_state250,ap_CS_fsm_state249,ap_CS_fsm_state248,ap_CS_fsm_state247,ap_CS_fsm_state246,ap_CS_fsm_state245,ap_CS_fsm_state244,ap_CS_fsm_state243,ap_CS_fsm_state242,ap_CS_fsm_state241,ap_CS_fsm_state240,ap_CS_fsm_state239,ap_CS_fsm_state238,ap_CS_fsm_state237,ap_CS_fsm_state236,ap_CS_fsm_state235,ap_CS_fsm_state234,ap_CS_fsm_state233,ap_CS_fsm_state232,ap_CS_fsm_state231,ap_CS_fsm_state230,ap_CS_fsm_state229,\ap_CS_fsm_reg_n_0_[227] ,ap_CS_fsm_state227,ap_CS_fsm_state226,ap_CS_fsm_state225,ap_CS_fsm_state224,ap_CS_fsm_state223,ap_CS_fsm_state222,ap_CS_fsm_state221,ap_CS_fsm_state220,ap_CS_fsm_state219,ap_CS_fsm_state218,ap_CS_fsm_state217,ap_CS_fsm_state216,ap_CS_fsm_state215,ap_CS_fsm_state214,ap_CS_fsm_state213,ap_CS_fsm_state212,ap_CS_fsm_state211,ap_CS_fsm_state210,ap_CS_fsm_state209,ap_CS_fsm_state208,ap_CS_fsm_state207,ap_CS_fsm_state206,ap_CS_fsm_state205,ap_CS_fsm_state204,ap_CS_fsm_state203,ap_CS_fsm_state202,ap_CS_fsm_state201,ap_CS_fsm_state200,ap_CS_fsm_state199,ap_CS_fsm_state198,ap_CS_fsm_state197,ap_CS_fsm_state196,ap_CS_fsm_state195,ap_CS_fsm_state194,ap_CS_fsm_state193,ap_CS_fsm_state192,ap_CS_fsm_state191,ap_CS_fsm_state190,ap_CS_fsm_state189,ap_CS_fsm_state188,\ap_CS_fsm_reg_n_0_[186] ,ap_CS_fsm_state186,ap_CS_fsm_state185,ap_CS_fsm_state184,ap_CS_fsm_state183,ap_CS_fsm_state182,ap_CS_fsm_state181,ap_CS_fsm_state180,ap_CS_fsm_state179,\ap_CS_fsm_reg_n_0_[177] ,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state174,ap_CS_fsm_state173,ap_CS_fsm_state172,ap_CS_fsm_state171,ap_CS_fsm_state170,ap_CS_fsm_state169,ap_CS_fsm_state168,ap_CS_fsm_state167,ap_CS_fsm_state166,ap_CS_fsm_state165,ap_CS_fsm_state164,ap_CS_fsm_state163,ap_CS_fsm_state162,ap_CS_fsm_state161,ap_CS_fsm_state160,ap_CS_fsm_state159,ap_CS_fsm_state158,ap_CS_fsm_state157,ap_CS_fsm_state156,ap_CS_fsm_state155,ap_CS_fsm_state154,ap_CS_fsm_state153,ap_CS_fsm_state152,ap_CS_fsm_state151,ap_CS_fsm_state150,ap_CS_fsm_state149,ap_CS_fsm_state148,ap_CS_fsm_state147,ap_CS_fsm_state146,ap_CS_fsm_state145,ap_CS_fsm_state144,ap_CS_fsm_state143,ap_CS_fsm_state142,ap_CS_fsm_state141,ap_CS_fsm_state140,ap_CS_fsm_state139,ap_CS_fsm_state138,ap_CS_fsm_state137,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state134,ap_CS_fsm_state133,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state130,ap_CS_fsm_state129,ap_CS_fsm_state128,ap_CS_fsm_state127,ap_CS_fsm_state126,ap_CS_fsm_state125,ap_CS_fsm_state124,ap_CS_fsm_state123,ap_CS_fsm_state122,ap_CS_fsm_state121,ap_CS_fsm_state120,ap_CS_fsm_state119,ap_CS_fsm_state118,ap_CS_fsm_state117,ap_CS_fsm_state116,ap_CS_fsm_state115,ap_CS_fsm_state114,ap_CS_fsm_state113,ap_CS_fsm_state112,ap_CS_fsm_state111,ap_CS_fsm_state110,ap_CS_fsm_state109,ap_CS_fsm_state108,ap_CS_fsm_state107,ap_CS_fsm_state106,ap_CS_fsm_state105,ap_CS_fsm_state104,ap_CS_fsm_state103,ap_CS_fsm_state102,ap_CS_fsm_state101,ap_CS_fsm_state100,ap_CS_fsm_state99,ap_CS_fsm_state98,\ap_CS_fsm_reg_n_0_[96] ,ap_CS_fsm_state96,ap_CS_fsm_state95,ap_CS_fsm_state94,ap_CS_fsm_state93,ap_CS_fsm_state92,ap_CS_fsm_state91,ap_CS_fsm_state90,ap_CS_fsm_state89,ap_CS_fsm_state88,ap_CS_fsm_state87,ap_CS_fsm_state86,ap_CS_fsm_state85,ap_CS_fsm_state84,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state63,ap_CS_fsm_state62,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .WEA(lk_we1),
        .\ap_CS_fsm_reg[159] (lk_U_n_46),
        .\ap_CS_fsm_reg[159]_0 (lk_U_n_47),
        .\ap_CS_fsm_reg[159]_1 (lk_U_n_50),
        .\ap_CS_fsm_reg[191] (lk_U_n_25),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22]_0 ),
        .\ap_CS_fsm_reg[22]_0 (\ap_CS_fsm_reg[22]_1 ),
        .\ap_CS_fsm_reg[22]_1 (\ap_CS_fsm_reg[22]_2 ),
        .\ap_CS_fsm_reg[22]_2 (DIBDI),
        .\ap_CS_fsm_reg[252] (lk_U_n_36),
        .\ap_CS_fsm_reg[252]_0 (lk_U_n_41),
        .\ap_CS_fsm_reg[253] (lk_U_n_48),
        .\ap_CS_fsm_reg[253]_0 (lk_U_n_49),
        .\ap_CS_fsm_reg[3] (lk_U_n_42),
        .\ap_CS_fsm_reg[3]_0 (lk_U_n_45),
        .\ap_CS_fsm_reg[4] (lk_U_n_43),
        .\ap_CS_fsm_reg[57] (lk_U_n_39),
        .\ap_CS_fsm_reg[58] (lk_U_n_37),
        .\ap_CS_fsm_reg[59] (lk_U_n_38),
        .\ap_CS_fsm_reg[7] (lk_U_n_44),
        .\ap_CS_fsm_reg[8] (lk_U_n_23),
        .\ap_CS_fsm_reg[8]_0 (lk_U_n_24),
        .\ap_CS_fsm_reg[9] (lk_U_n_40),
        .ap_clk(ap_clk),
        .grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1(grp_ClefiaDoubleSwap_1_fu_3083_lk_offset1),
        .grp_ClefiaKeySet128_fu_343_rk_d1(grp_ClefiaKeySet128_fu_343_rk_d1),
        .grp_ClefiaKeySet192_fu_331_rk_d0(grp_ClefiaKeySet192_fu_331_rk_d0),
        .grp_ClefiaKeySet192_fu_331_rk_d1(grp_ClefiaKeySet192_fu_331_rk_d1),
        .grp_ClefiaKeySet256_fu_319_rk_d0(grp_ClefiaKeySet256_fu_319_rk_d0),
        .grp_ClefiaKeySet256_fu_319_rk_d1(grp_ClefiaKeySet256_fu_319_rk_d1),
        .lk_ce1(lk_ce1),
        .ram_reg_0(DIADI),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_i_511_n_0),
        .ram_reg_11(ram_reg_i_571_n_0),
        .ram_reg_12(ram_reg_i_528_n_0),
        .ram_reg_13(ram_reg_i_328_n_0),
        .ram_reg_14(ram_reg_i_476_n_0),
        .ram_reg_15(ram_reg_i_450_n_0),
        .ram_reg_16(ram_reg_i_387_n_0),
        .ram_reg_17(ram_reg_i_388_n_0),
        .ram_reg_18(ram_reg_i_389_n_0),
        .ram_reg_2(ram_reg_i_469_n_0),
        .ram_reg_3(ram_reg_0),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_i_325_n_0),
        .ram_reg_6(ram_reg_i_471_n_0),
        .ram_reg_7(ram_reg_i_365_n_0),
        .ram_reg_8(ram_reg_i_345_n_0),
        .ram_reg_9(ram_reg_i_456_n_0),
        .ram_reg_i_1005_0(ram_reg_i_2421_n_0),
        .ram_reg_i_1006_0(ram_reg_i_1099_n_0),
        .ram_reg_i_1006_1(ram_reg_i_1100_n_0),
        .ram_reg_i_1006_2(ram_reg_i_1098_n_0),
        .ram_reg_i_1006_3(ram_reg_i_2422_n_0),
        .ram_reg_i_1009_0(ram_reg_i_2424_n_0),
        .ram_reg_i_1010_0(ram_reg_i_2381_n_0),
        .ram_reg_i_102__1_0(ram_reg_i_817_n_0),
        .ram_reg_i_102__1_1(ram_reg_i_818_n_0),
        .ram_reg_i_102__1_2(ram_reg_i_800_n_0),
        .ram_reg_i_1043_0(ram_reg_i_2297_n_0),
        .ram_reg_i_1045_0(ram_reg_i_644_n_0),
        .ram_reg_i_1047_0(ram_reg_i_1745_n_0),
        .ram_reg_i_1049_0(ram_reg_i_2436_n_0),
        .ram_reg_i_1052_0(ram_reg_i_2361_n_0),
        .ram_reg_i_1052_1(ram_reg_i_1858_n_0),
        .ram_reg_i_106__2_0(ram_reg_i_847_n_0),
        .ram_reg_i_106__2_1(ram_reg_i_857_n_0),
        .ram_reg_i_106__2_2(ram_reg_i_858_n_0),
        .ram_reg_i_106__2_3(ram_reg_i_859_n_0),
        .ram_reg_i_106__2_4(ram_reg_i_853_n_0),
        .ram_reg_i_106__2_5(ram_reg_i_854_n_0),
        .ram_reg_i_106__2_6(ram_reg_i_850_n_0),
        .ram_reg_i_1083_0(ram_reg_i_933_n_0),
        .ram_reg_i_1084_0(ram_reg_i_2447_n_0),
        .ram_reg_i_1084_1(ram_reg_i_2448_n_0),
        .ram_reg_i_1090_0(ram_reg_i_2449_n_0),
        .ram_reg_i_110__1_0(ram_reg_i_887_n_0),
        .ram_reg_i_110__1_1(ram_reg_i_899_n_0),
        .ram_reg_i_110__1_2(ram_reg_i_900_n_0),
        .ram_reg_i_1145_0(ram_reg_i_1989_n_0),
        .ram_reg_i_1145_1(ram_reg_i_1988_n_0),
        .ram_reg_i_1147_0(ram_reg_i_2464_n_0),
        .ram_reg_i_1147_1(ram_reg_i_2463_n_0),
        .ram_reg_i_1149_0(ram_reg_i_2243_n_0),
        .ram_reg_i_1149_1(ram_reg_i_1942_n_0),
        .ram_reg_i_114__2_0(ram_reg_i_934_n_0),
        .ram_reg_i_114__2_1(ram_reg_i_936_n_0),
        .ram_reg_i_115__2_0(ram_reg_i_946_n_0),
        .ram_reg_i_1184_0(ram_reg_i_2474_n_0),
        .ram_reg_i_1185_0(ram_reg_i_2475_n_0),
        .ram_reg_i_118__2_0(ram_reg_i_974_n_0),
        .ram_reg_i_118__2_1(ram_reg_i_893_n_0),
        .ram_reg_i_118__2_2(ram_reg_i_984_n_0),
        .ram_reg_i_1228_0(ram_reg_i_1143_n_0),
        .ram_reg_i_122__2_0(ram_reg_i_945_n_0),
        .ram_reg_i_122__2_1(ram_reg_i_1011_n_0),
        .ram_reg_i_122__2_2(ram_reg_i_811_n_0),
        .ram_reg_i_122__2_3(ram_reg_i_728_n_0),
        .ram_reg_i_122__2_4(ram_reg_i_1017_n_0),
        .ram_reg_i_122__2_5(ram_reg_i_1016_n_0),
        .ram_reg_i_1230_0(ram_reg_i_2088_n_0),
        .ram_reg_i_1232_0(ram_reg_i_1449_n_0),
        .ram_reg_i_1233_0(ram_reg_i_786_n_0),
        .ram_reg_i_1234_0(ram_reg_i_2491_n_0),
        .ram_reg_i_1236_0(ram_reg_i_2494_n_0),
        .ram_reg_i_1236_1(ram_reg_i_1259_n_0),
        .ram_reg_i_126__2_0(ram_reg_i_1050_n_0),
        .ram_reg_i_1301_0(ram_reg_i_2505_n_0),
        .ram_reg_i_1301_1(ram_reg_i_2506_n_0),
        .ram_reg_i_1303_0(ram_reg_i_1265_n_0),
        .ram_reg_i_1303_1(ram_reg_i_2214_n_0),
        .ram_reg_i_1303_2(ram_reg_i_2507_n_0),
        .ram_reg_i_1309_0(ram_reg_i_2086_n_0),
        .ram_reg_i_130__2_0(ram_reg_i_1082_n_0),
        .ram_reg_i_1312_0(ram_reg_i_2508_n_0),
        .ram_reg_i_131__1_0(ram_reg_i_1085_n_0),
        .ram_reg_i_131__1_1(ram_reg_i_1087_n_0),
        .ram_reg_i_131__1_2(ram_reg_i_1088_n_0),
        .ram_reg_i_131__1_3(ram_reg_i_1089_n_0),
        .ram_reg_i_131__1_4(ram_reg_i_1094_n_0),
        .ram_reg_i_131__1_5(ram_reg_i_1093_n_0),
        .ram_reg_i_131__1_6(ram_reg_i_1096_n_0),
        .ram_reg_i_1345_0(ram_reg_i_2528_n_0),
        .ram_reg_i_1346_0(ram_reg_i_1930_n_0),
        .ram_reg_i_1346_1(ram_reg_i_2530_n_0),
        .ram_reg_i_1346_2(ram_reg_i_2531_n_0),
        .ram_reg_i_1346_3(ram_reg_i_2532_n_0),
        .ram_reg_i_1346_4(ram_reg_i_2534_n_0),
        .ram_reg_i_134__2_0(ram_reg_i_1152_n_0),
        .ram_reg_i_134__2_1(ram_reg_i_1151_n_0),
        .ram_reg_i_134__2_2(ram_reg_i_1140_n_0),
        .ram_reg_i_1355_0(ram_reg_i_1262_n_0),
        .ram_reg_i_1355_1(ram_reg_i_2085_n_0),
        .ram_reg_i_1357_0(ram_reg_i_1943_n_0),
        .ram_reg_i_1357_1(ram_reg_i_2545_n_0),
        .ram_reg_i_1357_2(ram_reg_i_2546_n_0),
        .ram_reg_i_1357_3(ram_reg_i_2547_n_0),
        .ram_reg_i_1357_4(ram_reg_i_2548_n_0),
        .ram_reg_i_1357_5(ram_reg_i_1450_n_0),
        .ram_reg_i_138__2_0(ram_reg_i_1180_n_0),
        .ram_reg_i_139__1_0(ram_reg_i_1188_n_0),
        .ram_reg_i_139__1_1(ram_reg_i_1190_n_0),
        .ram_reg_i_1405_0(ram_reg_i_2553_n_0),
        .ram_reg_i_1406_0(ram_reg_i_1466_n_0),
        .ram_reg_i_1406_1(ram_reg_i_1987_n_0),
        .ram_reg_i_1408_0(ram_reg_i_1948_n_0),
        .ram_reg_i_1408_1(ram_reg_i_2293_n_0),
        .ram_reg_i_1408_2(ram_reg_i_641_n_0),
        .ram_reg_i_1409_0(ram_reg_i_2462_n_0),
        .ram_reg_i_1409_1(ram_reg_i_2495_n_0),
        .ram_reg_i_1409_2(ram_reg_i_2554_n_0),
        .ram_reg_i_1409_3(ram_reg_i_2133_n_0),
        .ram_reg_i_142_0(ram_reg_i_211__3_n_0),
        .ram_reg_i_142_1(ram_reg_i_1238_n_0),
        .ram_reg_i_142_2(ram_reg_i_1240_n_0),
        .ram_reg_i_144__2_0(ram_reg_i_1183_n_0),
        .ram_reg_i_148__2_0(ram_reg_i_1306_n_0),
        .ram_reg_i_148__2_1(ram_reg_i_1307_n_0),
        .ram_reg_i_153_0(ram_reg_i_1365_n_0),
        .ram_reg_i_159__1_0(ram_reg_i_1410_n_0),
        .ram_reg_i_159__1_1(ram_reg_i_1189_n_0),
        .ram_reg_i_159__1_2(ram_reg_i_1137_n_0),
        .ram_reg_i_2183_0(ram_reg_i_2584_n_0),
        .ram_reg_i_2183_1(ram_reg_i_1182_n_0),
        .ram_reg_i_2183_2(ram_reg_i_1447_n_0),
        .ram_reg_i_2183_3(ram_reg_i_1311_n_0),
        .ram_reg_i_2183_4(ram_reg_i_1310_n_0),
        .ram_reg_i_2183_5(ram_reg_i_1991_n_0),
        .ram_reg_i_2184_0(ram_reg_i_2585_n_0),
        .ram_reg_i_2188_0(ram_reg_i_2587_n_0),
        .ram_reg_i_326_0(ram_reg_i_206__1_n_0),
        .ram_reg_i_326_1(ram_reg_i_208__1_n_0),
        .ram_reg_i_326_2(ram_reg_i_640_n_0),
        .ram_reg_i_326_3(ram_reg_i_1597_n_0),
        .ram_reg_i_326_4(ram_reg_i_1598_n_0),
        .ram_reg_i_326_5(ram_reg_i_739_n_0),
        .ram_reg_i_327_0(ram_reg_i_1602_n_0),
        .ram_reg_i_327_1(ram_reg_i_733_n_0),
        .ram_reg_i_327_2(ram_reg_i_1601_n_0),
        .ram_reg_i_329_0(ram_reg_i_1092_n_0),
        .ram_reg_i_329_1(ram_reg_i_1607_n_0),
        .ram_reg_i_330_0(ram_reg_i_1055_n_0),
        .ram_reg_i_330_1(ram_reg_i_1610_n_0),
        .ram_reg_i_330_2(ram_reg_i_947_n_0),
        .ram_reg_i_330_3(ram_reg_i_1611_n_0),
        .ram_reg_i_330_4(ram_reg_i_1613_n_0),
        .ram_reg_i_344_0(ram_reg_i_1486_n_0),
        .ram_reg_i_344_1(ram_reg_i_1649_n_0),
        .ram_reg_i_344_2(ram_reg_i_1650_n_0),
        .ram_reg_i_344_3(ram_reg_i_1651_n_0),
        .ram_reg_i_344_4(ram_reg_i_894_n_0),
        .ram_reg_i_346_0(ram_reg_i_1652_n_0),
        .ram_reg_i_347_0(ram_reg_i_1654_n_0),
        .ram_reg_i_362_0(ram_reg_i_1692_n_0),
        .ram_reg_i_362_1(ram_reg_i_1689_n_0),
        .ram_reg_i_362_2(ram_reg_i_1690_n_0),
        .ram_reg_i_363_0(ram_reg_i_1704_n_0),
        .ram_reg_i_363_1(ram_reg_i_1705_n_0),
        .ram_reg_i_363_2(ram_reg_i_1697_n_0),
        .ram_reg_i_363_3(ram_reg_i_1698_n_0),
        .ram_reg_i_363_4(ram_reg_i_813_n_0),
        .ram_reg_i_364_0(ram_reg_i_1515_n_0),
        .ram_reg_i_381_0(ram_reg_i_1732_n_0),
        .ram_reg_i_381_1(ram_reg_i_1733_n_0),
        .ram_reg_i_383_0(ram_reg_i_1740_n_0),
        .ram_reg_i_383_1(ram_reg_i_1736_n_0),
        .ram_reg_i_383_2(ram_reg_i_1738_n_0),
        .ram_reg_i_383_3(ram_reg_i_1739_n_0),
        .ram_reg_i_383_4(ram_reg_i_1013_n_0),
        .ram_reg_i_383_5(ram_reg_i_1097_n_0),
        .ram_reg_i_383_6(ram_reg_i_1741_n_0),
        .ram_reg_i_385_0(ram_reg_i_1743_n_0),
        .ram_reg_i_385_1(ram_reg_i_1744_n_0),
        .ram_reg_i_385_2(ram_reg_i_1520_n_0),
        .ram_reg_i_385_3(ram_reg_i_1742_n_0),
        .ram_reg_i_398_0(ram_reg_i_1775_n_0),
        .ram_reg_i_398_1(ram_reg_i_1776_n_0),
        .ram_reg_i_398_2(ram_reg_i_1653_n_0),
        .ram_reg_i_398_3(ram_reg_i_1777_n_0),
        .ram_reg_i_399_0(ram_reg_i_1448_n_0),
        .ram_reg_i_399_1(ram_reg_i_1778_n_0),
        .ram_reg_i_400_0(ram_reg_i_1783_n_0),
        .ram_reg_i_400_1(ram_reg_i_1785_n_0),
        .ram_reg_i_400_2(ram_reg_i_1779_n_0),
        .ram_reg_i_400_3(ram_reg_i_1781_n_0),
        .ram_reg_i_400_4(ram_reg_i_1782_n_0),
        .ram_reg_i_400_5(ram_reg_i_1780_n_0),
        .ram_reg_i_401_0(ram_reg_i_1696_n_0),
        .ram_reg_i_401_1(ram_reg_i_667_n_0),
        .ram_reg_i_401_2(ram_reg_i_1603_n_0),
        .ram_reg_i_401_3(ram_reg_i_1787_n_0),
        .ram_reg_i_401_4(ram_reg_i_1702_n_0),
        .ram_reg_i_402_0(ram_reg_i_1788_n_0),
        .ram_reg_i_402_1(ram_reg_i_1789_n_0),
        .ram_reg_i_402_2(ram_reg_i_645_n_0),
        .ram_reg_i_402_3(ram_reg_i_1657_n_0),
        .ram_reg_i_414_0(ram_reg_i_851_n_0),
        .ram_reg_i_414_1(ram_reg_i_1817_n_0),
        .ram_reg_i_415_0(ram_reg_i_1048_n_0),
        .ram_reg_i_415_1(ram_reg_i_943_n_0),
        .ram_reg_i_415_2(ram_reg_i_669_n_0),
        .ram_reg_i_415_3(ram_reg_i_1822_n_0),
        .ram_reg_i_415_4(ram_reg_i_1824_n_0),
        .ram_reg_i_417_0(ram_reg_i_1827_n_0),
        .ram_reg_i_432_0(ram_reg_i_1693_n_0),
        .ram_reg_i_432_1(ram_reg_i_315_n_0),
        .ram_reg_i_433_0(ram_reg_i_808_n_0),
        .ram_reg_i_433_1(ram_reg_i_1854_n_0),
        .ram_reg_i_433_2(ram_reg_i_1600_n_0),
        .ram_reg_i_434_0(ram_reg_i_1859_n_0),
        .ram_reg_i_435_0(ram_reg_i_1862_n_0),
        .ram_reg_i_447_0(ram_reg_i_1884_n_0),
        .ram_reg_i_453_0(ram_reg_i_1888_n_0),
        .ram_reg_i_453_1(lk_load_6_reg_4380[0]),
        .ram_reg_i_453_2(ram_reg_i_1889_n_0),
        .ram_reg_i_453_3(ram_reg_i_1890_n_0),
        .ram_reg_i_454_0(ram_reg_i_939_n_0),
        .ram_reg_i_454_1(ram_reg_i_1894_n_0),
        .ram_reg_i_470_0(ram_reg_i_1926_n_0),
        .ram_reg_i_470_1(ram_reg_i_1928_n_0),
        .ram_reg_i_470_2(ram_reg_i_1929_n_0),
        .ram_reg_i_470_3(ram_reg_i_1596_n_0),
        .ram_reg_i_470_4(ram_reg_i_1931_n_0),
        .ram_reg_i_472_0(ram_reg_i_1933_n_0),
        .ram_reg_i_473_0(ram_reg_i_1936_n_0),
        .ram_reg_i_473_1(ram_reg_i_1938_n_0),
        .ram_reg_i_473_2(ram_reg_i_1939_n_0),
        .ram_reg_i_473_3(ram_reg_i_1935_n_0),
        .ram_reg_i_473_4(ram_reg_i_1941_n_0),
        .ram_reg_i_473_5(ram_reg_i_1519_n_0),
        .ram_reg_i_484_0(ram_reg_i_1985_n_0),
        .ram_reg_i_484_1(ram_reg_i_1984_n_0),
        .ram_reg_i_486_0(ram_reg_i_1986_n_0),
        .ram_reg_i_487_0(ram_reg_i_1997_n_0),
        .ram_reg_i_487_1(ram_reg_i_1998_n_0),
        .ram_reg_i_487_2(ram_reg_i_1999_n_0),
        .ram_reg_i_487_3(ram_reg_i_2000_n_0),
        .ram_reg_i_487_4(ram_reg_i_2001_n_0),
        .ram_reg_i_488_0(ram_reg_i_2002_n_0),
        .ram_reg_i_500_0(ram_reg_i_1139_n_0),
        .ram_reg_i_500_1(ram_reg_i_2054_n_0),
        .ram_reg_i_500_2(ram_reg_i_1264_n_0),
        .ram_reg_i_500_3(ram_reg_i_2057_n_0),
        .ram_reg_i_501_0(ram_reg_i_1148_n_0),
        .ram_reg_i_501_1(ram_reg_i_2065_n_0),
        .ram_reg_i_501_2(ram_reg_i_2061_n_0),
        .ram_reg_i_501_3(ram_reg_i_2063_n_0),
        .ram_reg_i_501_4(ram_reg_i_2064_n_0),
        .ram_reg_i_502_0(ram_reg_i_1364_n_0),
        .ram_reg_i_509_0(ram_reg_i_1937_n_0),
        .ram_reg_i_509_1(ram_reg_i_2084_n_0),
        .ram_reg_i_512_0(ram_reg_i_2059_n_0),
        .ram_reg_i_512_1(ram_reg_i_1266_n_0),
        .ram_reg_i_512_2(ram_reg_i_1927_n_0),
        .ram_reg_i_512_3(ram_reg_i_2089_n_0),
        .ram_reg_i_512_4(ram_reg_i_2090_n_0),
        .ram_reg_i_512_5(ram_reg_i_2091_n_0),
        .ram_reg_i_513_0(ram_reg_i_1612_n_0),
        .ram_reg_i_513_1(ram_reg_i_2094_n_0),
        .ram_reg_i_526_0(ram_reg_i_2122_n_0),
        .ram_reg_i_526_1(ram_reg_i_2125_n_0),
        .ram_reg_i_526_2(ram_reg_i_2126_n_0),
        .ram_reg_i_526_3(ram_reg_i_2127_n_0),
        .ram_reg_i_526_4(ram_reg_i_2120_n_0),
        .ram_reg_i_526_5(ram_reg_i_2121_n_0),
        .ram_reg_i_527_0(ram_reg_i_2128_n_0),
        .ram_reg_i_527_1(ram_reg_i_2129_n_0),
        .ram_reg_i_529_0(ram_reg_i_1993_n_0),
        .ram_reg_i_529_1(ram_reg_i_2136_n_0),
        .ram_reg_i_529_2(ram_reg_i_2139_n_0),
        .ram_reg_i_529_3(ram_reg_i_2140_n_0),
        .ram_reg_i_529_4(ram_reg_i_2141_n_0),
        .ram_reg_i_529_5(ram_reg_i_2143_n_0),
        .ram_reg_i_529_6(ram_reg_i_2137_n_0),
        .ram_reg_i_543_0(ram_reg_i_1548_n_0),
        .ram_reg_i_544_0(ram_reg_i_2189_n_0),
        .ram_reg_i_544_1(ram_reg_i_2190_n_0),
        .ram_reg_i_546_0(ram_reg_i_1308_n_0),
        .ram_reg_i_546_1(ram_reg_i_2130_n_0),
        .ram_reg_i_546_2(ram_reg_i_2131_n_0),
        .ram_reg_i_546_3(ram_reg_i_1855_n_0),
        .ram_reg_i_546_4(ram_reg_i_2201_n_0),
        .ram_reg_i_546_5(ram_reg_i_2202_n_0),
        .ram_reg_i_546_6(ram_reg_i_1945_n_0),
        .ram_reg_i_546_7(ram_reg_i_2206_n_0),
        .ram_reg_i_547_0(ram_reg_i_1178_n_0),
        .ram_reg_i_547_1(ram_reg_i_2216_n_0),
        .ram_reg_i_547_2(ram_reg_i_1932_n_0),
        .ram_reg_i_569_0(ram_reg_i_1150_n_0),
        .ram_reg_i_569_1(ram_reg_i_2248_n_0),
        .ram_reg_i_569_2(ram_reg_i_2250_n_0),
        .ram_reg_i_814_0(ram_reg_i_1857_n_0),
        .ram_reg_i_814_1(ram_reg_i_2345_n_0),
        .ram_reg_i_844_0(ram_reg_i_2360_n_0),
        .ram_reg_i_844_1(ram_reg_i_2362_n_0),
        .ram_reg_i_844_2(ram_reg_i_1735_n_0),
        .ram_reg_i_845_0(ram_reg_i_1446_n_0),
        .ram_reg_i_845_1(ram_reg_i_2365_n_0),
        .ram_reg_i_845_2(ram_reg_i_1946_n_0),
        .ram_reg_i_845_3(ram_reg_i_2363_n_0),
        .ram_reg_i_845_4(ram_reg_i_2364_n_0),
        .ram_reg_i_846_0(ram_reg_i_1599_n_0),
        .ram_reg_i_846_1(ram_reg_i_1468_n_0),
        .ram_reg_i_848_0(ram_reg_i_2367_n_0),
        .ram_reg_i_848_1(ram_reg_i_1457_n_0),
        .ram_reg_i_856_0(ram_reg_i_1734_n_0),
        .ram_reg_i_856_1(ram_reg_i_2368_n_0),
        .ram_reg_i_889_0(ram_reg_i_972_n_0),
        .ram_reg_i_890_0(ram_reg_i_2377_n_0),
        .ram_reg_i_891_0(ram_reg_i_1699_n_0),
        .ram_reg_i_891_1(ram_reg_i_1608_n_0),
        .ram_reg_i_891_2(ram_reg_i_1604_n_0),
        .ram_reg_i_891_3(ram_reg_i_1737_n_0),
        .ram_reg_i_895_0(ram_reg_i_812_n_0),
        .ram_reg_i_895_1(ram_reg_i_2142_n_0),
        .ram_reg_i_895_2(ram_reg_i_2378_n_0),
        .ram_reg_i_896_0(ram_reg_i_2379_n_0),
        .ram_reg_i_896_1(ram_reg_i_2380_n_0),
        .ram_reg_i_978_0(ram_reg_i_1452_n_0),
        .ram_reg_i_978_1(ram_reg_i_2410_n_0));
  FDRE \lk_load_6_reg_4380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[0]),
        .Q(lk_load_6_reg_4380[0]),
        .R(1'b0));
  FDRE \lk_load_6_reg_4380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[1]),
        .Q(lk_load_6_reg_4380[1]),
        .R(1'b0));
  FDRE \lk_load_6_reg_4380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[2]),
        .Q(lk_load_6_reg_4380[2]),
        .R(1'b0));
  FDRE \lk_load_6_reg_4380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[3]),
        .Q(lk_load_6_reg_4380[3]),
        .R(1'b0));
  FDRE \lk_load_6_reg_4380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[4]),
        .Q(lk_load_6_reg_4380[4]),
        .R(1'b0));
  FDRE \lk_load_6_reg_4380_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[5]),
        .Q(lk_load_6_reg_4380[5]),
        .R(1'b0));
  FDRE \lk_load_6_reg_4380_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[6]),
        .Q(lk_load_6_reg_4380[6]),
        .R(1'b0));
  FDRE \lk_load_6_reg_4380_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q1[7]),
        .Q(lk_load_6_reg_4380[7]),
        .R(1'b0));
  FDRE \lk_load_7_reg_4390_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[0]),
        .Q(lk_load_7_reg_4390[0]),
        .R(1'b0));
  FDRE \lk_load_7_reg_4390_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[1]),
        .Q(lk_load_7_reg_4390[1]),
        .R(1'b0));
  FDRE \lk_load_7_reg_4390_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[2]),
        .Q(lk_load_7_reg_4390[2]),
        .R(1'b0));
  FDRE \lk_load_7_reg_4390_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[3]),
        .Q(lk_load_7_reg_4390[3]),
        .R(1'b0));
  FDRE \lk_load_7_reg_4390_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[4]),
        .Q(lk_load_7_reg_4390[4]),
        .R(1'b0));
  FDRE \lk_load_7_reg_4390_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[5]),
        .Q(lk_load_7_reg_4390[5]),
        .R(1'b0));
  FDRE \lk_load_7_reg_4390_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[6]),
        .Q(lk_load_7_reg_4390[6]),
        .R(1'b0));
  FDRE \lk_load_7_reg_4390_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(lk_q0[7]),
        .Q(lk_load_7_reg_4390[7]),
        .R(1'b0));
  FDRE \lk_load_8_reg_4400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[0]),
        .Q(lk_load_8_reg_4400[0]),
        .R(1'b0));
  FDRE \lk_load_8_reg_4400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[1]),
        .Q(lk_load_8_reg_4400[1]),
        .R(1'b0));
  FDRE \lk_load_8_reg_4400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[2]),
        .Q(lk_load_8_reg_4400[2]),
        .R(1'b0));
  FDRE \lk_load_8_reg_4400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[3]),
        .Q(lk_load_8_reg_4400[3]),
        .R(1'b0));
  FDRE \lk_load_8_reg_4400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[4]),
        .Q(lk_load_8_reg_4400[4]),
        .R(1'b0));
  FDRE \lk_load_8_reg_4400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[5]),
        .Q(lk_load_8_reg_4400[5]),
        .R(1'b0));
  FDRE \lk_load_8_reg_4400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[6]),
        .Q(lk_load_8_reg_4400[6]),
        .R(1'b0));
  FDRE \lk_load_8_reg_4400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q1[7]),
        .Q(lk_load_8_reg_4400[7]),
        .R(1'b0));
  FDRE \lk_load_9_reg_4410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[0]),
        .Q(lk_load_9_reg_4410[0]),
        .R(1'b0));
  FDRE \lk_load_9_reg_4410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[1]),
        .Q(lk_load_9_reg_4410[1]),
        .R(1'b0));
  FDRE \lk_load_9_reg_4410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[2]),
        .Q(lk_load_9_reg_4410[2]),
        .R(1'b0));
  FDRE \lk_load_9_reg_4410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[3]),
        .Q(lk_load_9_reg_4410[3]),
        .R(1'b0));
  FDRE \lk_load_9_reg_4410_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[4]),
        .Q(lk_load_9_reg_4410[4]),
        .R(1'b0));
  FDRE \lk_load_9_reg_4410_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[5]),
        .Q(lk_load_9_reg_4410[5]),
        .R(1'b0));
  FDRE \lk_load_9_reg_4410_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[6]),
        .Q(lk_load_9_reg_4410[6]),
        .R(1'b0));
  FDRE \lk_load_9_reg_4410_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(lk_q0[7]),
        .Q(lk_load_9_reg_4410[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair936" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \r_1_reg_297[3]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .I2(ap_ready),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB000B0B080008080)) 
    \r_reg_275[2]_i_1 
       (.I0(\r_reg_275[2]_i_2_n_0 ),
        .I1(\r_reg_275[2]_i_3_n_0 ),
        .I2(\r_reg_275[2]_i_4_n_0 ),
        .I3(\r_reg_275_reg[2]_0 ),
        .I4(\r_reg_275_reg[2]_1 ),
        .I5(\r_reg_275_reg[2]_2 ),
        .O(\r_reg_275_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair899" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \r_reg_275[2]_i_2 
       (.I0(\icmp_ln401_reg_431_reg[0] ),
        .I1(Q[1]),
        .I2(icmp_ln398_reg_427),
        .I3(icmp_ln395_reg_423),
        .O(\r_reg_275[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair935" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \r_reg_275[2]_i_3 
       (.I0(\icmp_ln401_reg_431_reg[0] ),
        .I1(Q[1]),
        .I2(icmp_ln398_reg_427),
        .I3(icmp_ln395_reg_423),
        .O(\r_reg_275[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair899" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \r_reg_275[2]_i_4 
       (.I0(Q[1]),
        .I1(icmp_ln395_reg_423),
        .I2(icmp_ln401_reg_431),
        .I3(icmp_ln398_reg_427),
        .I4(\icmp_ln401_reg_431_reg[0] ),
        .O(\r_reg_275[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_i_1011
       (.I0(ram_reg_i_1604_n_0),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state104),
        .I4(ram_reg_i_939_n_0),
        .I5(ram_reg_i_1092_n_0),
        .O(ram_reg_i_1011_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_1013
       (.I0(ram_reg_i_1603_n_0),
        .I1(ap_CS_fsm_state131),
        .I2(ram_reg_i_811_n_0),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state230),
        .I5(ap_CS_fsm_state129),
        .O(ram_reg_i_1013_n_0));
  LUT6 #(
    .INIT(64'h0301030103000301)) 
    ram_reg_i_1016
       (.I0(ap_CS_fsm_state261),
        .I1(ap_CS_fsm_state283),
        .I2(ap_CS_fsm_state282),
        .I3(ram_reg_i_1082_n_0),
        .I4(ap_CS_fsm_state258),
        .I5(ap_CS_fsm_state260),
        .O(ram_reg_i_1016_n_0));
  LUT6 #(
    .INIT(64'h1010111110101110)) 
    ram_reg_i_1017
       (.I0(ap_CS_fsm_state283),
        .I1(ap_CS_fsm_state282),
        .I2(ram_reg_i_1082_n_0),
        .I3(ram_reg_i_1828_n_0),
        .I4(ap_CS_fsm_state261),
        .I5(ap_CS_fsm_state260),
        .O(ram_reg_i_1017_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1048
       (.I0(ram_reg_i_1745_n_0),
        .I1(ram_reg_i_1779_n_0),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state33),
        .O(ram_reg_i_1048_n_0));
  LUT5 #(
    .INIT(32'hBBBBAAFA)) 
    ram_reg_i_1050
       (.I0(ram_reg_i_1855_n_0),
        .I1(reg_3313[1]),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3305[1]),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_1050_n_0));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1055
       (.I0(ap_CS_fsm_state308),
        .I1(ap_CS_fsm_state310),
        .I2(ap_CS_fsm_state309),
        .O(ram_reg_i_1055_n_0));
  (* SOFT_HLUTNM = "soft_lutpair961" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1082
       (.I0(ap_CS_fsm_state279),
        .I1(ap_CS_fsm_state280),
        .O(ram_reg_i_1082_n_0));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT5 #(
    .INIT(32'hFFBFBFBF)) 
    ram_reg_i_1085
       (.I0(ram_reg_i_894_n_0),
        .I1(ram_reg_i_813_n_0),
        .I2(ram_reg_i_1092_n_0),
        .I3(ram_reg_i_1048_n_0),
        .I4(ram_reg_i_1647_n_0),
        .O(ram_reg_i_1085_n_0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_i_1087
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_1087_n_0));
  LUT6 #(
    .INIT(64'hE2F3E2C0E2C0E2C0)) 
    ram_reg_i_1088
       (.I0(reg_3313[0]),
        .I1(ap_CS_fsm_state16),
        .I2(reg_3321[0]),
        .I3(ap_CS_fsm_state15),
        .I4(reg_3305[0]),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_1088_n_0));
  LUT6 #(
    .INIT(64'hDDDDD5555555D555)) 
    ram_reg_i_1089
       (.I0(ram_reg_i_1048_n_0),
        .I1(ram_reg_i_1457_n_0),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3305[0]),
        .I4(ap_CS_fsm_state10),
        .I5(reg_3313[0]),
        .O(ram_reg_i_1089_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1092
       (.I0(ram_reg_i_1696_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ram_reg_i_1466_n_0),
        .I3(ram_reg_i_1698_n_0),
        .I4(ap_CS_fsm_state311),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_1092_n_0));
  (* SOFT_HLUTNM = "soft_lutpair948" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_1093
       (.I0(ram_reg_i_1696_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state80),
        .O(ram_reg_i_1093_n_0));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_1094
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state86),
        .I3(ram_reg_i_1604_n_0),
        .I4(ram_reg_i_939_n_0),
        .O(ram_reg_i_1094_n_0));
  (* SOFT_HLUTNM = "soft_lutpair941" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1096
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state135),
        .O(ram_reg_i_1096_n_0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_i_1097
       (.I0(ap_CS_fsm_state281),
        .I1(ap_CS_fsm_state130),
        .I2(ap_CS_fsm_state209),
        .I3(ap_CS_fsm_state132),
        .I4(ap_CS_fsm_state133),
        .I5(ap_CS_fsm_state131),
        .O(ram_reg_i_1097_n_0));
  (* SOFT_HLUTNM = "soft_lutpair883" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1098
       (.I0(ap_CS_fsm_state182),
        .I1(ap_CS_fsm_state183),
        .I2(ap_CS_fsm_state181),
        .O(ram_reg_i_1098_n_0));
  (* SOFT_HLUTNM = "soft_lutpair943" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1099
       (.I0(ap_CS_fsm_state159),
        .I1(ap_CS_fsm_state179),
        .I2(ap_CS_fsm_state180),
        .O(ram_reg_i_1099_n_0));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1100
       (.I0(ap_CS_fsm_state158),
        .I1(ap_CS_fsm_state156),
        .I2(ap_CS_fsm_state157),
        .O(ram_reg_i_1100_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1137
       (.I0(ap_CS_fsm_state280),
        .I1(ap_CS_fsm_state261),
        .I2(ap_CS_fsm_state286),
        .I3(ap_CS_fsm_state285),
        .I4(ap_CS_fsm_state282),
        .I5(ap_CS_fsm_state284),
        .O(ram_reg_i_1137_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    ram_reg_i_1139
       (.I0(ram_reg_i_1930_n_0),
        .I1(ap_CS_fsm_state183),
        .I2(ap_CS_fsm_state185),
        .I3(ap_CS_fsm_state182),
        .I4(ram_reg_i_1596_n_0),
        .I5(ap_CS_fsm_state186),
        .O(ram_reg_i_1139_n_0));
  (* SOFT_HLUTNM = "soft_lutpair934" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1140
       (.I0(ap_CS_fsm_state210),
        .I1(ap_CS_fsm_state254),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state256),
        .O(ram_reg_i_1140_n_0));
  (* SOFT_HLUTNM = "soft_lutpair965" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1142
       (.I0(ap_CS_fsm_state236),
        .I1(ap_CS_fsm_state235),
        .O(ram_reg_i_1142_n_0));
  (* SOFT_HLUTNM = "soft_lutpair905" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1143
       (.I0(ap_CS_fsm_state259),
        .I1(ap_CS_fsm_state258),
        .I2(ap_CS_fsm_state283),
        .I3(ap_CS_fsm_state260),
        .O(ram_reg_i_1143_n_0));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    ram_reg_i_1148
       (.I0(ram_reg_i_1942_n_0),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state86),
        .I4(ram_reg_i_1943_n_0),
        .O(ram_reg_i_1148_n_0));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1150
       (.I0(ram_reg_i_1945_n_0),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state133),
        .I3(ap_CS_fsm_state134),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_1150_n_0));
  LUT6 #(
    .INIT(64'h5555555511111101)) 
    ram_reg_i_1151
       (.I0(ram_reg_i_1946_n_0),
        .I1(ap_CS_fsm_state132),
        .I2(ram_reg_i_1947_n_0),
        .I3(ram_reg_i_1948_n_0),
        .I4(ap_CS_fsm_state111),
        .I5(ram_reg_i_1446_n_0),
        .O(ram_reg_i_1151_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF00005504)) 
    ram_reg_i_1152
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state110),
        .I2(ram_reg_i_1945_n_0),
        .I3(ap_CS_fsm_state132),
        .I4(ap_CS_fsm_state135),
        .I5(ap_CS_fsm_state134),
        .O(ram_reg_i_1152_n_0));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_i_1178
       (.I0(ap_CS_fsm_state256),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state254),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .O(ram_reg_i_1178_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1180
       (.I0(ram_reg_i_1266_n_0),
        .I1(ap_CS_fsm_state155),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state181),
        .I4(ap_CS_fsm_state136),
        .I5(ram_reg_i_1264_n_0),
        .O(ram_reg_i_1180_n_0));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT5 #(
    .INIT(32'hF0F0F0F1)) 
    ram_reg_i_1182
       (.I0(ap_CS_fsm_state80),
        .I1(ram_reg_i_1987_n_0),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state82),
        .O(ram_reg_i_1182_n_0));
  LUT6 #(
    .INIT(64'h40FFFFFFFFFFFFFF)) 
    ram_reg_i_1183
       (.I0(ram_reg_i_1988_n_0),
        .I1(ram_reg_i_1989_n_0),
        .I2(ram_reg_i_1990_n_0),
        .I3(ram_reg_i_1943_n_0),
        .I4(ram_reg_i_1991_n_0),
        .I5(ram_reg_i_1942_n_0),
        .O(ram_reg_i_1183_n_0));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    ram_reg_i_1188
       (.I0(ap_CS_fsm_state286),
        .I1(ap_CS_fsm_state285),
        .I2(ap_CS_fsm_state282),
        .I3(ap_CS_fsm_state284),
        .I4(ap_CS_fsm_state280),
        .I5(ap_CS_fsm_state261),
        .O(ram_reg_i_1188_n_0));
  (* SOFT_HLUTNM = "soft_lutpair953" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1189
       (.I0(ap_CS_fsm_state304),
        .I1(ap_CS_fsm_state306),
        .I2(ap_CS_fsm_state305),
        .O(ram_reg_i_1189_n_0));
  (* SOFT_HLUTNM = "soft_lutpair975" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1190
       (.I0(ap_CS_fsm_state285),
        .I1(ap_CS_fsm_state286),
        .O(ram_reg_i_1190_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1238
       (.I0(ap_CS_fsm_state305),
        .I1(ap_CS_fsm_state306),
        .O(ram_reg_i_1238_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1240
       (.I0(ap_CS_fsm_state307),
        .I1(ap_CS_fsm_state308),
        .O(ram_reg_i_1240_n_0));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ram_reg_i_1259
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state207),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state35),
        .O(ram_reg_i_1259_n_0));
  (* SOFT_HLUTNM = "soft_lutpair904" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_1262
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state57),
        .O(ram_reg_i_1262_n_0));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1264
       (.I0(ap_CS_fsm_state180),
        .I1(ap_CS_fsm_state161),
        .I2(ap_CS_fsm_state281),
        .I3(ap_CS_fsm_state179),
        .I4(ap_CS_fsm_state255),
        .O(ram_reg_i_1264_n_0));
  (* SOFT_HLUTNM = "soft_lutpair930" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1265
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state154),
        .I2(ap_CS_fsm_state155),
        .O(ram_reg_i_1265_n_0));
  (* SOFT_HLUTNM = "soft_lutpair912" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1266
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state234),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state160),
        .O(ram_reg_i_1266_n_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    ram_reg_i_1306
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ram_reg_i_1456_n_0),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state5),
        .I5(ram_reg_i_1457_n_0),
        .O(ram_reg_i_1306_n_0));
  LUT4 #(
    .INIT(16'h3A3F)) 
    ram_reg_i_1307
       (.I0(reg_3309[3]),
        .I1(reg_3317[3]),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .O(ram_reg_i_1307_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_1308
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state207),
        .I4(ram_reg_i_2085_n_0),
        .I5(ram_reg_i_1262_n_0),
        .O(ram_reg_i_1308_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1310
       (.I0(ap_CS_fsm_state233),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_i_1310_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_1311
       (.I0(ram_reg_i_1989_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state205),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_1311_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0E)) 
    ram_reg_i_1364
       (.I0(ap_CS_fsm_state261),
        .I1(ap_CS_fsm_state280),
        .I2(ap_CS_fsm_state282),
        .I3(ap_CS_fsm_state284),
        .I4(ap_CS_fsm_state286),
        .I5(ap_CS_fsm_state285),
        .O(ram_reg_i_1364_n_0));
  (* SOFT_HLUTNM = "soft_lutpair957" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_1365
       (.I0(ap_CS_fsm_state286),
        .I1(ap_CS_fsm_state285),
        .I2(ap_CS_fsm_state284),
        .O(ram_reg_i_1365_n_0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    ram_reg_i_1410
       (.I0(ram_reg_i_1941_n_0),
        .I1(ram_reg_i_1148_n_0),
        .I2(ram_reg_i_1150_n_0),
        .I3(ap_CS_fsm_state209),
        .I4(ram_reg_i_1308_n_0),
        .I5(ram_reg_i_1647_n_0),
        .O(ram_reg_i_1410_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1439
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state232),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state106),
        .I4(ram_reg_i_1948_n_0),
        .I5(ram_reg_i_2272_n_0),
        .O(ram_reg_i_1439_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1440
       (.I0(ap_CS_fsm_state210),
        .I1(ap_CS_fsm_state229),
        .I2(ram_reg_i_2273_n_0),
        .I3(ap_CS_fsm_state283),
        .I4(ap_CS_fsm_state282),
        .I5(ram_reg_i_1525_n_0),
        .O(ram_reg_i_1440_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1441
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state230),
        .I2(ap_CS_fsm_state231),
        .I3(ap_CS_fsm_state206),
        .I4(ram_reg_i_2274_n_0),
        .I5(reg_33130),
        .O(ram_reg_i_1441_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1442
       (.I0(ap_CS_fsm_state184),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ram_reg_i_1310_n_0),
        .I5(ram_reg_i_2275_n_0),
        .O(ram_reg_i_1442_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1443
       (.I0(ram_reg_i_2276_n_0),
        .I1(ap_CS_fsm_state179),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state185),
        .I4(ap_CS_fsm_state155),
        .I5(ram_reg_i_2277_n_0),
        .O(ram_reg_i_1443_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_i_1444
       (.I0(ram_reg_i_1738_n_0),
        .I1(ap_CS_fsm_state307),
        .I2(ap_CS_fsm_state306),
        .I3(ap_CS_fsm_state305),
        .I4(ram_reg_i_939_n_0),
        .I5(lk_U_n_23),
        .O(ram_reg_i_1444_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1445
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .O(ram_reg_i_1445_n_0));
  (* SOFT_HLUTNM = "soft_lutpair976" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1446
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state135),
        .O(ram_reg_i_1446_n_0));
  (* SOFT_HLUTNM = "soft_lutpair927" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1447
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state59),
        .O(ram_reg_i_1447_n_0));
  (* SOFT_HLUTNM = "soft_lutpair978" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1448
       (.I0(ap_CS_fsm_state255),
        .I1(ap_CS_fsm_state256),
        .O(ram_reg_i_1448_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1449
       (.I0(ap_CS_fsm_state183),
        .I1(ap_CS_fsm_state182),
        .O(ram_reg_i_1449_n_0));
  (* SOFT_HLUTNM = "soft_lutpair966" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1450
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state79),
        .O(ram_reg_i_1450_n_0));
  (* SOFT_HLUTNM = "soft_lutpair892" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1451
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_1451_n_0));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1452
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_1452_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1455
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_i_1468_n_0),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state35),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_1455_n_0));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1456
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .O(ram_reg_i_1456_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1457
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state11),
        .I4(ram_reg_i_1451_n_0),
        .I5(ram_reg_i_1452_n_0),
        .O(ram_reg_i_1457_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    ram_reg_i_1460
       (.I0(ap_CS_fsm_state83),
        .I1(ram_reg_i_1991_n_0),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state105),
        .I4(ap_CS_fsm_state106),
        .I5(ram_reg_i_1943_n_0),
        .O(ram_reg_i_1460_n_0));
  (* SOFT_HLUTNM = "soft_lutpair903" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    ram_reg_i_1461
       (.I0(ram_reg_i_320_n_0),
        .I1(ap_CS_fsm_state136),
        .I2(ram_reg_i_317_n_0),
        .I3(ram_reg_i_318_n_0),
        .O(ram_reg_i_1461_n_0));
  (* SOFT_HLUTNM = "soft_lutpair966" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1466
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .O(ram_reg_i_1466_n_0));
  (* SOFT_HLUTNM = "soft_lutpair967" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1467
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .O(ram_reg_i_1467_n_0));
  (* SOFT_HLUTNM = "soft_lutpair886" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1468
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state54),
        .O(ram_reg_i_1468_n_0));
  (* SOFT_HLUTNM = "soft_lutpair962" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1469
       (.I0(ap_CS_fsm_state261),
        .I1(ap_CS_fsm_state260),
        .O(ram_reg_i_1469_n_0));
  (* SOFT_HLUTNM = "soft_lutpair884" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1485
       (.I0(ap_CS_fsm_state280),
        .I1(ap_CS_fsm_state279),
        .I2(ap_CS_fsm_state281),
        .I3(ap_CS_fsm_state282),
        .O(ram_reg_i_1485_n_0));
  (* SOFT_HLUTNM = "soft_lutpair945" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1486
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .O(ram_reg_i_1486_n_0));
  LUT4 #(
    .INIT(16'h00E0)) 
    ram_reg_i_1487
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_i_669_n_0),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_i_1487_n_0));
  (* SOFT_HLUTNM = "soft_lutpair923" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1488
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_i_1488_n_0));
  (* SOFT_HLUTNM = "soft_lutpair913" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_1489
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .O(ram_reg_i_1489_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_1490
       (.I0(ram_reg_i_667_n_0),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state105),
        .I5(ram_reg_i_1739_n_0),
        .O(ram_reg_i_1490_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEEFE)) 
    ram_reg_i_1491
       (.I0(ram_reg_i_320_n_0),
        .I1(ap_CS_fsm_state204),
        .I2(ram_reg_i_2286_n_0),
        .I3(ram_reg_i_672_n_0),
        .I4(ram_reg_i_783_n_0),
        .I5(ram_reg_i_1777_n_0),
        .O(ram_reg_i_1491_n_0));
  (* SOFT_HLUTNM = "soft_lutpair885" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1492
       (.I0(ap_CS_fsm_state229),
        .I1(ap_CS_fsm_state230),
        .O(ram_reg_i_1492_n_0));
  LUT6 #(
    .INIT(64'h8C8C8C8C8C8C8C80)) 
    ram_reg_i_1513
       (.I0(ap_CS_fsm_state257),
        .I1(ram_reg_i_209__1_n_0),
        .I2(ram_reg_i_646_n_0),
        .I3(ap_CS_fsm_state281),
        .I4(ap_CS_fsm_state282),
        .I5(ram_reg_i_2292_n_0),
        .O(ram_reg_i_1513_n_0));
  (* SOFT_HLUTNM = "soft_lutpair975" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1514
       (.I0(ap_CS_fsm_state286),
        .I1(ap_CS_fsm_state285),
        .O(ram_reg_i_1514_n_0));
  (* SOFT_HLUTNM = "soft_lutpair932" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1515
       (.I0(ap_CS_fsm_state304),
        .I1(ap_CS_fsm_state305),
        .O(ram_reg_i_1515_n_0));
  LUT6 #(
    .INIT(64'h0000000111111111)) 
    ram_reg_i_1516
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state134),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state129),
        .I4(ram_reg_i_2293_n_0),
        .I5(ram_reg_i_1741_n_0),
        .O(ram_reg_i_1516_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEEEF)) 
    ram_reg_i_1517
       (.I0(ap_CS_fsm_state83),
        .I1(ram_reg_i_1466_n_0),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state61),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_1517_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF02)) 
    ram_reg_i_1518
       (.I0(ram_reg_i_2294_n_0),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state107),
        .I5(ram_reg_i_667_n_0),
        .O(ram_reg_i_1518_n_0));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    ram_reg_i_1519
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_1519_n_0));
  (* SOFT_HLUTNM = "soft_lutpair956" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1520
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .O(ram_reg_i_1520_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEF)) 
    ram_reg_i_1521
       (.I0(ram_reg_i_1487_n_0),
        .I1(ap_CS_fsm_state31),
        .I2(ram_reg_i_2295_n_0),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state30),
        .I5(ram_reg_i_1455_n_0),
        .O(ram_reg_i_1521_n_0));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFF)) 
    ram_reg_i_1522
       (.I0(ram_reg_i_1457_n_0),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_2296_n_0),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_1522_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_1523
       (.I0(ap_CS_fsm_state160),
        .I1(ap_CS_fsm_state161),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state159),
        .I4(ap_CS_fsm_state157),
        .I5(ap_CS_fsm_state156),
        .O(ram_reg_i_1523_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEFEFEFF)) 
    ram_reg_i_1524
       (.I0(ap_CS_fsm_state204),
        .I1(ap_CS_fsm_state183),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state182),
        .I4(ap_CS_fsm_state181),
        .I5(ram_reg_i_2297_n_0),
        .O(ram_reg_i_1524_n_0));
  (* SOFT_HLUTNM = "soft_lutpair964" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1525
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state208),
        .O(ram_reg_i_1525_n_0));
  LUT6 #(
    .INIT(64'h4545454544454444)) 
    ram_reg_i_1542
       (.I0(ap_CS_fsm_state256),
        .I1(ap_CS_fsm_state255),
        .I2(ap_CS_fsm_state254),
        .I3(ap_CS_fsm_state235),
        .I4(ap_CS_fsm_state234),
        .I5(ap_CS_fsm_state236),
        .O(ram_reg_i_1542_n_0));
  (* SOFT_HLUTNM = "soft_lutpair884" *) 
  LUT5 #(
    .INIT(32'hAAAAFAFE)) 
    ram_reg_i_1543
       (.I0(ap_CS_fsm_state282),
        .I1(ap_CS_fsm_state261),
        .I2(ap_CS_fsm_state280),
        .I3(ap_CS_fsm_state279),
        .I4(ap_CS_fsm_state281),
        .O(ram_reg_i_1543_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1544
       (.I0(ap_CS_fsm_state282),
        .I1(ap_CS_fsm_state281),
        .I2(ap_CS_fsm_state279),
        .I3(ap_CS_fsm_state280),
        .I4(ap_CS_fsm_state260),
        .I5(ap_CS_fsm_state261),
        .O(ram_reg_i_1544_n_0));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_1545
       (.I0(ap_CS_fsm_state304),
        .I1(ap_CS_fsm_state306),
        .I2(ap_CS_fsm_state305),
        .O(ram_reg_i_1545_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5455)) 
    ram_reg_i_1546
       (.I0(ram_reg_i_1460_n_0),
        .I1(ram_reg_i_2320_n_0),
        .I2(ap_CS_fsm_state82),
        .I3(ram_reg_i_642_n_0),
        .I4(ram_reg_i_2321_n_0),
        .I5(ap_CS_fsm_state111),
        .O(ram_reg_i_1546_n_0));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1547
       (.I0(ram_reg_i_641_n_0),
        .I1(ap_CS_fsm_state129),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state131),
        .I4(ap_CS_fsm_state132),
        .O(ram_reg_i_1547_n_0));
  LUT6 #(
    .INIT(64'hF4F4F5F5F4F4F4F5)) 
    ram_reg_i_1548
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state135),
        .I3(ap_CS_fsm_state130),
        .I4(ap_CS_fsm_state132),
        .I5(ap_CS_fsm_state131),
        .O(ram_reg_i_1548_n_0));
  LUT6 #(
    .INIT(64'h5555F7F55555F7F7)) 
    ram_reg_i_1549
       (.I0(ram_reg_i_2322_n_0),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_i_1486_n_0),
        .I5(ram_reg_i_1888_n_0),
        .O(ram_reg_i_1549_n_0));
  (* SOFT_HLUTNM = "soft_lutpair915" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_1550
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .O(ram_reg_i_1550_n_0));
  LUT6 #(
    .INIT(64'hCECFCECFCECECECF)) 
    ram_reg_i_1551
       (.I0(ap_CS_fsm_state5),
        .I1(ram_reg_i_2323_n_0),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state2),
        .I5(ap_CS_fsm_state3),
        .O(ram_reg_i_1551_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005504)) 
    ram_reg_i_1552
       (.I0(ram_reg_i_2324_n_0),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state34),
        .I4(ram_reg_i_1468_n_0),
        .I5(ram_reg_i_2325_n_0),
        .O(ram_reg_i_1552_n_0));
  (* SOFT_HLUTNM = "soft_lutpair885" *) 
  LUT5 #(
    .INIT(32'hFF00FFF4)) 
    ram_reg_i_1553
       (.I0(ap_CS_fsm_state210),
        .I1(ap_CS_fsm_state209),
        .I2(ap_CS_fsm_state211),
        .I3(ap_CS_fsm_state230),
        .I4(ap_CS_fsm_state229),
        .O(ram_reg_i_1553_n_0));
  LUT6 #(
    .INIT(64'hF4FFF4F4FFFFFFFF)) 
    ram_reg_i_1554
       (.I0(ap_CS_fsm_state160),
        .I1(ram_reg_i_2326_n_0),
        .I2(ap_CS_fsm_state161),
        .I3(ram_reg_i_672_n_0),
        .I4(ap_CS_fsm_state157),
        .I5(ram_reg_i_318_n_0),
        .O(ram_reg_i_1554_n_0));
  (* SOFT_HLUTNM = "soft_lutpair883" *) 
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    ram_reg_i_1555
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state182),
        .I3(ap_CS_fsm_state183),
        .I4(ap_CS_fsm_state184),
        .O(ram_reg_i_1555_n_0));
  (* SOFT_HLUTNM = "soft_lutpair921" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_1556
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state136),
        .O(ram_reg_i_1556_n_0));
  (* SOFT_HLUTNM = "soft_lutpair949" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_1557
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state86),
        .O(ram_reg_i_1557_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_1558
       (.I0(ram_reg_i_2327_n_0),
        .I1(ram_reg_i_671_n_0),
        .I2(ap_CS_fsm_state160),
        .I3(ap_CS_fsm_state161),
        .I4(ap_CS_fsm_state184),
        .I5(ram_reg_i_1931_n_0),
        .O(ram_reg_i_1558_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ram_reg_i_1559
       (.I0(ram_reg_i_2328_n_0),
        .I1(ram_reg_i_2329_n_0),
        .I2(ram_reg_i_783_n_0),
        .I3(ram_reg_i_672_n_0),
        .I4(ram_reg_i_1468_n_0),
        .I5(ap_CS_fsm_state36),
        .O(ram_reg_i_1559_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_1560
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state105),
        .I5(ram_reg_i_787_n_0),
        .O(ram_reg_i_1560_n_0));
  (* SOFT_HLUTNM = "soft_lutpair916" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1596
       (.I0(ap_CS_fsm_state204),
        .I1(ap_CS_fsm_state206),
        .O(ram_reg_i_1596_n_0));
  (* SOFT_HLUTNM = "soft_lutpair896" *) 
  LUT5 #(
    .INIT(32'h0000CCCD)) 
    ram_reg_i_1597
       (.I0(ap_CS_fsm_state155),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state156),
        .I3(ap_CS_fsm_state158),
        .I4(ap_CS_fsm_state180),
        .O(ram_reg_i_1597_n_0));
  LUT6 #(
    .INIT(64'h0101010100000001)) 
    ram_reg_i_1598
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state183),
        .I2(ap_CS_fsm_state182),
        .I3(ap_CS_fsm_state179),
        .I4(ap_CS_fsm_state159),
        .I5(ap_CS_fsm_state180),
        .O(ram_reg_i_1598_n_0));
  LUT6 #(
    .INIT(64'h1110111011111110)) 
    ram_reg_i_1599
       (.I0(ram_reg_i_1745_n_0),
        .I1(ram_reg_i_1779_n_0),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state33),
        .O(ram_reg_i_1599_n_0));
  (* SOFT_HLUTNM = "soft_lutpair906" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    ram_reg_i_1600
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state161),
        .I3(ap_CS_fsm_state35),
        .O(ram_reg_i_1600_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_1601
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state61),
        .I3(ram_reg_i_1745_n_0),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_1520_n_0),
        .O(ram_reg_i_1601_n_0));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    ram_reg_i_1602
       (.I0(ram_reg_i_1651_n_0),
        .I1(ram_reg_i_2341_n_0),
        .I2(ram_reg_i_2342_n_0),
        .I3(ram_reg_i_2343_n_0),
        .I4(ram_reg_i_2344_n_0),
        .O(ram_reg_i_1602_n_0));
  (* SOFT_HLUTNM = "soft_lutpair890" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1603
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state130),
        .I2(ap_CS_fsm_state281),
        .O(ram_reg_i_1603_n_0));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1604
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state160),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state106),
        .O(ram_reg_i_1604_n_0));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1607
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state259),
        .I3(ap_CS_fsm_state83),
        .O(ram_reg_i_1607_n_0));
  (* SOFT_HLUTNM = "soft_lutpair969" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1608
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state107),
        .O(ram_reg_i_1608_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    ram_reg_i_1610
       (.I0(ap_CS_fsm_state305),
        .I1(ap_CS_fsm_state306),
        .I2(ap_CS_fsm_state307),
        .I3(ap_CS_fsm_state304),
        .I4(ap_CS_fsm_state286),
        .I5(ap_CS_fsm_state285),
        .O(ram_reg_i_1610_n_0));
  (* SOFT_HLUTNM = "soft_lutpair946" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1611
       (.I0(ap_CS_fsm_state283),
        .I1(ap_CS_fsm_state284),
        .O(ram_reg_i_1611_n_0));
  (* SOFT_HLUTNM = "soft_lutpair962" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1612
       (.I0(ap_CS_fsm_state261),
        .I1(ap_CS_fsm_state280),
        .O(ram_reg_i_1612_n_0));
  (* SOFT_HLUTNM = "soft_lutpair981" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1613
       (.I0(ap_CS_fsm_state279),
        .I1(ap_CS_fsm_state280),
        .O(ram_reg_i_1613_n_0));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    ram_reg_i_1647
       (.I0(ram_reg_i_2344_n_0),
        .I1(ram_reg_i_1889_n_0),
        .I2(ap_CS_fsm_state2),
        .I3(ram_reg_i_2366_n_0),
        .I4(ram_reg_i_2323_n_0),
        .O(ram_reg_i_1647_n_0));
  LUT6 #(
    .INIT(64'h2E3F2E0C2E0C2E0C)) 
    ram_reg_i_1649
       (.I0(reg_3313[6]),
        .I1(ap_CS_fsm_state16),
        .I2(reg_3321[6]),
        .I3(ap_CS_fsm_state15),
        .I4(reg_3305[6]),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_1649_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F2200000F22)) 
    ram_reg_i_1650
       (.I0(ap_CS_fsm_state11),
        .I1(reg_3321[6]),
        .I2(lk_load_6_reg_4380[6]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(lk_load_8_reg_4400[6]),
        .O(ram_reg_i_1650_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_1651
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_1651_n_0));
  (* SOFT_HLUTNM = "soft_lutpair895" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0D)) 
    ram_reg_i_1652
       (.I0(ap_CS_fsm_state232),
        .I1(ap_CS_fsm_state233),
        .I2(ap_CS_fsm_state234),
        .I3(ap_CS_fsm_state235),
        .I4(ap_CS_fsm_state236),
        .O(ram_reg_i_1652_n_0));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    ram_reg_i_1653
       (.I0(ap_CS_fsm_state158),
        .I1(ap_CS_fsm_state156),
        .I2(ap_CS_fsm_state157),
        .I3(ap_CS_fsm_state155),
        .I4(ram_reg_i_1099_n_0),
        .O(ram_reg_i_1653_n_0));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT5 #(
    .INIT(32'hA0A0A0A8)) 
    ram_reg_i_1654
       (.I0(ram_reg_i_1099_n_0),
        .I1(ap_CS_fsm_state155),
        .I2(ap_CS_fsm_state157),
        .I3(ap_CS_fsm_state156),
        .I4(ap_CS_fsm_state158),
        .O(ram_reg_i_1654_n_0));
  (* SOFT_HLUTNM = "soft_lutpair980" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1656
       (.I0(ap_CS_fsm_state305),
        .I1(ap_CS_fsm_state306),
        .O(ram_reg_i_1656_n_0));
  LUT6 #(
    .INIT(64'h0101010100000100)) 
    ram_reg_i_1657
       (.I0(ap_CS_fsm_state305),
        .I1(ap_CS_fsm_state306),
        .I2(ap_CS_fsm_state307),
        .I3(ap_CS_fsm_state285),
        .I4(ap_CS_fsm_state286),
        .I5(ap_CS_fsm_state304),
        .O(ram_reg_i_1657_n_0));
  (* SOFT_HLUTNM = "soft_lutpair974" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1658
       (.I0(ap_CS_fsm_state258),
        .I1(ap_CS_fsm_state257),
        .O(ram_reg_i_1658_n_0));
  LUT6 #(
    .INIT(64'hFF55FF57FFFFFFFF)) 
    ram_reg_i_1659
       (.I0(ram_reg_i_365_n_0),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state261),
        .I3(ap_CS_fsm_state280),
        .I4(ap_CS_fsm_state279),
        .I5(ram_reg_i_450_n_0),
        .O(ram_reg_i_1659_n_0));
  (* SOFT_HLUTNM = "soft_lutpair922" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1689
       (.I0(ap_CS_fsm_state254),
        .I1(ap_CS_fsm_state255),
        .O(ram_reg_i_1689_n_0));
  LUT5 #(
    .INIT(32'h00001101)) 
    ram_reg_i_1690
       (.I0(ap_CS_fsm_state234),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state231),
        .I3(ap_CS_fsm_state232),
        .I4(ap_CS_fsm_state233),
        .O(ram_reg_i_1690_n_0));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1692
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state180),
        .O(ram_reg_i_1692_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_1693
       (.I0(ap_CS_fsm_state205),
        .I1(ram_reg_i_1596_n_0),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state185),
        .I4(ap_CS_fsm_state186),
        .I5(ram_reg_i_934_n_0),
        .O(ram_reg_i_1693_n_0));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1696
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state259),
        .I3(ap_CS_fsm_state211),
        .I4(ap_CS_fsm_state82),
        .O(ram_reg_i_1696_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1697
       (.I0(ap_CS_fsm_state311),
        .I1(ap_CS_fsm_state58),
        .O(ram_reg_i_1697_n_0));
  (* SOFT_HLUTNM = "soft_lutpair888" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1698
       (.I0(ap_CS_fsm_state208),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state59),
        .O(ram_reg_i_1698_n_0));
  (* SOFT_HLUTNM = "soft_lutpair917" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1699
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state86),
        .O(ram_reg_i_1699_n_0));
  (* SOFT_HLUTNM = "soft_lutpair889" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1700
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state311),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state208),
        .O(ram_reg_i_1700_n_0));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1701
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state80),
        .O(ram_reg_i_1701_n_0));
  (* SOFT_HLUTNM = "soft_lutpair944" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1702
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state132),
        .O(ram_reg_i_1702_n_0));
  LUT6 #(
    .INIT(64'hDDDD55555DDD5DDD)) 
    ram_reg_i_1704
       (.I0(ram_reg_i_1048_n_0),
        .I1(ram_reg_i_1457_n_0),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3305[5]),
        .I4(reg_3313[5]),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_1704_n_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_1705
       (.I0(reg_3321[5]),
        .I1(lk_load_8_reg_4400[5]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(lk_load_6_reg_4380[5]),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_1705_n_0));
  LUT6 #(
    .INIT(64'hD0D0C0C0D000C0C0)) 
    ram_reg_i_1732
       (.I0(ram_reg_i_854_n_0),
        .I1(ap_CS_fsm_state180),
        .I2(ram_reg_i_1098_n_0),
        .I3(ap_CS_fsm_state155),
        .I4(ram_reg_i_1099_n_0),
        .I5(ram_reg_i_1100_n_0),
        .O(ram_reg_i_1732_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDDDF)) 
    ram_reg_i_1733
       (.I0(ram_reg_i_1098_n_0),
        .I1(ram_reg_i_2327_n_0),
        .I2(ap_CS_fsm_state159),
        .I3(ap_CS_fsm_state179),
        .I4(ram_reg_i_854_n_0),
        .I5(ap_CS_fsm_state180),
        .O(ram_reg_i_1733_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    ram_reg_i_1734
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state185),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state206),
        .I5(ap_CS_fsm_state205),
        .O(ram_reg_i_1734_n_0));
  (* SOFT_HLUTNM = "soft_lutpair926" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1735
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state106),
        .O(ram_reg_i_1735_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    ram_reg_i_1736
       (.I0(ap_CS_fsm_state211),
        .I1(ap_CS_fsm_state82),
        .I2(ram_reg_i_1701_n_0),
        .I3(ap_CS_fsm_state83),
        .I4(ap_CS_fsm_state259),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_1736_n_0));
  (* SOFT_HLUTNM = "soft_lutpair949" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1737
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state104),
        .O(ram_reg_i_1737_n_0));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1738
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state160),
        .I2(ap_CS_fsm_state105),
        .O(ram_reg_i_1738_n_0));
  (* SOFT_HLUTNM = "soft_lutpair969" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1739
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state107),
        .O(ram_reg_i_1739_n_0));
  (* SOFT_HLUTNM = "soft_lutpair917" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1740
       (.I0(ram_reg_i_1604_n_0),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state104),
        .O(ram_reg_i_1740_n_0));
  (* SOFT_HLUTNM = "soft_lutpair944" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1741
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state132),
        .O(ram_reg_i_1741_n_0));
  LUT6 #(
    .INIT(64'h2223333322203333)) 
    ram_reg_i_1742
       (.I0(ram_reg_i_2392_n_0),
        .I1(ram_reg_i_2393_n_0),
        .I2(ap_CS_fsm_state11),
        .I3(ram_reg_i_1451_n_0),
        .I4(ram_reg_i_2394_n_0),
        .I5(ram_reg_i_2395_n_0),
        .O(ram_reg_i_1742_n_0));
  (* SOFT_HLUTNM = "soft_lutpair963" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_1743
       (.I0(ram_reg_i_1647_n_0),
        .I1(ram_reg_i_1048_n_0),
        .O(ram_reg_i_1743_n_0));
  (* SOFT_HLUTNM = "soft_lutpair909" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1744
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state61),
        .O(ram_reg_i_1744_n_0));
  (* SOFT_HLUTNM = "soft_lutpair906" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1745
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state161),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state54),
        .O(ram_reg_i_1745_n_0));
  (* SOFT_HLUTNM = "soft_lutpair968" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1775
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state186),
        .O(ram_reg_i_1775_n_0));
  LUT6 #(
    .INIT(64'hEEFFEEFFEEFFEEFE)) 
    ram_reg_i_1776
       (.I0(ram_reg_i_2297_n_0),
        .I1(ap_CS_fsm_state184),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state183),
        .I4(ap_CS_fsm_state182),
        .I5(ram_reg_i_1099_n_0),
        .O(ram_reg_i_1776_n_0));
  (* SOFT_HLUTNM = "soft_lutpair920" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1777
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state186),
        .I2(ap_CS_fsm_state183),
        .I3(ap_CS_fsm_state184),
        .O(ram_reg_i_1777_n_0));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_1778
       (.I0(ap_CS_fsm_state233),
        .I1(ap_CS_fsm_state235),
        .I2(ap_CS_fsm_state236),
        .I3(ap_CS_fsm_state234),
        .O(ram_reg_i_1778_n_0));
  (* SOFT_HLUTNM = "soft_lutpair904" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1779
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .O(ram_reg_i_1779_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1780
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_i_1780_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1781
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state33),
        .O(ram_reg_i_1781_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1782
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state34),
        .O(ram_reg_i_1782_n_0));
  LUT6 #(
    .INIT(64'h0000F022FFFFF022)) 
    ram_reg_i_1783
       (.I0(ap_CS_fsm_state11),
        .I1(reg_3321[3]),
        .I2(lk_load_6_reg_4380[3]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(lk_load_8_reg_4400[3]),
        .O(ram_reg_i_1783_n_0));
  LUT4 #(
    .INIT(16'h10BA)) 
    ram_reg_i_1785
       (.I0(ap_CS_fsm_state10),
        .I1(reg_3305[3]),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3313[3]),
        .O(ram_reg_i_1785_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1787
       (.I0(ap_CS_fsm_state129),
        .I1(ap_CS_fsm_state230),
        .O(ram_reg_i_1787_n_0));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0AAA02)) 
    ram_reg_i_1788
       (.I0(ram_reg_i_1611_n_0),
        .I1(ap_CS_fsm_state258),
        .I2(ram_reg_i_1082_n_0),
        .I3(ap_CS_fsm_state282),
        .I4(ap_CS_fsm_state261),
        .I5(ap_CS_fsm_state260),
        .O(ram_reg_i_1788_n_0));
  (* SOFT_HLUTNM = "soft_lutpair901" *) 
  LUT4 #(
    .INIT(16'hBBBA)) 
    ram_reg_i_1789
       (.I0(ap_CS_fsm_state308),
        .I1(ap_CS_fsm_state307),
        .I2(ap_CS_fsm_state305),
        .I3(ap_CS_fsm_state306),
        .O(ram_reg_i_1789_n_0));
  (* SOFT_HLUTNM = "soft_lutpair940" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_178__1
       (.I0(ram_reg_i_617_n_0),
        .I1(ram_reg_i_618_n_0),
        .I2(ram_reg_i_619_n_0),
        .O(ram_reg_i_178__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair894" *) 
  LUT5 #(
    .INIT(32'h55555501)) 
    ram_reg_i_1790
       (.I0(ap_CS_fsm_state282),
        .I1(ap_CS_fsm_state261),
        .I2(ap_CS_fsm_state260),
        .I3(ap_CS_fsm_state279),
        .I4(ap_CS_fsm_state280),
        .O(ram_reg_i_1790_n_0));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1791
       (.I0(ap_CS_fsm_state285),
        .I1(ap_CS_fsm_state286),
        .I2(ap_CS_fsm_state284),
        .I3(ap_CS_fsm_state283),
        .O(ram_reg_i_1791_n_0));
  (* SOFT_HLUTNM = "soft_lutpair900" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_179__4
       (.I0(ram_reg_i_194__1_n_0),
        .I1(ap_CS_fsm_state311),
        .I2(ap_CS_fsm_state310),
        .I3(ap_CS_fsm_state309),
        .O(ram_reg_i_179__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555551)) 
    ram_reg_i_18
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(ram_reg_i_98__2_n_0),
        .I3(ram_reg_i_99__1_n_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_180__1
       (.I0(ram_reg_i_320_n_0),
        .I1(ap_CS_fsm_state185),
        .I2(ap_CS_fsm_state186),
        .I3(ap_CS_fsm_state183),
        .I4(ap_CS_fsm_state184),
        .I5(ap_CS_fsm_state204),
        .O(ram_reg_i_180__1_n_0));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    ram_reg_i_1817
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state234),
        .I3(ap_CS_fsm_state233),
        .I4(ap_CS_fsm_state232),
        .I5(ap_CS_fsm_state231),
        .O(ram_reg_i_1817_n_0));
  LUT5 #(
    .INIT(32'hBBBBAAFA)) 
    ram_reg_i_1822
       (.I0(ram_reg_i_2423_n_0),
        .I1(reg_3313[2]),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3305[2]),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_1822_n_0));
  LUT6 #(
    .INIT(64'hF0FFF044F000F044)) 
    ram_reg_i_1824
       (.I0(reg_3321[2]),
        .I1(ap_CS_fsm_state11),
        .I2(lk_load_8_reg_4400[2]),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .I5(lk_load_6_reg_4380[2]),
        .O(ram_reg_i_1824_n_0));
  (* SOFT_HLUTNM = "soft_lutpair932" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_1827
       (.I0(ap_CS_fsm_state305),
        .I1(ap_CS_fsm_state304),
        .I2(ap_CS_fsm_state285),
        .I3(ap_CS_fsm_state286),
        .O(ram_reg_i_1827_n_0));
  (* SOFT_HLUTNM = "soft_lutpair973" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1828
       (.I0(ap_CS_fsm_state257),
        .I1(ap_CS_fsm_state258),
        .O(ram_reg_i_1828_n_0));
  LUT6 #(
    .INIT(64'hAAFFAAC0AA00AAC0)) 
    ram_reg_i_1854
       (.I0(lk_load_8_reg_4400[1]),
        .I1(reg_3321[1]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .I5(lk_load_6_reg_4380[1]),
        .O(ram_reg_i_1854_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEEEEEFEEE)) 
    ram_reg_i_1855
       (.I0(ram_reg_i_2437_n_0),
        .I1(ram_reg_i_2438_n_0),
        .I2(ram_reg_i_2439_n_0),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state6),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_1855_n_0));
  (* SOFT_HLUTNM = "soft_lutpair889" *) 
  LUT5 #(
    .INIT(32'hFFFF1110)) 
    ram_reg_i_1857
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state311),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state60),
        .O(ram_reg_i_1857_n_0));
  (* SOFT_HLUTNM = "soft_lutpair913" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1858
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state81),
        .I3(ram_reg_i_1696_n_0),
        .O(ram_reg_i_1858_n_0));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT5 #(
    .INIT(32'h54555454)) 
    ram_reg_i_1859
       (.I0(ap_CS_fsm_state84),
        .I1(ram_reg_i_1607_n_0),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state79),
        .O(ram_reg_i_1859_n_0));
  (* SOFT_HLUTNM = "soft_lutpair980" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1862
       (.I0(ap_CS_fsm_state306),
        .I1(ap_CS_fsm_state307),
        .O(ram_reg_i_1862_n_0));
  (* SOFT_HLUTNM = "soft_lutpair953" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1884
       (.I0(ap_CS_fsm_state307),
        .I1(ap_CS_fsm_state306),
        .I2(ap_CS_fsm_state305),
        .O(ram_reg_i_1884_n_0));
  (* SOFT_HLUTNM = "soft_lutpair898" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_1888
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_1888_n_0));
  (* SOFT_HLUTNM = "soft_lutpair945" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1889
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .O(ram_reg_i_1889_n_0));
  (* SOFT_HLUTNM = "soft_lutpair898" *) 
  LUT5 #(
    .INIT(32'hAAFFAAC0)) 
    ram_reg_i_1890
       (.I0(lk_load_8_reg_4400[0]),
        .I1(ap_CS_fsm_state11),
        .I2(reg_3321[0]),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_1890_n_0));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_1894
       (.I0(ap_CS_fsm_state107),
        .I1(ram_reg_i_1604_n_0),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_1894_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_1926
       (.I0(ap_CS_fsm_state179),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state255),
        .I3(ram_reg_i_1265_n_0),
        .I4(ap_CS_fsm_state234),
        .I5(ap_CS_fsm_state156),
        .O(ram_reg_i_1926_n_0));
  (* SOFT_HLUTNM = "soft_lutpair930" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    ram_reg_i_1927
       (.I0(ap_CS_fsm_state136),
        .I1(ap_CS_fsm_state154),
        .I2(ap_CS_fsm_state181),
        .I3(ap_CS_fsm_state155),
        .O(ram_reg_i_1927_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1928
       (.I0(ap_CS_fsm_state180),
        .I1(ap_CS_fsm_state255),
        .I2(ap_CS_fsm_state179),
        .I3(ap_CS_fsm_state281),
        .I4(ap_CS_fsm_state161),
        .I5(ram_reg_i_1266_n_0),
        .O(ram_reg_i_1928_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFFFE)) 
    ram_reg_i_1929
       (.I0(ap_CS_fsm_state179),
        .I1(ap_CS_fsm_state180),
        .I2(ap_CS_fsm_state255),
        .I3(ram_reg_i_2214_n_0),
        .I4(ap_CS_fsm_state161),
        .I5(ap_CS_fsm_state281),
        .O(ram_reg_i_1929_n_0));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_1930
       (.I0(ap_CS_fsm_state211),
        .I1(ap_CS_fsm_state256),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state254),
        .I4(ap_CS_fsm_state210),
        .O(ram_reg_i_1930_n_0));
  (* SOFT_HLUTNM = "soft_lutpair968" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1931
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state183),
        .O(ram_reg_i_1931_n_0));
  (* SOFT_HLUTNM = "soft_lutpair897" *) 
  LUT5 #(
    .INIT(32'hFF0FFF0D)) 
    ram_reg_i_1932
       (.I0(ap_CS_fsm_state230),
        .I1(ap_CS_fsm_state231),
        .I2(ap_CS_fsm_state235),
        .I3(ap_CS_fsm_state236),
        .I4(ap_CS_fsm_state232),
        .O(ram_reg_i_1932_n_0));
  LUT6 #(
    .INIT(64'h1111111111110010)) 
    ram_reg_i_1933
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state229),
        .I3(ap_CS_fsm_state230),
        .I4(ap_CS_fsm_state231),
        .I5(ap_CS_fsm_state232),
        .O(ram_reg_i_1933_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_1935
       (.I0(ap_CS_fsm_state233),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state59),
        .I4(ram_reg_i_1989_n_0),
        .I5(ram_reg_i_1988_n_0),
        .O(ram_reg_i_1935_n_0));
  LUT6 #(
    .INIT(64'h00FF1D1D00FF3F3F)) 
    ram_reg_i_1936
       (.I0(reg_3309[7]),
        .I1(ap_CS_fsm_state15),
        .I2(reg_3317[7]),
        .I3(reg_3325[7]),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_1936_n_0));
  (* SOFT_HLUTNM = "soft_lutpair911" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_1937
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state209),
        .I3(ap_CS_fsm_state31),
        .O(ram_reg_i_1937_n_0));
  LUT6 #(
    .INIT(64'h88AA88A0880088A0)) 
    ram_reg_i_1938
       (.I0(ram_reg_i_1651_n_0),
        .I1(lk_load_9_reg_4410[7]),
        .I2(reg_3325[7]),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .I5(lk_load_7_reg_4390[7]),
        .O(ram_reg_i_1938_n_0));
  LUT6 #(
    .INIT(64'hBFBFBABFAAAAAAAA)) 
    ram_reg_i_1939
       (.I0(ram_reg_i_1308_n_0),
        .I1(reg_3317[7]),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(reg_3309[7]),
        .I5(ram_reg_i_2462_n_0),
        .O(ram_reg_i_1939_n_0));
  (* SOFT_HLUTNM = "soft_lutpair900" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_193__3
       (.I0(ram_reg_i_209__1_n_0),
        .I1(ap_CS_fsm_state311),
        .I2(ap_CS_fsm_state310),
        .I3(ap_CS_fsm_state309),
        .O(ram_reg_i_193__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_1941
       (.I0(ap_CS_fsm_state233),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state59),
        .I4(ram_reg_i_1988_n_0),
        .I5(ram_reg_i_1989_n_0),
        .O(ram_reg_i_1941_n_0));
  (* SOFT_HLUTNM = "soft_lutpair910" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_1942
       (.I0(ap_CS_fsm_state279),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state106),
        .O(ram_reg_i_1942_n_0));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1943
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state108),
        .O(ram_reg_i_1943_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_1945
       (.I0(ap_CS_fsm_state132),
        .I1(ap_CS_fsm_state131),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state257),
        .I4(ap_CS_fsm_state129),
        .I5(ap_CS_fsm_state111),
        .O(ram_reg_i_1945_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1946
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state135),
        .O(ram_reg_i_1946_n_0));
  (* SOFT_HLUTNM = "soft_lutpair960" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_1947
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state130),
        .O(ram_reg_i_1947_n_0));
  (* SOFT_HLUTNM = "soft_lutpair973" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1948
       (.I0(ap_CS_fsm_state257),
        .I1(ap_CS_fsm_state129),
        .O(ram_reg_i_1948_n_0));
  (* SOFT_HLUTNM = "soft_lutpair937" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_194__1
       (.I0(ram_reg_i_210__1_n_0),
        .I1(ram_reg_i_209__1_n_0),
        .I2(ram_reg_i_208__1_n_0),
        .O(ram_reg_i_194__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair940" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_i_195__1
       (.I0(ram_reg_i_618_n_0),
        .I1(ram_reg_i_626_n_0),
        .I2(ram_reg_i_627_n_0),
        .O(ram_reg_i_195__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair955" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1984
       (.I0(ap_CS_fsm_state231),
        .I1(ap_CS_fsm_state230),
        .O(ram_reg_i_1984_n_0));
  (* SOFT_HLUTNM = "soft_lutpair897" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1985
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state232),
        .O(ram_reg_i_1985_n_0));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1986
       (.I0(ram_reg_i_1266_n_0),
        .I1(ap_CS_fsm_state161),
        .I2(ap_CS_fsm_state281),
        .I3(ap_CS_fsm_state179),
        .I4(ap_CS_fsm_state255),
        .O(ram_reg_i_1986_n_0));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_1987
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state61),
        .O(ram_reg_i_1987_n_0));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_1988
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state184),
        .I4(ap_CS_fsm_state61),
        .O(ram_reg_i_1988_n_0));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1989
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state81),
        .O(ram_reg_i_1989_n_0));
  (* SOFT_HLUTNM = "soft_lutpair927" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_1990
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state233),
        .O(ram_reg_i_1990_n_0));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_1991
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state86),
        .O(ram_reg_i_1991_n_0));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    ram_reg_i_1993
       (.I0(ram_reg_i_1942_n_0),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state86),
        .I4(ram_reg_i_1943_n_0),
        .O(ram_reg_i_1993_n_0));
  LUT6 #(
    .INIT(64'hBABFBFBFAAAAAAAA)) 
    ram_reg_i_1997
       (.I0(ram_reg_i_1308_n_0),
        .I1(reg_3317[6]),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(reg_3309[6]),
        .I5(ram_reg_i_2462_n_0),
        .O(ram_reg_i_1997_n_0));
  (* SOFT_HLUTNM = "soft_lutpair939" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_1998
       (.I0(ram_reg_i_1647_n_0),
        .I1(ram_reg_i_1308_n_0),
        .I2(ap_CS_fsm_state209),
        .O(ram_reg_i_1998_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_1999
       (.I0(ram_reg_i_1311_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state60),
        .I4(ap_CS_fsm_state233),
        .I5(ram_reg_i_1148_n_0),
        .O(ram_reg_i_1999_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFFFFFEF)) 
    ram_reg_i_2000
       (.I0(ap_CS_fsm_state111),
        .I1(ram_reg_i_1948_n_0),
        .I2(ram_reg_i_2476_n_0),
        .I3(ap_CS_fsm_state130),
        .I4(ap_CS_fsm_state132),
        .I5(ap_CS_fsm_state131),
        .O(ram_reg_i_2000_n_0));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    ram_reg_i_2001
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state134),
        .I2(ap_CS_fsm_state110),
        .I3(ram_reg_i_1945_n_0),
        .I4(ap_CS_fsm_state131),
        .I5(ap_CS_fsm_state132),
        .O(ram_reg_i_2001_n_0));
  (* SOFT_HLUTNM = "soft_lutpair981" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2002
       (.I0(ap_CS_fsm_state280),
        .I1(ap_CS_fsm_state282),
        .O(ram_reg_i_2002_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ram_reg_i_2054
       (.I0(ram_reg_i_1266_n_0),
        .I1(ap_CS_fsm_state155),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state181),
        .I4(ap_CS_fsm_state136),
        .I5(ram_reg_i_1264_n_0),
        .O(ram_reg_i_2054_n_0));
  (* SOFT_HLUTNM = "soft_lutpair934" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2057
       (.I0(ap_CS_fsm_state254),
        .I1(ap_CS_fsm_state210),
        .O(ram_reg_i_2057_n_0));
  (* SOFT_HLUTNM = "soft_lutpair978" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2059
       (.I0(ap_CS_fsm_state256),
        .I1(ap_CS_fsm_state208),
        .O(ram_reg_i_2059_n_0));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    ram_reg_i_2061
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state233),
        .I3(ram_reg_i_1988_n_0),
        .I4(ram_reg_i_1989_n_0),
        .O(ram_reg_i_2061_n_0));
  LUT6 #(
    .INIT(64'h0000EFEEFFFFFFFF)) 
    ram_reg_i_2063
       (.I0(ap_CS_fsm_state130),
        .I1(ap_CS_fsm_state131),
        .I2(ram_reg_i_1948_n_0),
        .I3(ap_CS_fsm_state111),
        .I4(ram_reg_i_811_n_0),
        .I5(ram_reg_i_1096_n_0),
        .O(ram_reg_i_2063_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F1F00000)) 
    ram_reg_i_2064
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state130),
        .I2(ap_CS_fsm_state132),
        .I3(ram_reg_i_2139_n_0),
        .I4(ram_reg_i_1096_n_0),
        .I5(ap_CS_fsm_state133),
        .O(ram_reg_i_2064_n_0));
  LUT4 #(
    .INIT(16'h45FF)) 
    ram_reg_i_2065
       (.I0(ram_reg_i_2492_n_0),
        .I1(ram_reg_i_2493_n_0),
        .I2(ram_reg_i_1651_n_0),
        .I3(ram_reg_i_1937_n_0),
        .O(ram_reg_i_2065_n_0));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_206__1
       (.I0(ram_reg_i_640_n_0),
        .I1(ap_CS_fsm_state234),
        .I2(ap_CS_fsm_state236),
        .I3(ap_CS_fsm_state235),
        .I4(ap_CS_fsm_state233),
        .O(ram_reg_i_206__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF5501)) 
    ram_reg_i_207__1
       (.I0(ram_reg_i_641_n_0),
        .I1(ram_reg_i_642_n_0),
        .I2(ram_reg_i_643_n_0),
        .I3(ram_reg_i_626_n_0),
        .I4(ram_reg_i_618_n_0),
        .I5(ram_reg_i_627_n_0),
        .O(ram_reg_i_207__1_n_0));
  LUT6 #(
    .INIT(64'h5D5D5DFFFFFFFFFF)) 
    ram_reg_i_2084
       (.I0(ram_reg_i_1937_n_0),
        .I1(ram_reg_i_1651_n_0),
        .I2(ram_reg_i_2497_n_0),
        .I3(ram_reg_i_2344_n_0),
        .I4(ram_reg_i_2498_n_0),
        .I5(ram_reg_i_2499_n_0),
        .O(ram_reg_i_2084_n_0));
  (* SOFT_HLUTNM = "soft_lutpair909" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2085
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state159),
        .I3(ap_CS_fsm_state32),
        .O(ram_reg_i_2085_n_0));
  (* SOFT_HLUTNM = "soft_lutpair929" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2086
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state207),
        .O(ram_reg_i_2086_n_0));
  (* SOFT_HLUTNM = "soft_lutpair959" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2088
       (.I0(ap_CS_fsm_state155),
        .I1(ap_CS_fsm_state181),
        .O(ram_reg_i_2088_n_0));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2089
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state281),
        .O(ram_reg_i_2089_n_0));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram_reg_i_208__1
       (.I0(ap_CS_fsm_state233),
        .I1(ram_reg_i_644_n_0),
        .I2(ram_reg_i_640_n_0),
        .I3(ap_CS_fsm_state232),
        .I4(ap_CS_fsm_state231),
        .O(ram_reg_i_208__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2090
       (.I0(ap_CS_fsm_state179),
        .I1(ap_CS_fsm_state255),
        .O(ram_reg_i_2090_n_0));
  (* SOFT_HLUTNM = "soft_lutpair959" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_2091
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state181),
        .I2(ap_CS_fsm_state155),
        .O(ram_reg_i_2091_n_0));
  (* SOFT_HLUTNM = "soft_lutpair957" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2094
       (.I0(ap_CS_fsm_state285),
        .I1(ap_CS_fsm_state286),
        .I2(ap_CS_fsm_state284),
        .O(ram_reg_i_2094_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_209__1
       (.I0(ram_reg_i_645_n_0),
        .I1(ap_CS_fsm_state308),
        .I2(ap_CS_fsm_state283),
        .I3(ap_CS_fsm_state284),
        .I4(ap_CS_fsm_state286),
        .I5(ap_CS_fsm_state285),
        .O(ram_reg_i_209__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_210__1
       (.I0(ram_reg_i_646_n_0),
        .I1(ap_CS_fsm_state257),
        .O(ram_reg_i_210__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair952" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_211__3
       (.I0(ap_CS_fsm_state309),
        .I1(ap_CS_fsm_state310),
        .I2(ap_CS_fsm_state311),
        .O(ram_reg_i_211__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair925" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_2120
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state206),
        .I2(ap_CS_fsm_state204),
        .O(ram_reg_i_2120_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_2121
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state182),
        .I4(ap_CS_fsm_state185),
        .I5(ap_CS_fsm_state183),
        .O(ram_reg_i_2121_n_0));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_2122
       (.I0(ap_CS_fsm_state255),
        .I1(ap_CS_fsm_state179),
        .I2(ap_CS_fsm_state281),
        .I3(ap_CS_fsm_state161),
        .O(ram_reg_i_2122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair955" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2125
       (.I0(ap_CS_fsm_state229),
        .I1(ap_CS_fsm_state230),
        .I2(ap_CS_fsm_state231),
        .O(ram_reg_i_2125_n_0));
  (* SOFT_HLUTNM = "soft_lutpair905" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_2126
       (.I0(ap_CS_fsm_state283),
        .I1(ap_CS_fsm_state260),
        .I2(ap_CS_fsm_state259),
        .I3(ap_CS_fsm_state258),
        .O(ram_reg_i_2126_n_0));
  (* SOFT_HLUTNM = "soft_lutpair958" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_2127
       (.I0(ap_CS_fsm_state259),
        .I1(ap_CS_fsm_state283),
        .I2(ap_CS_fsm_state260),
        .O(ram_reg_i_2127_n_0));
  LUT6 #(
    .INIT(64'h2E0C2E3F2E0C2E0C)) 
    ram_reg_i_2128
       (.I0(reg_3317[3]),
        .I1(ap_CS_fsm_state16),
        .I2(reg_3325[3]),
        .I3(ap_CS_fsm_state15),
        .I4(reg_3309[3]),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2128_n_0));
  LUT6 #(
    .INIT(64'h0F220F77FFFFFFFF)) 
    ram_reg_i_2129
       (.I0(ap_CS_fsm_state12),
        .I1(lk_load_7_reg_4390[3]),
        .I2(lk_load_9_reg_4410[3]),
        .I3(ap_CS_fsm_state13),
        .I4(reg_3325[3]),
        .I5(ram_reg_i_1651_n_0),
        .O(ram_reg_i_2129_n_0));
  (* SOFT_HLUTNM = "soft_lutpair911" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_2130
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .O(ram_reg_i_2130_n_0));
  (* SOFT_HLUTNM = "soft_lutpair954" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_2131
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state31),
        .O(ram_reg_i_2131_n_0));
  (* SOFT_HLUTNM = "soft_lutpair942" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2133
       (.I0(ap_CS_fsm_state207),
        .I1(ap_CS_fsm_state54),
        .O(ram_reg_i_2133_n_0));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    ram_reg_i_2136
       (.I0(ram_reg_i_1989_n_0),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state233),
        .I4(ram_reg_i_1988_n_0),
        .O(ram_reg_i_2136_n_0));
  (* SOFT_HLUTNM = "soft_lutpair948" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2137
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state81),
        .O(ram_reg_i_2137_n_0));
  (* SOFT_HLUTNM = "soft_lutpair924" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_2139
       (.I0(ap_CS_fsm_state129),
        .I1(ap_CS_fsm_state257),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state110),
        .O(ram_reg_i_2139_n_0));
  (* SOFT_HLUTNM = "soft_lutpair960" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2140
       (.I0(ap_CS_fsm_state130),
        .I1(ap_CS_fsm_state131),
        .I2(ap_CS_fsm_state132),
        .O(ram_reg_i_2140_n_0));
  LUT6 #(
    .INIT(64'h0000010000000101)) 
    ram_reg_i_2141
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state135),
        .I3(ap_CS_fsm_state131),
        .I4(ap_CS_fsm_state132),
        .I5(ap_CS_fsm_state130),
        .O(ram_reg_i_2141_n_0));
  (* SOFT_HLUTNM = "soft_lutpair971" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2142
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state132),
        .O(ram_reg_i_2142_n_0));
  (* SOFT_HLUTNM = "soft_lutpair924" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_2143
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state129),
        .I2(ap_CS_fsm_state257),
        .O(ram_reg_i_2143_n_0));
  LUT6 #(
    .INIT(64'hFFFF00FFFFFF0045)) 
    ram_reg_i_2189
       (.I0(ap_CS_fsm_state282),
        .I1(ap_CS_fsm_state280),
        .I2(ap_CS_fsm_state261),
        .I3(ap_CS_fsm_state285),
        .I4(ap_CS_fsm_state286),
        .I5(ap_CS_fsm_state284),
        .O(ram_reg_i_2189_n_0));
  (* SOFT_HLUTNM = "soft_lutpair891" *) 
  LUT5 #(
    .INIT(32'h11110010)) 
    ram_reg_i_2190
       (.I0(ap_CS_fsm_state285),
        .I1(ap_CS_fsm_state286),
        .I2(ap_CS_fsm_state280),
        .I3(ap_CS_fsm_state282),
        .I4(ap_CS_fsm_state284),
        .O(ram_reg_i_2190_n_0));
  (* SOFT_HLUTNM = "soft_lutpair964" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2201
       (.I0(ap_CS_fsm_state209),
        .I1(ram_reg_i_1308_n_0),
        .O(ram_reg_i_2201_n_0));
  LUT4 #(
    .INIT(16'hBA10)) 
    ram_reg_i_2202
       (.I0(ap_CS_fsm_state10),
        .I1(reg_3309[1]),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3317[1]),
        .O(ram_reg_i_2202_n_0));
  LUT6 #(
    .INIT(64'hFF00F4F400000000)) 
    ram_reg_i_2206
       (.I0(reg_3317[1]),
        .I1(ap_CS_fsm_state15),
        .I2(ram_reg_i_2544_n_0),
        .I3(reg_3325[1]),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_1937_n_0),
        .O(ram_reg_i_2206_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2214
       (.I0(ap_CS_fsm_state160),
        .I1(ap_CS_fsm_state158),
        .O(ram_reg_i_2214_n_0));
  (* SOFT_HLUTNM = "soft_lutpair958" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2216
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state283),
        .O(ram_reg_i_2216_n_0));
  (* SOFT_HLUTNM = "soft_lutpair910" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2243
       (.I0(ap_CS_fsm_state279),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state106),
        .O(ram_reg_i_2243_n_0));
  LUT6 #(
    .INIT(64'hBABFBFBFAAAAAAAA)) 
    ram_reg_i_2248
       (.I0(ram_reg_i_1308_n_0),
        .I1(reg_3317[0]),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(reg_3309[0]),
        .I5(ram_reg_i_2462_n_0),
        .O(ram_reg_i_2248_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    ram_reg_i_224__1
       (.I0(ram_reg_i_666_n_0),
        .I1(ram_reg_i_667_n_0),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state110),
        .I4(ram_reg_i_626_n_0),
        .I5(ram_reg_i_668_n_0),
        .O(ram_reg_i_224__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair972" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2250
       (.I0(ap_CS_fsm_state157),
        .I1(ap_CS_fsm_state55),
        .O(ram_reg_i_2250_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF77777577)) 
    ram_reg_i_225__0
       (.I0(ram_reg_i_617_n_0),
        .I1(ram_reg_i_643_n_0),
        .I2(ap_CS_fsm_state13),
        .I3(ram_reg_i_669_n_0),
        .I4(ap_CS_fsm_state32),
        .I5(ram_reg_i_619_n_0),
        .O(ram_reg_i_225__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    ram_reg_i_226__1
       (.I0(ram_reg_i_670_n_0),
        .I1(ap_CS_fsm_state179),
        .I2(ap_CS_fsm_state180),
        .I3(ram_reg_i_671_n_0),
        .I4(ram_reg_i_672_n_0),
        .I5(ram_reg_i_627_n_0),
        .O(ram_reg_i_226__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair974" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2272
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state258),
        .O(ram_reg_i_2272_n_0));
  (* SOFT_HLUTNM = "soft_lutpair972" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2273
       (.I0(ap_CS_fsm_state157),
        .I1(ap_CS_fsm_state156),
        .O(ram_reg_i_2273_n_0));
  (* SOFT_HLUTNM = "soft_lutpair965" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2274
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_i_2274_n_0));
  (* SOFT_HLUTNM = "soft_lutpair970" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2275
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state84),
        .O(ram_reg_i_2275_n_0));
  (* SOFT_HLUTNM = "soft_lutpair922" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2276
       (.I0(ap_CS_fsm_state254),
        .I1(ap_CS_fsm_state207),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state57),
        .O(ram_reg_i_2276_n_0));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_2277
       (.I0(ram_reg_i_2560_n_0),
        .I1(ap_CS_fsm_state234),
        .I2(ap_CS_fsm_state308),
        .I3(ap_CS_fsm_state181),
        .I4(ap_CS_fsm_state180),
        .O(ram_reg_i_2277_n_0));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_227__0
       (.I0(ap_CS_fsm_state310),
        .I1(ap_CS_fsm_state311),
        .I2(ap_CS_fsm_state308),
        .I3(ap_CS_fsm_state309),
        .O(ram_reg_i_227__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2286
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state157),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state155),
        .O(ram_reg_i_2286_n_0));
  LUT6 #(
    .INIT(64'h000000A8AAAAAAAA)) 
    ram_reg_i_228__1
       (.I0(ram_reg_i_209__1_n_0),
        .I1(ap_CS_fsm_state231),
        .I2(ap_CS_fsm_state232),
        .I3(ram_reg_i_206__1_n_0),
        .I4(ap_CS_fsm_state257),
        .I5(ram_reg_i_646_n_0),
        .O(ram_reg_i_228__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair894" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_2292
       (.I0(ap_CS_fsm_state280),
        .I1(ap_CS_fsm_state279),
        .I2(ap_CS_fsm_state260),
        .I3(ap_CS_fsm_state261),
        .O(ram_reg_i_2292_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2293
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state110),
        .O(ram_reg_i_2293_n_0));
  (* SOFT_HLUTNM = "soft_lutpair970" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2294
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .O(ram_reg_i_2294_n_0));
  (* SOFT_HLUTNM = "soft_lutpair887" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2295
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_i_2295_n_0));
  (* SOFT_HLUTNM = "soft_lutpair919" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_2296
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .O(ram_reg_i_2296_n_0));
  (* SOFT_HLUTNM = "soft_lutpair920" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2297
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state185),
        .O(ram_reg_i_2297_n_0));
  LUT6 #(
    .INIT(64'h3310331133103310)) 
    ram_reg_i_2320
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_2320_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFBA)) 
    ram_reg_i_2321
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state105),
        .I3(ram_reg_i_2567_n_0),
        .I4(ap_CS_fsm_state109),
        .I5(ap_CS_fsm_state108),
        .O(ram_reg_i_2321_n_0));
  (* SOFT_HLUTNM = "soft_lutpair954" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_2322
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state30),
        .O(ram_reg_i_2322_n_0));
  (* SOFT_HLUTNM = "soft_lutpair915" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2323
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .O(ram_reg_i_2323_n_0));
  (* SOFT_HLUTNM = "soft_lutpair923" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2324
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_i_2324_n_0));
  (* SOFT_HLUTNM = "soft_lutpair947" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_2325
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state55),
        .O(ram_reg_i_2325_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFAE)) 
    ram_reg_i_2326
       (.I0(ap_CS_fsm_state159),
        .I1(ap_CS_fsm_state136),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state155),
        .I4(ap_CS_fsm_state158),
        .I5(ap_CS_fsm_state156),
        .O(ram_reg_i_2326_n_0));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    ram_reg_i_2327
       (.I0(ap_CS_fsm_state155),
        .I1(ram_reg_i_1099_n_0),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state156),
        .I4(ap_CS_fsm_state157),
        .O(ram_reg_i_2327_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_2328
       (.I0(ram_reg_i_1931_n_0),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_2568_n_0),
        .O(ram_reg_i_2328_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_2329
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state104),
        .I4(ram_reg_i_2286_n_0),
        .I5(ram_reg_i_1701_n_0),
        .O(ram_reg_i_2329_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_2341
       (.I0(ap_CS_fsm_state11),
        .I1(reg_3321[7]),
        .I2(lk_load_6_reg_4380[7]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(lk_load_8_reg_4400[7]),
        .O(ram_reg_i_2341_n_0));
  LUT6 #(
    .INIT(64'h55550FCC55550F00)) 
    ram_reg_i_2342
       (.I0(reg_3321[7]),
        .I1(ap_CS_fsm_state14),
        .I2(reg_3313[7]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_3305[7]),
        .O(ram_reg_i_2342_n_0));
  LUT4 #(
    .INIT(16'h8BBB)) 
    ram_reg_i_2343
       (.I0(reg_3313[7]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3305[7]),
        .O(ram_reg_i_2343_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2344
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_2344_n_0));
  (* SOFT_HLUTNM = "soft_lutpair951" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    ram_reg_i_2345
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state59),
        .O(ram_reg_i_2345_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    ram_reg_i_2360
       (.I0(ram_reg_i_1696_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ram_reg_i_1466_n_0),
        .I3(ap_CS_fsm_state311),
        .I4(ap_CS_fsm_state58),
        .I5(ram_reg_i_1698_n_0),
        .O(ram_reg_i_2360_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    ram_reg_i_2361
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state259),
        .I3(ap_CS_fsm_state83),
        .I4(ram_reg_i_2137_n_0),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_2361_n_0));
  (* SOFT_HLUTNM = "soft_lutpair888" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    ram_reg_i_2362
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state80),
        .O(ram_reg_i_2362_n_0));
  (* SOFT_HLUTNM = "soft_lutpair890" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    ram_reg_i_2363
       (.I0(ap_CS_fsm_state230),
        .I1(ap_CS_fsm_state129),
        .I2(ap_CS_fsm_state281),
        .I3(ap_CS_fsm_state130),
        .I4(ap_CS_fsm_state209),
        .O(ram_reg_i_2363_n_0));
  (* SOFT_HLUTNM = "soft_lutpair902" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    ram_reg_i_2364
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state134),
        .O(ram_reg_i_2364_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEFE)) 
    ram_reg_i_2365
       (.I0(ap_CS_fsm_state281),
        .I1(ap_CS_fsm_state130),
        .I2(ap_CS_fsm_state209),
        .I3(ap_CS_fsm_state129),
        .I4(ap_CS_fsm_state230),
        .I5(ap_CS_fsm_state111),
        .O(ram_reg_i_2365_n_0));
  (* SOFT_HLUTNM = "soft_lutpair919" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2366
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .O(ram_reg_i_2366_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_2367
       (.I0(reg_3313[6]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3305[6]),
        .O(ram_reg_i_2367_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2368
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state206),
        .O(ram_reg_i_2368_n_0));
  (* SOFT_HLUTNM = "soft_lutpair943" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_2377
       (.I0(ap_CS_fsm_state180),
        .I1(ap_CS_fsm_state159),
        .I2(ap_CS_fsm_state179),
        .O(ram_reg_i_2377_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF00000001)) 
    ram_reg_i_2378
       (.I0(ram_reg_i_1603_n_0),
        .I1(ap_CS_fsm_state129),
        .I2(ap_CS_fsm_state230),
        .I3(ap_CS_fsm_state111),
        .I4(ram_reg_i_811_n_0),
        .I5(ap_CS_fsm_state131),
        .O(ram_reg_i_2378_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFFFFFFF)) 
    ram_reg_i_2379
       (.I0(reg_3321[5]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state31),
        .I5(ram_reg_i_1452_n_0),
        .O(ram_reg_i_2379_n_0));
  (* SOFT_HLUTNM = "soft_lutpair893" *) 
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    ram_reg_i_2380
       (.I0(reg_3305[5]),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(reg_3313[5]),
        .I4(ap_CS_fsm_state16),
        .O(ram_reg_i_2380_n_0));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    ram_reg_i_2381
       (.I0(ram_reg_i_1779_n_0),
        .I1(ram_reg_i_1745_n_0),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state34),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_2381_n_0));
  LUT6 #(
    .INIT(64'h0000F022FFFFF022)) 
    ram_reg_i_2392
       (.I0(ap_CS_fsm_state11),
        .I1(reg_3321[4]),
        .I2(lk_load_6_reg_4380[4]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(lk_load_8_reg_4400[4]),
        .O(ram_reg_i_2392_n_0));
  LUT6 #(
    .INIT(64'h5C5F5C505C505C50)) 
    ram_reg_i_2393
       (.I0(reg_3321[4]),
        .I1(reg_3313[4]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .I4(reg_3305[4]),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2393_n_0));
  (* SOFT_HLUTNM = "soft_lutpair893" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2394
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_i_2394_n_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_i_2395
       (.I0(reg_3313[4]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3305[4]),
        .O(ram_reg_i_2395_n_0));
  LUT6 #(
    .INIT(64'hE2F3E2C0E2C0E2C0)) 
    ram_reg_i_2410
       (.I0(reg_3313[3]),
        .I1(ap_CS_fsm_state16),
        .I2(reg_3321[3]),
        .I3(ap_CS_fsm_state15),
        .I4(reg_3305[3]),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2410_n_0));
  LUT5 #(
    .INIT(32'h8888AAA8)) 
    ram_reg_i_241__0
       (.I0(ram_reg_i_211__3_n_0),
        .I1(ram_reg_i_684_n_0),
        .I2(ram_reg_i_685_n_0),
        .I3(ram_reg_i_640_n_0),
        .I4(ram_reg_i_686_n_0),
        .O(ram_reg_i_241__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair950" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_2421
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state206),
        .I2(ap_CS_fsm_state204),
        .O(ram_reg_i_2421_n_0));
  (* SOFT_HLUTNM = "soft_lutpair977" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2422
       (.I0(ap_CS_fsm_state179),
        .I1(ap_CS_fsm_state180),
        .O(ram_reg_i_2422_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF1FFFFF)) 
    ram_reg_i_2423
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .I2(ram_reg_i_1889_n_0),
        .I3(ram_reg_i_2344_n_0),
        .I4(ram_reg_i_97__2_n_0),
        .I5(ram_reg_i_2323_n_0),
        .O(ram_reg_i_2423_n_0));
  (* SOFT_HLUTNM = "soft_lutpair887" *) 
  LUT5 #(
    .INIT(32'h55C055CF)) 
    ram_reg_i_2424
       (.I0(reg_3321[2]),
        .I1(reg_3313[2]),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .I4(reg_3305[2]),
        .O(ram_reg_i_2424_n_0));
  LUT6 #(
    .INIT(64'h00000000FFAAFFF3)) 
    ram_reg_i_242__0
       (.I0(ram_reg_i_687_n_0),
        .I1(ram_reg_i_688_n_0),
        .I2(ram_reg_i_641_n_0),
        .I3(ram_reg_i_618_n_0),
        .I4(ram_reg_i_617_n_0),
        .I5(ram_reg_i_689_n_0),
        .O(ram_reg_i_242__0_n_0));
  LUT6 #(
    .INIT(64'hE2F3E2C0E2C0E2C0)) 
    ram_reg_i_2436
       (.I0(reg_3313[1]),
        .I1(ap_CS_fsm_state16),
        .I2(reg_3321[1]),
        .I3(ap_CS_fsm_state15),
        .I4(reg_3305[1]),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2436_n_0));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT5 #(
    .INIT(32'hBBBBBBBF)) 
    ram_reg_i_2437
       (.I0(ram_reg_i_2344_n_0),
        .I1(ram_reg_i_1889_n_0),
        .I2(ap_CS_fsm_state2),
        .I3(ram_reg_i_2366_n_0),
        .I4(ram_reg_i_2323_n_0),
        .O(ram_reg_i_2437_n_0));
  LUT6 #(
    .INIT(64'h0000000001010001)) 
    ram_reg_i_2438
       (.I0(ram_reg_i_2323_n_0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_2438_n_0));
  (* SOFT_HLUTNM = "soft_lutpair928" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_2439
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .O(ram_reg_i_2439_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2447
       (.I0(ap_CS_fsm_state157),
        .I1(ap_CS_fsm_state156),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state180),
        .I4(ap_CS_fsm_state179),
        .I5(ap_CS_fsm_state159),
        .O(ram_reg_i_2447_n_0));
  (* SOFT_HLUTNM = "soft_lutpair977" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2448
       (.I0(ap_CS_fsm_state179),
        .I1(ap_CS_fsm_state180),
        .O(ram_reg_i_2448_n_0));
  (* SOFT_HLUTNM = "soft_lutpair947" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_2449
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state57),
        .O(ram_reg_i_2449_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_2462
       (.I0(ap_CS_fsm_state11),
        .I1(ram_reg_i_1451_n_0),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state15),
        .I5(ram_reg_i_1937_n_0),
        .O(ram_reg_i_2462_n_0));
  (* SOFT_HLUTNM = "soft_lutpair929" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_2463
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state207),
        .I2(ap_CS_fsm_state36),
        .O(ram_reg_i_2463_n_0));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_2464
       (.I0(ram_reg_i_2085_n_0),
        .I1(ap_CS_fsm_state207),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state35),
        .O(ram_reg_i_2464_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2474
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state106),
        .O(ram_reg_i_2474_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    ram_reg_i_2475
       (.I0(ram_reg_i_2573_n_0),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_2574_n_0),
        .I5(ram_reg_i_2575_n_0),
        .O(ram_reg_i_2475_n_0));
  (* SOFT_HLUTNM = "soft_lutpair976" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_2476
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state133),
        .O(ram_reg_i_2476_n_0));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2491
       (.I0(ram_reg_i_1988_n_0),
        .I1(ap_CS_fsm_state233),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_i_2491_n_0));
  LUT6 #(
    .INIT(64'h0FFF00F008F808F8)) 
    ram_reg_i_2492
       (.I0(ap_CS_fsm_state14),
        .I1(reg_3309[5]),
        .I2(ap_CS_fsm_state16),
        .I3(reg_3325[5]),
        .I4(reg_3317[5]),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_i_2492_n_0));
  LUT6 #(
    .INIT(64'hF000FF0FF202F202)) 
    ram_reg_i_2493
       (.I0(ap_CS_fsm_state11),
        .I1(reg_3325[5]),
        .I2(ap_CS_fsm_state13),
        .I3(lk_load_9_reg_4410[5]),
        .I4(lk_load_7_reg_4390[5]),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_2493_n_0));
  LUT4 #(
    .INIT(16'h0F88)) 
    ram_reg_i_2494
       (.I0(ap_CS_fsm_state9),
        .I1(reg_3309[5]),
        .I2(reg_3317[5]),
        .I3(ap_CS_fsm_state10),
        .O(ram_reg_i_2494_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2495
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state209),
        .O(ram_reg_i_2495_n_0));
  (* SOFT_HLUTNM = "soft_lutpair892" *) 
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    ram_reg_i_2497
       (.I0(lk_load_7_reg_4390[4]),
        .I1(lk_load_9_reg_4410[4]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(reg_3325[4]),
        .O(ram_reg_i_2497_n_0));
  (* SOFT_HLUTNM = "soft_lutpair928" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    ram_reg_i_2498
       (.I0(ap_CS_fsm_state9),
        .I1(reg_3309[4]),
        .I2(ap_CS_fsm_state10),
        .I3(reg_3317[4]),
        .O(ram_reg_i_2498_n_0));
  LUT6 #(
    .INIT(64'hAFACAFAFA0ACA0AF)) 
    ram_reg_i_2499
       (.I0(reg_3325[4]),
        .I1(reg_3309[4]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state14),
        .I5(reg_3317[4]),
        .O(ram_reg_i_2499_n_0));
  (* SOFT_HLUTNM = "soft_lutpair891" *) 
  LUT5 #(
    .INIT(32'h01000101)) 
    ram_reg_i_2505
       (.I0(ap_CS_fsm_state284),
        .I1(ap_CS_fsm_state286),
        .I2(ap_CS_fsm_state285),
        .I3(ap_CS_fsm_state282),
        .I4(ap_CS_fsm_state280),
        .O(ram_reg_i_2505_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFEFE)) 
    ram_reg_i_2506
       (.I0(ram_reg_i_1188_n_0),
        .I1(ap_CS_fsm_state304),
        .I2(ap_CS_fsm_state306),
        .I3(ap_CS_fsm_state286),
        .I4(ap_CS_fsm_state285),
        .I5(ap_CS_fsm_state284),
        .O(ram_reg_i_2506_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2507
       (.I0(ap_CS_fsm_state234),
        .I1(ap_CS_fsm_state156),
        .O(ram_reg_i_2507_n_0));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT5 #(
    .INIT(32'hAAAAAAFB)) 
    ram_reg_i_2508
       (.I0(ram_reg_i_1988_n_0),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state233),
        .I4(ap_CS_fsm_state60),
        .O(ram_reg_i_2508_n_0));
  (* SOFT_HLUTNM = "soft_lutpair939" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_2528
       (.I0(ram_reg_i_1308_n_0),
        .I1(ram_reg_i_2423_n_0),
        .I2(ram_reg_i_2586_n_0),
        .O(ram_reg_i_2528_n_0));
  (* SOFT_HLUTNM = "soft_lutpair912" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    ram_reg_i_2530
       (.I0(ap_CS_fsm_state158),
        .I1(ap_CS_fsm_state160),
        .I2(ap_CS_fsm_state156),
        .I3(ap_CS_fsm_state234),
        .O(ram_reg_i_2530_n_0));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    ram_reg_i_2531
       (.I0(ram_reg_i_1264_n_0),
        .I1(ap_CS_fsm_state136),
        .I2(ram_reg_i_1265_n_0),
        .I3(ram_reg_i_1266_n_0),
        .I4(ram_reg_i_1139_n_0),
        .O(ram_reg_i_2531_n_0));
  (* SOFT_HLUTNM = "soft_lutpair907" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2532
       (.I0(ap_CS_fsm_state281),
        .I1(ap_CS_fsm_state161),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state160),
        .O(ram_reg_i_2532_n_0));
  (* SOFT_HLUTNM = "soft_lutpair925" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ram_reg_i_2534
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state186),
        .I3(ap_CS_fsm_state185),
        .O(ram_reg_i_2534_n_0));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    ram_reg_i_2544
       (.I0(ram_reg_i_2588_n_0),
        .I1(lk_load_7_reg_4390[1]),
        .I2(ram_reg_i_1888_n_0),
        .I3(ap_CS_fsm_state14),
        .I4(reg_3309[1]),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_i_2544_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA02020200)) 
    ram_reg_i_2545
       (.I0(ram_reg_i_1989_n_0),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state184),
        .I4(ap_CS_fsm_state61),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_2545_n_0));
  (* SOFT_HLUTNM = "soft_lutpair967" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2546
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state83),
        .O(ram_reg_i_2546_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDFD)) 
    ram_reg_i_2547
       (.I0(ram_reg_i_1989_n_0),
        .I1(ram_reg_i_1988_n_0),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state233),
        .I5(ap_CS_fsm_state60),
        .O(ram_reg_i_2547_n_0));
  (* SOFT_HLUTNM = "soft_lutpair914" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_2548
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_i_1942_n_0),
        .O(ram_reg_i_2548_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEEEF)) 
    ram_reg_i_255
       (.I0(ap_CS_fsm_state310),
        .I1(ap_CS_fsm_state311),
        .I2(ram_reg_i_712_n_0),
        .I3(ram_reg_i_686_n_0),
        .I4(ram_reg_i_713_n_0),
        .I5(ap_CS_fsm_state309),
        .O(ram_reg_i_255_n_0));
  (* SOFT_HLUTNM = "soft_lutpair938" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_2553
       (.I0(ap_CS_fsm_state231),
        .I1(ap_CS_fsm_state230),
        .I2(ap_CS_fsm_state229),
        .O(ram_reg_i_2553_n_0));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_i_2554
       (.I0(ram_reg_i_2589_n_0),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_2590_n_0),
        .O(ram_reg_i_2554_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF8A)) 
    ram_reg_i_256
       (.I0(ram_reg_i_714_n_0),
        .I1(ram_reg_i_715_n_0),
        .I2(ram_reg_i_617_n_0),
        .I3(ram_reg_i_618_n_0),
        .I4(ram_reg_i_716_n_0),
        .I5(ram_reg_i_717_n_0),
        .O(ram_reg_i_256_n_0));
  (* SOFT_HLUTNM = "soft_lutpair916" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_2560
       (.I0(ap_CS_fsm_state204),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state304),
        .O(ram_reg_i_2560_n_0));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT5 #(
    .INIT(32'h000000CE)) 
    ram_reg_i_2567
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state106),
        .O(ram_reg_i_2567_n_0));
  (* SOFT_HLUTNM = "soft_lutpair951" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_2568
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_i_2568_n_0));
  LUT6 #(
    .INIT(64'hF000FF0FF707F707)) 
    ram_reg_i_2573
       (.I0(reg_3325[6]),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state13),
        .I3(lk_load_9_reg_4410[6]),
        .I4(lk_load_7_reg_4390[6]),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_2573_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F8800000F88)) 
    ram_reg_i_2574
       (.I0(ap_CS_fsm_state14),
        .I1(reg_3309[6]),
        .I2(reg_3317[6]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_3325[6]),
        .O(ram_reg_i_2574_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_2575
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_2575_n_0));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    ram_reg_i_2584
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state83),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_2584_n_0));
  LUT4 #(
    .INIT(16'hFF4F)) 
    ram_reg_i_2585
       (.I0(ram_reg_i_2591_n_0),
        .I1(ram_reg_i_1651_n_0),
        .I2(ram_reg_i_1937_n_0),
        .I3(ram_reg_i_2592_n_0),
        .O(ram_reg_i_2585_n_0));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT5 #(
    .INIT(32'h11115505)) 
    ram_reg_i_2586
       (.I0(ap_CS_fsm_state209),
        .I1(reg_3317[2]),
        .I2(ap_CS_fsm_state9),
        .I3(reg_3309[2]),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_2586_n_0));
  (* SOFT_HLUTNM = "soft_lutpair918" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2587
       (.I0(ap_CS_fsm_state182),
        .I1(ap_CS_fsm_state183),
        .O(ram_reg_i_2587_n_0));
  LUT6 #(
    .INIT(64'hDDDDCCCCDDDDCFFF)) 
    ram_reg_i_2588
       (.I0(lk_load_9_reg_4410[1]),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state11),
        .I3(reg_3325[1]),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_2588_n_0));
  LUT6 #(
    .INIT(64'h00000FDDFFFF0FDD)) 
    ram_reg_i_2589
       (.I0(ap_CS_fsm_state11),
        .I1(reg_3325[0]),
        .I2(lk_load_7_reg_4390[0]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(lk_load_9_reg_4410[0]),
        .O(ram_reg_i_2589_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F8800000F88)) 
    ram_reg_i_2590
       (.I0(ap_CS_fsm_state14),
        .I1(reg_3309[0]),
        .I2(reg_3317[0]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(reg_3325[0]),
        .O(ram_reg_i_2590_n_0));
  LUT6 #(
    .INIT(64'h0FFF00F007F707F7)) 
    ram_reg_i_2591
       (.I0(ap_CS_fsm_state11),
        .I1(reg_3325[2]),
        .I2(ap_CS_fsm_state13),
        .I3(lk_load_9_reg_4410[2]),
        .I4(lk_load_7_reg_4390[2]),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_2591_n_0));
  LUT6 #(
    .INIT(64'h2E0C2E3F2E0C2E0C)) 
    ram_reg_i_2592
       (.I0(reg_3317[2]),
        .I1(ap_CS_fsm_state16),
        .I2(reg_3325[2]),
        .I3(ap_CS_fsm_state15),
        .I4(reg_3309[2]),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_2592_n_0));
  LUT6 #(
    .INIT(64'hDD5DDD5DDD5DDDDD)) 
    ram_reg_i_264
       (.I0(ram_reg_i_727_n_0),
        .I1(ram_reg_i_728_n_0),
        .I2(ram_reg_i_729_n_0),
        .I3(ram_reg_i_730_n_0),
        .I4(ap_CS_fsm_state308),
        .I5(ram_reg_i_731_n_0),
        .O(ram_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5515)) 
    ram_reg_i_265
       (.I0(ram_reg_i_732_n_0),
        .I1(ram_reg_i_733_n_0),
        .I2(ram_reg_i_617_n_0),
        .I3(ram_reg_i_734_n_0),
        .I4(ram_reg_i_735_n_0),
        .I5(ram_reg_i_736_n_0),
        .O(ram_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AA88)) 
    ram_reg_i_269
       (.I0(ram_reg_i_314_n_0),
        .I1(ap_CS_fsm_state286),
        .I2(ram_reg_i_739_n_0),
        .I3(ram_reg_i_210__1_n_0),
        .I4(ram_reg_i_740_n_0),
        .I5(ram_reg_i_741_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_address1));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    ram_reg_i_292
       (.I0(ram_reg_i_227__0_n_0),
        .I1(ram_reg_i_646_n_0),
        .I2(ap_CS_fsm_state257),
        .I3(ram_reg_i_685_n_0),
        .I4(ram_reg_i_209__1_n_0),
        .O(ram_reg_i_292_n_0));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT5 #(
    .INIT(32'h0000FF01)) 
    ram_reg_i_314
       (.I0(ap_CS_fsm_state285),
        .I1(ap_CS_fsm_state284),
        .I2(ap_CS_fsm_state283),
        .I3(ap_CS_fsm_state286),
        .I4(ram_reg_i_782_n_0),
        .O(ram_reg_i_314_n_0));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_315
       (.I0(ap_CS_fsm_state231),
        .I1(ap_CS_fsm_state232),
        .I2(ap_CS_fsm_state233),
        .O(ram_reg_i_315_n_0));
  LUT6 #(
    .INIT(64'h00000000000000F1)) 
    ram_reg_i_316
       (.I0(ap_CS_fsm_state234),
        .I1(ap_CS_fsm_state235),
        .I2(ap_CS_fsm_state236),
        .I3(ap_CS_fsm_state254),
        .I4(ap_CS_fsm_state255),
        .I5(ap_CS_fsm_state256),
        .O(ram_reg_i_316_n_0));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_317
       (.I0(ram_reg_i_672_n_0),
        .I1(ap_CS_fsm_state155),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state157),
        .I4(ap_CS_fsm_state156),
        .O(ram_reg_i_317_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_318
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state186),
        .I2(ap_CS_fsm_state183),
        .I3(ap_CS_fsm_state184),
        .I4(ap_CS_fsm_state204),
        .I5(ram_reg_i_783_n_0),
        .O(ram_reg_i_318_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFE)) 
    ram_reg_i_319
       (.I0(ram_reg_i_783_n_0),
        .I1(ap_CS_fsm_state183),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state185),
        .I4(ap_CS_fsm_state204),
        .I5(ap_CS_fsm_state186),
        .O(ram_reg_i_319_n_0));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_320
       (.I0(ram_reg_i_670_n_0),
        .I1(ap_CS_fsm_state207),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state205),
        .O(ram_reg_i_320_n_0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    ram_reg_i_321
       (.I0(ram_reg_i_618_n_0),
        .I1(ram_reg_i_784_n_0),
        .I2(ram_reg_i_785_n_0),
        .I3(ram_reg_i_786_n_0),
        .I4(ram_reg_i_787_n_0),
        .I5(ram_reg_i_788_n_0),
        .O(ram_reg_i_321_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_325
       (.I0(ram_reg_i_365_n_0),
        .I1(ram_reg_i_450_n_0),
        .I2(ap_CS_fsm_state260),
        .I3(ap_CS_fsm_state258),
        .I4(ap_CS_fsm_state257),
        .I5(ram_reg_i_799_n_0),
        .O(ram_reg_i_325_n_0));
  (* SOFT_HLUTNM = "soft_lutpair941" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_328
       (.I0(ap_CS_fsm_state136),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state134),
        .O(ram_reg_i_328_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_345
       (.I0(ram_reg_i_208__1_n_0),
        .I1(ram_reg_i_456_n_0),
        .O(ram_reg_i_345_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_365
       (.I0(ram_reg_i_645_n_0),
        .I1(ap_CS_fsm_state286),
        .I2(ap_CS_fsm_state285),
        .I3(ap_CS_fsm_state309),
        .I4(ap_CS_fsm_state310),
        .I5(ap_CS_fsm_state308),
        .O(ram_reg_i_365_n_0));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    ram_reg_i_387
       (.I0(ap_CS_fsm_state286),
        .I1(ram_reg_i_645_n_0),
        .I2(ap_CS_fsm_state309),
        .I3(ap_CS_fsm_state310),
        .I4(ap_CS_fsm_state308),
        .O(ram_reg_i_387_n_0));
  LUT6 #(
    .INIT(64'hF3F2F3F3F3F2F3F2)) 
    ram_reg_i_388
       (.I0(ap_CS_fsm_state308),
        .I1(ap_CS_fsm_state309),
        .I2(ap_CS_fsm_state310),
        .I3(ap_CS_fsm_state307),
        .I4(ap_CS_fsm_state306),
        .I5(ap_CS_fsm_state305),
        .O(ram_reg_i_388_n_0));
  LUT6 #(
    .INIT(64'h5555FFFF5555555D)) 
    ram_reg_i_389
       (.I0(ram_reg_i_365_n_0),
        .I1(ram_reg_i_947_n_0),
        .I2(ram_reg_i_948_n_0),
        .I3(ap_CS_fsm_state282),
        .I4(ap_CS_fsm_state284),
        .I5(ap_CS_fsm_state283),
        .O(ram_reg_i_389_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB3FFFFFFF)) 
    ram_reg_i_44
       (.I0(grp_ClefiaKeySet192_fu_331_rk_address1[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_i_178__1_n_0),
        .I3(ram_reg_i_179__4_n_0),
        .I4(ram_reg_i_180__1_n_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[23]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair946" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_450
       (.I0(ap_CS_fsm_state284),
        .I1(ap_CS_fsm_state283),
        .I2(ap_CS_fsm_state282),
        .O(ram_reg_i_450_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    ram_reg_i_456
       (.I0(ram_reg_i_1098_n_0),
        .I1(ap_CS_fsm_state155),
        .I2(ram_reg_i_1099_n_0),
        .I3(ram_reg_i_1100_n_0),
        .I4(ram_reg_i_934_n_0),
        .I5(ram_reg_i_933_n_0),
        .O(ram_reg_i_456_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_469
       (.I0(ram_reg_i_1137_n_0),
        .I1(ap_CS_fsm_state310),
        .I2(ap_CS_fsm_state311),
        .I3(ap_CS_fsm_state308),
        .I4(ap_CS_fsm_state309),
        .I5(ram_reg_i_645_n_0),
        .O(ram_reg_i_469_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_471
       (.I0(ap_CS_fsm_state231),
        .I1(ap_CS_fsm_state230),
        .I2(ap_CS_fsm_state229),
        .I3(ram_reg_i_1142_n_0),
        .I4(ap_CS_fsm_state232),
        .I5(ram_reg_i_1143_n_0),
        .O(ram_reg_i_471_n_0));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_476
       (.I0(ap_CS_fsm_state311),
        .I1(ap_CS_fsm_state310),
        .I2(ap_CS_fsm_state309),
        .I3(ap_CS_fsm_state308),
        .I4(ap_CS_fsm_state307),
        .O(ram_reg_i_476_n_0));
  LUT6 #(
    .INIT(64'h51511151FFFFFFFF)) 
    ram_reg_i_49__5
       (.I0(ram_reg_1),
        .I1(ram_reg_i_193__3_n_0),
        .I2(ram_reg_i_194__1_n_0),
        .I3(ram_reg_i_178__1_n_0),
        .I4(ram_reg_i_195__1_n_0),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[22]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram_reg_i_511
       (.I0(ram_reg_i_1264_n_0),
        .I1(ap_CS_fsm_state136),
        .I2(ram_reg_i_1265_n_0),
        .I3(ram_reg_i_1266_n_0),
        .I4(ram_reg_i_1139_n_0),
        .I5(ram_reg_i_471_n_0),
        .O(ram_reg_i_511_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_528
       (.I0(ram_reg_i_1150_n_0),
        .I1(ram_reg_i_1148_n_0),
        .I2(ram_reg_i_1310_n_0),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .I5(ram_reg_i_1311_n_0),
        .O(ram_reg_i_528_n_0));
  LUT6 #(
    .INIT(64'hAB00FF0000000000)) 
    ram_reg_i_53__1
       (.I0(ram_reg_i_206__1_n_0),
        .I1(ram_reg_i_207__1_n_0),
        .I2(ram_reg_i_208__1_n_0),
        .I3(ram_reg_i_209__1_n_0),
        .I4(ram_reg_i_210__1_n_0),
        .I5(ram_reg_i_211__3_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    ram_reg_i_571
       (.I0(ram_reg_i_476_n_0),
        .I1(ap_CS_fsm_state304),
        .I2(ap_CS_fsm_state306),
        .I3(ap_CS_fsm_state305),
        .I4(ram_reg_i_1137_n_0),
        .O(ram_reg_i_571_n_0));
  LUT6 #(
    .INIT(64'hF4FFF4FFF4FFF400)) 
    ram_reg_i_57__1
       (.I0(ram_reg_i_224__1_n_0),
        .I1(ram_reg_i_225__0_n_0),
        .I2(ram_reg_i_226__1_n_0),
        .I3(ram_reg_i_179__4_n_0),
        .I4(ram_reg_i_227__0_n_0),
        .I5(ram_reg_i_228__1_n_0),
        .O(grp_ClefiaKeySet256_fu_319_rk_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_593
       (.I0(ram_reg_i_1439_n_0),
        .I1(ram_reg_i_1440_n_0),
        .I2(ram_reg_i_1441_n_0),
        .I3(ram_reg_i_1442_n_0),
        .I4(ram_reg_i_1443_n_0),
        .I5(ram_reg_i_1444_n_0),
        .O(ram_reg_i_593_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_594
       (.I0(ap_CS_fsm_state131),
        .I1(ap_CS_fsm_state132),
        .I2(ap_CS_fsm_state284),
        .I3(ap_CS_fsm_state285),
        .I4(ram_reg_i_1445_n_0),
        .I5(ram_reg_i_1446_n_0),
        .O(ram_reg_i_594_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_595
       (.I0(ram_reg_i_1447_n_0),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .I5(ram_reg_i_1082_n_0),
        .O(ram_reg_i_595_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_596
       (.I0(ram_reg_i_1448_n_0),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state158),
        .I3(ram_reg_i_728_n_0),
        .I4(ap_CS_fsm_state159),
        .I5(ap_CS_fsm_state259),
        .O(ram_reg_i_596_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_597
       (.I0(ram_reg_i_1449_n_0),
        .I1(ap_CS_fsm_state281),
        .I2(ap_CS_fsm_state130),
        .I3(ram_reg_i_1450_n_0),
        .I4(ap_CS_fsm_state34),
        .I5(ap_CS_fsm_state134),
        .O(ram_reg_i_597_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBF3F3FFF3)) 
    ram_reg_i_61
       (.I0(grp_ClefiaKeySet192_fu_331_rk_address1[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_i_241__0_n_0),
        .I3(ram_reg_i_179__4_n_0),
        .I4(ram_reg_i_242__0_n_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[23]_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_617
       (.I0(ram_reg_i_626_n_0),
        .I1(ram_reg_i_642_n_0),
        .O(ram_reg_i_617_n_0));
  (* SOFT_HLUTNM = "soft_lutpair903" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_618
       (.I0(ram_reg_i_320_n_0),
        .I1(ap_CS_fsm_state136),
        .I2(ram_reg_i_317_n_0),
        .I3(ram_reg_i_318_n_0),
        .O(ram_reg_i_618_n_0));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    ram_reg_i_619
       (.I0(ram_reg_i_1455_n_0),
        .I1(ram_reg_i_1456_n_0),
        .I2(ram_reg_i_1457_n_0),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state6),
        .I5(lk_U_n_44),
        .O(ram_reg_i_619_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_626
       (.I0(ram_reg_i_1460_n_0),
        .I1(ram_reg_i_787_n_0),
        .O(ram_reg_i_626_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_627
       (.I0(ap_CS_fsm_state185),
        .I1(ap_CS_fsm_state186),
        .I2(ap_CS_fsm_state183),
        .I3(ap_CS_fsm_state184),
        .I4(ap_CS_fsm_state204),
        .I5(ram_reg_i_1461_n_0),
        .O(ram_reg_i_627_n_0));
  (* SOFT_HLUTNM = "soft_lutpair931" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_640
       (.I0(ap_CS_fsm_state256),
        .I1(ap_CS_fsm_state255),
        .I2(ap_CS_fsm_state254),
        .O(ram_reg_i_640_n_0));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_641
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state134),
        .O(ram_reg_i_641_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_642
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state59),
        .I4(ram_reg_i_1466_n_0),
        .I5(ram_reg_i_1467_n_0),
        .O(ram_reg_i_642_n_0));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_643
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state34),
        .I4(ram_reg_i_1468_n_0),
        .O(ram_reg_i_643_n_0));
  (* SOFT_HLUTNM = "soft_lutpair895" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_644
       (.I0(ap_CS_fsm_state234),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state235),
        .O(ram_reg_i_644_n_0));
  (* SOFT_HLUTNM = "soft_lutpair901" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_645
       (.I0(ap_CS_fsm_state307),
        .I1(ap_CS_fsm_state306),
        .I2(ap_CS_fsm_state305),
        .I3(ap_CS_fsm_state304),
        .O(ram_reg_i_645_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_646
       (.I0(ram_reg_i_1469_n_0),
        .I1(ram_reg_i_1082_n_0),
        .I2(ap_CS_fsm_state281),
        .I3(ap_CS_fsm_state282),
        .I4(ap_CS_fsm_state259),
        .I5(ap_CS_fsm_state258),
        .O(ram_reg_i_646_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBF3F3FFF3)) 
    ram_reg_i_65
       (.I0(grp_ClefiaKeySet192_fu_331_rk_address1[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_i_255_n_0),
        .I3(ram_reg_i_179__4_n_0),
        .I4(ram_reg_i_256_n_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[23]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_666
       (.I0(ap_CS_fsm_state132),
        .I1(ap_CS_fsm_state131),
        .I2(ap_CS_fsm_state130),
        .I3(ap_CS_fsm_state129),
        .O(ram_reg_i_666_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_667
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state109),
        .O(ram_reg_i_667_n_0));
  (* SOFT_HLUTNM = "soft_lutpair902" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_668
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state135),
        .I3(ram_reg_i_618_n_0),
        .O(ram_reg_i_668_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_669
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_669_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_670
       (.I0(ap_CS_fsm_state211),
        .I1(ap_CS_fsm_state210),
        .I2(ap_CS_fsm_state209),
        .I3(ap_CS_fsm_state208),
        .I4(ap_CS_fsm_state230),
        .I5(ap_CS_fsm_state229),
        .O(ram_reg_i_670_n_0));
  (* SOFT_HLUTNM = "soft_lutpair908" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_671
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state182),
        .O(ram_reg_i_671_n_0));
  (* SOFT_HLUTNM = "soft_lutpair907" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_672
       (.I0(ap_CS_fsm_state160),
        .I1(ap_CS_fsm_state161),
        .I2(ap_CS_fsm_state159),
        .I3(ap_CS_fsm_state158),
        .O(ram_reg_i_672_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFF333F3)) 
    ram_reg_i_68
       (.I0(grp_ClefiaKeySet192_fu_331_rk_address1[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_i_264_n_0),
        .I3(ram_reg_i_179__4_n_0),
        .I4(ram_reg_i_265_n_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    ram_reg_i_684
       (.I0(ap_CS_fsm_state308),
        .I1(ram_reg_i_645_n_0),
        .I2(ram_reg_i_209__1_n_0),
        .I3(ap_CS_fsm_state257),
        .I4(ram_reg_i_646_n_0),
        .I5(ram_reg_i_1485_n_0),
        .O(ram_reg_i_684_n_0));
  (* SOFT_HLUTNM = "soft_lutpair938" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_685
       (.I0(ram_reg_i_206__1_n_0),
        .I1(ap_CS_fsm_state232),
        .I2(ap_CS_fsm_state231),
        .O(ram_reg_i_685_n_0));
  (* SOFT_HLUTNM = "soft_lutpair937" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_i_686
       (.I0(ram_reg_i_210__1_n_0),
        .I1(ram_reg_i_209__1_n_0),
        .I2(ram_reg_i_208__1_n_0),
        .O(ram_reg_i_686_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF0010)) 
    ram_reg_i_687
       (.I0(ap_CS_fsm_state32),
        .I1(ram_reg_i_1486_n_0),
        .I2(ram_reg_i_1306_n_0),
        .I3(ram_reg_i_1487_n_0),
        .I4(ram_reg_i_1488_n_0),
        .I5(ram_reg_i_1468_n_0),
        .O(ram_reg_i_687_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    ram_reg_i_688
       (.I0(ram_reg_i_1489_n_0),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state111),
        .I3(ram_reg_i_1460_n_0),
        .I4(ram_reg_i_1490_n_0),
        .I5(ram_reg_i_666_n_0),
        .O(ram_reg_i_688_n_0));
  LUT6 #(
    .INIT(64'h222222222222222A)) 
    ram_reg_i_689
       (.I0(ram_reg_i_1491_n_0),
        .I1(ram_reg_i_1492_n_0),
        .I2(ap_CS_fsm_state208),
        .I3(ap_CS_fsm_state209),
        .I4(ap_CS_fsm_state210),
        .I5(ap_CS_fsm_state211),
        .O(ram_reg_i_689_n_0));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_712
       (.I0(ap_CS_fsm_state255),
        .I1(ap_CS_fsm_state254),
        .I2(ap_CS_fsm_state235),
        .I3(ap_CS_fsm_state236),
        .I4(ap_CS_fsm_state256),
        .I5(ram_reg_i_685_n_0),
        .O(ram_reg_i_712_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEFFFEFE)) 
    ram_reg_i_713
       (.I0(ram_reg_i_1513_n_0),
        .I1(ap_CS_fsm_state307),
        .I2(ap_CS_fsm_state306),
        .I3(ram_reg_i_1514_n_0),
        .I4(ram_reg_i_1515_n_0),
        .I5(ap_CS_fsm_state308),
        .O(ram_reg_i_713_n_0));
  LUT6 #(
    .INIT(64'h101010101F1F1F10)) 
    ram_reg_i_714
       (.I0(ap_CS_fsm_state135),
        .I1(ram_reg_i_1516_n_0),
        .I2(ram_reg_i_787_n_0),
        .I3(ram_reg_i_1517_n_0),
        .I4(ram_reg_i_784_n_0),
        .I5(ram_reg_i_1518_n_0),
        .O(ram_reg_i_714_n_0));
  LUT6 #(
    .INIT(64'h00EFFFFF00EF00EF)) 
    ram_reg_i_715
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state54),
        .I2(ram_reg_i_1519_n_0),
        .I3(ram_reg_i_1520_n_0),
        .I4(ram_reg_i_1521_n_0),
        .I5(ram_reg_i_1522_n_0),
        .O(ram_reg_i_715_n_0));
  LUT6 #(
    .INIT(64'h4044400055555511)) 
    ram_reg_i_716
       (.I0(ram_reg_i_320_n_0),
        .I1(ram_reg_i_318_n_0),
        .I2(ram_reg_i_1523_n_0),
        .I3(ram_reg_i_317_n_0),
        .I4(ap_CS_fsm_state136),
        .I5(ram_reg_i_1524_n_0),
        .O(ram_reg_i_716_n_0));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    ram_reg_i_717
       (.I0(ram_reg_i_1492_n_0),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state210),
        .I3(ram_reg_i_1525_n_0),
        .I4(ap_CS_fsm_state206),
        .I5(ap_CS_fsm_state207),
        .O(ram_reg_i_717_n_0));
  (* SOFT_HLUTNM = "soft_lutpair952" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_727
       (.I0(ap_CS_fsm_state311),
        .I1(ap_CS_fsm_state310),
        .I2(ap_CS_fsm_state309),
        .O(ram_reg_i_727_n_0));
  (* SOFT_HLUTNM = "soft_lutpair979" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_728
       (.I0(ap_CS_fsm_state310),
        .I1(ap_CS_fsm_state309),
        .O(ram_reg_i_728_n_0));
  LUT6 #(
    .INIT(64'h3FFF3F3F3FFF7FFF)) 
    ram_reg_i_729
       (.I0(ap_CS_fsm_state231),
        .I1(ram_reg_i_209__1_n_0),
        .I2(ram_reg_i_210__1_n_0),
        .I3(ram_reg_i_1542_n_0),
        .I4(ram_reg_i_206__1_n_0),
        .I5(ap_CS_fsm_state232),
        .O(ram_reg_i_729_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8A88888A88)) 
    ram_reg_i_730
       (.I0(ram_reg_i_209__1_n_0),
        .I1(ram_reg_i_1543_n_0),
        .I2(ram_reg_i_1544_n_0),
        .I3(ap_CS_fsm_state257),
        .I4(ap_CS_fsm_state258),
        .I5(ap_CS_fsm_state259),
        .O(ram_reg_i_730_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF1101)) 
    ram_reg_i_731
       (.I0(ap_CS_fsm_state305),
        .I1(ap_CS_fsm_state286),
        .I2(ap_CS_fsm_state284),
        .I3(ap_CS_fsm_state285),
        .I4(ram_reg_i_1545_n_0),
        .I5(ap_CS_fsm_state307),
        .O(ram_reg_i_731_n_0));
  LUT6 #(
    .INIT(64'hFFFFBBFBAAAAAAAA)) 
    ram_reg_i_732
       (.I0(ram_reg_i_618_n_0),
        .I1(ram_reg_i_1546_n_0),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state111),
        .I4(ram_reg_i_1547_n_0),
        .I5(ram_reg_i_1548_n_0),
        .O(ram_reg_i_732_n_0));
  (* SOFT_HLUTNM = "soft_lutpair886" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_733
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state36),
        .O(ram_reg_i_733_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04545454)) 
    ram_reg_i_734
       (.I0(ram_reg_i_1455_n_0),
        .I1(ram_reg_i_1549_n_0),
        .I2(ram_reg_i_1457_n_0),
        .I3(ram_reg_i_1550_n_0),
        .I4(ram_reg_i_1551_n_0),
        .I5(ram_reg_i_1552_n_0),
        .O(ram_reg_i_734_n_0));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    ram_reg_i_735
       (.I0(ram_reg_i_1553_n_0),
        .I1(ram_reg_i_670_n_0),
        .I2(ap_CS_fsm_state207),
        .I3(ap_CS_fsm_state206),
        .I4(ap_CS_fsm_state205),
        .O(ram_reg_i_735_n_0));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    ram_reg_i_736
       (.I0(ram_reg_i_1554_n_0),
        .I1(ram_reg_i_319_n_0),
        .I2(ram_reg_i_1555_n_0),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state185),
        .I5(ram_reg_i_1461_n_0),
        .O(ram_reg_i_736_n_0));
  (* SOFT_HLUTNM = "soft_lutpair931" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_739
       (.I0(ap_CS_fsm_state254),
        .I1(ap_CS_fsm_state255),
        .I2(ap_CS_fsm_state256),
        .I3(ap_CS_fsm_state236),
        .O(ram_reg_i_739_n_0));
  LUT6 #(
    .INIT(64'h0000554055445544)) 
    ram_reg_i_740
       (.I0(ap_CS_fsm_state186),
        .I1(ram_reg_i_1556_n_0),
        .I2(ram_reg_i_1557_n_0),
        .I3(ram_reg_i_1558_n_0),
        .I4(ram_reg_i_1559_n_0),
        .I5(ram_reg_i_1560_n_0),
        .O(ram_reg_i_740_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_741
       (.I0(ram_reg_i_320_n_0),
        .I1(ap_CS_fsm_state204),
        .I2(ap_CS_fsm_state235),
        .I3(ap_CS_fsm_state234),
        .I4(ram_reg_i_315_n_0),
        .I5(ram_reg_i_640_n_0),
        .O(ram_reg_i_741_n_0));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_782
       (.I0(ram_reg_i_645_n_0),
        .I1(ap_CS_fsm_state309),
        .I2(ap_CS_fsm_state308),
        .I3(ap_CS_fsm_state311),
        .I4(ap_CS_fsm_state310),
        .O(ram_reg_i_782_n_0));
  (* SOFT_HLUTNM = "soft_lutpair908" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_783
       (.I0(ap_CS_fsm_state182),
        .I1(ap_CS_fsm_state181),
        .I2(ap_CS_fsm_state180),
        .I3(ap_CS_fsm_state179),
        .O(ram_reg_i_783_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    ram_reg_i_784
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state86),
        .I3(ram_reg_i_785_n_0),
        .I4(ram_reg_i_642_n_0),
        .I5(ap_CS_fsm_state83),
        .O(ram_reg_i_784_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_785
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state109),
        .I5(ap_CS_fsm_state107),
        .O(ram_reg_i_785_n_0));
  (* SOFT_HLUTNM = "soft_lutpair914" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    ram_reg_i_786
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state85),
        .O(ram_reg_i_786_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_787
       (.I0(ram_reg_i_666_n_0),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state133),
        .I3(ap_CS_fsm_state134),
        .I4(ap_CS_fsm_state110),
        .I5(ap_CS_fsm_state111),
        .O(ram_reg_i_787_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEFE)) 
    ram_reg_i_788
       (.I0(ram_reg_i_642_n_0),
        .I1(ram_reg_i_626_n_0),
        .I2(ap_CS_fsm_state36),
        .I3(ram_reg_i_1520_n_0),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state54),
        .O(ram_reg_i_788_n_0));
  (* SOFT_HLUTNM = "soft_lutpair933" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_799
       (.I0(ap_CS_fsm_state261),
        .I1(ap_CS_fsm_state280),
        .I2(ap_CS_fsm_state279),
        .O(ram_reg_i_799_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    ram_reg_i_800
       (.I0(ap_CS_fsm_state205),
        .I1(ram_reg_i_1596_n_0),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state185),
        .I4(ap_CS_fsm_state186),
        .I5(ram_reg_i_934_n_0),
        .O(ram_reg_i_800_n_0));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_reg_i_808
       (.I0(ram_reg_i_1092_n_0),
        .I1(ram_reg_i_813_n_0),
        .I2(ram_reg_i_894_n_0),
        .O(ram_reg_i_808_n_0));
  (* SOFT_HLUTNM = "soft_lutpair971" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_811
       (.I0(ap_CS_fsm_state132),
        .I1(ap_CS_fsm_state133),
        .O(ram_reg_i_811_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_812
       (.I0(ram_reg_i_1603_n_0),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state230),
        .I3(ap_CS_fsm_state129),
        .I4(ap_CS_fsm_state131),
        .I5(ram_reg_i_811_n_0),
        .O(ram_reg_i_812_n_0));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_813
       (.I0(ram_reg_i_939_n_0),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state86),
        .I4(ram_reg_i_1604_n_0),
        .O(ram_reg_i_813_n_0));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_817
       (.I0(ram_reg_i_645_n_0),
        .I1(ap_CS_fsm_state308),
        .I2(ap_CS_fsm_state309),
        .I3(ap_CS_fsm_state310),
        .O(ram_reg_i_817_n_0));
  (* SOFT_HLUTNM = "soft_lutpair979" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_818
       (.I0(ap_CS_fsm_state309),
        .I1(ap_CS_fsm_state310),
        .O(ram_reg_i_818_n_0));
  LUT6 #(
    .INIT(64'h00000000F222F2F2)) 
    ram_reg_i_83
       (.I0(ram_reg_i_179__4_n_0),
        .I1(ram_reg_i_207__1_n_0),
        .I2(ram_reg_i_193__3_n_0),
        .I3(ram_reg_i_206__1_n_0),
        .I4(ram_reg_i_210__1_n_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[310]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair963" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_847
       (.I0(ram_reg_i_1647_n_0),
        .I1(ram_reg_i_1048_n_0),
        .O(ram_reg_i_847_n_0));
  LUT6 #(
    .INIT(64'h0000550455555555)) 
    ram_reg_i_850
       (.I0(ap_CS_fsm_state254),
        .I1(ap_CS_fsm_state231),
        .I2(ap_CS_fsm_state232),
        .I3(ap_CS_fsm_state233),
        .I4(ap_CS_fsm_state234),
        .I5(ram_reg_i_1142_n_0),
        .O(ram_reg_i_850_n_0));
  LUT6 #(
    .INIT(64'hFFFF0020FFFFFFFF)) 
    ram_reg_i_851
       (.I0(ram_reg_i_1098_n_0),
        .I1(ap_CS_fsm_state155),
        .I2(ram_reg_i_1099_n_0),
        .I3(ram_reg_i_1100_n_0),
        .I4(ram_reg_i_934_n_0),
        .I5(ram_reg_i_933_n_0),
        .O(ram_reg_i_851_n_0));
  (* SOFT_HLUTNM = "soft_lutpair918" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_853
       (.I0(ram_reg_i_1653_n_0),
        .I1(ap_CS_fsm_state181),
        .I2(ap_CS_fsm_state183),
        .I3(ap_CS_fsm_state182),
        .O(ram_reg_i_853_n_0));
  (* SOFT_HLUTNM = "soft_lutpair896" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_854
       (.I0(ap_CS_fsm_state157),
        .I1(ap_CS_fsm_state156),
        .I2(ap_CS_fsm_state158),
        .O(ram_reg_i_854_n_0));
  LUT6 #(
    .INIT(64'h0E0E0E0E0E0E0E0F)) 
    ram_reg_i_857
       (.I0(ap_CS_fsm_state309),
        .I1(ap_CS_fsm_state308),
        .I2(ap_CS_fsm_state310),
        .I3(ram_reg_i_1656_n_0),
        .I4(ap_CS_fsm_state307),
        .I5(ram_reg_i_1657_n_0),
        .O(ram_reg_i_857_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8AAA)) 
    ram_reg_i_858
       (.I0(ram_reg_i_365_n_0),
        .I1(ap_CS_fsm_state280),
        .I2(ram_reg_i_450_n_0),
        .I3(ram_reg_i_799_n_0),
        .I4(ap_CS_fsm_state260),
        .I5(ram_reg_i_1658_n_0),
        .O(ram_reg_i_858_n_0));
  LUT6 #(
    .INIT(64'hAA00AA00AA00AA8A)) 
    ram_reg_i_859
       (.I0(ram_reg_i_1659_n_0),
        .I1(ap_CS_fsm_state307),
        .I2(ap_CS_fsm_state306),
        .I3(ap_CS_fsm_state310),
        .I4(ap_CS_fsm_state308),
        .I5(ap_CS_fsm_state309),
        .O(ram_reg_i_859_n_0));
  LUT6 #(
    .INIT(64'h00000000E2E2EEE2)) 
    ram_reg_i_87
       (.I0(ram_reg_i_292_n_0),
        .I1(ram_reg_i_179__4_n_0),
        .I2(ram_reg_i_226__1_n_0),
        .I3(ram_reg_i_225__0_n_0),
        .I4(ram_reg_i_224__1_n_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[256]_0 ));
  LUT6 #(
    .INIT(64'h000000000000FD00)) 
    ram_reg_i_887
       (.I0(ap_CS_fsm_state232),
        .I1(ap_CS_fsm_state233),
        .I2(ap_CS_fsm_state234),
        .I3(ram_reg_i_1142_n_0),
        .I4(ap_CS_fsm_state254),
        .I5(ap_CS_fsm_state255),
        .O(ram_reg_i_887_n_0));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFDFDFFF)) 
    ram_reg_i_893
       (.I0(ram_reg_i_939_n_0),
        .I1(ram_reg_i_1604_n_0),
        .I2(ram_reg_i_1699_n_0),
        .I3(ram_reg_i_1700_n_0),
        .I4(ram_reg_i_1701_n_0),
        .I5(ram_reg_i_1696_n_0),
        .O(ram_reg_i_893_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_894
       (.I0(ram_reg_i_328_n_0),
        .I1(ram_reg_i_1702_n_0),
        .I2(ap_CS_fsm_state129),
        .I3(ap_CS_fsm_state230),
        .I4(ap_CS_fsm_state111),
        .I5(ram_reg_i_1603_n_0),
        .O(ram_reg_i_894_n_0));
  (* SOFT_HLUTNM = "soft_lutpair933" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_899
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state279),
        .I2(ap_CS_fsm_state280),
        .I3(ap_CS_fsm_state261),
        .O(ram_reg_i_899_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_900
       (.I0(ap_CS_fsm_state260),
        .I1(ap_CS_fsm_state258),
        .I2(ap_CS_fsm_state257),
        .I3(ap_CS_fsm_state279),
        .I4(ap_CS_fsm_state280),
        .I5(ap_CS_fsm_state261),
        .O(ram_reg_i_900_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_933
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state185),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state206),
        .I5(ap_CS_fsm_state205),
        .O(ram_reg_i_933_n_0));
  (* SOFT_HLUTNM = "soft_lutpair942" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_934
       (.I0(ap_CS_fsm_state207),
        .I1(ap_CS_fsm_state229),
        .I2(ap_CS_fsm_state210),
        .O(ram_reg_i_934_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_936
       (.I0(ap_CS_fsm_state235),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state234),
        .I3(ap_CS_fsm_state233),
        .I4(ap_CS_fsm_state232),
        .I5(ap_CS_fsm_state231),
        .O(ram_reg_i_936_n_0));
  (* SOFT_HLUTNM = "soft_lutpair926" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_939
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state108),
        .O(ram_reg_i_939_n_0));
  (* SOFT_HLUTNM = "soft_lutpair956" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_943
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state56),
        .O(ram_reg_i_943_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_i_945
       (.I0(ap_CS_fsm_state284),
        .I1(ap_CS_fsm_state286),
        .I2(ap_CS_fsm_state285),
        .I3(ram_reg_i_728_n_0),
        .I4(ap_CS_fsm_state308),
        .I5(ram_reg_i_645_n_0),
        .O(ram_reg_i_945_n_0));
  LUT6 #(
    .INIT(64'hCECECECECFCECFCF)) 
    ram_reg_i_946
       (.I0(ap_CS_fsm_state308),
        .I1(ap_CS_fsm_state310),
        .I2(ap_CS_fsm_state309),
        .I3(ap_CS_fsm_state307),
        .I4(ap_CS_fsm_state306),
        .I5(ram_reg_i_1657_n_0),
        .O(ram_reg_i_946_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    ram_reg_i_947
       (.I0(ap_CS_fsm_state279),
        .I1(ap_CS_fsm_state280),
        .I2(ap_CS_fsm_state261),
        .I3(ap_CS_fsm_state260),
        .I4(ap_CS_fsm_state258),
        .I5(ap_CS_fsm_state257),
        .O(ram_reg_i_947_n_0));
  (* SOFT_HLUTNM = "soft_lutpair961" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_i_948
       (.I0(ap_CS_fsm_state279),
        .I1(ap_CS_fsm_state280),
        .I2(ap_CS_fsm_state261),
        .O(ram_reg_i_948_n_0));
  (* SOFT_HLUTNM = "soft_lutpair950" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_i_972
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state204),
        .O(ram_reg_i_972_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0054)) 
    ram_reg_i_974
       (.I0(ap_CS_fsm_state236),
        .I1(ap_CS_fsm_state235),
        .I2(ap_CS_fsm_state234),
        .I3(ap_CS_fsm_state254),
        .I4(ap_CS_fsm_state256),
        .I5(ap_CS_fsm_state255),
        .O(ram_reg_i_974_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_97__2
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .O(ram_reg_i_97__2_n_0));
  LUT6 #(
    .INIT(64'h00000000000010FF)) 
    ram_reg_i_984
       (.I0(ram_reg_i_1082_n_0),
        .I1(ap_CS_fsm_state258),
        .I2(ap_CS_fsm_state257),
        .I3(ram_reg_i_1790_n_0),
        .I4(ram_reg_i_1791_n_0),
        .I5(ram_reg_i_645_n_0),
        .O(ram_reg_i_984_n_0));
  LUT6 #(
    .INIT(64'h777FFFFF33333333)) 
    ram_reg_i_98__2
       (.I0(ram_reg_i_210__1_n_0),
        .I1(ram_reg_i_314_n_0),
        .I2(ap_CS_fsm_state236),
        .I3(ram_reg_i_315_n_0),
        .I4(ram_reg_i_316_n_0),
        .I5(ram_reg_i_209__1_n_0),
        .O(ram_reg_i_98__2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA80AAAAAAAA)) 
    ram_reg_i_99__1
       (.I0(ram_reg_i_194__1_n_0),
        .I1(ram_reg_i_317_n_0),
        .I2(ram_reg_i_318_n_0),
        .I3(ram_reg_i_319_n_0),
        .I4(ram_reg_i_320_n_0),
        .I5(ram_reg_i_321_n_0),
        .O(ram_reg_i_99__1_n_0));
  FDRE \reg_3305_reg[0] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q1[0]),
        .Q(reg_3305[0]),
        .R(1'b0));
  FDRE \reg_3305_reg[1] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q1[1]),
        .Q(reg_3305[1]),
        .R(1'b0));
  FDRE \reg_3305_reg[2] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q1[2]),
        .Q(reg_3305[2]),
        .R(1'b0));
  FDRE \reg_3305_reg[3] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q1[3]),
        .Q(reg_3305[3]),
        .R(1'b0));
  FDRE \reg_3305_reg[4] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q1[4]),
        .Q(reg_3305[4]),
        .R(1'b0));
  FDRE \reg_3305_reg[5] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q1[5]),
        .Q(reg_3305[5]),
        .R(1'b0));
  FDRE \reg_3305_reg[6] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q1[6]),
        .Q(reg_3305[6]),
        .R(1'b0));
  FDRE \reg_3305_reg[7] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q1[7]),
        .Q(reg_3305[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_3309[7]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state9),
        .O(reg_33050));
  FDRE \reg_3309_reg[0] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q0[0]),
        .Q(reg_3309[0]),
        .R(1'b0));
  FDRE \reg_3309_reg[1] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q0[1]),
        .Q(reg_3309[1]),
        .R(1'b0));
  FDRE \reg_3309_reg[2] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q0[2]),
        .Q(reg_3309[2]),
        .R(1'b0));
  FDRE \reg_3309_reg[3] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q0[3]),
        .Q(reg_3309[3]),
        .R(1'b0));
  FDRE \reg_3309_reg[4] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q0[4]),
        .Q(reg_3309[4]),
        .R(1'b0));
  FDRE \reg_3309_reg[5] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q0[5]),
        .Q(reg_3309[5]),
        .R(1'b0));
  FDRE \reg_3309_reg[6] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q0[6]),
        .Q(reg_3309[6]),
        .R(1'b0));
  FDRE \reg_3309_reg[7] 
       (.C(ap_clk),
        .CE(reg_33050),
        .D(lk_q0[7]),
        .Q(reg_3309[7]),
        .R(1'b0));
  FDRE \reg_3313_reg[0] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q1[0]),
        .Q(reg_3313[0]),
        .R(1'b0));
  FDRE \reg_3313_reg[1] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q1[1]),
        .Q(reg_3313[1]),
        .R(1'b0));
  FDRE \reg_3313_reg[2] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q1[2]),
        .Q(reg_3313[2]),
        .R(1'b0));
  FDRE \reg_3313_reg[3] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q1[3]),
        .Q(reg_3313[3]),
        .R(1'b0));
  FDRE \reg_3313_reg[4] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q1[4]),
        .Q(reg_3313[4]),
        .R(1'b0));
  FDRE \reg_3313_reg[5] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q1[5]),
        .Q(reg_3313[5]),
        .R(1'b0));
  FDRE \reg_3313_reg[6] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q1[6]),
        .Q(reg_3313[6]),
        .R(1'b0));
  FDRE \reg_3313_reg[7] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q1[7]),
        .Q(reg_3313[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_3317[7]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state5),
        .O(reg_33130));
  FDRE \reg_3317_reg[0] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q0[0]),
        .Q(reg_3317[0]),
        .R(1'b0));
  FDRE \reg_3317_reg[1] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q0[1]),
        .Q(reg_3317[1]),
        .R(1'b0));
  FDRE \reg_3317_reg[2] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q0[2]),
        .Q(reg_3317[2]),
        .R(1'b0));
  FDRE \reg_3317_reg[3] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q0[3]),
        .Q(reg_3317[3]),
        .R(1'b0));
  FDRE \reg_3317_reg[4] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q0[4]),
        .Q(reg_3317[4]),
        .R(1'b0));
  FDRE \reg_3317_reg[5] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q0[5]),
        .Q(reg_3317[5]),
        .R(1'b0));
  FDRE \reg_3317_reg[6] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q0[6]),
        .Q(reg_3317[6]),
        .R(1'b0));
  FDRE \reg_3317_reg[7] 
       (.C(ap_clk),
        .CE(reg_33130),
        .D(lk_q0[7]),
        .Q(reg_3317[7]),
        .R(1'b0));
  FDRE \reg_3321_reg[0] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q1[0]),
        .Q(reg_3321[0]),
        .R(1'b0));
  FDRE \reg_3321_reg[1] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q1[1]),
        .Q(reg_3321[1]),
        .R(1'b0));
  FDRE \reg_3321_reg[2] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q1[2]),
        .Q(reg_3321[2]),
        .R(1'b0));
  FDRE \reg_3321_reg[3] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q1[3]),
        .Q(reg_3321[3]),
        .R(1'b0));
  FDRE \reg_3321_reg[4] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q1[4]),
        .Q(reg_3321[4]),
        .R(1'b0));
  FDRE \reg_3321_reg[5] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q1[5]),
        .Q(reg_3321[5]),
        .R(1'b0));
  FDRE \reg_3321_reg[6] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q1[6]),
        .Q(reg_3321[6]),
        .R(1'b0));
  FDRE \reg_3321_reg[7] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q1[7]),
        .Q(reg_3321[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_3325[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state11),
        .O(reg_33210));
  FDRE \reg_3325_reg[0] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q0[0]),
        .Q(reg_3325[0]),
        .R(1'b0));
  FDRE \reg_3325_reg[1] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q0[1]),
        .Q(reg_3325[1]),
        .R(1'b0));
  FDRE \reg_3325_reg[2] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q0[2]),
        .Q(reg_3325[2]),
        .R(1'b0));
  FDRE \reg_3325_reg[3] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q0[3]),
        .Q(reg_3325[3]),
        .R(1'b0));
  FDRE \reg_3325_reg[4] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q0[4]),
        .Q(reg_3325[4]),
        .R(1'b0));
  FDRE \reg_3325_reg[5] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q0[5]),
        .Q(reg_3325[5]),
        .R(1'b0));
  FDRE \reg_3325_reg[6] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q0[6]),
        .Q(reg_3325[6]),
        .R(1'b0));
  FDRE \reg_3325_reg[7] 
       (.C(ap_clk),
        .CE(reg_33210),
        .D(lk_q0[7]),
        .Q(reg_3325[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi
   (interrupt,
    grp_ClefiaKeySet128_fu_343_ap_start_reg0,
    ap_start,
    icmp_ln395_fu_411_p2,
    int_ap_start_reg_0,
    D,
    \icmp_ln401_reg_431[0]_i_2_0 ,
    ram_reg,
    pt_q0,
    ram_reg_0,
    \reg_578_reg[7] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[16] ,
    s_axi_control_RVALID,
    s_axi_control_ARREADY,
    \int_key_bitlen_reg[31]_0 ,
    s_axi_control_WREADY,
    s_axi_control_AWREADY,
    \int_ier_reg[0]_0 ,
    \int_ier_reg[1]_0 ,
    s_axi_control_BVALID,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[23]_0 ,
    \ap_CS_fsm_reg[23]_1 ,
    \r_reg_275_reg[1] ,
    \r_reg_275_reg[3] ,
    \icmp_ln395_reg_423_reg[0] ,
    \icmp_ln395_reg_423_reg[0]_0 ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    mem_reg,
    s_axi_control_RDATA,
    ap_clk,
    Clefia_enc_ce0,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    DIBDI,
    WEBWE,
    ap_rst_n_inv,
    Q,
    icmp_ln395_reg_423,
    grp_ClefiaKeySet256_fu_319_ap_done,
    \ap_CS_fsm_reg[22] ,
    grp_ClefiaKeySet128_fu_343_ap_done,
    \r_1_reg_297_reg[1] ,
    DOBDO,
    DOADO,
    \rin_15_reg_1013_reg[7] ,
    ap_done,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_AWADDR,
    \ap_CS_fsm[22]_i_2_0 ,
    \ap_CS_fsm[22]_i_2_1 ,
    \ap_CS_fsm[22]_i_2_2 ,
    \ap_CS_fsm[22]_i_3_0 ,
    \r_1_reg_297_reg[1]_0 ,
    r_1_reg_297,
    \r_reg_275_reg[1]_0 ,
    \r_reg_275_reg[1]_1 ,
    \r_reg_275_reg[1]_2 ,
    \r_reg_275_reg[1]_3 ,
    \r_reg_275_reg[3]_0 ,
    int_isr_reg018_out,
    int_isr_reg0,
    grp_ClefiaKeySet192_fu_331_ap_start_reg_reg,
    grp_ClefiaKeySet192_fu_331_ap_start_reg,
    grp_ClefiaKeySet256_fu_319_ap_start_reg_reg,
    grp_ClefiaKeySet256_fu_319_ap_start_reg,
    icmp_ln398_reg_427,
    icmp_ln401_reg_431,
    grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0,
    p_0_in0_out,
    grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0,
    \q1_reg[31] ,
    grp_ClefiaEncrypt_1_fu_355_pt_address0,
    E,
    \int_pt_shift0_reg[1]_0 ,
    \int_pt_shift0_reg[1]_1 ,
    \int_Clefia_enc_shift0_reg[0]_0 ,
    \int_Clefia_enc_shift0_reg[1]_0 );
  output interrupt;
  output grp_ClefiaKeySet128_fu_343_ap_start_reg0;
  output ap_start;
  output icmp_ln395_fu_411_p2;
  output int_ap_start_reg_0;
  output [2:0]D;
  output \icmp_ln401_reg_431[0]_i_2_0 ;
  output [7:0]ram_reg;
  output [7:0]pt_q0;
  output [7:0]ram_reg_0;
  output [7:0]\reg_578_reg[7] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[18] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[16] ;
  output s_axi_control_RVALID;
  output s_axi_control_ARREADY;
  output [31:0]\int_key_bitlen_reg[31]_0 ;
  output s_axi_control_WREADY;
  output s_axi_control_AWREADY;
  output \int_ier_reg[0]_0 ;
  output \int_ier_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[23]_0 ;
  output \ap_CS_fsm_reg[23]_1 ;
  output \r_reg_275_reg[1] ;
  output \r_reg_275_reg[3] ;
  output \icmp_ln395_reg_423_reg[0] ;
  output \icmp_ln395_reg_423_reg[0]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [7:0]mem_reg;
  output [31:0]s_axi_control_RDATA;
  input ap_clk;
  input Clefia_enc_ce0;
  input [1:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]DIBDI;
  input [3:0]WEBWE;
  input ap_rst_n_inv;
  input [20:0]Q;
  input icmp_ln395_reg_423;
  input grp_ClefiaKeySet256_fu_319_ap_done;
  input [0:0]\ap_CS_fsm_reg[22] ;
  input grp_ClefiaKeySet128_fu_343_ap_done;
  input \r_1_reg_297_reg[1] ;
  input [7:0]DOBDO;
  input [7:0]DOADO;
  input [7:0]\rin_15_reg_1013_reg[7] ;
  input ap_done;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [6:0]s_axi_control_ARADDR;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input [6:0]s_axi_control_AWADDR;
  input [6:0]\ap_CS_fsm[22]_i_2_0 ;
  input \ap_CS_fsm[22]_i_2_1 ;
  input \ap_CS_fsm[22]_i_2_2 ;
  input \ap_CS_fsm[22]_i_3_0 ;
  input \r_1_reg_297_reg[1]_0 ;
  input [2:0]r_1_reg_297;
  input \r_reg_275_reg[1]_0 ;
  input \r_reg_275_reg[1]_1 ;
  input \r_reg_275_reg[1]_2 ;
  input \r_reg_275_reg[1]_3 ;
  input \r_reg_275_reg[3]_0 ;
  input int_isr_reg018_out;
  input int_isr_reg0;
  input [0:0]grp_ClefiaKeySet192_fu_331_ap_start_reg_reg;
  input grp_ClefiaKeySet192_fu_331_ap_start_reg;
  input [0:0]grp_ClefiaKeySet256_fu_319_ap_start_reg_reg;
  input grp_ClefiaKeySet256_fu_319_ap_start_reg;
  input icmp_ln398_reg_427;
  input icmp_ln401_reg_431;
  input [7:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0;
  input [3:0]p_0_in0_out;
  input [1:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0;
  input [7:0]\q1_reg[31] ;
  input [2:0]grp_ClefiaEncrypt_1_fu_355_pt_address0;
  input [0:0]E;
  input [1:0]\int_pt_shift0_reg[1]_0 ;
  input \int_pt_shift0_reg[1]_1 ;
  input \int_Clefia_enc_shift0_reg[0]_0 ;
  input \int_Clefia_enc_shift0_reg[1]_0 ;

  wire [1:0]ADDRBWRADDR;
  wire Clefia_enc_ce0;
  wire [2:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [20:0]Q;
  wire [3:0]WEBWE;
  wire \ap_CS_fsm[21]_i_2_n_0 ;
  wire \ap_CS_fsm[22]_i_10_n_0 ;
  wire \ap_CS_fsm[22]_i_12_n_0 ;
  wire \ap_CS_fsm[22]_i_13_n_0 ;
  wire [6:0]\ap_CS_fsm[22]_i_2_0 ;
  wire \ap_CS_fsm[22]_i_2_1 ;
  wire \ap_CS_fsm[22]_i_2_2 ;
  wire \ap_CS_fsm[22]_i_3_0 ;
  wire \ap_CS_fsm[22]_i_3_n_0 ;
  wire \ap_CS_fsm[22]_i_4_n_0 ;
  wire \ap_CS_fsm[22]_i_5_n_0 ;
  wire \ap_CS_fsm[22]_i_6_n_0 ;
  wire \ap_CS_fsm[22]_i_8_n_0 ;
  wire \ap_CS_fsm[22]_i_9_n_0 ;
  wire \ap_CS_fsm[24]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[18] ;
  wire [0:0]\ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire \ap_CS_fsm_reg[23]_1 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire [1:0]data3;
  wire [1:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0;
  wire [7:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0;
  wire [2:0]grp_ClefiaEncrypt_1_fu_355_pt_address0;
  wire grp_ClefiaKeySet128_fu_343_ap_done;
  wire grp_ClefiaKeySet128_fu_343_ap_start_reg0;
  wire grp_ClefiaKeySet192_fu_331_ap_start_reg;
  wire [0:0]grp_ClefiaKeySet192_fu_331_ap_start_reg_reg;
  wire grp_ClefiaKeySet256_fu_319_ap_done;
  wire grp_ClefiaKeySet256_fu_319_ap_start_reg;
  wire [0:0]grp_ClefiaKeySet256_fu_319_ap_start_reg_reg;
  wire grp_fu_399_p2;
  wire grp_fu_405_p2;
  wire icmp_ln395_fu_411_p2;
  wire icmp_ln395_reg_423;
  wire \icmp_ln395_reg_423[0]_i_2_n_0 ;
  wire \icmp_ln395_reg_423[0]_i_3_n_0 ;
  wire \icmp_ln395_reg_423[0]_i_4_n_0 ;
  wire \icmp_ln395_reg_423[0]_i_5_n_0 ;
  wire \icmp_ln395_reg_423[0]_i_6_n_0 ;
  wire \icmp_ln395_reg_423[0]_i_7_n_0 ;
  wire \icmp_ln395_reg_423[0]_i_8_n_0 ;
  wire \icmp_ln395_reg_423[0]_i_9_n_0 ;
  wire \icmp_ln395_reg_423_reg[0] ;
  wire \icmp_ln395_reg_423_reg[0]_0 ;
  wire icmp_ln398_reg_427;
  wire icmp_ln401_reg_431;
  wire \icmp_ln401_reg_431[0]_i_2_0 ;
  wire \icmp_ln401_reg_431[0]_i_3_n_0 ;
  wire \icmp_ln401_reg_431[0]_i_4_n_0 ;
  wire int_Clefia_dec_ce1;
  wire int_Clefia_dec_n_10;
  wire int_Clefia_dec_n_11;
  wire int_Clefia_dec_n_12;
  wire int_Clefia_dec_n_13;
  wire int_Clefia_dec_n_14;
  wire int_Clefia_dec_n_15;
  wire int_Clefia_dec_n_16;
  wire int_Clefia_dec_n_17;
  wire int_Clefia_dec_n_18;
  wire int_Clefia_dec_n_19;
  wire int_Clefia_dec_n_20;
  wire int_Clefia_dec_n_21;
  wire int_Clefia_dec_n_22;
  wire int_Clefia_dec_n_23;
  wire int_Clefia_dec_n_24;
  wire int_Clefia_dec_n_25;
  wire int_Clefia_dec_n_26;
  wire int_Clefia_dec_n_27;
  wire int_Clefia_dec_n_28;
  wire int_Clefia_dec_n_29;
  wire int_Clefia_dec_n_30;
  wire int_Clefia_dec_n_31;
  wire int_Clefia_dec_n_32;
  wire int_Clefia_dec_n_8;
  wire int_Clefia_dec_n_9;
  wire int_Clefia_dec_read;
  wire int_Clefia_dec_read0;
  wire int_Clefia_enc_n_0;
  wire int_Clefia_enc_n_1;
  wire int_Clefia_enc_n_10;
  wire int_Clefia_enc_n_11;
  wire int_Clefia_enc_n_12;
  wire int_Clefia_enc_n_13;
  wire int_Clefia_enc_n_14;
  wire int_Clefia_enc_n_15;
  wire int_Clefia_enc_n_16;
  wire int_Clefia_enc_n_17;
  wire int_Clefia_enc_n_18;
  wire int_Clefia_enc_n_19;
  wire int_Clefia_enc_n_2;
  wire int_Clefia_enc_n_20;
  wire int_Clefia_enc_n_21;
  wire int_Clefia_enc_n_22;
  wire int_Clefia_enc_n_23;
  wire int_Clefia_enc_n_24;
  wire int_Clefia_enc_n_25;
  wire int_Clefia_enc_n_26;
  wire int_Clefia_enc_n_27;
  wire int_Clefia_enc_n_28;
  wire int_Clefia_enc_n_29;
  wire int_Clefia_enc_n_3;
  wire int_Clefia_enc_n_30;
  wire int_Clefia_enc_n_31;
  wire int_Clefia_enc_n_4;
  wire int_Clefia_enc_n_5;
  wire int_Clefia_enc_n_6;
  wire int_Clefia_enc_n_7;
  wire int_Clefia_enc_n_8;
  wire int_Clefia_enc_n_9;
  wire [31:0]int_Clefia_enc_q0;
  wire int_Clefia_enc_read;
  wire int_Clefia_enc_read0;
  wire [1:0]int_Clefia_enc_shift0;
  wire \int_Clefia_enc_shift0[0]_i_1_n_0 ;
  wire \int_Clefia_enc_shift0[1]_i_1_n_0 ;
  wire \int_Clefia_enc_shift0_reg[0]_0 ;
  wire \int_Clefia_enc_shift0_reg[1]_0 ;
  wire int_Clefia_enc_write0;
  wire int_Clefia_enc_write_i_1_n_0;
  wire int_Clefia_enc_write_reg_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_reg_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg[0]_0 ;
  wire \int_ier_reg[1]_0 ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire int_isr_reg0;
  wire int_isr_reg018_out;
  wire \int_key_bitlen[0]_i_1_n_0 ;
  wire \int_key_bitlen[10]_i_1_n_0 ;
  wire \int_key_bitlen[11]_i_1_n_0 ;
  wire \int_key_bitlen[12]_i_1_n_0 ;
  wire \int_key_bitlen[13]_i_1_n_0 ;
  wire \int_key_bitlen[14]_i_1_n_0 ;
  wire \int_key_bitlen[15]_i_1_n_0 ;
  wire \int_key_bitlen[16]_i_1_n_0 ;
  wire \int_key_bitlen[17]_i_1_n_0 ;
  wire \int_key_bitlen[18]_i_1_n_0 ;
  wire \int_key_bitlen[19]_i_1_n_0 ;
  wire \int_key_bitlen[1]_i_1_n_0 ;
  wire \int_key_bitlen[20]_i_1_n_0 ;
  wire \int_key_bitlen[21]_i_1_n_0 ;
  wire \int_key_bitlen[22]_i_1_n_0 ;
  wire \int_key_bitlen[23]_i_1_n_0 ;
  wire \int_key_bitlen[24]_i_1_n_0 ;
  wire \int_key_bitlen[25]_i_1_n_0 ;
  wire \int_key_bitlen[26]_i_1_n_0 ;
  wire \int_key_bitlen[27]_i_1_n_0 ;
  wire \int_key_bitlen[28]_i_1_n_0 ;
  wire \int_key_bitlen[29]_i_1_n_0 ;
  wire \int_key_bitlen[2]_i_1_n_0 ;
  wire \int_key_bitlen[30]_i_1_n_0 ;
  wire \int_key_bitlen[31]_i_1_n_0 ;
  wire \int_key_bitlen[31]_i_2_n_0 ;
  wire \int_key_bitlen[31]_i_3_n_0 ;
  wire \int_key_bitlen[31]_i_4_n_0 ;
  wire \int_key_bitlen[3]_i_1_n_0 ;
  wire \int_key_bitlen[4]_i_1_n_0 ;
  wire \int_key_bitlen[5]_i_1_n_0 ;
  wire \int_key_bitlen[6]_i_1_n_0 ;
  wire \int_key_bitlen[7]_i_1_n_0 ;
  wire \int_key_bitlen[8]_i_1_n_0 ;
  wire \int_key_bitlen[9]_i_1_n_0 ;
  wire [31:0]\int_key_bitlen_reg[31]_0 ;
  wire [1:0]int_pt_address1;
  wire int_pt_n_51;
  wire int_pt_n_52;
  wire int_pt_n_53;
  wire int_pt_n_54;
  wire int_pt_n_55;
  wire int_pt_n_56;
  wire int_pt_n_57;
  wire int_pt_n_58;
  wire int_pt_n_59;
  wire int_pt_n_60;
  wire int_pt_n_61;
  wire int_pt_n_62;
  wire int_pt_n_63;
  wire int_pt_n_64;
  wire int_pt_n_65;
  wire int_pt_n_66;
  wire int_pt_n_67;
  wire int_pt_n_68;
  wire int_pt_n_69;
  wire int_pt_n_70;
  wire int_pt_n_71;
  wire int_pt_n_72;
  wire int_pt_n_73;
  wire int_pt_n_74;
  wire int_pt_n_75;
  wire int_pt_n_76;
  wire int_pt_n_77;
  wire int_pt_n_78;
  wire int_pt_n_79;
  wire int_pt_n_80;
  wire int_pt_n_81;
  wire int_pt_n_82;
  wire int_pt_n_83;
  wire int_pt_n_84;
  wire int_pt_n_85;
  wire int_pt_n_86;
  wire int_pt_n_87;
  wire int_pt_n_88;
  wire int_pt_n_89;
  wire int_pt_read;
  wire int_pt_read0;
  wire [1:0]int_pt_shift0;
  wire \int_pt_shift0[0]_i_1_n_0 ;
  wire \int_pt_shift0[1]_i_1_n_0 ;
  wire [1:0]\int_pt_shift0_reg[1]_0 ;
  wire \int_pt_shift0_reg[1]_1 ;
  wire int_pt_write0;
  wire int_pt_write_i_1_n_0;
  wire int_pt_write_reg_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire [7:0]mem_reg;
  wire [31:0]p_0_in;
  wire [3:0]p_0_in0_out;
  wire [7:0]pt_q0;
  wire [7:0]\q1_reg[31] ;
  wire [2:0]r_1_reg_297;
  wire \r_1_reg_297_reg[1] ;
  wire \r_1_reg_297_reg[1]_0 ;
  wire \r_reg_275_reg[1] ;
  wire \r_reg_275_reg[1]_0 ;
  wire \r_reg_275_reg[1]_1 ;
  wire \r_reg_275_reg[1]_2 ;
  wire \r_reg_275_reg[1]_3 ;
  wire \r_reg_275_reg[3] ;
  wire \r_reg_275_reg[3]_0 ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [7:0]\reg_578_reg[7] ;
  wire [7:0]\rin_15_reg_1013_reg[7] ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;

  LUT5 #(
    .INIT(32'h04FF0404)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(\ap_CS_fsm[21]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(icmp_ln395_reg_423),
        .I3(grp_ClefiaKeySet256_fu_319_ap_done),
        .I4(Q[18]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(grp_fu_399_p2),
        .I1(grp_fu_405_p2),
        .O(\ap_CS_fsm[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2020FF20)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[17]),
        .I1(icmp_ln395_reg_423),
        .I2(grp_fu_399_p2),
        .I3(Q[19]),
        .I4(\ap_CS_fsm_reg[22] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[22]_i_10 
       (.I0(\int_key_bitlen_reg[31]_0 [19]),
        .I1(\int_key_bitlen_reg[31]_0 [18]),
        .I2(\int_key_bitlen_reg[31]_0 [4]),
        .I3(\int_key_bitlen_reg[31]_0 [5]),
        .I4(\int_key_bitlen_reg[31]_0 [17]),
        .I5(\int_key_bitlen_reg[31]_0 [16]),
        .O(\ap_CS_fsm[22]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[22]_i_12 
       (.I0(\int_key_bitlen_reg[31]_0 [30]),
        .I1(\int_key_bitlen_reg[31]_0 [31]),
        .O(\ap_CS_fsm[22]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[22]_i_13 
       (.I0(\int_key_bitlen_reg[31]_0 [3]),
        .I1(\int_key_bitlen_reg[31]_0 [21]),
        .I2(\int_key_bitlen_reg[31]_0 [2]),
        .I3(\int_key_bitlen_reg[31]_0 [0]),
        .I4(\icmp_ln395_reg_423[0]_i_4_n_0 ),
        .O(\ap_CS_fsm[22]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[22]_i_2 
       (.I0(\ap_CS_fsm[22]_i_3_n_0 ),
        .I1(\ap_CS_fsm[22]_i_4_n_0 ),
        .I2(\ap_CS_fsm[22]_i_5_n_0 ),
        .O(grp_fu_399_p2));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAB)) 
    \ap_CS_fsm[22]_i_3 
       (.I0(\ap_CS_fsm[22]_i_6_n_0 ),
        .I1(\ap_CS_fsm[22]_i_2_0 [5]),
        .I2(\ap_CS_fsm[22]_i_2_0 [4]),
        .I3(\ap_CS_fsm[22]_i_2_0 [6]),
        .I4(\ap_CS_fsm[22]_i_2_2 ),
        .I5(\ap_CS_fsm[22]_i_8_n_0 ),
        .O(\ap_CS_fsm[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \ap_CS_fsm[22]_i_4 
       (.I0(\ap_CS_fsm[22]_i_2_0 [0]),
        .I1(Q[17]),
        .I2(\int_key_bitlen_reg[31]_0 [6]),
        .I3(\ap_CS_fsm[22]_i_2_0 [1]),
        .I4(\int_key_bitlen_reg[31]_0 [7]),
        .I5(\ap_CS_fsm[22]_i_9_n_0 ),
        .O(\ap_CS_fsm[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFEFF)) 
    \ap_CS_fsm[22]_i_5 
       (.I0(\int_key_bitlen_reg[31]_0 [20]),
        .I1(\int_key_bitlen_reg[31]_0 [24]),
        .I2(Q[17]),
        .I3(\icmp_ln395_reg_423[0]_i_8_n_0 ),
        .I4(\ap_CS_fsm[22]_i_10_n_0 ),
        .I5(\ap_CS_fsm[22]_i_2_1 ),
        .O(\ap_CS_fsm[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[22]_i_6 
       (.I0(\int_key_bitlen_reg[31]_0 [25]),
        .I1(\int_key_bitlen_reg[31]_0 [26]),
        .I2(Q[17]),
        .I3(\ap_CS_fsm[22]_i_12_n_0 ),
        .I4(\int_key_bitlen_reg[31]_0 [28]),
        .I5(\int_key_bitlen_reg[31]_0 [29]),
        .O(\ap_CS_fsm[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \ap_CS_fsm[22]_i_8 
       (.I0(\ap_CS_fsm[22]_i_13_n_0 ),
        .I1(\int_key_bitlen_reg[31]_0 [9]),
        .I2(Q[17]),
        .I3(\int_key_bitlen_reg[31]_0 [1]),
        .I4(\ap_CS_fsm[22]_i_3_0 ),
        .O(\ap_CS_fsm[22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \ap_CS_fsm[22]_i_9 
       (.I0(\int_key_bitlen_reg[31]_0 [12]),
        .I1(\ap_CS_fsm[22]_i_2_0 [3]),
        .I2(\int_key_bitlen_reg[31]_0 [8]),
        .I3(Q[17]),
        .I4(\ap_CS_fsm[22]_i_2_0 [2]),
        .O(\ap_CS_fsm[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(\ap_CS_fsm[24]_i_2_n_0 ),
        .I1(grp_ClefiaKeySet256_fu_319_ap_done),
        .I2(Q[18]),
        .I3(grp_ClefiaKeySet128_fu_343_ap_done),
        .I4(Q[20]),
        .I5(\r_1_reg_297_reg[1] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[24]_i_2 
       (.I0(icmp_ln395_reg_423),
        .I1(Q[17]),
        .I2(grp_fu_405_p2),
        .I3(grp_fu_399_p2),
        .O(\ap_CS_fsm[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_0_reg_440[0]_i_1 
       (.I0(int_Clefia_enc_q0[24]),
        .I1(int_Clefia_enc_q0[8]),
        .I2(int_Clefia_enc_shift0[0]),
        .I3(int_Clefia_enc_q0[16]),
        .I4(int_Clefia_enc_shift0[1]),
        .I5(int_Clefia_enc_q0[0]),
        .O(mem_reg[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_0_reg_440[1]_i_1 
       (.I0(int_Clefia_enc_q0[25]),
        .I1(int_Clefia_enc_q0[9]),
        .I2(int_Clefia_enc_shift0[0]),
        .I3(int_Clefia_enc_q0[17]),
        .I4(int_Clefia_enc_shift0[1]),
        .I5(int_Clefia_enc_q0[1]),
        .O(mem_reg[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_0_reg_440[2]_i_1 
       (.I0(int_Clefia_enc_q0[26]),
        .I1(int_Clefia_enc_q0[10]),
        .I2(int_Clefia_enc_shift0[0]),
        .I3(int_Clefia_enc_q0[18]),
        .I4(int_Clefia_enc_shift0[1]),
        .I5(int_Clefia_enc_q0[2]),
        .O(mem_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_0_reg_440[3]_i_1 
       (.I0(int_Clefia_enc_q0[27]),
        .I1(int_Clefia_enc_q0[11]),
        .I2(int_Clefia_enc_shift0[0]),
        .I3(int_Clefia_enc_q0[19]),
        .I4(int_Clefia_enc_shift0[1]),
        .I5(int_Clefia_enc_q0[3]),
        .O(mem_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_0_reg_440[4]_i_1 
       (.I0(int_Clefia_enc_q0[28]),
        .I1(int_Clefia_enc_q0[12]),
        .I2(int_Clefia_enc_shift0[0]),
        .I3(int_Clefia_enc_q0[20]),
        .I4(int_Clefia_enc_shift0[1]),
        .I5(int_Clefia_enc_q0[4]),
        .O(mem_reg[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_0_reg_440[5]_i_1 
       (.I0(int_Clefia_enc_q0[29]),
        .I1(int_Clefia_enc_q0[13]),
        .I2(int_Clefia_enc_shift0[0]),
        .I3(int_Clefia_enc_q0[21]),
        .I4(int_Clefia_enc_shift0[1]),
        .I5(int_Clefia_enc_q0[5]),
        .O(mem_reg[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_0_reg_440[6]_i_1 
       (.I0(int_Clefia_enc_q0[30]),
        .I1(int_Clefia_enc_q0[14]),
        .I2(int_Clefia_enc_shift0[0]),
        .I3(int_Clefia_enc_q0[22]),
        .I4(int_Clefia_enc_shift0[1]),
        .I5(int_Clefia_enc_q0[6]),
        .O(mem_reg[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_0_reg_440[7]_i_1 
       (.I0(int_Clefia_enc_q0[31]),
        .I1(int_Clefia_enc_q0[15]),
        .I2(int_Clefia_enc_shift0[0]),
        .I3(int_Clefia_enc_q0[23]),
        .I4(int_Clefia_enc_shift0[1]),
        .I5(int_Clefia_enc_q0[7]),
        .O(mem_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hF8888888)) 
    grp_ClefiaKeySet128_fu_343_ap_start_reg_i_2
       (.I0(Q[17]),
        .I1(icmp_ln395_reg_423),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(icmp_ln395_fu_411_p2),
        .O(grp_ClefiaKeySet128_fu_343_ap_start_reg0));
  LUT6 #(
    .INIT(64'hF400FFFFF400F400)) 
    grp_ClefiaKeySet192_fu_331_ap_start_reg_i_1
       (.I0(icmp_ln395_reg_423),
        .I1(Q[17]),
        .I2(int_ap_start_reg_0),
        .I3(grp_fu_399_p2),
        .I4(grp_ClefiaKeySet192_fu_331_ap_start_reg_reg),
        .I5(grp_ClefiaKeySet192_fu_331_ap_start_reg),
        .O(\icmp_ln395_reg_423_reg[0] ));
  LUT6 #(
    .INIT(64'h00F4FFFF00F400F4)) 
    grp_ClefiaKeySet256_fu_319_ap_start_reg_i_1
       (.I0(icmp_ln395_reg_423),
        .I1(Q[17]),
        .I2(int_ap_start_reg_0),
        .I3(\ap_CS_fsm[21]_i_2_n_0 ),
        .I4(grp_ClefiaKeySet256_fu_319_ap_start_reg_reg),
        .I5(grp_ClefiaKeySet256_fu_319_ap_start_reg),
        .O(\icmp_ln395_reg_423_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \icmp_ln395_reg_423[0]_i_1 
       (.I0(\icmp_ln395_reg_423[0]_i_2_n_0 ),
        .I1(\icmp_ln395_reg_423[0]_i_3_n_0 ),
        .I2(\icmp_ln395_reg_423[0]_i_4_n_0 ),
        .I3(\icmp_ln395_reg_423[0]_i_5_n_0 ),
        .I4(\icmp_ln395_reg_423[0]_i_6_n_0 ),
        .O(icmp_ln395_fu_411_p2));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \icmp_ln395_reg_423[0]_i_2 
       (.I0(\int_key_bitlen_reg[31]_0 [8]),
        .I1(\int_key_bitlen_reg[31]_0 [25]),
        .I2(\int_key_bitlen_reg[31]_0 [26]),
        .I3(\int_key_bitlen_reg[31]_0 [7]),
        .I4(\icmp_ln395_reg_423[0]_i_7_n_0 ),
        .O(\icmp_ln395_reg_423[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \icmp_ln395_reg_423[0]_i_3 
       (.I0(\icmp_ln395_reg_423[0]_i_8_n_0 ),
        .I1(\int_key_bitlen_reg[31]_0 [20]),
        .I2(\int_key_bitlen_reg[31]_0 [24]),
        .I3(\int_key_bitlen_reg[31]_0 [3]),
        .I4(\int_key_bitlen_reg[31]_0 [21]),
        .O(\icmp_ln395_reg_423[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_423[0]_i_4 
       (.I0(\int_key_bitlen_reg[31]_0 [11]),
        .I1(\int_key_bitlen_reg[31]_0 [10]),
        .I2(\int_key_bitlen_reg[31]_0 [23]),
        .I3(\int_key_bitlen_reg[31]_0 [22]),
        .O(\icmp_ln395_reg_423[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_423[0]_i_5 
       (.I0(\int_key_bitlen_reg[31]_0 [16]),
        .I1(\int_key_bitlen_reg[31]_0 [17]),
        .I2(\int_key_bitlen_reg[31]_0 [5]),
        .I3(\int_key_bitlen_reg[31]_0 [4]),
        .O(\icmp_ln395_reg_423[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln395_reg_423[0]_i_6 
       (.I0(\int_key_bitlen_reg[31]_0 [2]),
        .I1(\int_key_bitlen_reg[31]_0 [0]),
        .I2(\int_key_bitlen_reg[31]_0 [28]),
        .I3(\int_key_bitlen_reg[31]_0 [29]),
        .I4(\icmp_ln395_reg_423[0]_i_9_n_0 ),
        .O(\icmp_ln395_reg_423[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_423[0]_i_7 
       (.I0(\int_key_bitlen_reg[31]_0 [6]),
        .I1(\int_key_bitlen_reg[31]_0 [1]),
        .I2(\int_key_bitlen_reg[31]_0 [12]),
        .I3(\int_key_bitlen_reg[31]_0 [9]),
        .O(\icmp_ln395_reg_423[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln395_reg_423[0]_i_8 
       (.I0(\int_key_bitlen_reg[31]_0 [14]),
        .I1(\int_key_bitlen_reg[31]_0 [13]),
        .I2(\int_key_bitlen_reg[31]_0 [27]),
        .I3(\int_key_bitlen_reg[31]_0 [15]),
        .O(\icmp_ln395_reg_423[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_423[0]_i_9 
       (.I0(\int_key_bitlen_reg[31]_0 [31]),
        .I1(\int_key_bitlen_reg[31]_0 [30]),
        .I2(\int_key_bitlen_reg[31]_0 [19]),
        .I3(\int_key_bitlen_reg[31]_0 [18]),
        .O(\icmp_ln395_reg_423[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \icmp_ln398_reg_427[0]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln395_fu_411_p2),
        .I2(grp_fu_399_p2),
        .I3(icmp_ln398_reg_427),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFD0020)) 
    \icmp_ln401_reg_431[0]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln395_fu_411_p2),
        .I2(grp_fu_405_p2),
        .I3(grp_fu_399_p2),
        .I4(icmp_ln401_reg_431),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \icmp_ln401_reg_431[0]_i_2 
       (.I0(\ap_CS_fsm[22]_i_3_n_0 ),
        .I1(\icmp_ln401_reg_431[0]_i_3_n_0 ),
        .I2(\ap_CS_fsm[22]_i_5_n_0 ),
        .O(grp_fu_405_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \icmp_ln401_reg_431[0]_i_3 
       (.I0(\ap_CS_fsm[22]_i_2_0 [3]),
        .I1(Q[17]),
        .I2(\int_key_bitlen_reg[31]_0 [12]),
        .I3(\ap_CS_fsm[22]_i_2_0 [1]),
        .I4(\int_key_bitlen_reg[31]_0 [7]),
        .I5(\icmp_ln401_reg_431[0]_i_4_n_0 ),
        .O(\icmp_ln401_reg_431[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \icmp_ln401_reg_431[0]_i_4 
       (.I0(\int_key_bitlen_reg[31]_0 [6]),
        .I1(\ap_CS_fsm[22]_i_2_0 [0]),
        .I2(\int_key_bitlen_reg[31]_0 [8]),
        .I3(Q[17]),
        .I4(\ap_CS_fsm[22]_i_2_0 [2]),
        .O(\icmp_ln401_reg_431[0]_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized1 int_Clefia_dec
       (.D({p_0_in[31],p_0_in[9],p_0_in[7],p_0_in[3:0]}),
        .DOADO({int_Clefia_enc_n_0,int_Clefia_enc_n_22,int_Clefia_enc_n_24,int_Clefia_enc_n_28,int_Clefia_enc_n_29,int_Clefia_enc_n_30,int_Clefia_enc_n_31}),
        .Q({\int_key_bitlen_reg[31]_0 [31],\int_key_bitlen_reg[31]_0 [9],\int_key_bitlen_reg[31]_0 [7],\int_key_bitlen_reg[31]_0 [3:0]}),
        .ap_clk(ap_clk),
        .grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0),
        .int_Clefia_dec_ce1(int_Clefia_dec_ce1),
        .int_Clefia_enc_read(int_Clefia_enc_read),
        .int_ap_idle(int_ap_idle),
        .int_ap_ready(int_ap_ready),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .interrupt(interrupt),
        .p_0_in0_out(p_0_in0_out),
        .p_1_in({\q1_reg[31] ,grp_ClefiaDecrypt_1_fu_370_Clefia_dec_d0}),
        .q1({int_pt_n_51,int_pt_n_52,int_pt_n_53,int_pt_n_54,int_pt_n_55,int_pt_n_56,int_pt_n_57}),
        .\q1_reg[30]_0 ({int_Clefia_dec_n_8,int_Clefia_dec_n_9,int_Clefia_dec_n_10,int_Clefia_dec_n_11,int_Clefia_dec_n_12,int_Clefia_dec_n_13,int_Clefia_dec_n_14,int_Clefia_dec_n_15,int_Clefia_dec_n_16,int_Clefia_dec_n_17,int_Clefia_dec_n_18,int_Clefia_dec_n_19,int_Clefia_dec_n_20,int_Clefia_dec_n_21,int_Clefia_dec_n_22,int_Clefia_dec_n_23,int_Clefia_dec_n_24,int_Clefia_dec_n_25,int_Clefia_dec_n_26,int_Clefia_dec_n_27,int_Clefia_dec_n_28,int_Clefia_dec_n_29,int_Clefia_dec_n_30,int_Clefia_dec_n_31,int_Clefia_dec_n_32}),
        .\q1_reg[31]_0 (rstate),
        .\rdata_reg[0] (\rdata[1]_i_3_n_0 ),
        .\rdata_reg[0]_0 (\rdata[0]_i_3_n_0 ),
        .\rdata_reg[0]_1 (\rdata[1]_i_5_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_4_n_0 ),
        .\rdata_reg[2] (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[31] (\rdata[31]_i_4_n_0 ),
        .\rdata_reg[7] (int_auto_restart_reg_n_0),
        .s_axi_control_ARADDR({s_axi_control_ARADDR[5],s_axi_control_ARADDR[3:2]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    int_Clefia_dec_read_i_1
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(s_axi_control_ARADDR[4]),
        .O(int_Clefia_dec_read0));
  FDRE int_Clefia_dec_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_dec_read0),
        .Q(int_Clefia_dec_read),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0 int_Clefia_enc
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .DIBDI(DIBDI),
        .DOADO({int_Clefia_enc_n_0,int_Clefia_enc_n_1,int_Clefia_enc_n_2,int_Clefia_enc_n_3,int_Clefia_enc_n_4,int_Clefia_enc_n_5,int_Clefia_enc_n_6,int_Clefia_enc_n_7,int_Clefia_enc_n_8,int_Clefia_enc_n_9,int_Clefia_enc_n_10,int_Clefia_enc_n_11,int_Clefia_enc_n_12,int_Clefia_enc_n_13,int_Clefia_enc_n_14,int_Clefia_enc_n_15,int_Clefia_enc_n_16,int_Clefia_enc_n_17,int_Clefia_enc_n_18,int_Clefia_enc_n_19,int_Clefia_enc_n_20,int_Clefia_enc_n_21,int_Clefia_enc_n_22,int_Clefia_enc_n_23,int_Clefia_enc_n_24,int_Clefia_enc_n_25,int_Clefia_enc_n_26,int_Clefia_enc_n_27,int_Clefia_enc_n_28,int_Clefia_enc_n_29,int_Clefia_enc_n_30,int_Clefia_enc_n_31}),
        .DOBDO(int_Clefia_enc_q0),
        .Q(Q[16:1]),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .int_Clefia_dec_ce1(int_Clefia_dec_ce1),
        .int_pt_address1(int_pt_address1),
        .mem_reg_0(int_Clefia_enc_write_reg_n_0),
        .mem_reg_1(wstate),
        .mem_reg_2(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_Clefia_enc_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .I5(s_axi_control_ARADDR[6]),
        .O(int_Clefia_enc_read0));
  FDRE int_Clefia_enc_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_enc_read0),
        .Q(int_Clefia_enc_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Clefia_enc_shift0[0]_i_1 
       (.I0(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I1(Clefia_enc_ce0),
        .I2(int_Clefia_enc_shift0[0]),
        .O(\int_Clefia_enc_shift0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Clefia_enc_shift0[1]_i_1 
       (.I0(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I1(Clefia_enc_ce0),
        .I2(int_Clefia_enc_shift0[1]),
        .O(\int_Clefia_enc_shift0[1]_i_1_n_0 ));
  FDRE \int_Clefia_enc_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_enc_shift0[0]_i_1_n_0 ),
        .Q(int_Clefia_enc_shift0[0]),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_enc_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_enc_shift0[1]_i_1_n_0 ),
        .Q(int_Clefia_enc_shift0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFF0000)) 
    int_Clefia_enc_write_i_1
       (.I0(int_Clefia_dec_ce1),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(int_Clefia_enc_write0),
        .I5(int_Clefia_enc_write_reg_n_0),
        .O(int_Clefia_enc_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    int_Clefia_enc_write_i_2
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[4]),
        .I5(s_axi_control_AWADDR[5]),
        .O(int_Clefia_enc_write0));
  FDRE int_Clefia_enc_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_enc_write_i_1_n_0),
        .Q(int_Clefia_enc_write_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE0F00)) 
    int_ap_ready_i_1
       (.I0(\rdata[9]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(int_auto_restart_reg_n_0),
        .I3(ap_done),
        .I4(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_auto_restart_reg_n_0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\int_ier_reg[0]_0 ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\int_ier_reg[1]_0 ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_key_bitlen[31]_i_4_n_0 ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_2
       (.I0(int_gie_reg_n_0),
        .I1(data3[0]),
        .I2(data3[1]),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    \int_isr[0]_i_1 
       (.I0(int_isr_reg018_out),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[1]_i_5_n_0 ),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[1]_i_5_n_0 ),
        .I4(int_isr_reg0),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [0]),
        .O(\int_key_bitlen[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [10]),
        .O(\int_key_bitlen[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [11]),
        .O(\int_key_bitlen[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [12]),
        .O(\int_key_bitlen[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [13]),
        .O(\int_key_bitlen[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [14]),
        .O(\int_key_bitlen[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [15]),
        .O(\int_key_bitlen[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [16]),
        .O(\int_key_bitlen[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [17]),
        .O(\int_key_bitlen[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [18]),
        .O(\int_key_bitlen[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [19]),
        .O(\int_key_bitlen[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [1]),
        .O(\int_key_bitlen[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [20]),
        .O(\int_key_bitlen[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [21]),
        .O(\int_key_bitlen[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [22]),
        .O(\int_key_bitlen[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [23]),
        .O(\int_key_bitlen[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [24]),
        .O(\int_key_bitlen[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [25]),
        .O(\int_key_bitlen[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [26]),
        .O(\int_key_bitlen[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [27]),
        .O(\int_key_bitlen[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [28]),
        .O(\int_key_bitlen[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [29]),
        .O(\int_key_bitlen[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [2]),
        .O(\int_key_bitlen[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [30]),
        .O(\int_key_bitlen[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_key_bitlen[31]_i_1 
       (.I0(\int_key_bitlen[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_key_bitlen[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [31]),
        .O(\int_key_bitlen[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \int_key_bitlen[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\int_key_bitlen[31]_i_4_n_0 ),
        .O(\int_key_bitlen[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020200020)) 
    \int_key_bitlen[31]_i_4 
       (.I0(s_axi_control_WVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(\int_key_bitlen[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [3]),
        .O(\int_key_bitlen[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [4]),
        .O(\int_key_bitlen[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [5]),
        .O(\int_key_bitlen[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [6]),
        .O(\int_key_bitlen[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [7]),
        .O(\int_key_bitlen[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [8]),
        .O(\int_key_bitlen[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [9]),
        .O(\int_key_bitlen[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[0] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[0]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[10] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[10]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[11] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[11]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[12] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[12]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[13] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[13]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[14] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[14]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[15] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[15]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[16] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[16]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[17] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[17]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[18] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[18]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[19] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[19]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[1] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[1]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[20] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[20]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[21] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[21]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[22] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[22]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[23] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[23]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[24] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[24]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[25] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[25]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[26] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[26]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[27] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[27]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[28] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[28]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[29] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[29]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[2] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[2]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[30] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[30]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[31] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[31]_i_2_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[3] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[3]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[4] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[4]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[5] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[5]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[6] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[6]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[7] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[7]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[8] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[8]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[9] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[9]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram int_pt
       (.D({p_0_in[30:10],p_0_in[8],p_0_in[6:4]}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(E),
        .Q(rstate),
        .ap_clk(ap_clk),
        .grp_ClefiaEncrypt_1_fu_355_pt_address0(grp_ClefiaEncrypt_1_fu_355_pt_address0[2:1]),
        .int_Clefia_dec_ce1(int_Clefia_dec_ce1),
        .int_Clefia_enc_read(int_Clefia_enc_read),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .mem_reg({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .\q0_reg[0]_0 (wstate),
        .\q0_reg[31]_0 ({int_pt_n_58,int_pt_n_59,int_pt_n_60,int_pt_n_61,int_pt_n_62,int_pt_n_63,int_pt_n_64,int_pt_n_65,int_pt_n_66,int_pt_n_67,int_pt_n_68,int_pt_n_69,int_pt_n_70,int_pt_n_71,int_pt_n_72,int_pt_n_73,int_pt_n_74,int_pt_n_75,int_pt_n_76,int_pt_n_77,int_pt_n_78,int_pt_n_79,int_pt_n_80,int_pt_n_81,int_pt_n_82,int_pt_n_83,int_pt_n_84,int_pt_n_85,int_pt_n_86,int_pt_n_87,int_pt_n_88,int_pt_n_89}),
        .\q1_reg[0]_0 (int_pt_write_reg_n_0),
        .\q1_reg[31]_0 ({int_pt_n_51,int_pt_n_52,int_pt_n_53,int_pt_n_54,int_pt_n_55,int_pt_n_56,int_pt_n_57}),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .\rdata_reg[30] ({\int_key_bitlen_reg[31]_0 [30:10],\int_key_bitlen_reg[31]_0 [8],\int_key_bitlen_reg[31]_0 [6:4]}),
        .\rdata_reg[30]_0 ({int_Clefia_enc_n_1,int_Clefia_enc_n_2,int_Clefia_enc_n_3,int_Clefia_enc_n_4,int_Clefia_enc_n_5,int_Clefia_enc_n_6,int_Clefia_enc_n_7,int_Clefia_enc_n_8,int_Clefia_enc_n_9,int_Clefia_enc_n_10,int_Clefia_enc_n_11,int_Clefia_enc_n_12,int_Clefia_enc_n_13,int_Clefia_enc_n_14,int_Clefia_enc_n_15,int_Clefia_enc_n_16,int_Clefia_enc_n_17,int_Clefia_enc_n_18,int_Clefia_enc_n_19,int_Clefia_enc_n_20,int_Clefia_enc_n_21,int_Clefia_enc_n_23,int_Clefia_enc_n_25,int_Clefia_enc_n_26,int_Clefia_enc_n_27}),
        .\rdata_reg[30]_1 ({int_Clefia_dec_n_8,int_Clefia_dec_n_9,int_Clefia_dec_n_10,int_Clefia_dec_n_11,int_Clefia_dec_n_12,int_Clefia_dec_n_13,int_Clefia_dec_n_14,int_Clefia_dec_n_15,int_Clefia_dec_n_16,int_Clefia_dec_n_17,int_Clefia_dec_n_18,int_Clefia_dec_n_19,int_Clefia_dec_n_20,int_Clefia_dec_n_21,int_Clefia_dec_n_22,int_Clefia_dec_n_23,int_Clefia_dec_n_24,int_Clefia_dec_n_25,int_Clefia_dec_n_26,int_Clefia_dec_n_27,int_Clefia_dec_n_28,int_Clefia_dec_n_29,int_Clefia_dec_n_30,int_Clefia_dec_n_31,int_Clefia_dec_n_32}),
        .\rdata_reg[4] (\rdata[30]_i_3_n_0 ),
        .\reg_578_reg[7] (\reg_578_reg[7] ),
        .\rin_15_reg_1013_reg[0] (pt_q0[0]),
        .\rin_15_reg_1013_reg[1] (pt_q0[1]),
        .\rin_15_reg_1013_reg[2] (pt_q0[2]),
        .\rin_15_reg_1013_reg[3] (pt_q0[3]),
        .\rin_15_reg_1013_reg[4] (pt_q0[4]),
        .\rin_15_reg_1013_reg[5] (pt_q0[5]),
        .\rin_15_reg_1013_reg[6] (pt_q0[6]),
        .\rin_15_reg_1013_reg[7] (pt_q0[7]),
        .\rin_15_reg_1013_reg[7]_0 (\rin_15_reg_1013_reg[7] ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    int_pt_read_i_1
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .I5(s_axi_control_ARADDR[6]),
        .O(int_pt_read0));
  FDRE int_pt_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_read0),
        .Q(int_pt_read),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pt_shift0[0]_i_1 
       (.I0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .I1(E),
        .I2(int_pt_shift0[0]),
        .O(\int_pt_shift0[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \int_pt_shift0[1]_i_1 
       (.I0(\int_pt_shift0_reg[1]_0 [1]),
        .I1(\int_pt_shift0_reg[1]_0 [0]),
        .I2(\int_pt_shift0_reg[1]_1 ),
        .I3(E),
        .I4(int_pt_shift0[1]),
        .O(\int_pt_shift0[1]_i_1_n_0 ));
  FDRE \int_pt_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0[0]_i_1_n_0 ),
        .Q(int_pt_shift0[0]),
        .R(ap_rst_n_inv));
  FDRE \int_pt_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0[1]_i_1_n_0 ),
        .Q(int_pt_shift0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFF0000)) 
    int_pt_write_i_1
       (.I0(int_Clefia_dec_ce1),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(int_pt_write0),
        .I5(int_pt_write_reg_n_0),
        .O(int_pt_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    int_pt_write_i_2
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[4]),
        .I5(s_axi_control_AWADDR[5]),
        .O(int_pt_write0));
  FDRE int_pt_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_write_i_1_n_0),
        .Q(int_pt_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFEAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(\rdata[9]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    int_task_ap_done_i_2
       (.I0(int_ap_idle),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(auto_restart_status_reg_n_0),
        .I4(ap_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555555555555444)) 
    \r_1_reg_297[1]_i_1 
       (.I0(\ap_CS_fsm[24]_i_2_n_0 ),
        .I1(\r_1_reg_297_reg[1]_0 ),
        .I2(grp_ClefiaKeySet128_fu_343_ap_done),
        .I3(Q[20]),
        .I4(\r_1_reg_297_reg[1] ),
        .I5(r_1_reg_297[0]),
        .O(\ap_CS_fsm_reg[23] ));
  LUT6 #(
    .INIT(64'h1111011111110000)) 
    \r_1_reg_297[2]_i_1 
       (.I0(\ap_CS_fsm[24]_i_2_n_0 ),
        .I1(\r_1_reg_297_reg[1]_0 ),
        .I2(grp_ClefiaKeySet128_fu_343_ap_done),
        .I3(Q[20]),
        .I4(\r_1_reg_297_reg[1] ),
        .I5(r_1_reg_297[1]),
        .O(\ap_CS_fsm_reg[23]_1 ));
  LUT6 #(
    .INIT(64'h4444455544444444)) 
    \r_1_reg_297[3]_i_1 
       (.I0(\ap_CS_fsm[24]_i_2_n_0 ),
        .I1(\r_1_reg_297_reg[1]_0 ),
        .I2(grp_ClefiaKeySet128_fu_343_ap_done),
        .I3(Q[20]),
        .I4(\r_1_reg_297_reg[1] ),
        .I5(r_1_reg_297[2]),
        .O(\ap_CS_fsm_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFF07000707)) 
    \r_reg_275[1]_i_1 
       (.I0(\r_reg_275_reg[1]_0 ),
        .I1(\r_reg_275_reg[1]_1 ),
        .I2(\r_reg_275_reg[1]_2 ),
        .I3(\icmp_ln401_reg_431[0]_i_2_0 ),
        .I4(int_ap_start_reg_0),
        .I5(\r_reg_275_reg[1]_3 ),
        .O(\r_reg_275_reg[1] ));
  LUT6 #(
    .INIT(64'hFB00FBFB03000303)) 
    \r_reg_275[3]_i_1 
       (.I0(\r_reg_275_reg[1]_0 ),
        .I1(\r_reg_275_reg[1]_1 ),
        .I2(\r_reg_275_reg[1]_2 ),
        .I3(\icmp_ln401_reg_431[0]_i_2_0 ),
        .I4(int_ap_start_reg_0),
        .I5(\r_reg_275_reg[3]_0 ),
        .O(\r_reg_275_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_275[3]_i_4 
       (.I0(grp_fu_399_p2),
        .I1(grp_fu_405_p2),
        .O(\icmp_ln401_reg_431[0]_i_2_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \r_reg_275[3]_i_5 
       (.I0(icmp_ln395_fu_411_p2),
        .I1(ap_start),
        .I2(Q[0]),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h000047FF)) 
    \rdata[0]_i_3 
       (.I0(data3[0]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_ier_reg[0]_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[0]_i_4_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAFC)) 
    \rdata[0]_i_4 
       (.I0(int_gie_reg_n_0),
        .I1(ap_start),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55553333FFFF000F)) 
    \rdata[1]_i_4 
       (.I0(data3[1]),
        .I1(\int_ier_reg[1]_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(int_task_ap_done),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(int_Clefia_dec_ce1),
        .O(\rdata[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \rdata[30]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(\rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEFE)) 
    \rdata[31]_i_1 
       (.I0(int_Clefia_dec_read),
        .I1(int_Clefia_enc_read),
        .I2(int_pt_read),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \rdata[31]_i_4 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \rdata[9]_i_3 
       (.I0(\rdata[1]_i_3_n_0 ),
        .I1(int_Clefia_dec_ce1),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rin_0_reg_817[0]_i_1 
       (.I0(int_pt_n_65),
        .I1(int_pt_n_81),
        .I2(int_pt_shift0[0]),
        .I3(int_pt_n_73),
        .I4(int_pt_shift0[1]),
        .I5(int_pt_n_89),
        .O(pt_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rin_0_reg_817[1]_i_1 
       (.I0(int_pt_n_64),
        .I1(int_pt_n_80),
        .I2(int_pt_shift0[0]),
        .I3(int_pt_n_72),
        .I4(int_pt_shift0[1]),
        .I5(int_pt_n_88),
        .O(pt_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rin_0_reg_817[2]_i_1 
       (.I0(int_pt_n_63),
        .I1(int_pt_n_79),
        .I2(int_pt_shift0[0]),
        .I3(int_pt_n_71),
        .I4(int_pt_shift0[1]),
        .I5(int_pt_n_87),
        .O(pt_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rin_0_reg_817[3]_i_1 
       (.I0(int_pt_n_62),
        .I1(int_pt_n_78),
        .I2(int_pt_shift0[0]),
        .I3(int_pt_n_70),
        .I4(int_pt_shift0[1]),
        .I5(int_pt_n_86),
        .O(pt_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rin_0_reg_817[4]_i_1 
       (.I0(int_pt_n_61),
        .I1(int_pt_n_77),
        .I2(int_pt_shift0[0]),
        .I3(int_pt_n_69),
        .I4(int_pt_shift0[1]),
        .I5(int_pt_n_85),
        .O(pt_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rin_0_reg_817[5]_i_1 
       (.I0(int_pt_n_60),
        .I1(int_pt_n_76),
        .I2(int_pt_shift0[0]),
        .I3(int_pt_n_68),
        .I4(int_pt_shift0[1]),
        .I5(int_pt_n_84),
        .O(pt_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rin_0_reg_817[6]_i_1 
       (.I0(int_pt_n_59),
        .I1(int_pt_n_75),
        .I2(int_pt_shift0[0]),
        .I3(int_pt_n_67),
        .I4(int_pt_shift0[1]),
        .I5(int_pt_n_83),
        .O(pt_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rin_0_reg_817[7]_i_1 
       (.I0(int_pt_n_58),
        .I1(int_pt_n_74),
        .I2(int_pt_shift0[0]),
        .I3(int_pt_n_66),
        .I4(int_pt_shift0[1]),
        .I5(int_pt_n_82),
        .O(pt_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h32003232)) 
    \rstate[0]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(\rdata[31]_i_1_n_0 ),
        .I4(s_axi_control_RREADY),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT5 #(
    .INIT(32'h00000004)) 
    s_axi_control_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_Clefia_dec_read),
        .I3(int_Clefia_enc_read),
        .I4(int_pt_read),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h44444404)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00CA00FA)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(int_Clefia_dec_ce1),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00440F00)) 
    \wstate[1]_i_1 
       (.I0(int_Clefia_dec_ce1),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(wstate[1]),
        .I4(wstate[0]),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram
   (ram_reg,
    ram_reg_0,
    \reg_578_reg[7] ,
    int_pt_address1,
    D,
    \q1_reg[31]_0 ,
    \q0_reg[31]_0 ,
    \rin_15_reg_1013_reg[7] ,
    DOBDO,
    \rin_15_reg_1013_reg[6] ,
    \rin_15_reg_1013_reg[5] ,
    \rin_15_reg_1013_reg[4] ,
    \rin_15_reg_1013_reg[3] ,
    \rin_15_reg_1013_reg[2] ,
    \rin_15_reg_1013_reg[1] ,
    \rin_15_reg_1013_reg[0] ,
    DOADO,
    \rin_15_reg_1013_reg[7]_0 ,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    Q,
    mem_reg,
    \rdata_reg[4] ,
    \rdata_reg[30] ,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    \q1_reg[0]_0 ,
    int_Clefia_dec_ce1,
    \q0_reg[0]_0 ,
    s_axi_control_WDATA,
    int_pt_read,
    \rdata_reg[30]_0 ,
    int_Clefia_enc_read,
    \rdata_reg[30]_1 ,
    ap_clk,
    grp_ClefiaEncrypt_1_fu_355_pt_address0,
    E);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]\reg_578_reg[7] ;
  output [1:0]int_pt_address1;
  output [24:0]D;
  output [6:0]\q1_reg[31]_0 ;
  output [31:0]\q0_reg[31]_0 ;
  input \rin_15_reg_1013_reg[7] ;
  input [7:0]DOBDO;
  input \rin_15_reg_1013_reg[6] ;
  input \rin_15_reg_1013_reg[5] ;
  input \rin_15_reg_1013_reg[4] ;
  input \rin_15_reg_1013_reg[3] ;
  input \rin_15_reg_1013_reg[2] ;
  input \rin_15_reg_1013_reg[1] ;
  input \rin_15_reg_1013_reg[0] ;
  input [7:0]DOADO;
  input [7:0]\rin_15_reg_1013_reg[7]_0 ;
  input [1:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input [1:0]Q;
  input [1:0]mem_reg;
  input \rdata_reg[4] ;
  input [24:0]\rdata_reg[30] ;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input \q1_reg[0]_0 ;
  input int_Clefia_dec_ce1;
  input [1:0]\q0_reg[0]_0 ;
  input [31:0]s_axi_control_WDATA;
  input int_pt_read;
  input [24:0]\rdata_reg[30]_0 ;
  input int_Clefia_enc_read;
  input [24:0]\rdata_reg[30]_1 ;
  input ap_clk;
  input [1:0]grp_ClefiaEncrypt_1_fu_355_pt_address0;
  input [0:0]E;

  wire [24:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]grp_ClefiaEncrypt_1_fu_355_pt_address0;
  wire int_Clefia_dec_ce1;
  wire int_Clefia_enc_read;
  wire [1:0]int_pt_address1;
  wire int_pt_ce1;
  wire int_pt_read;
  wire [1:0]mem_reg;
  wire [24:0]p_0_in0_out__0;
  wire [31:24]p_1_in;
  wire [31:0]q00;
  wire [1:0]\q0_reg[0]_0 ;
  wire [31:0]\q0_reg[31]_0 ;
  wire [31:0]q10__0;
  wire \q1_reg[0]_0 ;
  wire [6:0]\q1_reg[31]_0 ;
  wire \q1_reg_n_0_[10] ;
  wire \q1_reg_n_0_[11] ;
  wire \q1_reg_n_0_[12] ;
  wire \q1_reg_n_0_[13] ;
  wire \q1_reg_n_0_[14] ;
  wire \q1_reg_n_0_[15] ;
  wire \q1_reg_n_0_[16] ;
  wire \q1_reg_n_0_[17] ;
  wire \q1_reg_n_0_[18] ;
  wire \q1_reg_n_0_[19] ;
  wire \q1_reg_n_0_[20] ;
  wire \q1_reg_n_0_[21] ;
  wire \q1_reg_n_0_[22] ;
  wire \q1_reg_n_0_[23] ;
  wire \q1_reg_n_0_[24] ;
  wire \q1_reg_n_0_[25] ;
  wire \q1_reg_n_0_[26] ;
  wire \q1_reg_n_0_[27] ;
  wire \q1_reg_n_0_[28] ;
  wire \q1_reg_n_0_[29] ;
  wire \q1_reg_n_0_[30] ;
  wire \q1_reg_n_0_[4] ;
  wire \q1_reg_n_0_[5] ;
  wire \q1_reg_n_0_[6] ;
  wire \q1_reg_n_0_[8] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire [24:0]\rdata_reg[30] ;
  wire [24:0]\rdata_reg[30]_0 ;
  wire [24:0]\rdata_reg[30]_1 ;
  wire \rdata_reg[4] ;
  wire [7:0]\reg_578_reg[7] ;
  wire \rin_15_reg_1013_reg[0] ;
  wire \rin_15_reg_1013_reg[1] ;
  wire \rin_15_reg_1013_reg[2] ;
  wire \rin_15_reg_1013_reg[3] ;
  wire \rin_15_reg_1013_reg[4] ;
  wire \rin_15_reg_1013_reg[5] ;
  wire \rin_15_reg_1013_reg[6] ;
  wire \rin_15_reg_1013_reg[7] ;
  wire [7:0]\rin_15_reg_1013_reg[7]_0 ;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_0_3_0_0_i_1__0
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(\q1_reg[0]_0 ),
        .I3(int_Clefia_dec_ce1),
        .I4(\q0_reg[0]_0 [0]),
        .I5(\q0_reg[0]_0 [1]),
        .O(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_0_3_16_16_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(\q1_reg[0]_0 ),
        .I3(int_Clefia_dec_ce1),
        .I4(\q0_reg[0]_0 [0]),
        .I5(\q0_reg[0]_0 [1]),
        .O(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_24_24_i_1
       (.I0(s_axi_control_WDATA[24]),
        .I1(p_0_in0_out__0[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_0_3_24_24_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(\q1_reg[0]_0 ),
        .I3(int_Clefia_dec_ce1),
        .I4(\q0_reg[0]_0 [0]),
        .I5(\q0_reg[0]_0 [1]),
        .O(p_0_in0_out__0[24]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_25_25_i_1
       (.I0(s_axi_control_WDATA[25]),
        .I1(p_0_in0_out__0[24]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_26_26_i_1
       (.I0(s_axi_control_WDATA[26]),
        .I1(p_0_in0_out__0[24]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_27_27_i_1
       (.I0(s_axi_control_WDATA[27]),
        .I1(p_0_in0_out__0[24]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_28_28_i_1
       (.I0(s_axi_control_WDATA[28]),
        .I1(p_0_in0_out__0[24]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_29_29_i_1
       (.I0(s_axi_control_WDATA[29]),
        .I1(p_0_in0_out__0[24]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_30_30_i_1
       (.I0(s_axi_control_WDATA[30]),
        .I1(p_0_in0_out__0[24]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_1
       (.I0(s_axi_control_WDATA[31]),
        .I1(p_0_in0_out__0[24]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_0_3_8_8_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(\q1_reg[0]_0 ),
        .I3(int_Clefia_dec_ce1),
        .I4(\q0_reg[0]_0 [0]),
        .I5(\q0_reg[0]_0 [1]),
        .O(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_355_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_355_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARVALID),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mem_reg[1]),
        .O(int_pt_address1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_4
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARVALID),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mem_reg[0]),
        .O(int_pt_address1[0]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(\q0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(\q0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(\q0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(\q0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(\q0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(\q0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(\q0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(\q0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(\q0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(\q0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(\q0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(\q0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(\q0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(\q0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(\q0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(\q0_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF101010)) 
    \q1[31]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(s_axi_control_ARVALID),
        .I3(\q1_reg[0]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_pt_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[0]),
        .Q(\q1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[10]),
        .Q(\q1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[11]),
        .Q(\q1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[12]),
        .Q(\q1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[13]),
        .Q(\q1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[14]),
        .Q(\q1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[15]),
        .Q(\q1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[16]),
        .Q(\q1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[17]),
        .Q(\q1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[18]),
        .Q(\q1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[19]),
        .Q(\q1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[1]),
        .Q(\q1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[20]),
        .Q(\q1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[21]),
        .Q(\q1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[22]),
        .Q(\q1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[23]),
        .Q(\q1_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[24]),
        .Q(\q1_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[25]),
        .Q(\q1_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[26]),
        .Q(\q1_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[27]),
        .Q(\q1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[28]),
        .Q(\q1_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[29]),
        .Q(\q1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[2]),
        .Q(\q1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[30]),
        .Q(\q1_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[31]),
        .Q(\q1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[3]),
        .Q(\q1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[4]),
        .Q(\q1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[5]),
        .Q(\q1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[6]),
        .Q(\q1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[7]),
        .Q(\q1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[8]),
        .Q(\q1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[9]),
        .Q(\q1_reg[31]_0 [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[10]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[10]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[10]_i_2 
       (.I0(\q1_reg_n_0_[10] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [4]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [4]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[11]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[11]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[11]_i_2 
       (.I0(\q1_reg_n_0_[11] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [5]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [5]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[12]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[12]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[12]_i_2 
       (.I0(\q1_reg_n_0_[12] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [6]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [6]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[13]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[13]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[13]_i_2 
       (.I0(\q1_reg_n_0_[13] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [7]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [7]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[14]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[14]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[14]_i_2 
       (.I0(\q1_reg_n_0_[14] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [8]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [8]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[15]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[15]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[15]_i_2 
       (.I0(\q1_reg_n_0_[15] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [9]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [9]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[16]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[16]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[16]_i_2 
       (.I0(\q1_reg_n_0_[16] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [10]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [10]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[17]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[17]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[17]_i_2 
       (.I0(\q1_reg_n_0_[17] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [11]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [11]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[18]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[18]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[18]_i_2 
       (.I0(\q1_reg_n_0_[18] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [12]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [12]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[19]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[19]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[19]_i_2 
       (.I0(\q1_reg_n_0_[19] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [13]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [13]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[20]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[20]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[20]_i_2 
       (.I0(\q1_reg_n_0_[20] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [14]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [14]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[21]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[21]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[21]_i_2 
       (.I0(\q1_reg_n_0_[21] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [15]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [15]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[22]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[22]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[22]_i_2 
       (.I0(\q1_reg_n_0_[22] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [16]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [16]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[23]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[23]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[23]_i_2 
       (.I0(\q1_reg_n_0_[23] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [17]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [17]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[24]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[24]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[24]_i_2 
       (.I0(\q1_reg_n_0_[24] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [18]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [18]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[25]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[25]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[25]_i_2 
       (.I0(\q1_reg_n_0_[25] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [19]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [19]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[26]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[26]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[26]_i_2 
       (.I0(\q1_reg_n_0_[26] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [20]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [20]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[27]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[27]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[27]_i_2 
       (.I0(\q1_reg_n_0_[27] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [21]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [21]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[28]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[28]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[28]_i_2 
       (.I0(\q1_reg_n_0_[28] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [22]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [22]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[29]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[29]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[29]_i_2 
       (.I0(\q1_reg_n_0_[29] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [23]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [23]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[30]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[30]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[30]_i_2 
       (.I0(\q1_reg_n_0_[30] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [24]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [24]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[4]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[4]_i_2 
       (.I0(\q1_reg_n_0_[4] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [0]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [0]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[5]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[5]_i_2 
       (.I0(\q1_reg_n_0_[5] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [1]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [1]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[6]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[6]_i_2 
       (.I0(\q1_reg_n_0_[6] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [2]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [2]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \rdata[8]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\rdata[8]_i_2_n_0 ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[30] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[8]_i_2 
       (.I0(\q1_reg_n_0_[8] ),
        .I1(int_pt_read),
        .I2(\rdata_reg[30]_0 [3]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[30]_1 [3]),
        .O(\rdata[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_987[0]_i_1 
       (.I0(\rin_15_reg_1013_reg[0] ),
        .I1(DOADO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_987[1]_i_1 
       (.I0(\rin_15_reg_1013_reg[1] ),
        .I1(DOADO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_987[2]_i_1 
       (.I0(\rin_15_reg_1013_reg[2] ),
        .I1(DOADO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_987[3]_i_1 
       (.I0(\rin_15_reg_1013_reg[3] ),
        .I1(DOADO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_987[4]_i_1 
       (.I0(\rin_15_reg_1013_reg[4] ),
        .I1(DOADO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_987[5]_i_1 
       (.I0(\rin_15_reg_1013_reg[5] ),
        .I1(DOADO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_987[6]_i_1 
       (.I0(\rin_15_reg_1013_reg[6] ),
        .I1(DOADO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_13_reg_987[7]_i_1 
       (.I0(\rin_15_reg_1013_reg[7] ),
        .I1(DOADO[7]),
        .O(ram_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_1013[0]_i_1 
       (.I0(\rin_15_reg_1013_reg[0] ),
        .I1(\rin_15_reg_1013_reg[7]_0 [0]),
        .O(\reg_578_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_1013[1]_i_1 
       (.I0(\rin_15_reg_1013_reg[1] ),
        .I1(\rin_15_reg_1013_reg[7]_0 [1]),
        .O(\reg_578_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_1013[2]_i_1 
       (.I0(\rin_15_reg_1013_reg[2] ),
        .I1(\rin_15_reg_1013_reg[7]_0 [2]),
        .O(\reg_578_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_1013[3]_i_1 
       (.I0(\rin_15_reg_1013_reg[3] ),
        .I1(\rin_15_reg_1013_reg[7]_0 [3]),
        .O(\reg_578_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_1013[4]_i_1 
       (.I0(\rin_15_reg_1013_reg[4] ),
        .I1(\rin_15_reg_1013_reg[7]_0 [4]),
        .O(\reg_578_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_1013[5]_i_1 
       (.I0(\rin_15_reg_1013_reg[5] ),
        .I1(\rin_15_reg_1013_reg[7]_0 [5]),
        .O(\reg_578_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_1013[6]_i_1 
       (.I0(\rin_15_reg_1013_reg[6] ),
        .I1(\rin_15_reg_1013_reg[7]_0 [6]),
        .O(\reg_578_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \rin_15_reg_1013[7]_i_1 
       (.I0(\rin_15_reg_1013_reg[7] ),
        .I1(\rin_15_reg_1013_reg[7]_0 [7]),
        .O(\reg_578_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_867[0]_i_1 
       (.I0(\rin_15_reg_1013_reg[0] ),
        .I1(DOBDO[0]),
        .O(ram_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_867[1]_i_1 
       (.I0(\rin_15_reg_1013_reg[1] ),
        .I1(DOBDO[1]),
        .O(ram_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_867[2]_i_1 
       (.I0(\rin_15_reg_1013_reg[2] ),
        .I1(DOBDO[2]),
        .O(ram_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_867[3]_i_1 
       (.I0(\rin_15_reg_1013_reg[3] ),
        .I1(DOBDO[3]),
        .O(ram_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_867[4]_i_1 
       (.I0(\rin_15_reg_1013_reg[4] ),
        .I1(DOBDO[4]),
        .O(ram_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_867[5]_i_1 
       (.I0(\rin_15_reg_1013_reg[5] ),
        .I1(DOBDO[5]),
        .O(ram_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_867[6]_i_1 
       (.I0(\rin_15_reg_1013_reg[6] ),
        .I1(DOBDO[6]),
        .O(ram_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rin_4_reg_867[7]_i_1 
       (.I0(\rin_15_reg_1013_reg[7] ),
        .I1(DOBDO[7]),
        .O(ram_reg[7]));
endmodule

(* ORIG_REF_NAME = "clefia_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0
   (DOADO,
    DOBDO,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[16] ,
    ap_clk,
    Clefia_enc_ce0,
    int_pt_address1,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    DIBDI,
    WEBWE,
    Q,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    mem_reg_0,
    int_Clefia_dec_ce1,
    mem_reg_1,
    mem_reg_2,
    s_axi_control_ARVALID);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[18] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[16] ;
  input ap_clk;
  input Clefia_enc_ce0;
  input [1:0]int_pt_address1;
  input [1:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]DIBDI;
  input [3:0]WEBWE;
  input [15:0]Q;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input mem_reg_0;
  input int_Clefia_dec_ce1;
  input [1:0]mem_reg_1;
  input [1:0]mem_reg_2;
  input s_axi_control_ARVALID;

  wire [1:0]ADDRBWRADDR;
  wire Clefia_enc_ce0;
  wire [7:0]DIBDI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [15:0]Q;
  wire [3:0]WEBWE;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire int_Clefia_dec_ce1;
  wire [3:0]int_Clefia_enc_be1;
  wire int_Clefia_enc_ce1;
  wire [1:0]int_pt_address1;
  wire mem_reg_0;
  wire [1:0]mem_reg_1;
  wire [1:0]mem_reg_2;
  wire [31:24]p_2_in;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/control_s_axi_U/int_Clefia_enc/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_pt_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_2_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({DIBDI,DIBDI,DIBDI,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_Clefia_enc_ce1),
        .ENBWREN(Clefia_enc_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_Clefia_enc_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE}));
  LUT5 #(
    .INIT(32'hFF101010)) 
    mem_reg_i_1
       (.I0(mem_reg_2[0]),
        .I1(mem_reg_2[1]),
        .I2(s_axi_control_ARVALID),
        .I3(mem_reg_0),
        .I4(s_axi_control_WVALID),
        .O(int_Clefia_enc_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_10
       (.I0(s_axi_control_WDATA[28]),
        .I1(int_Clefia_enc_be1[3]),
        .O(p_2_in[28]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_11
       (.I0(s_axi_control_WDATA[27]),
        .I1(int_Clefia_enc_be1[3]),
        .O(p_2_in[27]));
  LUT6 #(
    .INIT(64'h0000FFFF00002232)) 
    mem_reg_i_110
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[14]),
        .I5(Q[13]),
        .O(\ap_CS_fsm_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_112
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\ap_CS_fsm_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_118
       (.I0(Q[9]),
        .I1(Q[13]),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_12
       (.I0(s_axi_control_WDATA[26]),
        .I1(int_Clefia_enc_be1[3]),
        .O(p_2_in[26]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_13
       (.I0(s_axi_control_WDATA[25]),
        .I1(int_Clefia_enc_be1[3]),
        .O(p_2_in[25]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_14
       (.I0(s_axi_control_WDATA[24]),
        .I1(int_Clefia_enc_be1[3]),
        .O(p_2_in[24]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_23
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_0),
        .I3(int_Clefia_dec_ce1),
        .I4(mem_reg_1[0]),
        .I5(mem_reg_1[1]),
        .O(int_Clefia_enc_be1[3]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_24
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_0),
        .I3(int_Clefia_dec_ce1),
        .I4(mem_reg_1[0]),
        .I5(mem_reg_1[1]),
        .O(int_Clefia_enc_be1[2]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_25
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_0),
        .I3(int_Clefia_dec_ce1),
        .I4(mem_reg_1[0]),
        .I5(mem_reg_1[1]),
        .O(int_Clefia_enc_be1[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_26
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_0),
        .I3(int_Clefia_dec_ce1),
        .I4(mem_reg_1[0]),
        .I5(mem_reg_1[1]),
        .O(int_Clefia_enc_be1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_31
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_32
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[15]),
        .I5(Q[11]),
        .O(\ap_CS_fsm_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_33
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(Q[8]),
        .O(\ap_CS_fsm_reg[18] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_34
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_i_37
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[10]),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_7
       (.I0(s_axi_control_WDATA[31]),
        .I1(int_Clefia_enc_be1[3]),
        .O(p_2_in[31]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_8
       (.I0(s_axi_control_WDATA[30]),
        .I1(int_Clefia_enc_be1[3]),
        .O(p_2_in[30]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_9
       (.I0(s_axi_control_WDATA[29]),
        .I1(int_Clefia_enc_be1[3]),
        .O(p_2_in[29]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_91
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\ap_CS_fsm_reg[6] ));
endmodule

(* ORIG_REF_NAME = "clefia_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized1
   (D,
    int_Clefia_dec_ce1,
    \q1_reg[30]_0 ,
    \rdata_reg[31] ,
    Q,
    s_axi_control_ARADDR,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    int_ap_idle,
    int_ap_ready,
    \rdata_reg[7] ,
    interrupt,
    int_Clefia_enc_read,
    DOADO,
    int_pt_read,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[31]_0 ,
    ap_clk,
    p_1_in,
    p_0_in0_out,
    grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0,
    int_pt_address1);
  output [6:0]D;
  output int_Clefia_dec_ce1;
  output [24:0]\q1_reg[30]_0 ;
  input \rdata_reg[31] ;
  input [6:0]Q;
  input [2:0]s_axi_control_ARADDR;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input int_ap_idle;
  input int_ap_ready;
  input \rdata_reg[7] ;
  input interrupt;
  input int_Clefia_enc_read;
  input [6:0]DOADO;
  input int_pt_read;
  input [6:0]q1;
  input s_axi_control_ARVALID;
  input [1:0]\q1_reg[31]_0 ;
  input ap_clk;
  input [15:0]p_1_in;
  input [3:0]p_0_in0_out;
  input [1:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0;
  input [1:0]int_pt_address1;

  wire [6:0]D;
  wire [6:0]DOADO;
  wire [6:0]Q;
  wire ap_clk;
  wire [1:0]grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0;
  wire int_Clefia_dec_ce1;
  wire int_Clefia_enc_read;
  wire int_ap_idle;
  wire int_ap_ready;
  wire [1:0]int_pt_address1;
  wire int_pt_read;
  wire interrupt;
  wire [3:0]p_0_in0_out;
  wire [15:0]p_1_in;
  wire [6:0]q1;
  wire [31:0]q10;
  wire [24:0]\q1_reg[30]_0 ;
  wire [1:0]\q1_reg[31]_0 ;
  wire \q1_reg_n_0_[0] ;
  wire \q1_reg_n_0_[1] ;
  wire \q1_reg_n_0_[2] ;
  wire \q1_reg_n_0_[31] ;
  wire \q1_reg_n_0_[3] ;
  wire \q1_reg_n_0_[7] ;
  wire \q1_reg_n_0_[9] ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[7] ;
  wire [2:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .DPO(q10[0]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .DPO(q10[10]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .DPO(q10[11]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .DPO(q10[12]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .DPO(q10[13]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .DPO(q10[14]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .DPO(q10[15]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .DPO(q10[16]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .DPO(q10[17]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .DPO(q10[18]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .DPO(q10[19]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .DPO(q10[1]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .DPO(q10[20]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .DPO(q10[21]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .DPO(q10[22]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .DPO(q10[23]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .DPO(q10[24]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .DPO(q10[25]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .DPO(q10[26]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .DPO(q10[27]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .DPO(q10[28]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .DPO(q10[29]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .DPO(q10[2]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .DPO(q10[30]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .DPO(q10[31]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .DPO(q10[3]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .DPO(q10[4]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .DPO(q10[5]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .DPO(q10[6]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .DPO(q10[7]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .DPO(q10[8]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[0]),
        .A1(grp_ClefiaDecrypt_1_fu_370_Clefia_dec_address0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .DPO(q10[9]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \q1[31]_i_1__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[31]_0 [1]),
        .I2(\q1_reg[31]_0 [0]),
        .O(int_Clefia_dec_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[0]),
        .Q(\q1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[10]),
        .Q(\q1_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[11]),
        .Q(\q1_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[12]),
        .Q(\q1_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[13]),
        .Q(\q1_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[14]),
        .Q(\q1_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[15]),
        .Q(\q1_reg[30]_0 [9]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[16]),
        .Q(\q1_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[17]),
        .Q(\q1_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[18]),
        .Q(\q1_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[19]),
        .Q(\q1_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[1]),
        .Q(\q1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[20]),
        .Q(\q1_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[21]),
        .Q(\q1_reg[30]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[22]),
        .Q(\q1_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[23]),
        .Q(\q1_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[24]),
        .Q(\q1_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[25]),
        .Q(\q1_reg[30]_0 [19]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[26]),
        .Q(\q1_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[27]),
        .Q(\q1_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[28]),
        .Q(\q1_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[29]),
        .Q(\q1_reg[30]_0 [23]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[2]),
        .Q(\q1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[30]),
        .Q(\q1_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[31]),
        .Q(\q1_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[3]),
        .Q(\q1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[4]),
        .Q(\q1_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[5]),
        .Q(\q1_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[6]),
        .Q(\q1_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[7]),
        .Q(\q1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[8]),
        .Q(\q1_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_Clefia_dec_ce1),
        .D(q10[9]),
        .Q(\q1_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAEAFFAAAAAAAA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\rdata_reg[0] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_reg[0]_0 ),
        .I5(\rdata_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[0]_i_2 
       (.I0(\q1_reg_n_0_[0] ),
        .I1(int_Clefia_enc_read),
        .I2(DOADO[0]),
        .I3(int_pt_read),
        .I4(q1[0]),
        .I5(int_Clefia_dec_ce1),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAFFAAAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\rdata_reg[0] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_reg[1] ),
        .I5(\rdata_reg[0]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[1]_i_2 
       (.I0(\q1_reg_n_0_[1] ),
        .I1(int_Clefia_enc_read),
        .I2(DOADO[1]),
        .I3(int_pt_read),
        .I4(q1[1]),
        .I5(int_Clefia_dec_ce1),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(Q[2]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_ap_idle),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[2]_i_2 
       (.I0(\q1_reg_n_0_[2] ),
        .I1(int_Clefia_enc_read),
        .I2(DOADO[2]),
        .I3(int_pt_read),
        .I4(q1[2]),
        .I5(int_Clefia_dec_ce1),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABABAAAAAAAAA)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata_reg[31] ),
        .I2(Q[6]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[31]_i_3 
       (.I0(\q1_reg_n_0_[31] ),
        .I1(int_Clefia_enc_read),
        .I2(DOADO[6]),
        .I3(int_pt_read),
        .I4(q1[6]),
        .I5(int_Clefia_dec_ce1),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(Q[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_ap_ready),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[3]_i_2 
       (.I0(\q1_reg_n_0_[3] ),
        .I1(int_Clefia_enc_read),
        .I2(DOADO[3]),
        .I3(int_pt_read),
        .I4(q1[3]),
        .I5(int_Clefia_dec_ce1),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(Q[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata_reg[7] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[7]_i_2 
       (.I0(\q1_reg_n_0_[7] ),
        .I1(int_Clefia_enc_read),
        .I2(DOADO[4]),
        .I3(int_pt_read),
        .I4(q1[4]),
        .I5(int_Clefia_dec_ce1),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(Q[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(interrupt),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[9]_i_2 
       (.I0(\q1_reg_n_0_[9] ),
        .I1(int_Clefia_enc_read),
        .I2(DOADO[5]),
        .I3(int_pt_read),
        .I4(q1[5]),
        .I5(int_Clefia_dec_ce1),
        .O(\rdata[9]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_rk_RAM_AUTO_1R1W
   (DOADO,
    DOBDO,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[25] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    ram_reg_8,
    ram_reg_9,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    Q,
    icmp_ln395_reg_423,
    icmp_ln398_reg_427,
    icmp_ln401_reg_431,
    \reg_578_reg[7] ,
    \xor_ln124_593_reg_1090_reg[7] ,
    \xor_ln124_592_reg_1085_reg[7] ,
    \xor_ln124_591_reg_1065_reg[7] ,
    \xor_ln124_590_reg_1055_reg[7] ,
    \xor_ln124_589_reg_1040_reg[7] ,
    \xor_ln124_587_reg_1030_reg[7] ,
    \reg_553_reg[7] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[25] ;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output [7:0]ram_reg_3;
  output [7:0]ram_reg_4;
  output [7:0]ram_reg_5;
  output [7:0]ram_reg_6;
  output [7:0]ram_reg_7;
  input ap_clk;
  input ram_reg_8;
  input ram_reg_9;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [5:0]Q;
  input icmp_ln395_reg_423;
  input icmp_ln398_reg_427;
  input icmp_ln401_reg_431;
  input [0:0]\reg_578_reg[7] ;
  input [7:0]\xor_ln124_593_reg_1090_reg[7] ;
  input [7:0]\xor_ln124_592_reg_1085_reg[7] ;
  input [7:0]\xor_ln124_591_reg_1065_reg[7] ;
  input [7:0]\xor_ln124_590_reg_1055_reg[7] ;
  input [7:0]\xor_ln124_589_reg_1040_reg[7] ;
  input [7:0]\xor_ln124_587_reg_1030_reg[7] ;
  input [0:0]\reg_553_reg[7] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire icmp_ln395_reg_423;
  wire icmp_ln398_reg_427;
  wire icmp_ln401_reg_431;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [0:0]\reg_553_reg[7] ;
  wire [0:0]\reg_578_reg[7] ;
  wire [7:0]\xor_ln124_587_reg_1030_reg[7] ;
  wire [7:0]\xor_ln124_589_reg_1040_reg[7] ;
  wire [7:0]\xor_ln124_590_reg_1055_reg[7] ;
  wire [7:0]\xor_ln124_591_reg_1065_reg[7] ;
  wire [7:0]\xor_ln124_592_reg_1085_reg[7] ;
  wire [7:0]\xor_ln124_593_reg_1090_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "inst/rk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_8),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    ram_reg_i_164
       (.I0(Q[0]),
        .I1(icmp_ln395_reg_423),
        .I2(icmp_ln401_reg_431),
        .I3(icmp_ln398_reg_427),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair1014" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_40
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT3 #(
    .INIT(8'h15)) 
    ram_reg_i_41
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(icmp_ln395_reg_423),
        .O(\ap_CS_fsm_reg[23] ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_i_47
       (.I0(Q[3]),
        .I1(icmp_ln395_reg_423),
        .I2(icmp_ln398_reg_427),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair1014" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_79
       (.I0(Q[5]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair989" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_553[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\reg_553_reg[7] ),
        .I2(DOBDO[0]),
        .O(ram_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair988" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_553[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\reg_553_reg[7] ),
        .I2(DOBDO[1]),
        .O(ram_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair987" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_553[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\reg_553_reg[7] ),
        .I2(DOBDO[2]),
        .O(ram_reg_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair986" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_553[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\reg_553_reg[7] ),
        .I2(DOBDO[3]),
        .O(ram_reg_7[3]));
  (* SOFT_HLUTNM = "soft_lutpair985" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_553[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\reg_553_reg[7] ),
        .I2(DOBDO[4]),
        .O(ram_reg_7[4]));
  (* SOFT_HLUTNM = "soft_lutpair984" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_553[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\reg_553_reg[7] ),
        .I2(DOBDO[5]),
        .O(ram_reg_7[5]));
  (* SOFT_HLUTNM = "soft_lutpair983" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_553[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\reg_553_reg[7] ),
        .I2(DOBDO[6]),
        .O(ram_reg_7[6]));
  (* SOFT_HLUTNM = "soft_lutpair982" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_553[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\reg_553_reg[7] ),
        .I2(DOBDO[7]),
        .O(ram_reg_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair989" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_578[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\reg_578_reg[7] ),
        .I2(DOADO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair988" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_578[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\reg_578_reg[7] ),
        .I2(DOADO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair987" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_578[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\reg_578_reg[7] ),
        .I2(DOADO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair986" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_578[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\reg_578_reg[7] ),
        .I2(DOADO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair985" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_578[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\reg_578_reg[7] ),
        .I2(DOADO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair984" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_578[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\reg_578_reg[7] ),
        .I2(DOADO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair983" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_578[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\reg_578_reg[7] ),
        .I2(DOADO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair982" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_578[7]_i_2 
       (.I0(DOBDO[7]),
        .I1(\reg_578_reg[7] ),
        .I2(DOADO[7]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair1013" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_587_reg_1030[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\xor_ln124_587_reg_1030_reg[7] [0]),
        .O(ram_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair1012" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_587_reg_1030[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_587_reg_1030_reg[7] [1]),
        .O(ram_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair1011" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_587_reg_1030[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\xor_ln124_587_reg_1030_reg[7] [2]),
        .O(ram_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair1010" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_587_reg_1030[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\xor_ln124_587_reg_1030_reg[7] [3]),
        .O(ram_reg_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair1009" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_587_reg_1030[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\xor_ln124_587_reg_1030_reg[7] [4]),
        .O(ram_reg_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair1008" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_587_reg_1030[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\xor_ln124_587_reg_1030_reg[7] [5]),
        .O(ram_reg_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair1007" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_587_reg_1030[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_587_reg_1030_reg[7] [6]),
        .O(ram_reg_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair1006" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_587_reg_1030[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_587_reg_1030_reg[7] [7]),
        .O(ram_reg_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair1013" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_589_reg_1040[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\xor_ln124_589_reg_1040_reg[7] [0]),
        .O(ram_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair1012" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_589_reg_1040[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_589_reg_1040_reg[7] [1]),
        .O(ram_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair1011" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_589_reg_1040[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\xor_ln124_589_reg_1040_reg[7] [2]),
        .O(ram_reg_5[2]));
  (* SOFT_HLUTNM = "soft_lutpair1010" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_589_reg_1040[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\xor_ln124_589_reg_1040_reg[7] [3]),
        .O(ram_reg_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair1009" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_589_reg_1040[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\xor_ln124_589_reg_1040_reg[7] [4]),
        .O(ram_reg_5[4]));
  (* SOFT_HLUTNM = "soft_lutpair1008" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_589_reg_1040[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\xor_ln124_589_reg_1040_reg[7] [5]),
        .O(ram_reg_5[5]));
  (* SOFT_HLUTNM = "soft_lutpair1007" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_589_reg_1040[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_589_reg_1040_reg[7] [6]),
        .O(ram_reg_5[6]));
  (* SOFT_HLUTNM = "soft_lutpair1006" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_589_reg_1040[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_589_reg_1040_reg[7] [7]),
        .O(ram_reg_5[7]));
  (* SOFT_HLUTNM = "soft_lutpair1005" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_590_reg_1055[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_590_reg_1055_reg[7] [0]),
        .O(ram_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair1004" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_590_reg_1055[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_590_reg_1055_reg[7] [1]),
        .O(ram_reg_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair1003" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_590_reg_1055[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_590_reg_1055_reg[7] [2]),
        .O(ram_reg_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair1002" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_590_reg_1055[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_590_reg_1055_reg[7] [3]),
        .O(ram_reg_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair1001" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_590_reg_1055[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_590_reg_1055_reg[7] [4]),
        .O(ram_reg_4[4]));
  (* SOFT_HLUTNM = "soft_lutpair1000" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_590_reg_1055[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_590_reg_1055_reg[7] [5]),
        .O(ram_reg_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair999" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_590_reg_1055[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_590_reg_1055_reg[7] [6]),
        .O(ram_reg_4[6]));
  (* SOFT_HLUTNM = "soft_lutpair998" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_590_reg_1055[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_590_reg_1055_reg[7] [7]),
        .O(ram_reg_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair997" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_591_reg_1065[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\xor_ln124_591_reg_1065_reg[7] [0]),
        .O(ram_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair996" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_591_reg_1065[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_591_reg_1065_reg[7] [1]),
        .O(ram_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair995" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_591_reg_1065[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\xor_ln124_591_reg_1065_reg[7] [2]),
        .O(ram_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair994" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_591_reg_1065[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\xor_ln124_591_reg_1065_reg[7] [3]),
        .O(ram_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair993" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_591_reg_1065[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\xor_ln124_591_reg_1065_reg[7] [4]),
        .O(ram_reg_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair992" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_591_reg_1065[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\xor_ln124_591_reg_1065_reg[7] [5]),
        .O(ram_reg_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair991" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_591_reg_1065[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_591_reg_1065_reg[7] [6]),
        .O(ram_reg_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair990" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_591_reg_1065[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_591_reg_1065_reg[7] [7]),
        .O(ram_reg_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair1005" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_592_reg_1085[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_592_reg_1085_reg[7] [0]),
        .O(ram_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair1004" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_592_reg_1085[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_592_reg_1085_reg[7] [1]),
        .O(ram_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair1003" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_592_reg_1085[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_592_reg_1085_reg[7] [2]),
        .O(ram_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair1002" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_592_reg_1085[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_592_reg_1085_reg[7] [3]),
        .O(ram_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair1001" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_592_reg_1085[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_592_reg_1085_reg[7] [4]),
        .O(ram_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair1000" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_592_reg_1085[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_592_reg_1085_reg[7] [5]),
        .O(ram_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair999" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_592_reg_1085[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_592_reg_1085_reg[7] [6]),
        .O(ram_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair998" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_592_reg_1085[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_592_reg_1085_reg[7] [7]),
        .O(ram_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair997" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_593_reg_1090[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\xor_ln124_593_reg_1090_reg[7] [0]),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair996" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_593_reg_1090[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_593_reg_1090_reg[7] [1]),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair995" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_593_reg_1090[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\xor_ln124_593_reg_1090_reg[7] [2]),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair994" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_593_reg_1090[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\xor_ln124_593_reg_1090_reg[7] [3]),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair993" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_593_reg_1090[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\xor_ln124_593_reg_1090_reg[7] [4]),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair992" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_593_reg_1090[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\xor_ln124_593_reg_1090_reg[7] [5]),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair991" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_593_reg_1090[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_593_reg_1090_reg[7] [6]),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair990" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_593_reg_1090[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_593_reg_1090_reg[7] [7]),
        .O(ram_reg_1[7]));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_clefia_0_0,clefia,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "clefia,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "26'b00000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "26'b00000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "26'b00000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "26'b00000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "26'b00000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "26'b00000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "26'b00000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "26'b00000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "26'b00000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "26'b00000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "26'b00000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "26'b00000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "26'b00000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "26'b00000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "26'b00001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "26'b00010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "26'b00100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "26'b01000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "26'b10000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "26'b00000000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "26'b00000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "26'b00000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "26'b00000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "26'b00000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "26'b00000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "26'b00000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
