Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 12 16:02:55 2024
| Host         : TX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu2cg
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   173 |
|    Minimum number of control sets                        |   173 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   173 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |   131 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             176 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           31 |
| Yes          | No                    | No                     |             495 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1136 |          212 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                                      Enable Signal                                                                     |                                                         Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                              | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                              | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                 |                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                    |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                  |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1    |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1] |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                       |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0             | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0      | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                              | system_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                           |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[23]                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[31]                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                8 |              8 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                8 |              8 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[7]                                                                                  | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                  |                6 |              9 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                  |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0] |                                                                                                                                  |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                  |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                5 |             11 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                  |                3 |             17 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                  |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                  |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                6 |             21 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                                  |                7 |             21 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                  |                8 |             21 |         2.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                  |                                                                                                                                  |                2 |             24 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                              | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                9 |             31 |         3.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                9 |             34 |         3.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                  |                5 |             34 |         6.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                    |                                                                                                                                  |                9 |             35 |         3.89 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                  |                9 |             51 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                  |                                                                                                                                  |               10 |             51 |         5.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                  |               17 |             61 |         3.59 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                  |               16 |             61 |         3.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                                  |               16 |             61 |         3.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                                  |               15 |             61 |         4.07 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                        |                                                                                                                                  |               54 |            177 |         3.28 |
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


