I-pipe frozen back-tracing service on 3.8.13-ipipe/ipipe release #3
------------------------------------------------------------
CPU: 0, Freeze: 108705173 cycles, Trace Points: 10000 (+10)
Calibrated minimum trace-point overhead: 0.000 us

 +----- Hard IRQs ('|': locked)
 |+-- Xenomai
 ||+- Linux ('*': domain stalled, '+': current, '#': current+stalled)
 |||			  +---------- Delay flag ('+': > 1 us, '!': > 10 us)
 |||			  |	   +- NMI noise ('N')
 |||			  |	   |
	  Type	  User Val.   Time    Delay  Function (Parent)
:|   #func               -3867	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3867	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3867	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3866	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3866	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3866	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3865	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3865	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3864	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3864	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3863	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3863	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3862	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3862	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3862	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3861	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3861	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3861	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3860	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3860	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3860	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3859	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3859	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3858	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3858	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3858	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3857	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3857	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3857	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3856	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3856	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3856	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3855	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3855	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3854	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3854	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3853	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3853	  1.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3852	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3852	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3852	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3851	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3851	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3851	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3850	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3850	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3849	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3849	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3849	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3848	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3848	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3847	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3847	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3847	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3846	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3846	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3845	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3845	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3845	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3844	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3844	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3844	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3843	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3843	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3843	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3842	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3842	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3842	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3841	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3841	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3840	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3840	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3839	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3839	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3839	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3838	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3838	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3837	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3837	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3836	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3836	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3836	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3835	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3835	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3834	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3834	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3834	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3833	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3833	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3833	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3832	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3832	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3832	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3831	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3831	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3830	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3830	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3830	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3829	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3829	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3829	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3828	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3828	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3827	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3827	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3827	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3826	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3826	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3825	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3825	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3824	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3824	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3824	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3823	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3823	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3823	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3822	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3822	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3822	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3821	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3821	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3821	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3820	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3820	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3819	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3819	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3818	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3818	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3818	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3817	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3817	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3817	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3816	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3816	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3816	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3815	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3815	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3814	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3814	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3814	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3813	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3813	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3813	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3812	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3812	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3812	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3811	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3811	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3811	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3810	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3810	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3809	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3809	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3809	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3808	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3808	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3807	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3807	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3807	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3806	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3806	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3805	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3805	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3804	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3804	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3804	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3803	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3803	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3803	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3802	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3802	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3801	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3801	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3800	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3800	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3800	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3799	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3799	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3799	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3798	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3798	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3798	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3797	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3797	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3796	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3796	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3796	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3796	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3795	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3795	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3795	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3794	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3794	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3793	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3793	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3792	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3792	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3791	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3791	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3791	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3790	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3790	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3790	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3789	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3789	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3788	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3788	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3788	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3787	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3787	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3787	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3786	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3786	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3786	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3785	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3785	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3785	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3784	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3784	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3783	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3783	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3782	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3782	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3782	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3781	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3781	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3781	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3780	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3780	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3780	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3779	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3779	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3779	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3778	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3778	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3777	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3777	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3777	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3776	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3776	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3776	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3775	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3775	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3774	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3774	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3773	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3773	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3773	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3772	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3772	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3771	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3771	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3770	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3770	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3770	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3769	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3769	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3769	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3768	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3768	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3768	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3767	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3767	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3767	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3766	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3766	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3765	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3765	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3764	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3764	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3764	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3763	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3763	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3763	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3762	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3762	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3762	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3761	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3761	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3761	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3760	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3760	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3759	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3759	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3758	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3758	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3758	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3757	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3757	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3756	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3756	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3755	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3755	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3755	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3754	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3754	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3754	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3753	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3753	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3753	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3752	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3752	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3752	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3751	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3751	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3751	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3750	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3750	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3749	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3749	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3749	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3748	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3748	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3748	  1.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3747	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3747	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3746	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3746	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3746	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3745	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3745	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3744	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3744	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3744	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3743	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3743	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3743	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3742	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3742	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3742	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3741	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3741	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3740	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3740	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3740	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3739	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3739	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3738	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3738	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3737	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3737	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3737	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3736	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3736	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3736	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3735	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3735	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3734	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3734	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3734	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3733	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3733	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3733	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3732	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3732	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3732	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3731	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3731	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3730	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3730	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3730	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3729	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3729	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3729	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3728	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3728	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3728	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3727	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3727	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3726	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3726	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3725	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3725	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3725	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3724	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3724	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3724	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3723	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3723	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3723	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3722	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3722	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3722	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3721	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3721	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3720	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3720	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3720	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3719	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3719	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3719	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3718	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3718	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3718	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3717	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3717	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3717	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3716	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3716	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3715	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3715	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3715	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3714	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3714	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3714	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3713	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3713	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3713	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3712	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3712	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3711	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3711	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3710	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3710	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3710	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3710	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3709	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3709	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3708	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3708	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3707	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3707	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3707	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3706	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3706	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3705	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3705	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3705	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3704	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3704	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3704	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3703	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3702	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3702	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3702	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3701	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3701	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3701	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3700	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3700	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3700	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3699	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3699	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3698	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3698	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3698	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3697	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3697	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3697	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3696	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3696	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3696	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3695	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3695	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3694	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3694	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3693	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3693	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3692	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3692	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3692	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3691	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3691	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3691	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3690	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3690	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3690	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3689	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3689	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3689	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3688	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3688	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3688	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3687	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3687	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3686	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3686	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3686	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3685	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3685	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3684	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3684	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3684	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3683	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3683	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3683	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3682	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3682	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3681	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3681	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3681	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3681	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3680	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3680	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3679	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3679	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3679	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3678	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3678	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3678	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3677	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3677	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3677	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3676	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3675	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3675	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3675	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3674	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3674	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3674	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3673	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3672	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3672	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3672	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3671	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3671	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3671	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3670	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3670	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3669	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3669	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3669	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3669	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3668	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3668	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3668	  1.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3667	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3666	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3666	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3666	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3665	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3665	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3664	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3664	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3664	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3664	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3663	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3663	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3663	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3662	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3662	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3661	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3661	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3661	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3660	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3660	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3659	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3659	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3659	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3659	  1.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3658	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3657	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3657	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3657	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3656	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3656	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3656	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3655	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3655	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3654	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3654	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3654	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3653	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3653	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3653	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3652	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3652	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3652	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3651	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3651	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3651	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3650	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3650	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3649	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3649	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3648	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3648	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3648	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3647	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3647	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3647	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3646	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3646	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3645	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3645	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3645	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3644	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3644	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3644	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3643	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3643	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3643	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3642	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3642	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3641	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3641	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3641	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3640	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3639	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3639	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3638	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3638	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3638	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3638	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3637	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3637	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3636	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3636	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3636	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3635	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3635	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3635	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3634	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3634	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3634	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3633	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3633	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3632	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3632	  1.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3631	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3631	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3631	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3630	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3630	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3629	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3629	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3629	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3628	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3628	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3628	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3627	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3627	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3626	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3626	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3626	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3625	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3625	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3624	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3624	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3624	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3623	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3623	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3623	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3622	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3622	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3622	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3621	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3621	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3620	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3620	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3620	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3619	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3619	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3619	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3618	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3618	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3618	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3617	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3617	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3616	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3616	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3616	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3615	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3615	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3615	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3614	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3614	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3614	  1.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3613	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3613	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3612	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3612	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3612	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3611	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3611	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3610	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3610	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3610	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3609	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3609	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3608	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3608	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3608	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3607	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3607	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3606	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3606	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3606	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3605	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3605	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3604	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3604	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3603	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3603	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3603	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3602	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3602	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3602	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3601	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3601	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3601	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3600	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3600	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3599	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3599	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3599	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3598	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3598	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3598	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3597	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3597	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3597	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3596	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3596	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3595	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3595	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3595	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3594	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3594	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3593	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3593	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3593	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3592	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3592	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3592	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3591	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3591	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3590	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3590	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3590	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3589	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3589	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3589	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3588	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3588	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3588	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3587	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3587	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3586	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3586	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3586	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3585	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3585	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3584	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3584	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3584	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3583	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3583	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3583	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3582	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3582	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3582	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3581	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3581	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3581	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3580	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3580	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3579	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3579	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3579	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3578	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3578	  1.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3577	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3577	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3577	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3576	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3576	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3575	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3575	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3575	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3574	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3574	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3573	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3573	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3573	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3572	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3572	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3572	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3571	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3571	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3570	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3570	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3570	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3569	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3569	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3568	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3568	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3568	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3567	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3567	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3567	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3566	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3566	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3565	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3565	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3564	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3564	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3564	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3563	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3563	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3562	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3562	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3562	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3561	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3561	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3560	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3560	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3559	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3559	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3559	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3558	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3558	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3557	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3557	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3557	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3557	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3556	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3556	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3555	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3555	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3555	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3554	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3554	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3554	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3553	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3553	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3553	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3552	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3552	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3552	  1.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3551	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3550	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3550	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3550	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3549	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3549	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3548	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3548	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3548	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3548	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3547	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3547	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3546	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3546	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3546	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3545	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3545	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3545	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3544	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3544	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3544	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3543	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3543	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3543	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3542	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3541	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3541	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3541	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3540	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3540	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3539	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3539	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3539	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3538	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3538	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3537	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3537	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3536	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3536	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3536	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3535	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3535	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3535	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3535	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3534	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3534	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3533	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3533	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3533	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3532	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3532	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3532	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3531	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3531	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3530	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3530	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3530	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3529	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3529	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3529	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3528	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3528	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3527	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3527	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3527	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3526	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3526	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3525	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3525	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3525	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3524	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3524	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3524	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3523	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3523	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3522	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3522	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3522	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3521	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3521	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3520	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3520	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3520	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3519	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3519	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3519	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3518	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3518	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3518	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3517	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3517	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3516	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3516	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3516	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3515	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3515	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3515	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3514	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3514	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3513	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3513	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3513	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3512	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3512	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3512	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3511	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3511	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3511	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3510	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3510	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3510	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3509	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3509	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3508	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3508	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3508	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3507	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3506	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3506	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3506	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3505	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3505	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3505	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3504	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3504	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3503	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3503	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3503	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3502	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3502	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3502	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3502	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3501	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3501	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3500	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3500	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3500	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3499	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3499	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3499	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3498	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3498	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3498	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3497	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3497	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3497	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3496	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3496	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3495	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3495	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3494	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3494	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3494	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3493	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3493	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3493	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3492	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3492	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3492	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3492	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3491	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3491	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3490	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3490	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3490	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3489	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3489	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3489	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3488	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3488	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3487	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3487	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3487	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3486	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3486	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3486	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3485	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3485	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3484	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3484	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3484	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3483	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3483	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3483	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3482	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3482	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3482	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3481	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3481	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3481	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3480	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3480	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3480	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3479	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3479	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3479	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3478	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3478	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3477	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3477	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3477	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3476	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3476	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3475	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3475	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3474	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3474	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3474	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3473	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3473	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3473	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3472	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3472	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3471	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3471	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3471	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3470	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3470	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3470	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3469	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3469	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3469	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3468	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3468	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3468	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3467	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3467	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3467	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3466	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3466	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3465	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3465	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3465	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3464	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3464	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3464	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3463	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3463	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3462	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3462	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3462	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3461	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3461	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3461	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3460	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3460	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3460	  1.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3459	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3459	  1.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3458	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3457	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3457	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3456	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3456	  1.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3455	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3454	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3454	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3454	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3453	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3453	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3452	  1.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3451	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3451	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3451	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3450	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3450	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3449	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3449	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3449	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3448	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3448	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3448	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3447	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3447	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3447	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3446	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3446	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3446	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3445	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3445	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3445	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3444	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3444	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3443	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3443	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3443	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3442	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3442	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3442	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3441	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3440	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3440	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3440	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3439	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3439	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3439	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3438	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3438	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3437	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3437	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3437	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3436	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3436	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3436	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3435	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3435	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3434	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3434	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3434	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3433	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3433	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3433	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3432	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3432	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3432	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3431	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3431	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3430	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3430	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3430	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3429	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3429	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3428	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3428	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3428	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3427	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3427	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3427	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3426	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3426	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3426	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3425	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3425	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3425	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3424	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3424	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3423	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3423	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3423	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3422	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3422	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3422	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3421	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3421	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3421	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3420	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3420	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3420	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3419	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3419	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3419	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3418	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3418	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3417	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3417	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3417	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3416	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3416	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3416	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3415	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3415	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3414	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3414	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3414	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3413	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3413	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3413	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3412	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3412	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3412	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3411	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3411	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3410	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3410	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3410	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3409	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3409	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3408	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3408	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3408	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3407	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3407	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3407	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3406	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3406	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3405	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3405	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3405	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3404	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3404	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3404	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3403	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3403	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3403	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3402	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3402	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3401	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3401	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3401	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3400	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3400	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3400	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3399	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3399	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3399	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3398	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3398	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3397	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3397	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3397	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3396	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3396	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3395	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3395	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3395	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3394	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3394	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3394	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3393	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3393	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3393	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3392	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3392	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3392	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3391	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3391	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3390	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3390	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3390	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3389	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3389	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3389	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3388	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3388	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3388	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3387	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3387	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3387	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3386	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3386	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3386	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3385	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3385	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3384	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3384	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3384	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3383	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3383	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3383	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3382	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3382	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3382	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3381	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3381	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3381	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3380	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3380	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3380	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3379	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3379	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3378	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3378	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3378	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3377	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3376	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3376	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3376	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3375	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3375	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3375	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3374	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3374	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3373	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3373	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3373	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3372	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3372	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3372	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3371	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3371	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3370	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3370	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3370	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3369	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3369	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3369	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3368	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3368	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3368	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3367	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3367	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3367	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3366	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3366	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3365	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3365	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3364	  0.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3364	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3364	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3363	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3363	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3363	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3362	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3362	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3362	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3361	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3361	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3361	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3360	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3360	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3359	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3359	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3359	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3358	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3358	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3358	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3357	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3357	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3357	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3356	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3356	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3356	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3355	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3355	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3354	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3354	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3354	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3353	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3353	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3353	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3352	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3352	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3352	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3351	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3351	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3351	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3350	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3350	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3349	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3349	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3349	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3348	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3348	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3348	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3347	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3347	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3346	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3346	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3346	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3345	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3345	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3344	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3344	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3344	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3343	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3343	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3343	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3342	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3342	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3341	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3341	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3341	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3340	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3340	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3339	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3339	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3339	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3339	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3338	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3338	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3337	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3337	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3336	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3336	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3336	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3336	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3335	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3335	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3334	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3334	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3334	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3333	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3333	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3333	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3332	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3332	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3331	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3331	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3331	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3330	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3330	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3330	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3329	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3329	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3328	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3328	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3328	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3327	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3327	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3327	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3326	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3326	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3326	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3325	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3325	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3325	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3324	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3324	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3323	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3323	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3323	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3322	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3322	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3322	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3321	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3321	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3321	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3320	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3320	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3320	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3319	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3319	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3318	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3318	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3318	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3317	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3317	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3317	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3316	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3316	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3316	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3315	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3315	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3314	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3314	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3314	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3313	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3313	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3312	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3312	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3311	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3311	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3311	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3310	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3310	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3309	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3309	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3309	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3308	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3308	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3308	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3307	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3307	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3307	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3306	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3306	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3305	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3305	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3305	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3304	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3304	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3304	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3303	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3303	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3303	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3302	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3302	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3302	  1.000  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3301	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3301	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3300	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3300	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3299	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3299	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3299	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3298	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3298	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3298	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3297	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3297	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3297	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3296	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3296	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3296	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3295	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3295	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3294	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3294	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3294	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3293	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3293	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3293	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3292	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3292	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3292	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3291	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3291	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3290	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3290	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3290	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3289	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3289	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3289	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3288	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3288	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3288	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3287	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3287	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3287	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3286	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3286	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3286	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3285	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3285	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3284	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3284	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3284	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3283	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3283	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3283	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3282	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3282	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3281	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3281	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3281	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3280	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3280	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3279	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3279	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3279	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3278	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3278	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3277	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3277	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3276	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3276	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3276	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3275	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3275	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3275	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3274	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3274	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3274	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3273	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3273	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3273	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3272	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3272	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3271	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3271	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3271	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3270	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3270	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3270	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3269	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3269	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3268	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3268	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3268	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3267	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3267	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3267	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3266	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3266	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3265	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3265	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3265	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3264	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3264	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3264	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3263	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3263	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3263	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3262	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3262	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3262	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3261	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3261	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3261	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3260	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3260	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3260	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3259	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3259	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3259	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3258	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3258	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3258	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3257	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3257	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3256	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3256	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3256	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3255	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3255	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3255	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3254	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3254	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3254	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3253	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3253	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3253	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3252	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3252	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3252	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3251	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3251	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3250	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3250	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3250	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3249	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3249	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3248	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3248	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3247	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3247	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3247	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3246	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3246	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3246	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3245	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3245	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3244	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3244	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3244	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3243	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3243	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3243	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3242	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3242	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3242	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3241	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3241	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3240	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3240	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3240	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3239	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3239	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3239	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3238	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3238	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3238	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3237	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3237	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3236	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3236	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3235	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3235	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3235	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3235	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3234	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3234	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3234	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3233	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3233	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3233	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3232	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3232	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3231	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3231	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3231	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3230	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3230	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3230	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3229	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3229	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3228	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3228	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3228	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3227	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3227	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3227	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3226	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3226	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3226	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3225	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3225	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3224	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3224	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3224	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3223	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3223	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3223	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3222	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3222	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3222	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3221	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3221	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3221	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3220	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3220	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3220	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3219	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3219	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3218	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3218	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3218	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3217	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3217	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3216	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3216	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3215	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3215	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3215	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3214	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3214	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3213	  0.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3213	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3213	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3212	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3212	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3212	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3211	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3211	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3211	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3210	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3210	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3209	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3209	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3209	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3208	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3208	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3208	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3207	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3207	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3206	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3206	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3206	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3206	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3205	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3205	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3204	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3204	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3204	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3203	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3203	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3203	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3202	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3202	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3201	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3201	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3201	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3200	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3200	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3200	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3199	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3199	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3199	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3198	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3198	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3197	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3197	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3197	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3196	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3196	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3196	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3195	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3195	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3195	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3194	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3194	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3194	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3193	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3193	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3193	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3192	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3192	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3191	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3191	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3191	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3190	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3190	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3190	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3189	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3189	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3189	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3188	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3188	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3188	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3187	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3187	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3186	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3186	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3186	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3185	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3185	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3184	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3184	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3183	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3183	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3183	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3182	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3182	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3181	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3181	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3181	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3180	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3180	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3180	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3179	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3179	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3179	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3178	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3178	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3177	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3177	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3177	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3176	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3176	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3176	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3175	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3175	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3175	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3174	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3174	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3174	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3173	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3173	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3172	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3172	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3171	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3171	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3171	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3171	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3170	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3170	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3169	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3169	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3169	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3168	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3168	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3168	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3167	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3167	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3167	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3166	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3166	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3166	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3165	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3165	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3165	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3164	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3164	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3164	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3163	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3163	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3162	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3162	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3162	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3161	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3161	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3161	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3160	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3160	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3159	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3159	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3159	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3158	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3158	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3158	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3157	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3157	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3157	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3156	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3156	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3156	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3155	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3155	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3154	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3154	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3154	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3153	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3153	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3152	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3152	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3152	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3151	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3151	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3151	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3150	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3150	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3149	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3149	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3148	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3148	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3148	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3147	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3147	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3147	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3146	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3146	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3146	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3145	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3145	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3144	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3144	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3144	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3143	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3143	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3143	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3142	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3142	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3142	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3141	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3141	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3140	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3140	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3139	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3139	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3139	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3138	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3138	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3137	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3137	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3137	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3136	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3136	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3136	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3135	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3135	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3135	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3134	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3134	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3134	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3133	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3133	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3133	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3132	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3132	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3132	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3131	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3131	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3130	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3130	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3129	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3129	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3129	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3128	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3128	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3128	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3127	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3127	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3127	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3126	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3126	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3126	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3125	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3125	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3124	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3124	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3124	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3124	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3123	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3123	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3122	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3121	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3121	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3121	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3120	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3120	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3119	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3119	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3118	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3118	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3118	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3117	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3117	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3117	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3116	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3116	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3115	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3115	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3115	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3114	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3114	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3114	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3113	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3113	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3112	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3112	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3112	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3111	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3111	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3110	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3110	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3110	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3109	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3109	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3109	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3108	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3108	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3107	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3107	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3107	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3106	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3106	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3106	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3105	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3105	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3105	  1.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3104	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3103	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3103	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3103	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3102	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3102	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3102	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3101	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3101	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3101	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3100	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3100	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3100	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3099	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3099	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3099	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3098	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3098	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3098	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3097	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3097	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3096	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3096	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3096	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3095	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3095	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3094	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3094	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3094	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3093	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3093	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3093	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3092	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3092	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3092	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3091	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3091	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3090	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3090	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3090	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3089	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3089	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3088	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3088	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3088	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3087	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3087+   1.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3086	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3086	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3085	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3085	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3085	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3084	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3084	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3083	  0.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3083	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3083	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3082	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3082	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3082	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3081	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3081	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3081	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3080	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3080	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3079	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3079	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3079	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3078	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3078	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3078	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3077	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3077	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3076	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3076	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3076	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3075	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3075	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3074	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3074	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3074	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3073	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3073	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3073	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3072	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3072	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3071	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3071	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3071	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3070	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3070	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3070	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3069	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3069	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3069	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3068	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3068	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3067	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3067	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3067	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3066	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3066	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3066	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3065	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3065	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3064	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3064	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3064	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3063	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3063	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3063	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3062	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3062	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3062	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3061	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3061	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3061	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3060	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3060	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3059	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3059	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3058	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3058	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3058	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3057	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3057	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3057	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3056	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3056	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3055	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3055	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3054	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3054	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3054	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3053	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3053	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3052	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3052	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3051	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3051	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3051	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3050	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3050	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3049	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3049	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3048	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3048	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3048	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3048	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3047	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3047	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3046	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3046	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3046	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3045	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3045	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3045	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3044	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3044	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3044	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3043	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3043	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3043	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3042	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3042	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3041	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3041	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3040	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3040	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3040	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3039	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3039	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3039	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3038	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3038	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3038	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3037	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3037	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3037	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3036	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3036	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3036	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3035	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3035	  1.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3034	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3034	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3034	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -3033	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3033	  1.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -3032	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3032	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -3031	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -3031	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -3031	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -3030	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -3030	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -3029	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -3029	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3029	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3028	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -3028	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -3028	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3027	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -3027	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -3026	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -3026	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -3026	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -3026	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -3025	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -3025	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -3024	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -3024	  1.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -3023	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -3023	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -3022	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -3022	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -3021	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -3021	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -3020	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -3020	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -3020	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -3019	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -3019	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -3018	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -3018	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -3018	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -3017	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -3017	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -3017	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -3016	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -3016	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -3015	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -3015	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -3014	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -3014	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -3014	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3013	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -3013	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -3012	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -3012	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -3012	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -3011	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -3011	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -3011	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -3010	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -3010	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -3010	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -3009	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -3009	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -3009	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -3008	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -3008	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -3007	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -3007	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -3007	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -3006	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -3006	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -3005	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -3005	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -3005	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -3004	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -3004	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -3004	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -3003	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -3003	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -3003	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -3002	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -3002	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -3002	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -3001	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -3001	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -3000	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -3000	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -3000	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2999	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2999	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2999	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2998	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2998	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2998	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2997	  1.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2996	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2996	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2995	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2995	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2995	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2994	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2994	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2994	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2993	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2993	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2993	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2992	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2992	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2991	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2991	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2991	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2990	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2990	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2990	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2989	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2989	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2988	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2987	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2987	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2987	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2986	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2986	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2985	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2985	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2984	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2984	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2984	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2983	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2983	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2983	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2982	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2982	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2981	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2981	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2981	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2981	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2980	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2980	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2980	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2979	  1.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2978	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2978	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2978	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2977	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2977	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2977	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2976	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2976	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2976	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2975	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2975	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2975	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2974	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2974	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2973	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2973	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2972	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2972	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2972	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2972	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2971	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2971	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2971	  1.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2970	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2969	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2969	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2969	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2968	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2968	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2968	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2967	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2967	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2967	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2966	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2966	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2966	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2965	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2965	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2965	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2964	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2964	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2964	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2963	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2963	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2962	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2962	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2962	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2961	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2961	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2960	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2960	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2960	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2959	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2959	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2958	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2958	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2958	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2957	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2957	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2957	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2956	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2956	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2956	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2955	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2955	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2954	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2954	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2954	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2953	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2953	  1.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2952	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2951	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2951	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2951	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2950	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2950	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2950	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2949	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2949	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2949	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2948	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2948	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2948	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2947	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2947	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2947	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2946	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2946	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2945	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2945	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2945	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2944	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2944	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2944	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2943	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2943	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2942	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2942	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2942	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2941	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2941	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2940	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2940	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2940	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2939	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2939	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2939	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2938	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2938	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2938	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2937	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2937	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2937	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2936	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2936	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2935	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2935	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2935	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2934	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2934	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2933	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2933	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2933	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2932	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2932	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2932	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2931	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2931	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2930	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2930	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2930	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2929	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2929	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2929	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2928	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2928	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2928	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2927	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2927	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2927	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2926	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2926	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2926	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2925	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2925	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2924	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2924	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2924	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2923	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2923	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2922	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2922	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2922	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2921	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2921	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2920	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2920	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2919	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2919	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2918	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2918	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2918	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2917	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2917	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2916	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2916	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2916	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2915	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2915	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2915	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2914	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2914	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2914	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2913	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2913	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2912	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2912	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2912	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2911	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2911	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2911	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2910	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2910	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2909	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2909	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2909	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2908	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2908	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2907	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2907	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2906	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2906	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2906	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2906	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2905	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2905	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2904	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2904	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2904	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2903	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2903	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2903	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2902	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2902	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2902	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2901	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2901	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2901	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2900	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2900	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2900	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2899	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2899	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2898	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x90000000 -2898	  0.500  __irq_svc+0x44 (__ipipe_trace+0x19c)
:|   #func               -2897	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x00000003 -2897	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2896	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2896	  0.500  __ipipe_ack_hrtimer_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2895	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_hrtimer_irq+0x30)
:|   #func               -2895	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2895	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2894	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2894	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2893	  0.500  __ipipe_end_level_irq+0x10 (__ipipe_ack_hrtimer_irq+0x58)
:|   #func               -2893	  0.500  armctrl_unmask_irq+0x10 (__ipipe_end_level_irq+0x24)
:|   #func               -2892	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|  #*func               -2892+   1.500  xnintr_clock_handler+0x10 (__ipipe_dispatch_irq+0x10c)
:|  #*func               -2890+   1.500  xntimer_tick_aperiodic+0x14 (xnintr_clock_handler+0x94)
:|  #*func               -2889+   1.500  xntimer_next_local_shot+0x10 (xntimer_tick_aperiodic+0x20c)
:|  #*event   tick@101940-2887	  0.000  xntimer_next_local_shot+0xb0 (xntimer_tick_aperiodic+0x20c)
:|  #*func               -2887	  1.000  ipipe_timer_set+0x10 (xntimer_next_local_shot+0xb8)
:|  #*func               -2886	  1.000  timer_set_next_event+0x10 (ipipe_timer_set+0x58)
:|  #*func               -2885	  0.500  __ipipe_set_irq_pending+0x10 (xnintr_clock_handler+0x150)
:|   #func               -2885	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x15c)
:|   #end     0x00000003 -2884	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2884	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2884	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2883	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2883	  0.500  __ipipe_fast_svc_irq_exit+0x18 (__ipipe_trace+0x19c)
:|   #begin   0x80000001 -2882	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2882	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2881	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2881	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2880	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2880	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2879	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2879	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2879	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2878	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2878	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2878	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2877	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2877	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2876	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2876	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2876	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2875	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2875	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2874	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2874	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2874	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2873	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2873	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2872	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2872	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2871	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2871	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2870	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2870	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2869	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2869	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2868	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2868	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2868	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2867	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2867	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2866	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2866	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2866	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2865	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2865	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2865	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2864	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2864	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2864	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2863	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2863	  1.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2862	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2862	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2861	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2861	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2861	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2860	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2860	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2859	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2859	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2859	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2858	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2858	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2857	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2857	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2856	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2856	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2856	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2855	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2855	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2854	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2854	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2853	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2853	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2852	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2852	  1.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2851	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2851	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2851	  1.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2850	  0.500  bcm2708_timer_interrupt+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2849	  0.500  __ipipe_tsc_update+0x10 (bcm2708_timer_interrupt+0x38)
:    #func               -2849	  1.000  hrtimer_interrupt+0x14 (bcm2708_timer_interrupt+0x44)
:    #func               -2848	  0.500  ipipe_root_only+0x10 (hrtimer_interrupt+0x50)
:    #func               -2847+   2.000  ktime_get_update_offsets+0x14 (hrtimer_interrupt+0x70)
:    #func               -2845	  1.000  __run_hrtimer+0x14 (hrtimer_interrupt+0x144)
:    #func               -2844+   1.500  __remove_hrtimer+0x10 (__run_hrtimer+0x68)
:    #func               -2843	  0.500  ipipe_root_only+0x10 (__run_hrtimer+0x84)
:    #func               -2842	  0.500  tick_sched_timer+0x14 (__run_hrtimer+0xc0)
:    #func               -2842	  1.000  ktime_get+0x14 (tick_sched_timer+0x2c)
:    #func               -2841	  0.500  tick_sched_do_timer+0x10 (tick_sched_timer+0x3c)
:    #func               -2840	  0.500  tick_do_update_jiffies64+0x14 (tick_sched_do_timer+0x38)
:    #func               -2840	  0.500  ipipe_root_only+0x10 (tick_do_update_jiffies64+0x58)
:    #func               -2839	  0.500  do_timer+0x14 (tick_do_update_jiffies64+0xc0)
:|   #begin   0x80000001 -2839	  1.000  do_timer+0x5b0 (tick_do_update_jiffies64+0xc0)
:|   #end     0x80000001 -2838	  0.500  do_timer+0x5c8 (tick_do_update_jiffies64+0xc0)
:    #func               -2837	  1.000  ipipe_root_only+0x10 (do_timer+0x70)
:    #func               -2836	  0.500  ntp_tick_length+0x10 (do_timer+0x110)
:|   #begin   0x80000001 -2836	  0.500  ntp_tick_length+0xa8 (do_timer+0x110)
:|   #end     0x80000001 -2835	  0.500  ntp_tick_length+0xc0 (do_timer+0x110)
:    #func               -2835	  0.500  ipipe_root_only+0x10 (ntp_tick_length+0x44)
:    #func               -2834+   1.500  ipipe_root_only+0x10 (ntp_tick_length+0x70)
:    #func               -2833	  1.000  ntp_tick_length+0x10 (do_timer+0x300)
:|   #begin   0x80000001 -2832	  0.000  ntp_tick_length+0xa8 (do_timer+0x300)
:|   #end     0x80000001 -2832	  0.500  ntp_tick_length+0xc0 (do_timer+0x300)
:    #func               -2831	  0.500  ipipe_root_only+0x10 (ntp_tick_length+0x44)
:    #func               -2831+   1.500  ipipe_root_only+0x10 (ntp_tick_length+0x70)
:    #func               -2829	  0.500  timekeeping_update.constprop.7+0x10 (do_timer+0x54c)
:    #func               -2829	  0.500  update_vsyscall+0x10 (timekeeping_update.constprop.7+0x38)
:    #func               -2828	  0.500  ipipe_update_hostrt+0x14 (update_vsyscall+0x28)
:    #func               -2828	  0.500  ipipe_root_only+0x10 (ipipe_update_hostrt+0x44)
:    #func               -2827	  0.500  __ipipe_notify_kevent+0x10 (ipipe_update_hostrt+0x94)
:    #func               -2827	  0.500  ipipe_root_only+0x10 (__ipipe_notify_kevent+0x20)
:|   #begin   0x80000001 -2826	  0.500  __ipipe_notify_kevent+0xb0 (ipipe_update_hostrt+0x94)
:|   #end     0x80000001 -2826	  0.500  __ipipe_notify_kevent+0xc8 (ipipe_update_hostrt+0x94)
:    #func               -2825	  1.000  ipipe_kevent_hook+0x10 (__ipipe_notify_kevent+0x68)
:    #func               -2824	  0.000  hostrt_event+0x10 (ipipe_kevent_hook+0x34)
:    #func               -2824	  0.500  __ipipe_spin_lock_irqsave+0x10 (hostrt_event+0x20)
:|   #begin   0x80000001 -2824	  1.000  __ipipe_spin_lock_irqsave+0x5c (hostrt_event+0x20)
:|   #func               -2823	  0.500  __ipipe_spin_unlock_irqrestore+0x10 (hostrt_event+0xa0)
:|   #end     0x80000001 -2822	  0.500  __ipipe_spin_unlock_irqrestore+0x48 (hostrt_event+0xa0)
:|   #begin   0x80000001 -2822	  0.500  __ipipe_notify_kevent+0xbc (ipipe_update_hostrt+0x94)
:|   #end     0x80000001 -2821	  0.500  __ipipe_notify_kevent+0x9c (ipipe_update_hostrt+0x94)
:    #func               -2821	  0.500  raw_notifier_call_chain+0x14 (timekeeping_update.constprop.7+0x48)
:    #func               -2820	  0.500  notifier_call_chain+0x10 (raw_notifier_call_chain+0x28)
:    #func               -2820	  0.500  ipipe_root_only+0x10 (do_timer+0x55c)
:    #func               -2819	  0.500  calc_global_load+0x10 (do_timer+0x5a0)
:    #func               -2819	  1.000  ipipe_root_only+0x10 (tick_do_update_jiffies64+0xf0)
:    #func               -2818	  0.500  tick_sched_handle.isra.16+0x10 (tick_sched_timer+0x54)
:    #func               -2817	  0.500  update_root_process_times+0x10 (tick_sched_handle.isra.16+0x48)
:    #func               -2817	  0.500  update_process_times+0x10 (update_root_process_times+0x64)
:    #func               -2816	  0.500  account_process_tick+0x10 (update_process_times+0x34)
:    #func               -2816+   1.500  account_system_time+0x10 (account_process_tick+0x44)
:    #func               -2814	  0.500  __rcu_read_lock+0x10 (account_system_time+0xbc)
:    #func               -2814	  0.500  __rcu_read_unlock+0x10 (account_system_time+0x10c)
:    #func               -2813	  0.500  acct_update_integrals+0x14 (account_system_time+0x114)
:    #func               -2813	  1.000  hrtimer_run_queues+0x14 (update_process_times+0x38)
:    #func               -2812	  0.500  raise_softirq+0x10 (update_process_times+0x40)
:|   #begin   0x80000001 -2811	  0.500  raise_softirq+0x84 (update_process_times+0x40)
:|   #end     0x80000001 -2811	  0.500  raise_softirq+0x9c (update_process_times+0x40)
:    #func               -2810	  0.500  __raise_softirq_irqoff+0x10 (raise_softirq+0x4c)
:    #func               -2810	  1.000  rcu_check_callbacks+0x10 (update_process_times+0x4c)
:    #func               -2809	  1.000  printk_tick+0x10 (update_process_times+0x50)
:    #func               -2808	  0.500  scheduler_tick+0x10 (update_process_times+0x6c)
:    #func               -2807	  0.500  ipipe_root_only+0x10 (scheduler_tick+0x28)
:    #func               -2807	  1.000  __update_cpu_load+0x10 (scheduler_tick+0x68)
:    #func               -2806	  1.000  task_tick_fair+0x10 (scheduler_tick+0xe4)
:    #func               -2805	  1.000  update_curr+0x14 (task_tick_fair+0x90)
:    #func               -2804	  0.500  sched_slice.isra.36+0x14 (task_tick_fair+0xa4)
:    #func               -2803	  1.000  calc_delta_mine+0x10 (sched_slice.isra.36+0x70)
:    #func               -2802	  0.500  resched_task+0x10 (task_tick_fair+0xc4)
:|   #begin   0x80000001 -2802	  0.000  resched_task+0x44 (task_tick_fair+0xc4)
:|   #end     0x80000001 -2802	  0.500  resched_task+0x58 (task_tick_fair+0xc4)
:    #func               -2801	  0.500  clear_buddies+0x10 (task_tick_fair+0xd0)
:    #func               -2801+   1.500  ipipe_root_only+0x10 (scheduler_tick+0xec)
:    #func               -2799	  1.000  run_posix_cpu_timers+0x14 (update_process_times+0x74)
:    #func               -2798	  0.500  profile_tick+0x10 (tick_sched_handle.isra.16+0x50)
:    #func               -2798	  1.000  hrtimer_forward+0x14 (tick_sched_timer+0x70)
:    #func               -2797	  0.500  ktime_add_safe+0x10 (hrtimer_forward+0x7c)
:    #func               -2796	  0.500  ktime_add_safe+0x10 (hrtimer_forward+0x94)
:    #func               -2796	  0.500  ipipe_root_only+0x10 (__run_hrtimer+0xdc)
:    #func               -2795+   1.500  enqueue_hrtimer+0x10 (__run_hrtimer+0x108)
:    #func               -2794	  0.500  ipipe_root_only+0x10 (hrtimer_interrupt+0x178)
:    #func               -2793	  0.500  tick_program_event+0x14 (hrtimer_interrupt+0x1c8)
:    #func               -2793	  0.500  clockevents_program_event+0x14 (tick_program_event+0x3c)
:    #func               -2792+   1.500  ktime_get+0x14 (clockevents_program_event+0x5c)
:    #func               -2791	  0.500  xnarch_next_htick_shot+0x14 (clockevents_program_event+0xcc)
:|   #begin   0x80000000 -2790	  0.500  xnarch_next_htick_shot+0xa4 (clockevents_program_event+0xcc)
:|  *#func               -2790	  1.000  xntimer_start_aperiodic+0x10 (xnarch_next_htick_shot+0x60)
:|  *#func               -2789+   1.500  xnarch_ns_to_tsc+0x10 (xntimer_start_aperiodic+0x1e4)
:|  *#func               -2787	  0.500  xntimer_next_local_shot+0x10 (xntimer_start_aperiodic+0x218)
:|  *#event   tick@2101  -2787	  0.500  xntimer_next_local_shot+0xb0 (xntimer_start_aperiodic+0x218)
:|  *#func               -2786	  0.500  ipipe_timer_set+0x10 (xntimer_next_local_shot+0xb8)
:|  *#func               -2786	  0.500  timer_set_next_event+0x10 (ipipe_timer_set+0x58)
:|  *#func               -2785	  1.000  __ipipe_restore_head+0x10 (xnarch_next_htick_shot+0xb0)
:|   #end     0x80000000 -2784	  0.500  __ipipe_restore_head+0xbc (xnarch_next_htick_shot+0xb0)
:    #func               -2784	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2783	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2783+   1.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2781	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2781	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2780	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2780	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2779	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2779	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2779	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:    #func               -2778	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2778	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2777	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2777	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2776	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2776	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2776	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2775	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2775	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2774	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2773	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2773	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2772	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2772	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2772	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2771	  1.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2770	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2770	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2770	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2769	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2769	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2769	  1.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2768	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2768	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2767	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2767	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2766	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2766	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2766	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2765	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2765	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2764	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2764	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2763	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2763	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2762	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2762	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2761	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2761	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2760	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2760	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2759	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2759	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2758	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2758	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2758	  1.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2757	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2756	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2756	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2756	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2755	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2755	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2754	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2754	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2754	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2753	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2753	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2752	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2751	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2751	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2751	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2750	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2750	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2749	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2749	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2748	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2748	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2747	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2747	  1.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2746	  1.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2745	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2745	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2744	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2744	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2743	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2743	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2742	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2742	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2742	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2741	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2741	  1.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2740	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2739	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2739	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2738	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2738	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2737	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2737	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2737	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2736	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2736	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2736	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2735	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2735	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2734	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2734	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2733	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2733	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2732	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2732	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2732	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2731	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2731	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2730	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2730	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2730	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2729	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2729	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2729	  1.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2728	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2728	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2727	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2727	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2726	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2726	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2725	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2725	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2725	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2724	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2724	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2724	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2723	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2723	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2723	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2722	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2722	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2721	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2721	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2721	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2720	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2720	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2719	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2719	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2718	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2718	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2718	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2717	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2717	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2716	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2716	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2716	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2715	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2715	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2715	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2714	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2714	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2713	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2713	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2712	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2712	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2711	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2711	  1.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2710	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2710	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2710	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2709	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2709	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2708	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2708	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2707	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2707	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2707	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2706	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2706	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2706	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2705	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2705	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2704	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2704	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2703	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2703	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2703	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2702	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2702	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2701	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2701	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2700	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2700	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2700	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2699	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2699	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2698	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2698	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2697	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2697	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2697	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2696	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2696	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2696	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2695	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2695	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2695	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2694	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2694	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2694	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2693	  1.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2692	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2692	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2692	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2691	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2691	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2691	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2690	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2690	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2689	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2689	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2689	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2688	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2688	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2688	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2687	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2687	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2686	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2686	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2686	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2685	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2685	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2685	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2684	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2684	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2683	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2683	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2682	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2682	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2682	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2681	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2681	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2681	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2680	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2680	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2679	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2679	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2678	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2678	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2677	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2677	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2677	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2676	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2676	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2675	  1.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2674	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2674	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2674	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2673	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2673	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2672	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2672	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2672	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2671	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2671	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2671	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2670	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2670	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2670	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2669	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2669	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2668	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2668	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2668	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2667	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2667	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2667	  1.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2666	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2666	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2665	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2665	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2664	  0.000  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2664	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2664	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2663	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2663	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2662	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2662	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2662	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2661	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2661	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2661	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2660	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2660	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2660	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2659	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2659	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2659	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2658	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2658	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2657	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2657	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2656	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2656	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2656	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2655	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2655	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2655	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2654	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2654	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2654	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2653	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2653	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2652	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2652	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2652	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2651	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2651	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2651	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2650	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2650	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2650	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2649	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2649	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2649	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2648	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2648	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2647	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2647	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2647	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2646	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2646	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2645	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2645	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2645	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2644	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2644	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2643	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2643	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2642	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2642	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2642	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2641	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2641	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2641	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2640	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2640	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2639	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2639	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2638	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2638	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2638	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2637	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2637	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2636	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2636	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2636	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2635	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2635	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2635	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2634	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2634	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2634	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2633	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2633	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2632	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2632	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2632	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2631	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2631	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2631	  1.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2630	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2629	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2629	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2629	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2628	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2628	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2628	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2627	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2627	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2627	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2626	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2626	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2626	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2625	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2625	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2624	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2624	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2624	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2623	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2623	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2623	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2622	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2622	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2622	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2621	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2621	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2620	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2620	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2620	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2619	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2619	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2619	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2618	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2618	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2617	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2617	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2617	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2616	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2616	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2616	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2615	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2615	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2614	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2614	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2614	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2614	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2613	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2613	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2612	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2612	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2611	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2611	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2610	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2610	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2610	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2609	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2608	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2608	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2608	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2607	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2607	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2607	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2606	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2606	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2605	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2605	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2605	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2604	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2604	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2604	  1.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2603	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2603	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2602	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2602	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2601	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2601	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2601	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2600	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2600	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2600	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2599	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2599	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2599	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2598	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2598	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2597	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2597	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2597	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2596	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2596	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2595	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2595	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2595	  1.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2594	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2593	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2593	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2593	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2592	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2592	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2592	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2592	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2591	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2591	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2591	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2590	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2590	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2589	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2589	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2589	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2588	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2588	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2588	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2587	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2587	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2587	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2586	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2586	  1.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2585	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2585	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2584	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2584	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2584	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2583	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2583	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2583	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2582	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2582	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2581	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2581	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2581	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2580	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2580	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2580	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2579	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2579	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2579	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2578	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2578	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2577	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2577	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2576	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2576	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2575	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2575	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2574	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2574	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2574	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2573	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2573	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2573	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2572	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2572	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2571	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2571	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2571	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2570	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2570	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2570	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2569	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2569	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2569	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2568	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2568	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2567	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2567	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2567	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2566	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2566	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2566	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2565	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2565	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2565	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2564	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2564	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2563	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2563	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2562	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2562	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2562	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2561	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2561	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2561	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2560	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2560	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2560	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2559	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2559	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2558	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2558	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2558	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2557	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2557	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2557	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2556	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2556	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2556	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2555	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2555	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2555	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2554	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2554	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2554	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2553	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2553	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2552	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2552	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2552	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2551	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2551	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2551	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2550	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2550	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2549	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2549	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2548	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2548	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2548	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2547	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2547	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2547	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2546	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2546	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2546	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2545	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2545	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2544	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2544	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2544	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2543	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2542	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2542	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2542	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2541	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2541	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2540	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2540	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2540	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2539	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2539	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2538	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2538	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2538	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2537	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2537	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2537	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2536	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2536	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2536	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2535	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2535	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2535	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2534	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2534	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2534	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2533	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2533	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2533	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2532	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2532	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2531	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2531	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2530	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2530	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2530	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2529	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2529	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2529	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2528	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2528	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2528	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2527	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2527	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2527	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2526	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2526	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2526	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2525	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2525	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2524	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2524	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2524	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2523	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2523	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2522	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2522	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2522	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2521	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2521	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2521	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2520	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2520	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2519	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2519	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2519	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2518	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2518	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2518	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2517	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2517	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2517	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2516	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2516	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2516	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2515	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2515	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2514	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2514	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2514	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2513	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2513	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2512	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2512	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2511	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2511	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2511	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2510	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2509	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2509	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2509	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2508	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2508	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2508	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2507	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2507	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2507	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2506	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2506	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2505	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2505	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2504	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2504	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2504	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2504	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2503	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2503	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2502	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2502	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2502	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2501	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2501	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2501	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2500	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2500	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2500	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2499	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2499	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2498	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2498	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2498	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2497	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2497	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2496	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2496	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2495	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2495	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2495	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2494	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2494	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2494	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2493	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2493	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2493	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2492	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2492	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2492	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2491	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2491	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2491	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2490	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2490	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2490	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2489	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2489	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2489	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2488	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2488	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2487	  1.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2486	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2486	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2486	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2485	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2485	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2485	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2484	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2484	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2484	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2483	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2483	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2483	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2482	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2482	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2481	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2481	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2481	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2480	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2480	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2480	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2479	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2479	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2478	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2478	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2477	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2477	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2476	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2476	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2475	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2475	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2475	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2474	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2474	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2474	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2473	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2473	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2472	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2472	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2472	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2471	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2471	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2471	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2471	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2470	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2470	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2469	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2469	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2469	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2468	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2468	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2468	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2467	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2467	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2466	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2466	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2466	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2465	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2465	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2464	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2464	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2463	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2463	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2463	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2463	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2462	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2462	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2461	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2461	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2461	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2460	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2460	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2460	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2459	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2459	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2459	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2458	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2458	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2457	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2457	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2457	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2456	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2456	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2456	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2455	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2455	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2455	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2454	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2454	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2453	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2453	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2453	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2452	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2452	  1.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2451	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2451	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2451	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2450	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2450	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2450	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2449	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2449	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2448	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2448	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2448	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2448	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2447	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2447	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2446	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2446	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2446	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2445	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2445	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2444	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2444	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2443	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2443	  1.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2442	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2442	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2442	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2441	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2441	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2440	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2440	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2440	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2439	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2439	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2439	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2438	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2438	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2438	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2437	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2437	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2436	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2436	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2436	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2435	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2435	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2435	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2434	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2434	  1.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2433	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2433	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2433	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2432	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2432	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2431	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2431	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2431	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2430	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2430	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2430	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2429	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2429	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2428	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2428	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2428	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2428	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2427	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2427	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2426	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2426	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2426	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2425	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2425	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2424	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2424	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2424	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2423	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2423	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2423	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2422	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2422	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2422	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2421	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2421	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2420	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2420	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2420	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2419	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2419	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2419	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2418	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2418	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2418	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2417	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2417	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2417	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2416	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2416	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2415	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2415	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2414	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2414	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2414	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2413	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2413	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2412	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2412	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2412	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2411	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2411	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2410	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2410	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2410	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2409	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2409	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2408	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2408	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2407	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2407	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2407	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2406	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2406	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2406	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2405	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2405	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2405	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2404	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2404	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2403	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2403	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2403	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2402	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2402	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2402	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2401	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2401	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2401	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2400	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2400	  0.000  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2400	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2399	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2399	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2398	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2398	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2397	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2397	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2397	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2396	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2396	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2395	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2395	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2395	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2395	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2394	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2394	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2393	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2393	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2393	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2392	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2392	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2392	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2391	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2391	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2391	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2390	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2390	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2390	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2389	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2389	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2388	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2388	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2387	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2387	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2387	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2386	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2386	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2386	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2385	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2385	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2385	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2384	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2384	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2383	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2383	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2383	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2382	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2382	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2382	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2381	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2381	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2381	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2380	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2379	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2379	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2379	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2378	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2378	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2377	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2377	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2376	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2376	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2376	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2375	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2375	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2375	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2374	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2374	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2373	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2373	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2373	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2372	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2372	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2372	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2371	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2371	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2370	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2370	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2370	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2369	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2369	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2369	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2368	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2368	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2368	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2367	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2367	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2366	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2366	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2365	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2365	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2365	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2364	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2364	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2364	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2363	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2363	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2362	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2362	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2361	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2361	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2361	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2361	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2360	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2360	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2360	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2359	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2359	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2358	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2358	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2358	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2357	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2357	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2357	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2356	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2356	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2356	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2355	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2355	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2354	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2354	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2354	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2353	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2353	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2353	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2352	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2352	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2351	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2351	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2351	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2350	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2350	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2350	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2349	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2349	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2349	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2348	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2348	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2347	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2347	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2347	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2346	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2346	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2345	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2345	  1.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2344	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2344	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2343	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2343	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2343	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2342	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2342	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2341	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2341	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2341	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2340	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2340	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2340	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2339	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2339	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2339	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2338	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2338	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2337	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2337	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2337	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2336	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2336	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2336	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2335	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2335	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2334	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2334	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2334	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2333	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2333	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2332	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2332	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2331	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2331	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2331	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2331	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2330	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2330	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2329	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2329	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2329	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2328	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2328	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2328	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2327	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2327	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2327	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2326	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2326	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2325	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2325	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2325	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2324	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2324	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2324	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2323	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2323	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2322	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2322	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2322	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2321	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2321	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2321	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2320	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2320	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2320	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2319	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2319	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2318	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2318	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2318	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2317	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2317	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2316	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2316	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2316	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2315	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2315	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2314	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2314	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2314	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2313	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2313	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2313	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2312	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2311	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2311	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2311	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2310	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2310	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2310	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2309	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2309	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2308	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2308	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2307	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2307	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2307	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2307	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2306	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2306	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2305	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2305	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2305	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2304	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2304	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2304	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2303	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2303	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2303	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2302	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2302	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2302	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2301	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2301	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2300	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2300	  1.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2299	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2299	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2298	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2298	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2298	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2297	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2297	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2297	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2296	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2296	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2296	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2295	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2295	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2294	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2294	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2294	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2293	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2293	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2293	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2292	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2292	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2292	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2291	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2291	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2290	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2290	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2290	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2289	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2289	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2288	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2288	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2288	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2287	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2287	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2287	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2286	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2286	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2286	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2285	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2285	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2284	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2284	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2284	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2283	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2283	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2283	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2282	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2282	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2281	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2281	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2280	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2280	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2279	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2279	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2279	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2278	  1.000  __mix_pool_bytes+0x14 (add_interrupt_randomness+0x14c)
:    #func               -2277+   2.500  _mix_pool_bytes+0x14 (__mix_pool_bytes+0x54)
:    #func               -2274	  1.000  credit_entropy_bits.part.13+0x14 (add_interrupt_randomness+0x180)
:    #func               -2273	  1.000  __wake_up+0x14 (credit_entropy_bits.part.13+0x130)
:|   #begin   0x80000001 -2272	  0.500  __wake_up+0xc8 (credit_entropy_bits.part.13+0x130)
:|   #end     0x80000001 -2272	  0.500  __wake_up+0xe0 (credit_entropy_bits.part.13+0x130)
:    #func               -2271	  0.500  ipipe_root_only+0x10 (__wake_up+0x58)
:    #func               -2271	  0.500  __wake_up_common+0x10 (__wake_up+0x80)
:    #func               -2270	  0.000  ipipe_root_only+0x10 (__wake_up_common+0x2c)
:    #func               -2270	  0.500  ipipe_root_only+0x10 (__wake_up+0x94)
:    #func               -2270	  0.500  kill_fasync+0x14 (credit_entropy_bits.part.13+0x140)
:    #func               -2269	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2269	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2268	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2268	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2267	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2267	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2267	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2266	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2266	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2265	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2265	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2265	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2264	  1.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2263	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2263	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2263	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2262	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2262	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2262	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2261	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2261	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2260	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2260	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2260	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2259	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2259	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2259	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2258	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2258	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2258	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2257	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2257	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2257	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2256	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2256	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2255	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2255	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2254	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2254	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2253	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2253	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2253	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2252	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2252	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2252	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2251	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2251	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2251	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2250	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2250	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2249	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2249	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2249	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2248	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2248	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2248	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2247	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2247	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2247	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2246	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2246	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2245	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2245	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2244	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2244	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2244	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2243	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2243	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2243	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2242	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2242	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2241	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2241	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2241	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2240	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2240	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2240	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2239	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2239	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2239	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2238	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2238	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2237	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2237	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2236	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2236	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2236	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2235	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2234	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2234	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2233	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2233	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2233	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2232	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2232	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2232	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2231	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2231	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2230	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2230	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2230	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2230	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2229	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2229	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2228	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2228	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2227	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2227	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2227	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2226	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2226	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2226	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2225	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2225	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2225	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2224	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2224	  0.000  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2224	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2223	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2223	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2222	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2222	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2222	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2221	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2221	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2221	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2220	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2220	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2219	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2219	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2219	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2218	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2218	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2217	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2217	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2217	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2216	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2216	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2215	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2215	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2215	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2214	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2214	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2214	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2213	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2213	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2213	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2212	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2212	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2211	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2211	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2211	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2210	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2210	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2209	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2209	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2209	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2208	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2208	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2208	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2207	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2207	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2207	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2206	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2206	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2206	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2205	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2205	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2204	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2204	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2204	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2203	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2203	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2202	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2202	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2201	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2201	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2200	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2200	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2200	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2199	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2199	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2198	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2198	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2198	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2197	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2197	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2197	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2196	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2196	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2196	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2195	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2195	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2194	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2194	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2194	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2193	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2193	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2192	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2192	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2192	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2191	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2191	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2191	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2190	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2190	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2189	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2189	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2188	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2188	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2188	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2187	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2187	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2187	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2186	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2186	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2186	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2185	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2185	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2185	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2184	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2184	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2184	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2183	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2183	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2182	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2182	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2182	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2181	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2181	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2181	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2180	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2180	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2179	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2179	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2179	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2178	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2178	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2177	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2177	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2177	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2176	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2176	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2176	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2175	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2175	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2175	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2174	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2174	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2173	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2173	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2173	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2172	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2172	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2171	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2171	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2171	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2170	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2170	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2170	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2169	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2168	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2168	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2168	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2167	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2167	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2167	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2166	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2166	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2165	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2165	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2164	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2164	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2164	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2163	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2163	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2163	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2162	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2162	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2161	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2161	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2161	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2160	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2160	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2160	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2159	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2159	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2159	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2158	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2158	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2158	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2157	  1.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2156	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2156	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2155	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2155	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2155	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2154	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2154	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2154	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2153	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2153	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2153	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2152	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2152	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2152	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2151	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2151	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2151	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2150	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2150	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2149	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2149	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2149	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2148	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2148	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2148	  1.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2147	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2146	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2146	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2146	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2145	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2145	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2145	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2144	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2144	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2144	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2143	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2143	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2143	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2142	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2142	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2141	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2141	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2141	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2141	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2140	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2140	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2139	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2139	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2139	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2138	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2138	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2137	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2137	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2136	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2136	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2136	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2135	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2134	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2134	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2134	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2134	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2133	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2133	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2132	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2132	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2132	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2131	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2131	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2131	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2130	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2130	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2129	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2129	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2128	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2128	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2128	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2127	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2127	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2126	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2126	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2126	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2125	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2125	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2125	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2124	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2124	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2124	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2123	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2123	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2122	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2122	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2122	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2121	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2121	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2120	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2120	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2120	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2119	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2119	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2119	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2118	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2118	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2118	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2117	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2117	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2117	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2116	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2116	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2115	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2115	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2115	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2114	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2114	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2114	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2113	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2113	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2113	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2112	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2112	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2111	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2111	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2111	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2110	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2110	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2110	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2109	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2109	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2108	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2108	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2108	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2107	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2107	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2107	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2106	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2106	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2106	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2105	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2105	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2104	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2104	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2104	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2103	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2103	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2102	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2102	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2101	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2101	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2101	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2100	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2100	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2099	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2099	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2099	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2098	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2098	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2098	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2097	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2097	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2096	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2096	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2096	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2095	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2095	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2095	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2094	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2094	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2093	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2093	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2093	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2092	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2092	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2092	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2091	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2091	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2090	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2090	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2090	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2089	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2089	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2089	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2088	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2088	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2087	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2087	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2087	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2086	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2086	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2086	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2085	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2085	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2084	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2084	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2084	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2083	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2083	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2082	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2082	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2082	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2081	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2081	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2081	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2080	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2080	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2080	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2079	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2079	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2078	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2078	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2078	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2077	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2077	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2077	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2076	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2076	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2075	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2075	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2075	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2074	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2074	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2074	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2073	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2073	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2073	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2072	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2072	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2071	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2071	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2071	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2070	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2070	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2069	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2069	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2068	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2068	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2067	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2067	  1.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2066	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2066	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2065	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2065	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2065	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2064	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2064	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2064	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2063	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2063	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2063	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2062	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2062	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2061	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2061	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2061	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2060	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2060	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2060	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2059	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2059	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2059	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2058	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2058	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2057	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2057	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2057	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2056	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2056	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2055	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2055	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2055	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2055	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2054	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2054	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2053	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2053	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2053	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2052	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2052	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2052	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2051	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2051	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2050	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2050	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2050	  1.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2049	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2049	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2048	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2048	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2048	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2047	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2047	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2047	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2046	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2046	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2045	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2045	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2044	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2044	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2044	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2044	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2043	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2043	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2042	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2042	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2042	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2041	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2041	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2041	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2040	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2040	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2040	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2039	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2039	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2038	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2038	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2037	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2037	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2037	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2036	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2036	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2035	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2035	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2034	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2034	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2034	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2033	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -2033	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -2032	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -2032	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -2032	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -2031	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -2031	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -2030	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -2030	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2030	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -2029	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -2029	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -2029	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -2028	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -2028	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -2027	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -2027	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -2027	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -2026	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -2026	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -2026	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -2025	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -2025	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -2025	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -2024	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -2024	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -2023	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -2023	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -2022	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -2022	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -2022	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -2021	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -2021	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -2021	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -2020	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -2020	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -2019	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -2019	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -2019	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -2018	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -2018	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -2018	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2017	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -2017	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -2016	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -2016	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2016	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -2015	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2015	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -2015	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2014	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -2014	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -2013	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -2013	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -2012	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -2012	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -2012	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -2011	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2011	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -2011	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -2010	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -2010	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -2010	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -2009	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -2009	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -2009	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -2008	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -2008	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -2008	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -2007	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -2007	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -2006	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -2006	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -2006	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -2005	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -2005	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -2004	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -2004	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -2003	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -2003	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -2003	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -2002	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -2002	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -2001	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -2001	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -2001	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -2000	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -2000	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1999	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1999	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1999	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1998	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1998	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1998	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1997	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1997	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1997	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1996	  1.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1995	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1995	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1995	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1994	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1994	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1993	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1993	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1993	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1992	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1992	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1992	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1991	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1991	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1991	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1990	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1990	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1989	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1989	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1989	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1988	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1988	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1988	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1987	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1987	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1986	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1986	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1986	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1985	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1985	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1985	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1984	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1984	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1984	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1983	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1983	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1982	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1982	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1982	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1981	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1981	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1981	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1980	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1980	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1979	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1979	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1979	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1978	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1978	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1977	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1977	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1977	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1976	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1976	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1975	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1975	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1975	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1975	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1974	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1974	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1974	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1973	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1973	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1972	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1972	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1972	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1971	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1971	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1970	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1970	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1970	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1969	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1968	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1968	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1967	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1967	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1967	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1966	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1966	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1966	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1965	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1965	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1964	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1964	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1964	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1964	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1963	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1963	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1962	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1962	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1962	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1961	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1961	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1961	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1960	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1960	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1959	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1959	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1958	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1958	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1958	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1957	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1957	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1957	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1956	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1956	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1955	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1955	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1955	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1954	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1954	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1953	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1953	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1953	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1952	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1952	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1952	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1951	  1.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1950	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1950	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1950	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1949	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1949	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1948	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1948	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1948	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1947	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1947	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1947	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1946	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1946	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1946	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1945	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1945	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1944	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1944	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1943	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1943	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1943	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1942	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1942	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1941	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1941	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1940	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1940	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1940	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1939	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1939	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1939	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1938	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1938	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1938	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1937	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1936	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1936	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1936	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1935	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1935	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1934	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1934	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1934	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1933	  1.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1932	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1932	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1932	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1931	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1931	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1930	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1930	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1930	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1929	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1929	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1929	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1928	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1928	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1928	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1927	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1927	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1926	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1926	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1926	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1925	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1925	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1925	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1924	  1.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1923	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1923	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1923	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1922	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1922	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1921	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1921	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1920	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1920	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1920	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1919	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1919	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1919	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1918	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1918	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1918	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1917	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1917	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1917	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1916	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1916	  1.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1915	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1915	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1914	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1914	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1913	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1913	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1913	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1912	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1912	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1912	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1911	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1911	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1910	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1910	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1910	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1909	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1909	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1908	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1908	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1908	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1907	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1907	  1.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1906	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1906	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1905	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1905	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1905	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1904	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1904	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1904	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1903	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1903	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1902	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1902	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1901	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1901	  1.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1900	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1900	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1900	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1899	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1899	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1898	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1898	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1897	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1897	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1896	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1896	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1895	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1895	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1895	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1894	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1894	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1894	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1894	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1893	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1893	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1892	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1892	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1892	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1891	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1891	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1890	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1890	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1890	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1889	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1889	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1889	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1888	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1888	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1887	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1887	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1887	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1886	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1886	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1885	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1885	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1885	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1884	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1884	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1883	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1883	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1883	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1883	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1882	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1882	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1881	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1881	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1881	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1880	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1880	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1879	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1879	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1878	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1878	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1878	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1877	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1877	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1877	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1876	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1876	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1876	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1875	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1875	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1874	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1874	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1874	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1873	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1873	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1873	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1872	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1872	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1872	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1871	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1871	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1870	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1870	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1869	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1869	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1869	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1868	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1868	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1867	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1867	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1867	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1866	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1866	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1865	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1865	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1864	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1864	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1864	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1864	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1863	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1863	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1862	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1862	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1861	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1861	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1861	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1860	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1860	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1860	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1859	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1859	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1858	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1858	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1858	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1857	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1857	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1857	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1856	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1856	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1856	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1855	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1855	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1855	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1854	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1854	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1853	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1853	  1.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1852	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1852	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1851	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1851	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1850	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1850	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1850	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1849	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1849	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1849	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1848	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1848	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1848	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1847	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1847	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1847	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1846	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1846	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1845	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1845	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1845	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1844	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1844	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1844	  1.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1843	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1843	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1842	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1842	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1842	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1841	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1841	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1840	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1840	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1840	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1839	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1839	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1839	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1838	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1838	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1838	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1837	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1837	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1837	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1836	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1836	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1836	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1835	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1835	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1834	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1834	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1833	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1833	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1832	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1832	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1831	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1831	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1831	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1830	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1830	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1830	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1829	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1829	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1828	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1828	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1828	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1827	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1827	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1827	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1826	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1826	  1.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1825	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1825	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1825	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1824	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1824	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1823	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1823	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1823	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1822	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1822	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1822	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1822	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1821	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1821	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1820	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1820	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1819	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1819	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1819	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1818	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1818	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1818	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1817	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1817	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1816	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1816	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1816	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1815	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1815	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1815	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1814	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1814	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1814	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1813	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1813	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1812	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1812	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1812	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1811	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1811	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1811	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1810	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1810	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1810	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1809	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1809	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1808	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1808	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1807	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1807	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1807	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1806	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1806	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1805	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1805	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1805	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1804	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1804	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1804	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1803	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1803	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1803	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1802	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1802	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1801	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1801	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1801	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1800	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1800	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1800	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1799	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1798	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1798	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1797	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1797	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1797	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1796	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1796	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1796	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1795	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1795	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1795	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1794	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1794	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1794	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1793	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1793	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1792	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1792	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1792	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1791	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1791	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1791	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1790	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1790	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1789	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1789	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1789	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1788	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1788	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1788	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1787	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1787	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1786	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1786	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1786	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1785	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1785	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1784	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1784	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1784	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1783	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1783	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1783	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1782	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1782	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1781	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1781	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1780	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1780	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1780	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1779	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1779	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1779	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1778	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1778	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1778	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1777	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1777	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1777	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1776	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1776	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1775	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1775	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1775	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1774	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1774	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1774	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1773	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1773	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1773	  1.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1772	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1772	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1771	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1771	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1771	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1770	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1770	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1770	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1769	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1769	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1768	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1768	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1768	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1767	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1767	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1767	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1766	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1765	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1765	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1765	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1764	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1764	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1764	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1763	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1762	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1762	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1762	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1761	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1761	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1761	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1761	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1760	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1760	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1759	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1759	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1759	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1758	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1758	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1758	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1757	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1757	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1756	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1756	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1756	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1755	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1755	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1755	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1754	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1754	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1753	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1753	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1752	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1752	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1752	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1751	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1751	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1751	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1750	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1750	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1750	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1749	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1749	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1749	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1748	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1748	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1748	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1747	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1747	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1747	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1746	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1746	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1746	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1745	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1745	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1744	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1744	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1744	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1743	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1743	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1743	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1742	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1742	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1741	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1741	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1741	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1740	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1740	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1740	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1739	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1739	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1739	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1738	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1738	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1738	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1737	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1737	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1737	  1.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1736	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1735	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1735	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1735	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1734	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1734	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1733	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1733	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1732	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1732	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1732	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1731	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1731	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1731	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1730	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1730	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1729	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1729	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1729	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1728	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1728	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1728	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1727	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1727	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1726	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1726	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1726	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1725	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1725	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1725	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1724	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1724	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1724	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1723	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1723	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1722	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1722	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1722	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1721	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1721	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1720	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1720	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1720	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1719	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1719	  1.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1718	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1718	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1717	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1717	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1717	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1717	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1716	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1716	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1715	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1715	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1715	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1714	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1714	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1714	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1713	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1713	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1713	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1712	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1712	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1711	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1711	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1711	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1710	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1710	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1709	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1709	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1708	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1708	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1708	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1707	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1707	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1707	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1706	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1706	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1706	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1705	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1705	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1704	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1704	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1704	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1703	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1703	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1703	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1702	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1702	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1701	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1701	  1.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1700	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1700	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1699	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1699	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1698	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1698	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1698	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1697	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1697	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1696	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1696	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1696	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1695	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1695	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1695	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1695	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1694	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1694	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1693	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1693	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1693	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1692	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1692	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1691	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1691	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1691	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1690	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1690	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1689	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1689	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1689	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1688	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1688	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1688	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1687	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1687	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1686	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1686	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1686	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1685	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1685	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1685	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1684	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1684	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1684	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1683	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1683	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1682	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1682	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1681	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1681	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1681	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1680	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1680	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1680	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1679	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1679	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1679	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1678	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1678	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1677	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1677	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1677	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1676	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1676	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1676	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1675	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1675	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1674	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1674	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1674	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1673	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1673	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1672	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1672	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1672	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1671	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1671	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1671	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1670	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1670	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1670	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1669	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1669	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1668	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1668	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1668	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1667	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1666	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1666	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1666	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1665	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1665	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1665	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1664	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1664	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1663	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1663	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1663	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1662	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1662	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1662	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1661	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1661	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1661	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1660	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1660	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1659	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1659	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1659	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1658	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1658	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1658	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1657	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1657	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1656	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1656	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1656	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1655	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1655	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1654	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1654	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1654	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1653	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1653	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1653	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1652	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1652	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1651	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1651	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1651	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1650	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1650	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1650	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1649	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1649	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1649	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1648	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1648	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1647	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1647	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1647	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1646	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1646	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1646	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1645	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1645	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1645	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1644	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1644	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1643	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1643	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1643	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1642	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1642	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1642	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1641	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1641	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1641	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1640	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1640	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1640	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1639	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1639	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1638	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1638	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1637	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1637	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1637	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1636	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1636	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1635	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1635	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1635	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1634	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1634	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1633	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1633	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1632	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1632	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1632	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1631	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1631	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1631	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1630	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1630	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1630	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1629	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1629	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1628	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1628	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1628	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1627	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1627	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1626	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1626	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1626	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1625	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1625	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1625	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1624	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1624	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1623	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1623	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1623	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1622	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1622	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1622	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1621	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1621	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1620	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1620	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1619	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1619	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1619	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1618	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1618	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1618	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1617	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1617	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1617	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1616	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1616	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1616	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1615	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1615	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1614	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1614	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1614	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1613	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1613	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1613	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1612	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1612	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1612	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1611	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1611	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1610	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1610	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1609	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1609	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1609	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1609	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1608	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1608	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1607	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1607	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1607	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1606	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1606	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1606	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1605	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1605	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1605	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1604	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1604	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1603	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1603	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1603	  1.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1602	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1602	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1601	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1601	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1600	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1600	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1599	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1599	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1599	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1598	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1598	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1597	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1597	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1597	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1596	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1596	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1596	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1595	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1595	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1595	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1594	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1594	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1593	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1593	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1592	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1592	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1592	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1591	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1591	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1591	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1590	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1590	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1590	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1589	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1589	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1588	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1588	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1587	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1587	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1587	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1586	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1586	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1586	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1585	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1585	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1584	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1584	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1584	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1583	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1583	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1583	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1582	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1582	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1581	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1581	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1581	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1581	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1580	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1580	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1580	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1579	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1579	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1578	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1578	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1578	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1577	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1577	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1577	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1576	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1576	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1576	  1.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1575	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1575	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1574	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1574	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1574	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1573	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1573	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1572	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1572	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1572	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1571	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1571	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1571	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1570	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1570	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1569	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1569	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1569	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1568	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1568	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1567	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1567	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1566	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1566	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1566	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1565	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1565	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1565	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1564	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1564	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1563	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1563	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1563	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1563	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1562	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1562	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1561	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1561	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1560	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1560	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1560	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1559	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1559	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1559	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1558	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1558	  1.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1557	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1557	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1557	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1556	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1556	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1555	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1555	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1554	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1554	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1554	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1554	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1553	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1553	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1553	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1552	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1552	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1552	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1551	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1551	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1550	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1550	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1550	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1549	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1549	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1548	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1548	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1548	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1547	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1547	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1547	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1546	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1546	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1546	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1545	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1545	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1544	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1544	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1544	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1543	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1543	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1543	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1542	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1542	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1542	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1541	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1541	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1541	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1540	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1539	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1539	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1539	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1539	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1538	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1538	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1537	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1537	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1536	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1536	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1536	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1535	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1535	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1534	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1534	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1534	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1533	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1533	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1533	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1532	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1532	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1531	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1531	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1531	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1530	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1530	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1530	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1529	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1529	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1528	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1528	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1528	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1527	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1527	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1527	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1526	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1526	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1526	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1525	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1525	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1524	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1524	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1524	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1523	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1523	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1522	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1522	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1521	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1521	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1521	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1520	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1520	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1519	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1519	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1519	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1518	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1518	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1518	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1517	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1517	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1517	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1516	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1516	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1516	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1515	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1515	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1515	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1514	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1514	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1514	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1513	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1513	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1512	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1512	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1511	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1511	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1511	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1510	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1510	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1510	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1509	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1509	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1509	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1508	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1508	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1508	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1507	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1507	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1506	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1506	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1506	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1505	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1505	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1505	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1504	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1504	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1503	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1503	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1502	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1502	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1501	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1501	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1501	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1500	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1500	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1500	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1499	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1499	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1498	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1498	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1498	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1497	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1497	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1497	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1496	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1496	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1495	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1495	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1494	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1494	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1493	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1493	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1493	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1492	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1492	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1492	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1491	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1491	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1491	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1490	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1490	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1489	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1489	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1489	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1488	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1488	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1488	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1487	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1487	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1487	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1486	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1486	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1485	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1485	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1485	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1484	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1484	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1484	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1483	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1483	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1483	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1482	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1482	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1482	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1481	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1481	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1480	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1480	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1480	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1479	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1479	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1479	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1478	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1478	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1477	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1477	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1477	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1476	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1476	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1475	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1475	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1475	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1474	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1474	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1474	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1473	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1473	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1473	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1472	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1472	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1472	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1471	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1471	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1470	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1470	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1470	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1469	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1468	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1468	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1468	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1467	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1467	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1466	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1466	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1466	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1465	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1465	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1464	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1464	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1464	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1463	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1463	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1463	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1462	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1462	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1462	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1461	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1461	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1461	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1460	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1460	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1460	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1459	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1459	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1458	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1458	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1458	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1457	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1457	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1456	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1456	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1456	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1455	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1455	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1455	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1454	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1454	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1453	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1453	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1453	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1452	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1452	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1452	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1451	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1451	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1451	  1.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1450	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1450	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1449	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1449	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1449	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1448	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1448	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1448	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1447	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1447	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1447	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1446	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1446	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1445	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1445	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1445	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1444	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1444	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1444	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1443	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1443	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1443	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1442	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1442	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1442	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1441	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1441	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1440	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1440	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1440	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1439	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1439	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1438	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1438	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1438	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1437	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1437	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1436	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1436	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1435	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1435	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1435	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1434	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1434	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1434	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1433	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1433	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1432	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1432	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1431	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1431	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1431	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1430	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1430	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1430	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1429	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1429	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1429	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1428	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1428	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1427	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1427	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1427	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1426	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1426	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1426	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1425	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1425	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1424	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1424	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1423	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1423	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1422	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1422	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1422	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1421	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1421	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1421	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1420	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1420	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1420	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1419	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1419	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1419	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1418	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1418	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1418	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1417	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1417	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1416	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1416	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1416	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1415	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1415	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1415	  1.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1414	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1414	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1413	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1413	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1412	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1412	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1412	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1411	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1411	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1411	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1410	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1410	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1410	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1409	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1409	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1409	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1408	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1408	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1408	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1407	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1407	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1407	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1406	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1406	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1405	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1405	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1404	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1404	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1404	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1403	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1403	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1402	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1402	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1402	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1401	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1401	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1400	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1400	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1400	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1399	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1399	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1399	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1398	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1398	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1398	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1397	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1397	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1396	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1396	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1395	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1395	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1394	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1394	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1394	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1393	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1393	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1393	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1392	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1392	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1391	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1391	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1391	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1390	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1390	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1389	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1389	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1389	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1388	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1388	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1387	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1387	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1387	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1386	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1386	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1386	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1385	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1385	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1385	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1384	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1384	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1384	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1383	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1383	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1383	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1382	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1382	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1381	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1381	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1381	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1380	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1380	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1380	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1379	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1379	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1379	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1378	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1378	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1377	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1377	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1377	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1376	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1376	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1376	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1375	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1375	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1375	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1374	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1374	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1373	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1373	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1373	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1372	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1372	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1371	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1371	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1371	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1370	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1369	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1369	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1369	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1368	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1368	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1368	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1367	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1367	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1366	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1366	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1365	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1365	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1365	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1364	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1364	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1364	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1363	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1363	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1362	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1362	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1362	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1361	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1361	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1360	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1360	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1360	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1359	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1359	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1359	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1358	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1358	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1357	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1357	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1357	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1356	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1356	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1356	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1355	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1355	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1354	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1354	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1354	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1354	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1353	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1353	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1352	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1352	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1351	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1351	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1351	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1350	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1350	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1350	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1349	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1349	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1349	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1348	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1348	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1347	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1347	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1347	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1346	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1346	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1346	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1345	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1345	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1345	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1344	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1344	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1344	  1.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1343	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1342	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1342	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1342	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1341	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1341	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1341	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1341	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1340	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1340	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1339	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1339	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1338	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1338	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1338	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1337	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1337	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1336	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1336	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1336	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1335	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1335	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1334	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1334	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1333	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1333	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1333	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1332	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1332	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1332	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1331	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1331	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1331	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1330	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1330	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1329	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1329	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1329	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1328	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1328	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1328	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1327	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1327	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1326	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1326	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1326	  1.000  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1325	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1324	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1324	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1323	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1323	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1323	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1322	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1322	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1322	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1321	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1321	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1321	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1320	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1320	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1320	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1319	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1319	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1319	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1318	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1318	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1317	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1317	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1317	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1316	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1316	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1316	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1315	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1315	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1315	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1314	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1314	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1313	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1313	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1313	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1312	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1312	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1312	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1311	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1311	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1311	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1310	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1310	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1310	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1309	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1309	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1309	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1308	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1308	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1307	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1307	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1306	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1306	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1305	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1305	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1305	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1304	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1304	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1303	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1303	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1302	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1302	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1302	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1301	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1301	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1301	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1300	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1300	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1299	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1299	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1299	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1298	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1298	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1297	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1297	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1297	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1296	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1296	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1296	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1295	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1295	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1294	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1294	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1294	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1293	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1293	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1293	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1292	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1292	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1291	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1291	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1290	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1290	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1290	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1289	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1289	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1288	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1288	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1288	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1287	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1287	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1287	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1286	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1286	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1286	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1285	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1285	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1285	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1284	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1284	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1283	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1283	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1283	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1282	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1282	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1282	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1281	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1281	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1280	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1280	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1279	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1279	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1279	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1278	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1278	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1278	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1277	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1277	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1277	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1276	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1276	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1276	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1275	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1275	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1274	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1274	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1274	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1273	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1273	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1273	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1272	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1272	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1271	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1271	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1270	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1270	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1269	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1269	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1269	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1268	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1268	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1268	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1267	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1267	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1266	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1266	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1266	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1265	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1265	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1265	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1264	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1264	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1264	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1263	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1263	  1.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1262	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1262	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1261	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1261	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1261	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1260	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1260	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1260	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1259	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1259	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1258	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1258	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1258	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1257	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1257	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1256	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1256	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1256	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1255	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1255	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1255	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1254	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1254	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1254	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1253	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1253	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1252	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1252	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1251	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1251	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1251	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1250	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1250	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1250	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1249	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1249	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1249	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1248	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1248	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1248	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1247	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1247	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1247	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1246	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1246	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1245	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1245	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1245	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1244	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1244	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1243	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1243	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1243	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1242	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1242	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1242	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1241	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1241	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1241	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1240	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1240	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1240	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1239	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1239	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1238	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1238	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1238	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1237	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1236	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1236	  1.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1235	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1235	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1235	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1235	  1.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1234	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1233	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1233	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1233	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1232	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1232	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1232	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1231	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1231	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1231	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1230	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1230	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1229	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1229	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1229	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1228	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1228	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1227	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1227	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1227	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1226	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1226	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1225	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1225	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1225	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1224	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1224	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1223	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1223	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1223	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1222	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1222	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1222	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1221	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1221	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1221	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1220	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1220	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1219	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1219	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1219	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1218	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1218	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1217	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1217	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1216	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1216	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1216	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1216	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1215	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1215	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1214	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1214	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1214	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1213	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1213	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1213	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1212	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1212	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1212	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1211	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1211	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1210	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1210	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1210	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1209	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1209	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1209	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1208	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1208	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1208	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1207	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1207	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1206	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1206	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1206	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1205	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1205	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1204	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1204	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1204	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1203	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1203	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1202	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1202	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1202	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1201	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1201	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1200	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1200	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1199	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1199	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1199	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1198	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1198	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1198	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1197	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1197	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1196	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1196	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1196	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1195	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1195	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1195	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1194	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1194	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1194	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1193	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1193	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1193	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1192	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1192	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1191	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1191	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1190	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1190	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1190	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1189	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1189	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1189	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1188	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1188	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1188	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1187	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1187	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1187	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1186	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1186	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1186	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1185	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1185	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1184	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1184	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1184	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1183	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1183	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1183	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1182	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1182	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1181	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1181	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1180	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1180	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1180	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1179	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1179	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1179	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1178	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1178	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1178	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1177	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1177	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1177	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1176	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1176	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1176	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1175	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1175	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1175	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1174	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1174	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1173	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1172	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1172	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1172	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1171	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1171	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1170	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1170	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1169	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1169	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1169	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1168	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1168	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1168	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1167	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1167	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1166	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1166	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1166	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1165	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1165	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1165	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1164	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1164	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1163	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1163	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1162	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1162	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1162	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1161	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1161	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1161	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1160	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1160	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1160	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1159	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1159	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1158	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1158	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1158	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1157	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1157	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1157	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1156	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1156	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1155	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1155	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1155	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1154	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1154	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1154	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1153	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1153	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1153	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1152	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1152	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1151	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1151	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1151	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1150	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1150	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1150	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1149	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1149	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1149	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1148	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1148	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1147	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1147	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1147	  1.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1146	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1146	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1145	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1145	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1144	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1144	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1144	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1143	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1143	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1143	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1142	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1142	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1142	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1141	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1141	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1141	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1140	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1140	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1139	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1139	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1139	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1138	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1138	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1137	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1137	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1136	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1136	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1136	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1135	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1135	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1135	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1134	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1134	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1133	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1133	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1133	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1132	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1132	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1132	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1131	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1131	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1131	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1130	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1130	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1130	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1129	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1129	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1128	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1128	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1128	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1127	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1127	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1127	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1126	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1126	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1125	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1125	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1124	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1124	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1124	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1123	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1123	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1123	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1122	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1122	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1122	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1121	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1121	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1121	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1120	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1120	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1119	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1119	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1119	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1118	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1118	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1118	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1117	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1117	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1117	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1116	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1116	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1116	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1115	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1115	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1114	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1114	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1114	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1113	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1113	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1113	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1112	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1112	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1112	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1111	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1111	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1111	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1110	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1110	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1109	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1109	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1109	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1108	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1108	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1107	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1107	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1106	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1106	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1106	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1105	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1105	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1104	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1104	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1103	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1103	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1103	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1102	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1102	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1101	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1101	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1101	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1100	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1100	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1100	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1099	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1099	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1099	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1098	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1098	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1097	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1097	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1097	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1096	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1096	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1096	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1095	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1095	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1095	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1094	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1094	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1093	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1093	  1.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1092	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1092	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1091	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1091	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1091	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1090	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1090	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1090	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1089	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1089	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1089	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1088	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1088	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1088	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1087	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1087	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1087	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1086	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1086	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1086	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1085	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1085	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1085	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1084	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1084	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1083	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1083	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1083	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1082	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1082	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1081	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1081	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1081	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1080	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1080	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1080	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1079	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1079	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1078	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1078	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1078	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1077	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1077	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1077	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1076	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1076	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1076	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1075	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1075	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1074	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1074	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1073	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1073	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1073	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1072	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1072	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1071	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1071	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1071	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1070	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1070	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1070	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1069	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1069	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1068	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1068	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1068	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1067	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1067	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1067	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1066	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1066	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1065	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1065	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1065	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1064	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1064	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1063	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1063	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1063	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1062	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1062	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1062	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1061	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1061	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1061	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1060	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1060	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1059	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1059	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1059	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1058	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1058	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1058	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1057	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1057	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1056	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1056	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1056	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1055	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1055	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1055	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1054	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1054	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1054	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1053	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1053	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1052	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1052	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1052	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1052	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1051	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1051	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1050	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1050	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1050	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1049	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1049	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1049	  1.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1048	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1047	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1047	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1047	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1046	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1046	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1046	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1045	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1045	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1045	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1044	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1044	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1044	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1043	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1043	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1043	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1042	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1042	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1041	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1041	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1041	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1040	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1040	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1039	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1038	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1038	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1038	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1037	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1037	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1037	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1036	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1036	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1035	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1035	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1035	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1034	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1034	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1034	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1033	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1033	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1033	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func               -1032	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b -1032	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func               -1031	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func               -1031	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func               -1031	  1.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000 -1030	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func               -1030	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func               -1029	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func               -1029	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func               -1029	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func               -1028	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001 -1028	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001 -1027	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func               -1027	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000 -1027	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000 -1026	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func               -1026	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func               -1025	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func               -1025	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func               -1025	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001 -1024	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001 -1024	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func               -1024	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func               -1023	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func               -1023	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func               -1023	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func               -1022	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func               -1022	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func               -1022	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func               -1021	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1021	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func               -1020	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func               -1020	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func               -1020	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1019	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func               -1019	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1019	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func               -1018	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1018	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func               -1017	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001 -1017	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001 -1017	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func               -1016	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func               -1016	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func               -1016	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func               -1015	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1015	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func               -1015	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func               -1014	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func               -1014	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func               -1014	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001 -1013	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001 -1013	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func               -1012	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func               -1012	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func               -1012	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func               -1011	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func               -1011	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func               -1011	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func               -1010	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func               -1010	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func               -1009	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func               -1009	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func               -1009	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func               -1008	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func               -1008	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func               -1007	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func               -1007	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func               -1007	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func               -1006	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func               -1006	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func               -1005	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001 -1005	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func               -1004	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func               -1004	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001 -1004	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000 -1003	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func               -1003	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b -1002	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func               -1002	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func               -1002	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func               -1001	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func               -1001	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func               -1001	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func               -1000	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func               -1000	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -999	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -999	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -999	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -998	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -998	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -998	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -997	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -997	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -997	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -996	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -996	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -995	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -995	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -995	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -994	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -994	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -993	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -993	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -993	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -992	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -992	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -991	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -991	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -991	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -990	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -990	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -990	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -989	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -989	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -989	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -988	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -988	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -988	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -987	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -987	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -986	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -986	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -986	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -985	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -985	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -985	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -984	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -984	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -983	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -983	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -983	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -982	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -982	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -982	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -981	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -981	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -981	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -980	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -980	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -979	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -979	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -979	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -978	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -978	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -978	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -977	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -977	  1.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -976	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -976	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -976	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -975	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -975	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -974	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -974	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -974	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -973	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -972	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -972	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -972	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -971	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -971	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -971	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -970	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -970	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -969	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -969	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -969	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -968	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -968	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -968	  1.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -967	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -967	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -966	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -966	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -965	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -965	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -965	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -964	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -964	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -964	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -963	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -963	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -963	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -962	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -962	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -962	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -961	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -961	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -960	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -960	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -960	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -959	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -959	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -958	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -958	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -958	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -957	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -957	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -957	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -956	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -956	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -956	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -955	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -955	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -954	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -954	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -954	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -953	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -953	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -953	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -952	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -952	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -952	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -951	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -951	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -951	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -950	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -950	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -949	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -949	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -948	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -948	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -948	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -947	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -947	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -947	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -946	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -946	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -946	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -945	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -945	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -945	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -944	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -944	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -943	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -943	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -943	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -942	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -942	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -941	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -941	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -941	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -940	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -939	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -939	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -939	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -938	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -938	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -938	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -937	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -937	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -936	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -936	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -936	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -935	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -935	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -935	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -935	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -934	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -934	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -933	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -933	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -933	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -932	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -932	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -932	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -931	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -931	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -931	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -930	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -930	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -930	  1.000  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -929	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -929	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -928	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -928	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -927	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -927	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -927	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -926	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -926	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -926	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -925	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -925	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -924	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -924	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -924	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -923	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -923	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -922	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -922	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -922	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -921	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -921	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -920	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -920	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -920	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -919	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -919	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -919	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -918	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -918	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -918	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -917	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -917	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -917	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -916	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -916	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -915	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -915	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -915	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -914	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -914	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -913	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -913	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -913	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -912	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -912	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -911	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -911	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -911	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -910	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -910	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -910	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -909	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -909	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -908	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -908	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -907	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -907	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -906	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -906	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -905	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -905	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -904	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -904	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -904	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -903	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -903	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -902	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -902	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -902	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -901	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -901	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -901	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -900	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -900	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -900	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -899	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -899	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -898	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -898	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -898	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -897	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -897	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -897	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -896	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -896	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -895	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -895	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -895	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -894	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -894	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -893	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -893	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -893	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -892	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -892	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -892	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -891	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -891	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -891	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -890	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -890	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -890	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -889	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -889	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -889	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -888	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -888	  1.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -887	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -887	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -886	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -886	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -886	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -885	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -885	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -884	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -884	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -884	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -883	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -883	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -882	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -882	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -881	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -881	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -881	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -880	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -880	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -880	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -879	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -879	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -879	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -878	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -877	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -877	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -877	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -876	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -876	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -875	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -875	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -874	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -874	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -874	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -873	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -873	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -872	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -872	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -871	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -871	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -871	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -871	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -870	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -870	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -869	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -869	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -868	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -868	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -868	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -867	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -867	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -867	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -866	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -866	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -865	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -865	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -865	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -864	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -864	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -864	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -863	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -863	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -863	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -862	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -862	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -862	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -861	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -861	  1.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -860	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -859	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -859	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -859	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -858	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -858	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -858	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -857	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -857	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -857	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -856	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -856	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -855	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -855	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -855	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -854	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -854	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -854	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -853	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -853	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -853	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -852	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -852	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -851	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -851	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -850	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -850	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -850	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -849	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -849	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -848	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -848	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -848	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -847	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -847	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -847	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -846	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -846	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -845	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -845	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -845	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -844	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -844	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -843	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -843	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -843	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -842	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -842	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -841	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -841	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -840	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -840	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -840	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -839	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -839	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -838	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -838	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -838	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -837	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -837	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -837	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -836	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -836	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -835	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -835	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -835	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -834	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -834	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -833	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -833	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -833	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -832	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -832	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -831	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -831	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -831	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -830	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -830	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -830	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -829	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -829	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -829	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -828	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -828	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -827	  0.000  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -827	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -827	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -826	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -826	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -826	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -825	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -825	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -824	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -824	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -824	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -823	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -823	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -823	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -822	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -822	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -821	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -821	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -821	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -820	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -820	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -820	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -819	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -819	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -819	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -818	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -818	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -818	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -817	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -817	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -816	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -816	  1.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -815	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -815	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -815	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -814	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -814	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -814	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -813	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -813	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -812	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -812	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -812	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -811	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -811	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -811	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -810	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -810	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -810	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -809	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -809	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -809	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -808	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -808	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -807	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -807	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -806	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -806	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -805	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -805	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -804	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -804	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -804	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -803	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -803	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -803	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -802	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -802	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -801	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -801	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -801	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -800	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -800	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -800	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -799	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -799	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -798	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -798	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -798	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -797	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -797	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -797	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -796	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -796	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -795	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -795	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -795	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -794	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -794	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -794	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -793	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -793	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -792	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -792	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -792	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -791	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -791	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -791	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -790	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -790	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -789	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -789	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -789	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -788	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -788	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -787	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -787	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -787	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -786	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -786	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -786	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -785	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -785	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -785	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -784	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -784	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -784	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -783	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -783	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -783	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -782	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -782	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -781	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -781	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -781	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -781	  1.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -780	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -779	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -779	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -778	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -778	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -778	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -777	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -777	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -777	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -776	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -776	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -776	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -775	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -775	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -774	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -774	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -774	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -773	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -773	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -772	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -772	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -771	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -771	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -771	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -770	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -770	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -769	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -769	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -769	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -768	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -768	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -768	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -767	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -767	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -767	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -766	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -766	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -765	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -765	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -765	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -764	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -764	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -764	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -763	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -763	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -763	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -762	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -762	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -761	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -761	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -761	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -760	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -760	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -759	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -759	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -759	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -758	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -758	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -758	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -757	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -757	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -756	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -756	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -756	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -756	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -755	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -755	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -754	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -754	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -754	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -753	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -753	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -752	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -752	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -752	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -751	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -751	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -751	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -750	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -750	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -749	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -749	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -749	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -748	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -748	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -748	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -747	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -747	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -747	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -746	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -746	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -746	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -745	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -745	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -745	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -744	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -744	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -743	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -743	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -742	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -742	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -742	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -741	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -741	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -740	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -740	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -739	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -739	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -739	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -738	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -738	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -738	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -737	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -737	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -736	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -736	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -736	  1.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -735	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -735	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -734	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -734	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -734	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -733	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -733	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -732	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -732	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -732	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -731	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -731	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -730	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -730	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -730	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -729	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -729	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -729	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -728	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -728	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -728	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -727	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -727	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -726	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -726	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -725	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -725	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -725	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -724	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -724	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -724	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -723	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -723	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -723	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -722	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -722	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -721	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -721	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -721	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -720	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -720	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -720	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -719	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -719	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -719	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -718	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -718	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -718	  1.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -717	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -716	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -716	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -716	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -715	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -715	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -714	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -714	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -714	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -713	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -713	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -712	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -712	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -712	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -711	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -711	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -711	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -710	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -710	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -710	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -709	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -709	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -708	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -707	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -707	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -707	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -706	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -706	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -705	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -705	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -704	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -704	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -703	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -703	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -703	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -702	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -702	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -701	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -701	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -701	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -700	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -700	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -700	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -699	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -699	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -698	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -698	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -698	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -697	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -697	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -697	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -696	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -696	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -696	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -695	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -695	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -695	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -694	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -694	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -693	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -693	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -692	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -692	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -692	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -691	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -691	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -691	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -690	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -690	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -689	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -689	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -689	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -689	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -688	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -688	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -687	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -687	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -687	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -686	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -686	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -686	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -685	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -685	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -685	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -684	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -684	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -684	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -683	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -683	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -682	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -682	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -681	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -681	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -680	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -680	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -680	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -679	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -679	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -678	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -678	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -678	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -677	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -677	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -677	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -676	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -676	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -676	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -675	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -675	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -674	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -674	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -674	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -673	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -673	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -672	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -671	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -671	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -670	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -670	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -670	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -669	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -669	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -669	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -668	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -668	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -667	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -667	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -667	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -666	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -666	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -666	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -665	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -665	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -665	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -664	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -664	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -663	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -663	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -662	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -662	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -662	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -661	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -661	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -661	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -660	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -660	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -659	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -659	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -658	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -658	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -658	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -657	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -657	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -657	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -656	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -656	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -656	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -655	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -655	  1.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -654	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -654	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -654	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -653	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -653	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -653	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -652	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -652	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -651	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -651	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -651	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -651	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -650	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -650	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -649	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -649	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -649	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -648	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -648	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -647	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -647	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -646	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -646	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -646	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -645	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -645	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -644	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -644	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -643	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -643	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -643	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -642	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -642	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -642	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -641	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -641	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -641	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -640	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -640	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -640	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -639	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -639	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -638	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -638	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -637	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -637	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -636	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -636	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -636	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -635	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -635	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -634	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -634	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -634	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -633	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -633	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -633	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -632	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -632	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -632	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -631	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -631	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -630	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -630	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -630	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -629	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -629	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -629	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -628	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -628	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -627	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -627	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -627	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -626	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -626	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -626	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -625	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -625	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -624	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -624	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -624	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -623	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -623	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -623	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -622	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -622	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -621	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -621	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -621	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -620	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -620	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -620	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -619	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -619	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -618	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -618	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -618	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -617	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -617	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -617	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -616	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -616	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -616	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -615	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -615	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -615	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -614	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -614	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -613	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -613	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -613	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -612	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -612	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -612	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -611	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -611	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -611	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -610	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -609	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -609	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -609	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -609	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -608	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -608	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -607	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -607	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -607	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -606	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -606	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -606	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -605	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -604	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -604	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -604	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -603	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -603	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -603	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -602	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -602	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -602	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -601	  1.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -600	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -600	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -600	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -599	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -599	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -599	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -598	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -598	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -597	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -597	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -597	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -596	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -596	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -596	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -595	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -595	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -595	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -594	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -594	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -594	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -593	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -593	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -592	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -592	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -591	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -591	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -591	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -590	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -590	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -590	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -589	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -589	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -589	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -588	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -588	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -587	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -587	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -587	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -587	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -586	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -586	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -585	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -585	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -585	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -584	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -584	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -584	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -583	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -583	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -582	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -582	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -581	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -581	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -581	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -580	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -580	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -580	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -579	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -579	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -579	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -578	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -578	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -578	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -577	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -577	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -577	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -576	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -576	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -575	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -575	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -575	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -574	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -574	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -573	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -573	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -573	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -572	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -571	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -571	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -571	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -570	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -570	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -570	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -569	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -569	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -568	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -568	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -568	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -567	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -567	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -567	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -566	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -566	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -565	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -565	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -564	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -564	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -564	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -563	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -563	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -563	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -562	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -562	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -562	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -561	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -561	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -560	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -560	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -560	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -559	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -559	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -558	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -558	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -558	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -558	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -557	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -557	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -556	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -556	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -556	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -555	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -555	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -555	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -554	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -554	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -553	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -553	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -553	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -552	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -552	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -552	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -551	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -551	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -551	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -550	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -550	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -550	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -549	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -549	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -548	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -548	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -547	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -547	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -547	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -546	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -546	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -546	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -545	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -545	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -545	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -544	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -544	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -544	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -543	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -543	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -543	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -542	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -542	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -541	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -541	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -541	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -540	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -540	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -539	  1.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -538	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -538	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -538	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -537	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -537	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -537	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -536	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -536	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -535	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -535	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -535	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -534	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -534	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -534	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -533	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -533	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -532	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -532	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -532	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -531	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -531	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -531	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -530	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -530	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -529	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -529	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -529	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -528	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -528	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -527	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -527	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -527	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -526	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -526	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -525	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -525	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -525	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -524	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -524	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -524	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -523	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -523	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -523	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -522	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -522	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -522	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -521	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -521	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -520	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -520	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -519	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -519	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -519	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -518	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -518	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -518	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -517	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -517	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -517	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -516	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -516	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -515	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -515	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -515	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -514	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -514	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -514	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -513	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -513	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -512	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -512	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -512	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -511	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -511	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -510	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -510	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -510	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -509	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -509	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -509	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -508	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -508	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -507	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -507	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -507	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -506	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -505	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -505	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -505	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -504	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -504	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -504	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -503	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -503	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -502	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -502	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -502	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -501	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -501	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -501	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -500	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -500	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -500	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -499	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -499	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -498	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -498	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -498	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -497	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -497	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -497	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -496	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -496	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -496	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -495	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -495	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -494	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -494	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -494	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -493	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -493	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -492	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -492	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -492	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -491	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -491	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -491	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -490	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -490	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -490	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -489	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -489	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -488	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -488	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -488	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -487	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -487	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -487	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -486	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -486	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -486	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -485	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -485	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -484	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -484	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -484	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -483	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -483	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -482	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -482	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -482	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -481	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -481	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -481	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -480	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -480	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -479	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -479	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -479	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -478	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -478	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -478	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -477	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -477	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -477	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -476	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -476	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -475	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -475	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -474	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -474	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -474	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -473	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -473	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -472	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -472	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -471	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -471	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -471	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -470	  0.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -470	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -469	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -469	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -469	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -468	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -468	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -468	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -467	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -467	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -466	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -466	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -466	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -465	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -465	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -465	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -464	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -464	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -463	  0.000  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -463	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -463	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -462	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -462	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -462	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -461	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -461	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -460	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -460	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -460	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -459	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -459	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -459	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -458	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -458	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -457	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -457	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -457	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -456	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -456	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -456	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -455	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -455	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -454	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -454	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -454	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -453	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -453	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -453	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -452	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -452	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -451	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -451	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -451	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -450	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -450	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -450	  1.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -449	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -449	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -448	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -448	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -447	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -447	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -447	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -446	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -446	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -446	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -445	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -445	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -445	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -444	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -444	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -444	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -443	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -443	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -443	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -442	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -442	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -441	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -441	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -441	  1.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -440	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -439	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -439	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -439	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -438	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -438	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -438	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -437	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -437	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -436	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -436	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -436	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -435	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -435	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -435	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -434	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -434	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -434	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -433	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -433	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -432	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -432	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -432	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -431	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -431	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -430	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -430	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -430	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -429	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -429	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -429	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -428	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -428	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -427	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -427	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -427	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -426	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -426	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -426	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -425	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -425	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -424	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -424	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -424	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -424	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -423	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -423	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -422	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -422	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -421	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -421	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -421	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -420	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -420	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -419	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -419	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -419	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -418	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -418	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -418	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -417	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -417	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -417	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -416	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -416	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -415	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -415	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -415	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -415	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -414	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -414	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -413	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -413	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -412	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -412	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -412	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -411	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -411	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -411	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -410	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -410	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -410	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -409	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -409	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -408	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -408	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -408	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -407	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -407	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -406	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -406	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -406	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -405	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -405	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -404	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -404	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -403	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -403	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -403	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -402	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -402	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -402	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -401	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -401	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -401	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -400	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -400	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -400	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -399	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -399	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -398	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -398	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -398	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -397	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -397	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -397	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -396	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -396	  1.000  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -395	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -395	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -394	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -394	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -393	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -393	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -393	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -392	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -392	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -392	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -391	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -391	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -391	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -390	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -390	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -389	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -389	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -389	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -388	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -388	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -387	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -387	  1.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -386	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -386	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -386	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -385	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -385	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -385	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -384	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -384	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -384	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -383	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -383	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -382	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -382	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -382	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -381	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -381	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -381	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -380	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -380	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -380	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -379	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -379	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -379	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -378	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -378	  1.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -377	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -377	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -377	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -376	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -376	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -375	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -375	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -375	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -374	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -374	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -373	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -373	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -372	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -372	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -372	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -371	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -371	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -371	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -370	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -370	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -369	  0.000  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -369	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -369	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -368	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -368	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -367	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -367	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -366	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -366	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -366	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -365	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -365	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -365	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -364	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -364	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -364	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -363	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -363	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -363	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -362	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -362	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -361	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -361	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -361	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -360	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -360	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -359	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -359	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -359	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -358	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -358	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -358	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -357	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -357	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -357	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -356	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -356	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -355	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -355	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -355	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -354	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -354	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -354	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -353	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -353	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -353	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -352	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -352	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -352	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -351	  1.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -350	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -350	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -350	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -349	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -349	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -349	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -348	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -348	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -348	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -347	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -347	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -346	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -346	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -346	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -345	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -345	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -345	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -344	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -344	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -344	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -343	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -343	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -342	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -342	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -341	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -341	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -341	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -340	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -340	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -339	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -339	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -338	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -338	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -338	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -337	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -337	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -336	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -336	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -336	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -335	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -335	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -335	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -334	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -334	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -334	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -333	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -333	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -332	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -332	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -332	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -331	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -331	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -331	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -330	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -330	  0.000  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -330	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -329	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -329	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -328	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -328	  0.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -328	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -327	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -327	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -327	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -326	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -326	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -325	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -325	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -325	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -324	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -324	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -323	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -323	  1.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -322	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -322	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -322	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -322	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -321	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -321	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -320	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -320	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -320	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -319	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -319	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -319	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -318	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -318	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -317	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -317	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -317	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -316	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -316	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -316	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -315	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -315	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -314	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -314	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -314	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -313	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -313	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -313	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -312	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -312	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -312	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -311	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -311	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -311	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -310	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -310	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -309	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -309	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -309	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -308	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -308	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -307	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -307	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -307	  1.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -306	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -305	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -305	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -305	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -304	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -304	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -304	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -303	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -303	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -303	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -302	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -302	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -302	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -301	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -301	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -300	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -300	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -300	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -299	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -299	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -299	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -298	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -298	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -298	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -297	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -297	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -296	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -296	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -295	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -295	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -294	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -294	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -294	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -293	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -293	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -293	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -292	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -292	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -292	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -291	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -291	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -291	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -290	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -290	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -290	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -289	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -289	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -289	  1.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -288	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -287	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -287	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -287	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -287	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -286	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -286	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -285	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -285	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -285	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -284	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -284	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -284	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -283	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -283	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -283	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -282	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -282	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -281	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -281	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -281	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -280	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -280	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -280	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -279	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -279	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -278	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -278	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -278	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -277	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -277	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -276	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -276	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -276	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -275	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -275	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -274	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -274	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -273	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -273	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -273	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -272	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -272	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -272	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -271	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -271	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -270	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -270	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -270	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -269	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -269	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -269	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -268	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -268	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -267	  0.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -267	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -267	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -266	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -266	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -266	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -265	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -265	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -265	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -264	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -264	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -264	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -263	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -263	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -262	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -262	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -261	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -261	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -261	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -260	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -260	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -260	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -259	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -259	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -259	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -258	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -258	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -258	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -257	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -257	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -257	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -256	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -256	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -255	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -255	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -255	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -254	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -254	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -254	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -253	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -253	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -253	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -252	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -252	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -251	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -251	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -250	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -250	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -250	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -250	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -249	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -249	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -248	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -248	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -248	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -247	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -247	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -247	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -246	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -246	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -246	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -245	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -245	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -244	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -244	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -243	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -243	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -243	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -242	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -241	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -241	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -241	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -240	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -240	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -240	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -239	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -239	  0.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -239	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -238	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -238	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -237	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -237	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -237	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -237	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -236	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -236	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -235	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -235	  1.000  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -234	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -234	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -234	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -233	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -233	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -233	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -232	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -232	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -232	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -231	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -231	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -230	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -230	  0.000  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -230	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -229	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -229	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -228	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -228	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -228	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -227	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -227	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -227	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -226	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -226	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -225	  0.000  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -225	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -225	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -224	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -224	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -224	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -223	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -223	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -223	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -222	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -222	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -222	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -221	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -221	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -221	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -220	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -220	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -220	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -219	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -219	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -218	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -218	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -218	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -217	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -217	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -216	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -216	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -216	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -215	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -215	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -215	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -214	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -214	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -214	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -213	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -213	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -212	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -212	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -212	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -211	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -211	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -210	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -210	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -210	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -209	  0.000  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -209	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -208	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -208	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -207	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -207	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -207	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -206	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -206	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -205	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -205	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -205	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -204	  0.000  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -204	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -204	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -203	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -203	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -203	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -202	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -202	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -201	  0.000  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -201	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -201	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -200	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -200	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -200	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -199	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -199	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -198	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -198	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -198	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -197	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -197	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -196	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -196	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -195	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -195	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -195	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -194	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -194	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -194	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -193	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -193	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -193	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -192	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -192	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -191	  0.000  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -191	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -191	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -190	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -190	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -189	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -189	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -189	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -188	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -188	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -188	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -187	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -187	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -186	  0.000  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -186	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -186	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -185	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -185	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -185	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -184	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -184	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -184	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -183	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -183	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -183	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -182	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -182	  0.000  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -182	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -181	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -181	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -180	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -180	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -179	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -179	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -179	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -178	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -178	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -177	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -177	  0.000  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -177	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -176	  0.500  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -176	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -175	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -175	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -175	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -174	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -174	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -173	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -173	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -172	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -172	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -172	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -171	  0.500  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -171	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -170	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -170	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -170	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -169	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -169	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -169	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -168	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -168	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -168	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -167	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -167	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -167	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -166	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -166	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -166	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -165	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -165	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -164	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -164	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -164	  1.000  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -163	  0.000  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -163	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -162	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -162	  0.000  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -162	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -161	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -161	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -160	  0.000  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -160	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -160	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -160	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -159	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -159	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -158	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -158	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -158	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -157	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -157	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -157	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -156	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -156	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -156	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -155	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -155	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -154	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -154	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -154	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -153	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -153	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -152	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -152	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -152	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -151	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -151	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -151	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -150	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -150	  0.000  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -150	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -149	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -149	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -148	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -148	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -148	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -147	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -147	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -147	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -146	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -146	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -146	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -145	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -145	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -144	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -144	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -144	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -143	  1.000  __mix_pool_bytes+0x14 (add_interrupt_randomness+0x14c)
:    #func                -142+   2.500  _mix_pool_bytes+0x14 (__mix_pool_bytes+0x54)
:    #func                -139	  1.000  credit_entropy_bits.part.13+0x14 (add_interrupt_randomness+0x180)
:    #func                -138	  0.000  __wake_up+0x14 (credit_entropy_bits.part.13+0x130)
:|   #begin   0x80000001  -138	  1.000  __wake_up+0xc8 (credit_entropy_bits.part.13+0x130)
:|   #end     0x80000001  -137	  0.000  __wake_up+0xe0 (credit_entropy_bits.part.13+0x130)
:    #func                -137	  0.500  ipipe_root_only+0x10 (__wake_up+0x58)
:    #func                -137	  0.500  __wake_up_common+0x10 (__wake_up+0x80)
:    #func                -136	  0.500  ipipe_root_only+0x10 (__wake_up_common+0x2c)
:    #func                -136	  0.500  ipipe_root_only+0x10 (__wake_up+0x94)
:    #func                -135	  0.500  kill_fasync+0x14 (credit_entropy_bits.part.13+0x140)
:    #func                -135	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -134	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -134	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -133	  0.000  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                -133	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                -133	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001  -132	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000  -132	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                -131	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b  -131	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                -131	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                -130	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                -130	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                -130	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                -129	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -129	  0.000  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                -129	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                -128	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                -128	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b  -127	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                -127	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                -126	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                -126	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000  -126	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                -125	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                -125	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                -125	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                -124	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                -124	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001  -124	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001  -123	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                -123	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000  -122	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000  -122	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                -121	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                -121	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                -121	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                -120	  0.000  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001  -120	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001  -120	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                -119	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                -119	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                -118	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                -118	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                -117	  0.000  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                -117	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                -117	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                -116	  0.000  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -116	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                -116	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                -115	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                -115	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -115	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                -114	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -114	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                -114	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -113	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                -113	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001  -112	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001  -112	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                -112	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                -111	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                -111	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                -111	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -110	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                -110	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                -109	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                -109	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                -109	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001  -108	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001  -108	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                -107	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                -107	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                -107	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                -106	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                -106	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                -106	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                -105	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                -105	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                -105	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                -104	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                -104	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                -103	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                -103	  0.000  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                -103	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                -102	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                -102	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                -101	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                -100	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                -100	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001  -100	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                 -99	  0.500  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                 -99	  0.000  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001   -99	  1.000  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000   -98	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                 -97	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b   -97	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                 -97	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                 -96	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                 -96	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                 -96	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                 -95	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                 -95	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                 -95	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                 -94	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                 -94	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b   -93	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                 -93	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                 -93	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                 -92	  0.000  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000   -92	  0.500  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                 -92	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                 -91	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                 -91	  0.000  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                 -91	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                 -90	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001   -90	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001   -89	  0.000  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                 -89	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000   -89	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000   -88	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                 -88	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                 -87	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                 -87	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                 -87	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001   -86	  0.500  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001   -86	  0.000  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                 -86	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                 -85	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                 -85	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                 -85	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                 -84	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                 -84	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                 -84	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                 -83	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                 -83	  0.500  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                 -82	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                 -82	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                 -81	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                 -81	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                 -81	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                 -80	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                 -80	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                 -80	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                 -79	  0.000  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001   -79	  0.500  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001   -79	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                 -78	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                 -78	  0.000  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                 -78	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                 -77	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                 -77	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                 -76	  0.000  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                 -76	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                 -76	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                 -75	  0.000  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001   -75	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001   -75	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                 -74	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                 -74	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                 -73	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                 -73	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                 -73	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                 -72	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                 -72	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                 -72	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                 -71	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                 -71	  0.000  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                 -71	  1.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                 -70	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                 -70	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                 -69	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                 -69	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                 -69	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                 -68	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                 -67	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                 -67	  0.500  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001   -67	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                 -66	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                 -66	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001   -66	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000   -65	  1.000  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                 -64	  0.000  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b   -64	  0.500  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                 -64	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                 -63	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                 -63	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                 -63	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                 -62	  0.000  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                 -62	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                 -62	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                 -61	  0.500  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                 -61	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b   -60	  0.000  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                 -60	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                 -60	  0.500  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                 -59	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000   -59	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                 -59	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                 -58	  0.000  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                 -58	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                 -58	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                 -57	  0.500  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001   -57	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001   -56	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                 -56	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000   -55	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000   -55	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                 -54	  0.500  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                 -54	  0.000  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                 -54	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                 -53	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001   -53	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001   -53	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                 -52	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                 -52	  0.000  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                 -52	  0.500  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                 -51	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                 -51	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                 -50	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                 -50	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                 -50	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                 -49	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                 -49	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                 -49	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                 -48	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                 -48	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                 -47	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                 -47	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                 -47	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                 -46	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                 -46	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001   -45	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001   -45	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                 -45	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                 -44	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                 -44	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                 -44	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                 -43	  0.500  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                 -43	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                 -42	  0.000  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                 -42	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                 -42	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001   -41	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001   -41	  0.000  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                 -41	  0.500  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                 -40	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                 -40	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                 -40	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                 -39	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                 -39	  0.000  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                 -39	  0.500  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                 -38	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                 -38	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                 -37	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                 -37	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                 -36	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                 -36	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                 -36	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                 -35	  0.000  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                 -35	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                 -34	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                 -34	  0.500  ipipe_root_only+0x10 (handle_irq_event+0x80)
:    #func                 -33	  0.000  unmask_irq+0x10 (handle_level_irq+0xe8)
:|   #begin   0x80000001   -33	  0.500  unmask_irq+0x60 (handle_level_irq+0xe8)
:|   #func                 -33	  0.000  armctrl_unmask_irq+0x10 (unmask_irq+0x70)
:|   #func                 -33	  0.500  irq_get_irq_data+0x10 (armctrl_unmask_irq+0x50)
:|   #end     0x80000001   -32	  0.500  unmask_irq+0x84 (handle_level_irq+0xe8)
:|   #begin   0x90000000   -32	  0.500  __irq_svc+0x44 (unmask_irq+0x54)
:|   #func                 -31	  0.500  __ipipe_grab_irq+0x10 (__irq_svc+0x4c)
:|   #begin   0x0000004b   -31	  0.000  __ipipe_grab_irq+0x24 (__irq_svc+0x4c)
:|   #func                 -31	  0.500  __ipipe_dispatch_irq+0x10 (__ipipe_grab_irq+0x48)
:|   #func                 -30	  0.000  __ipipe_ack_irq+0x10 (__ipipe_dispatch_irq+0x1fc)
:|   #func                 -30	  0.500  __ipipe_ack_level_irq+0x10 (__ipipe_ack_irq+0x1c)
:|   #func                 -30	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x4c)
:|   #func                 -29	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                 -29	  0.500  armctrl_mask_irq+0x10 (__ipipe_ack_level_irq+0x30)
:|   #func                 -28	  0.500  irq_get_irq_data+0x10 (armctrl_mask_irq+0x24)
:|   #func                 -28	  0.000  __ipipe_set_irq_pending+0x10 (__ipipe_dispatch_irq+0x16c)
:|   #func                 -28	  0.500  __ipipe_do_sync_pipeline+0x10 (__ipipe_dispatch_irq+0x1b8)
:|   #end     0x0000004b   -27	  0.500  __ipipe_grab_irq+0x50 (__irq_svc+0x4c)
:|   #func                 -27	  0.500  __ipipe_exit_irq+0x10 (__ipipe_grab_irq+0x58)
:|   #func                 -26	  0.000  __ipipe_check_root_interruptible+0x10 (__irq_svc+0xb0)
:|   #func                 -26	  0.500  __ipipe_bugon_irqs_enabled+0x10 (__ipipe_fast_svc_irq_exit+0x4)
:|   #end     0x90000000   -26	  0.000  __ipipe_fast_svc_irq_exit+0x18 (unmask_irq+0x54)
:    #func                 -26	  0.500  ipipe_root_only+0x10 (handle_level_irq+0xb4)
:    #func                 -25	  0.500  irq_exit+0x10 (handle_IRQ+0x44)
:    #func                 -25	  0.500  ipipe_root_only+0x10 (irq_exit+0x20)
:    #func                 -24	  0.500  idle_cpu+0x10 (irq_exit+0x5c)
:    #func                 -24	  0.000  rcu_irq_exit+0x10 (irq_exit+0x90)
:|   #begin   0x80000001   -24	  0.500  rcu_irq_exit+0x80 (irq_exit+0x90)
:|   #end     0x80000001   -23	  0.500  rcu_irq_exit+0x98 (irq_exit+0x90)
:    #func                 -23	  0.500  ipipe_root_only+0x10 (irq_exit+0x98)
:|   #begin   0x80000000   -22	  0.500  __ipipe_do_sync_stage+0x1fc (ipipe_unstall_root+0x70)
:|   #end     0x80000000   -22	  0.500  __ipipe_do_sync_stage+0x208 (ipipe_unstall_root+0x70)
:    #func                 -21	  0.000  __ipipe_do_IRQ+0x10 (__ipipe_do_sync_stage+0x1e4)
:    #func                 -21	  0.500  handle_IRQ+0x10 (__ipipe_do_IRQ+0x1c)
:    #func                 -21	  0.500  irq_enter+0x10 (handle_IRQ+0x28)
:    #func                 -20	  0.500  rcu_irq_enter+0x10 (irq_enter+0x24)
:|   #begin   0x80000001   -20	  0.000  rcu_irq_enter+0xa8 (irq_enter+0x24)
:|   #end     0x80000001   -20	  0.500  rcu_irq_enter+0xc0 (irq_enter+0x24)
:    #func                 -19	  0.500  ipipe_root_only+0x10 (irq_enter+0x50)
:    #func                 -19	  0.500  generic_handle_irq+0x10 (handle_IRQ+0x40)
:    #func                 -18	  0.000  handle_level_irq+0x10 (generic_handle_irq+0x2c)
:    #func                 -18	  0.500  ipipe_root_only+0x10 (handle_level_irq+0x24)
:    #func                 -18	  0.500  handle_irq_event+0x10 (handle_level_irq+0x8c)
:    #func                 -17	  0.000  ipipe_root_only+0x10 (handle_irq_event+0x38)
:    #func                 -17	  0.500  handle_irq_event_percpu+0x14 (handle_irq_event+0x74)
:    #func                 -17	  0.500  dwc_otg_common_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                 -16	  0.000  dwc_otg_handle_common_intr+0x14 (dwc_otg_common_irq+0x1c)
:    #func                 -16	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x2c)
:    #func                 -16	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x38)
:    #func                 -15	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                 -15	  0.000  DWC_SPINLOCK+0x10 (dwc_otg_handle_common_intr+0x50)
:    #func                 -15	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                 -14	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_handle_common_intr+0x30c)
:    #func                 -14	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                 -14	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x328)
:    #func                 -13	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x338)
:|   #begin   0x80000001   -13	  0.000  dwc_otg_handle_common_intr+0xbe8 (dwc_otg_common_irq+0x1c)
:|   #end     0x80000001   -13	  0.500  dwc_otg_handle_common_intr+0xc04 (dwc_otg_common_irq+0x1c)
:    #func                 -12	  0.500  DWC_READ_REG32+0x10 (dwc_otg_handle_common_intr+0x394)
:    #func                 -12	  0.500  DWC_WRITE_REG32+0x10 (dwc_otg_handle_common_intr+0x57c)
:    #func                 -11	  0.500  DWC_SPINUNLOCK+0x10 (dwc_otg_handle_common_intr+0xcc)
:    #func                 -11	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                 -10	  0.000  dwc_otg_pcd_irq+0x10 (handle_irq_event_percpu+0x60)
:    #func                 -10	  0.500  dwc_otg_pcd_handle_intr+0x10 (dwc_otg_pcd_irq+0x1c)
:    #func                 -10	  0.500  dwc_otg_is_device_mode+0x10 (dwc_otg_pcd_handle_intr+0x30)
:    #func                  -9	  0.000  DWC_READ_REG32+0x10 (dwc_otg_is_device_mode+0x20)
:    #func                  -9	  0.500  usb_hcd_irq+0x14 (handle_irq_event_percpu+0x60)
:|   #begin   0x80000001    -9	  0.500  usb_hcd_irq+0x94 (handle_irq_event_percpu+0x60)
:|   #end     0x80000001    -8	  0.500  usb_hcd_irq+0xac (handle_irq_event_percpu+0x60)
:    #func                  -8	  0.000  dwc_otg_hcd_irq+0x10 (usb_hcd_irq+0x68)
:    #func                  -8	  0.500  dwc_otg_hcd_handle_intr+0x10 (dwc_otg_hcd_irq+0x1c)
:    #func                  -7	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x28)
:    #func                  -7	  0.000  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x38)
:    #func                  -7	  0.500  DWC_SPINLOCK+0x10 (dwc_otg_hcd_handle_intr+0x54)
:    #func                  -6	  0.500  ipipe_root_only+0x10 (DWC_SPINLOCK+0x18)
:    #func                  -6	  0.000  dwc_otg_is_host_mode+0x10 (dwc_otg_hcd_handle_intr+0x5c)
:    #func                  -6	  0.500  DWC_READ_REG32+0x10 (dwc_otg_is_host_mode+0x20)
:    #func                  -5	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_intr+0x11c)
:    #func                  -5	  0.500  dwc_otg_hcd_handle_hc_intr+0x10 (dwc_otg_hcd_handle_intr+0x1d8)
:    #func                  -4	  0.500  DWC_READ_REG32+0x10 (dwc_otg_hcd_handle_hc_intr+0x2c)
:    #func                  -4	  0.000  DWC_SPINUNLOCK+0x10 (dwc_otg_hcd_handle_intr+0xcc)
:    #func                  -4	  0.500  ipipe_root_only+0x10 (DWC_SPINUNLOCK+0x18)
:    #func                  -3	  0.500  add_interrupt_randomness+0x14 (handle_irq_event_percpu+0x140)
:    #func                  -3	  0.500  read_current_timer+0x10 (add_interrupt_randomness+0x38)
:    #func                  -2	  1.000  bcm2708_read_current_timer+0x10 (read_current_timer+0x30)
:    #func                  -1	  0.500  note_interrupt+0x14 (handle_irq_event_percpu+0x160)
:    #func                  -1	  1.000  __report_bad_irq.isra.6+0x10 (note_interrupt+0x17c)
<    #freeze  0x00000000     0	  1.000  ipipe_trace_freeze+0x20 (__report_bad_irq.isra.6+0x28)
     #func                   1	  0.000  printk+0x18 (__report_bad_irq.isra.6+0x3c)
 |   #begin   0x80000001     1	  1.000  printk+0x3c (__report_bad_irq.isra.6+0x3c)
 |   #end     0x80000001     2	  1.000  printk+0xec (__report_bad_irq.isra.6+0x3c)
     #func                   3	  1.000  vprintk_emit+0x14 (printk+0x118)
 |   #begin   0x80000001     4	  0.000  vprintk_emit+0x324 (printk+0x118)
 |   #end     0x80000001     4	  0.500  vprintk_emit+0x33c (printk+0x118)
     #func                   4	 11.000  ipipe_root_only+0x10 (vprintk_emit+0x14c)
     #func                  15	  5.000  log_store+0x14 (vprintk_emit+0x234)
     #func                  20	  0.500  console_trylock+0x10 (vprintk_emit+0x238)
     #func                  21	  0.000  down_trylock+0x10 (console_trylock+0x1c)
