EESchema Schematic File Version 4
LIBS:dlp_01-cache
EELAYER 29 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 2 10
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1400 9300 850  1250
U 5CFF2D84
F0 "dlp_controller_power" 50
F1 "dlp_controller_power.sch" 50
$EndSheet
$Sheet
S 2900 5550 750  1200
U 5D57FAF8
F0 "dlp_controller_gpio" 50
F1 "dlp_controller_gpio.sch" 50
F2 "FPGA_RDY" I L 2900 6200 50 
F3 "ACT_SYNC" O L 2900 6300 50 
F4 "SUB_FRAME" I L 2900 6400 50 
F5 "RC_CHARGE" O L 2900 6500 50 
F6 "PROJ_ON" I L 2900 6600 50 
F7 "SPI1_CSZ0" O L 2900 6000 50 
F8 "SPI1_DOUT" O L 2900 5900 50 
F9 "SPI1_CLK" O L 2900 5700 50 
F10 "SPI1_DIN" I L 2900 5800 50 
$EndSheet
$Sheet
S 1600 1050 2600 3250
U 5E32D14B
F0 "dlp_controller_config" 50
F1 "dlp_controller_config.sch" 50
F2 "CMP_OUT" I R 4200 1400 50 
F3 "LED_SEL_0" O L 1600 3350 50 
F4 "LED_SEL_1" O L 1600 3250 50 
F5 "mSPI_CLK" O L 1600 1300 50 
F6 "mSPI_MOSI" O L 1600 1400 50 
F7 "mSPI_CSZO" O L 1600 1600 50 
F8 "mSPI_MISO" I L 1600 1500 50 
F9 "mI2C_SCL" O R 4200 3200 50 
F10 "mI2C_SDA" B R 4200 3300 50 
F11 "sSPI_CLK" O L 1600 1950 50 
F12 "sSPI_MOSI" O L 1600 2050 50 
F13 "sSPI_CSZO" O L 1600 2250 50 
F14 "sSPI_MISO" I L 1600 2150 50 
F15 "sI2C_SCL" O R 4200 3600 50 
F16 "sI2C_SDA" B R 4200 3700 50 
F17 "sHOST_IRQ" O R 4200 1700 50 
F18 "mHOST_IRQ" O R 4200 1600 50 
F19 "PARKZ" I R 4200 2250 50 
F20 "RESETZ" I R 4200 2150 50 
$EndSheet
$Sheet
S 6850 1250 1250 1550
U 5E8F10AD
F0 "dlp_controller_datainterface" 50
F1 "dlp_controller_datainterface.sch" 50
F2 "PCLK_B" I L 6850 2200 50 
F3 "PDM_CVS_TE_B" O R 8100 2200 50 
F4 "VSYNC_B" I L 6850 2400 50 
F5 "HSYNC_B" I L 6850 2300 50 
F6 "DATEN_B" I L 6850 2500 50 
F7 "PDAT_B_[23..0]" I L 6850 2700 50 
F8 "PCLK_A" I L 6850 1400 50 
F9 "PDM_CVS_TE_A" O R 8100 1400 50 
F10 "VSYNC_A" I L 6850 1600 50 
F11 "HSYNC_A" I L 6850 1500 50 
F12 "DATEN_A" I L 6850 1700 50 
F13 "PDAT_A_[23..0]" I L 6850 1900 50 
F14 "3DR_A" I L 6850 1800 50 
F15 "3DR_B" I L 6850 2600 50 
$EndSheet
Text HLabel 13250 2300 2    50   Output ~ 0
mDMD_HS_WDATAH_P
Text HLabel 13250 2400 2    50   Output ~ 0
mDMD_HS_WDATAH_N
Text HLabel 13250 2600 2    50   Output ~ 0
mDMD_HS_WDATAG_P
Text HLabel 13250 2700 2    50   Output ~ 0
mDMD_HS_WDATAG_N
Text HLabel 13250 2900 2    50   Output ~ 0
mDMD_HS_WDATAF_P
Text HLabel 13250 3000 2    50   Output ~ 0
mDMD_HS_WDATAF_N
Text HLabel 13250 3200 2    50   Output ~ 0
mDMD_HS_WDATAE_P
Text HLabel 13250 3300 2    50   Output ~ 0
mDMD_HS_WDATAE_N
Text HLabel 13250 2000 2    50   Output ~ 0
mDMD_HS_CLK_P
Text HLabel 13250 2100 2    50   Output ~ 0
mDMD_HS_CLK_N
Text HLabel 13250 3500 2    50   Output ~ 0
mDMD_HS_WDATAD_P
Text HLabel 13250 3600 2    50   Output ~ 0
mDMD_HS_WDATAD_N
Text HLabel 13250 3800 2    50   Output ~ 0
mDMD_HS_WDATAC_P
Text HLabel 13250 3900 2    50   Output ~ 0
mDMD_HS_WDATAC_N
Text HLabel 13250 4100 2    50   Output ~ 0
mDMD_HS_WDATAB_P
Text HLabel 13250 4200 2    50   Output ~ 0
mDMD_HS_WDATAB_N
Text HLabel 13250 4400 2    50   Output ~ 0
mDMD_HS_WDATAA_P
Text HLabel 13250 4500 2    50   Output ~ 0
mDMD_HS_WDATAA_N
Text HLabel 13250 5100 2    50   Output ~ 0
sDMD_HS_WDATAH_P
Text HLabel 13250 5200 2    50   Output ~ 0
sDMD_HS_WDATAH_N
Text HLabel 13250 5400 2    50   Output ~ 0
sDMD_HS_WDATAG_P
Text HLabel 13250 5500 2    50   Output ~ 0
sDMD_HS_WDATAG_N
Text HLabel 13250 5700 2    50   Output ~ 0
sDMD_HS_WDATAF_P
Text HLabel 13250 5800 2    50   Output ~ 0
sDMD_HS_WDATAF_N
Text HLabel 13250 6000 2    50   Output ~ 0
sDMD_HS_WDATAE_P
Text HLabel 13250 6100 2    50   Output ~ 0
sDMD_HS_WDATAE_N
Text HLabel 13250 4800 2    50   Output ~ 0
sDMD_HS_CLK_P
Text HLabel 13250 4900 2    50   Output ~ 0
sDMD_HS_CLK_N
Text HLabel 13250 6300 2    50   Output ~ 0
sDMD_HS_WDATAD_P
Text HLabel 13250 6400 2    50   Output ~ 0
sDMD_HS_WDATAD_N
Text HLabel 13250 6600 2    50   Output ~ 0
sDMD_HS_WDATAC_P
Text HLabel 13250 6700 2    50   Output ~ 0
sDMD_HS_WDATAC_N
Text HLabel 13250 6900 2    50   Output ~ 0
sDMD_HS_WDATAB_P
Text HLabel 13250 7000 2    50   Output ~ 0
sDMD_HS_WDATAB_N
Text HLabel 13250 7200 2    50   Output ~ 0
sDMD_HS_WDATAA_P
Text HLabel 13250 7300 2    50   Output ~ 0
sDMD_HS_WDATAA_N
$Sheet
S 11250 1850 1750 6450
U 5E74437E
F0 "dlp_controller_dmdinterface" 50
F1 "dlp_controller_dmdinterface.sch" 50
F2 "mDMD_HS_WDATAH_P" O R 13000 2300 50 
F3 "mDMD_HS_WDATAH_N" O R 13000 2400 50 
F4 "mDMD_HS_WDATAG_P" O R 13000 2600 50 
F5 "mDMD_HS_WDATAG_N" O R 13000 2700 50 
F6 "mDMD_HS_WDATAF_P" O R 13000 2900 50 
F7 "mDMD_HS_WDATAF_N" O R 13000 3000 50 
F8 "mDMD_HS_WDATAE_P" O R 13000 3200 50 
F9 "mDMD_HS_WDATAE_N" O R 13000 3300 50 
F10 "mDMD_HS_CLK_P" O R 13000 2000 50 
F11 "mDMD_HS_CLK_N" O R 13000 2100 50 
F12 "mDMD_HS_WDATAD_P" O R 13000 3500 50 
F13 "mDMD_HS_WDATAD_N" O R 13000 3600 50 
F14 "mDMD_HS_WDATAC_P" O R 13000 3800 50 
F15 "mDMD_HS_WDATAC_N" O R 13000 3900 50 
F16 "mDMD_HS_WDATAB_P" O R 13000 4100 50 
F17 "mDMD_HS_WDATAB_N" O R 13000 4200 50 
F18 "mDMD_HS_WDATAA_P" O R 13000 4400 50 
F19 "mDMD_HS_WDATAA_N" O R 13000 4500 50 
F20 "sDMD_HS_WDATAH_P" O R 13000 5100 50 
F21 "sDMD_HS_WDATAH_N" O R 13000 5200 50 
F22 "sDMD_HS_WDATAG_P" O R 13000 5500 50 
F23 "sDMD_HS_WDATAG_N" O R 13000 5400 50 
F24 "sDMD_HS_WDATAF_P" O R 13000 5700 50 
F25 "sDMD_HS_WDATAF_N" O R 13000 5800 50 
F26 "sDMD_HS_WDATAE_P" O R 13000 6000 50 
F27 "sDMD_HS_WDATAE_N" O R 13000 6100 50 
F28 "sDMD_HS_CLK_P" O R 13000 4800 50 
F29 "sDMD_HS_CLK_N" O R 13000 4900 50 
F30 "sDMD_HS_WDATAD_P" O R 13000 6300 50 
F31 "sDMD_HS_WDATAD_N" O R 13000 6400 50 
F32 "sDMD_HS_WDATAC_P" O R 13000 6600 50 
F33 "sDMD_HS_WDATAC_N" O R 13000 6700 50 
F34 "sDMD_HS_WDATAB_P" O R 13000 6900 50 
F35 "sDMD_HS_WDATAB_N" O R 13000 7000 50 
F36 "sDMD_HS_WDATAA_P" O R 13000 7200 50 
F37 "sDMD_HS_WDATAA_N" O R 13000 7300 50 
F38 "sDMD_LS_RDATA" O R 13000 7800 50 
F39 "DMD_LS_CLK" O R 13000 7600 50 
F40 "DMD_LS_WDATA" O R 13000 7900 50 
F41 "DMD_DEN_ARSTZ" O R 13000 8000 50 
F42 "DMD_LS_RDATA" O R 13000 7700 50 
$EndSheet
Wire Wire Line
	13000 2000 13250 2000
Wire Wire Line
	13000 2100 13250 2100
Wire Wire Line
	13000 2300 13250 2300
Wire Wire Line
	13250 2400 13000 2400
Wire Wire Line
	13000 2600 13250 2600
Wire Wire Line
	13250 2700 13000 2700
Wire Wire Line
	13000 2900 13250 2900
Wire Wire Line
	13000 3000 13250 3000
Wire Wire Line
	13000 3200 13250 3200
Wire Wire Line
	13250 3300 13000 3300
Wire Wire Line
	13000 3500 13250 3500
Wire Wire Line
	13000 3600 13250 3600
Wire Wire Line
	13000 3800 13250 3800
Wire Wire Line
	13000 3900 13250 3900
Wire Wire Line
	13000 4100 13250 4100
Wire Wire Line
	13000 4200 13250 4200
Wire Wire Line
	13000 4400 13250 4400
Wire Wire Line
	13000 4500 13250 4500
Wire Wire Line
	13000 4800 13250 4800
Wire Wire Line
	13000 4900 13250 4900
Wire Wire Line
	13000 5100 13250 5100
Wire Wire Line
	13000 5200 13250 5200
Wire Wire Line
	13000 5400 13250 5400
Wire Wire Line
	13000 5500 13250 5500
Wire Wire Line
	13000 5700 13250 5700
Wire Wire Line
	13000 5800 13250 5800
Wire Wire Line
	13000 6000 13250 6000
Wire Wire Line
	13000 6100 13250 6100
Wire Wire Line
	13000 6300 13250 6300
Wire Wire Line
	13000 6400 13250 6400
Wire Wire Line
	13000 6600 13250 6600
Wire Wire Line
	13000 6700 13250 6700
Wire Wire Line
	13000 6900 13250 6900
Wire Wire Line
	13000 7000 13250 7000
Wire Wire Line
	13000 7200 13250 7200
Wire Wire Line
	13000 7300 13250 7300
Text HLabel 13250 7600 2    50   Output ~ 0
DMD_LS_CLK
Text HLabel 13250 7900 2    50   Output ~ 0
DMD_LS_WDATA
Text HLabel 13250 8000 2    50   Output ~ 0
DMD_DEN_ARSTZ
Text HLabel 13250 7700 2    50   Output ~ 0
DMD_LS_RDATA
Text HLabel 13250 7800 2    50   Output ~ 0
sDMD_LS_RDATA
Wire Wire Line
	13000 7600 13250 7600
Wire Wire Line
	13000 7700 13250 7700
Wire Wire Line
	13000 7800 13250 7800
Wire Wire Line
	13000 7900 13250 7900
Wire Wire Line
	13000 8000 13250 8000
$EndSCHEMATC
