
lab_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049b8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08004b48  08004b48  00005b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cc0  08004cc0  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004cc0  08004cc0  00005cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004cc8  08004cc8  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cc8  08004cc8  00005cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ccc  08004ccc  00005ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004cd0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006064  2**0
                  CONTENTS
 10 .bss          00001774  20000064  20000064  00006064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200017d8  200017d8  00006064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011737  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002812  00000000  00000000  000177cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a0  00000000  00000000  00019fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cfd  00000000  00000000  0001b080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000221d0  00000000  00000000  0001bd7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013326  00000000  00000000  0003df4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3d61  00000000  00000000  00051273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00124fd4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004af0  00000000  00000000  00125018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00129b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b30 	.word	0x08004b30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08004b30 	.word	0x08004b30

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <red_LED_task>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void red_LED_task(void *pvParameters)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	while (1) {
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80005b4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005b8:	4804      	ldr	r0, [pc, #16]	@ (80005cc <red_LED_task+0x20>)
 80005ba:	f000 ff76 	bl	80014aa <HAL_GPIO_TogglePin>
		vTaskDelay(500);
 80005be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005c2:	f002 fe31 	bl	8003228 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80005c6:	bf00      	nop
 80005c8:	e7f4      	b.n	80005b4 <red_LED_task+0x8>
 80005ca:	bf00      	nop
 80005cc:	40020c00 	.word	0x40020c00

080005d0 <green_LED_task>:
	}
}

void green_LED_task(void *pvParameters)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
	while (1) {
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80005d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005dc:	4804      	ldr	r0, [pc, #16]	@ (80005f0 <green_LED_task+0x20>)
 80005de:	f000 ff64 	bl	80014aa <HAL_GPIO_TogglePin>
		vTaskDelay(1000);
 80005e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005e6:	f002 fe1f 	bl	8003228 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80005ea:	bf00      	nop
 80005ec:	e7f4      	b.n	80005d8 <green_LED_task+0x8>
 80005ee:	bf00      	nop
 80005f0:	40020c00 	.word	0x40020c00

080005f4 <task1>:
	}
}

void task1(void *pvParameters)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
    while (1) {
        vTaskDelete(NULL);
 80005fc:	2000      	movs	r0, #0
 80005fe:	f002 fd83 	bl	8003108 <vTaskDelete>
 8000602:	e7fb      	b.n	80005fc <task1+0x8>

08000604 <task2>:
    }
}

void task2(void *pvParameters)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
    while (1) {
        vTaskDelete(NULL);
 800060c:	2000      	movs	r0, #0
 800060e:	f002 fd7b 	bl	8003108 <vTaskDelete>
 8000612:	e7fb      	b.n	800060c <task2+0x8>

08000614 <task3>:
    }
}

void task3(void *pvParameters)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
    while (1) {
        vTaskDelete(NULL);
 800061c:	2000      	movs	r0, #0
 800061e:	f002 fd73 	bl	8003108 <vTaskDelete>
 8000622:	e7fb      	b.n	800061c <task3+0x8>

08000624 <print_task>:
    }
}

void print_task(void *pvParameters)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
    while (1) {
		vPrintFreeList();
 800062c:	f003 fd52 	bl	80040d4 <vPrintFreeList>
 8000630:	e7fc      	b.n	800062c <print_task+0x8>
	...

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063a:	f000 fc5d 	bl	8000ef8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063e:	f000 f85f 	bl	8000700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000642:	f000 f927 	bl	8000894 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000646:	f000 f8c5 	bl	80007d4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800064a:	f000 f8f9 	bl	8000840 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  xTaskCreate(red_LED_task, "RED_LED", 100, NULL, 0, NULL);
 800064e:	2300      	movs	r3, #0
 8000650:	9301      	str	r3, [sp, #4]
 8000652:	2300      	movs	r3, #0
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2300      	movs	r3, #0
 8000658:	2264      	movs	r2, #100	@ 0x64
 800065a:	491d      	ldr	r1, [pc, #116]	@ (80006d0 <main+0x9c>)
 800065c:	481d      	ldr	r0, [pc, #116]	@ (80006d4 <main+0xa0>)
 800065e:	f002 fbed 	bl	8002e3c <xTaskCreate>
  xTaskCreate(task1, "TASK1", 50, NULL, 0, NULL);
 8000662:	2300      	movs	r3, #0
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	2300      	movs	r3, #0
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2300      	movs	r3, #0
 800066c:	2232      	movs	r2, #50	@ 0x32
 800066e:	491a      	ldr	r1, [pc, #104]	@ (80006d8 <main+0xa4>)
 8000670:	481a      	ldr	r0, [pc, #104]	@ (80006dc <main+0xa8>)
 8000672:	f002 fbe3 	bl	8002e3c <xTaskCreate>
  xTaskCreate(task2, "TASK2", 30, NULL, 0, NULL);
 8000676:	2300      	movs	r3, #0
 8000678:	9301      	str	r3, [sp, #4]
 800067a:	2300      	movs	r3, #0
 800067c:	9300      	str	r3, [sp, #0]
 800067e:	2300      	movs	r3, #0
 8000680:	221e      	movs	r2, #30
 8000682:	4917      	ldr	r1, [pc, #92]	@ (80006e0 <main+0xac>)
 8000684:	4817      	ldr	r0, [pc, #92]	@ (80006e4 <main+0xb0>)
 8000686:	f002 fbd9 	bl	8002e3c <xTaskCreate>
  xTaskCreate(green_LED_task, "GREEN_LED", 130, NULL, 0, NULL);
 800068a:	2300      	movs	r3, #0
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2300      	movs	r3, #0
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2300      	movs	r3, #0
 8000694:	2282      	movs	r2, #130	@ 0x82
 8000696:	4914      	ldr	r1, [pc, #80]	@ (80006e8 <main+0xb4>)
 8000698:	4814      	ldr	r0, [pc, #80]	@ (80006ec <main+0xb8>)
 800069a:	f002 fbcf 	bl	8002e3c <xTaskCreate>
  xTaskCreate(task3, "TASK3", 40, NULL, 0, NULL);
 800069e:	2300      	movs	r3, #0
 80006a0:	9301      	str	r3, [sp, #4]
 80006a2:	2300      	movs	r3, #0
 80006a4:	9300      	str	r3, [sp, #0]
 80006a6:	2300      	movs	r3, #0
 80006a8:	2228      	movs	r2, #40	@ 0x28
 80006aa:	4911      	ldr	r1, [pc, #68]	@ (80006f0 <main+0xbc>)
 80006ac:	4811      	ldr	r0, [pc, #68]	@ (80006f4 <main+0xc0>)
 80006ae:	f002 fbc5 	bl	8002e3c <xTaskCreate>
  xTaskCreate(print_task, "PRINT", 130, NULL, 0, NULL);
 80006b2:	2300      	movs	r3, #0
 80006b4:	9301      	str	r3, [sp, #4]
 80006b6:	2300      	movs	r3, #0
 80006b8:	9300      	str	r3, [sp, #0]
 80006ba:	2300      	movs	r3, #0
 80006bc:	2282      	movs	r2, #130	@ 0x82
 80006be:	490e      	ldr	r1, [pc, #56]	@ (80006f8 <main+0xc4>)
 80006c0:	480e      	ldr	r0, [pc, #56]	@ (80006fc <main+0xc8>)
 80006c2:	f002 fbbb 	bl	8002e3c <xTaskCreate>
  vTaskStartScheduler();
 80006c6:	f002 fde5 	bl	8003294 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ca:	bf00      	nop
 80006cc:	e7fd      	b.n	80006ca <main+0x96>
 80006ce:	bf00      	nop
 80006d0:	08004b48 	.word	0x08004b48
 80006d4:	080005ad 	.word	0x080005ad
 80006d8:	08004b50 	.word	0x08004b50
 80006dc:	080005f5 	.word	0x080005f5
 80006e0:	08004b58 	.word	0x08004b58
 80006e4:	08000605 	.word	0x08000605
 80006e8:	08004b60 	.word	0x08004b60
 80006ec:	080005d1 	.word	0x080005d1
 80006f0:	08004b6c 	.word	0x08004b6c
 80006f4:	08000615 	.word	0x08000615
 80006f8:	08004b74 	.word	0x08004b74
 80006fc:	08000625 	.word	0x08000625

08000700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b094      	sub	sp, #80	@ 0x50
 8000704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000706:	f107 0320 	add.w	r3, r7, #32
 800070a:	2230      	movs	r2, #48	@ 0x30
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f003 fd88 	bl	8004224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000714:	f107 030c 	add.w	r3, r7, #12
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	605a      	str	r2, [r3, #4]
 800071e:	609a      	str	r2, [r3, #8]
 8000720:	60da      	str	r2, [r3, #12]
 8000722:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000724:	2300      	movs	r3, #0
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	4b28      	ldr	r3, [pc, #160]	@ (80007cc <SystemClock_Config+0xcc>)
 800072a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800072c:	4a27      	ldr	r2, [pc, #156]	@ (80007cc <SystemClock_Config+0xcc>)
 800072e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000732:	6413      	str	r3, [r2, #64]	@ 0x40
 8000734:	4b25      	ldr	r3, [pc, #148]	@ (80007cc <SystemClock_Config+0xcc>)
 8000736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000740:	2300      	movs	r3, #0
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	4b22      	ldr	r3, [pc, #136]	@ (80007d0 <SystemClock_Config+0xd0>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a21      	ldr	r2, [pc, #132]	@ (80007d0 <SystemClock_Config+0xd0>)
 800074a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800074e:	6013      	str	r3, [r2, #0]
 8000750:	4b1f      	ldr	r3, [pc, #124]	@ (80007d0 <SystemClock_Config+0xd0>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800075c:	2302      	movs	r3, #2
 800075e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000760:	2301      	movs	r3, #1
 8000762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000764:	2310      	movs	r3, #16
 8000766:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000768:	2302      	movs	r3, #2
 800076a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800076c:	2300      	movs	r3, #0
 800076e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000770:	2308      	movs	r3, #8
 8000772:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000774:	2332      	movs	r3, #50	@ 0x32
 8000776:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000778:	2304      	movs	r3, #4
 800077a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800077c:	2307      	movs	r3, #7
 800077e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000780:	f107 0320 	add.w	r3, r7, #32
 8000784:	4618      	mov	r0, r3
 8000786:	f000 feab 	bl	80014e0 <HAL_RCC_OscConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000790:	f000 f9e0 	bl	8000b54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000794:	230f      	movs	r3, #15
 8000796:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000798:	2302      	movs	r3, #2
 800079a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ac:	f107 030c 	add.w	r3, r7, #12
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 f90c 	bl	80019d0 <HAL_RCC_ClockConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007be:	f000 f9c9 	bl	8000b54 <Error_Handler>
  }
}
 80007c2:	bf00      	nop
 80007c4:	3750      	adds	r7, #80	@ 0x50
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800
 80007d0:	40007000 	.word	0x40007000

080007d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007d8:	4b17      	ldr	r3, [pc, #92]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007da:	4a18      	ldr	r2, [pc, #96]	@ (800083c <MX_SPI1_Init+0x68>)
 80007dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007de:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007e6:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000804:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000806:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800080c:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <MX_SPI1_Init+0x64>)
 800080e:	2200      	movs	r2, #0
 8000810:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000812:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000814:	2200      	movs	r2, #0
 8000816:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000818:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <MX_SPI1_Init+0x64>)
 800081a:	2200      	movs	r2, #0
 800081c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800081e:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000820:	220a      	movs	r2, #10
 8000822:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000824:	4804      	ldr	r0, [pc, #16]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000826:	f001 fb25 	bl	8001e74 <HAL_SPI_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000830:	f000 f990 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	20000080 	.word	0x20000080
 800083c:	40013000 	.word	0x40013000

08000840 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000844:	4b11      	ldr	r3, [pc, #68]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000846:	4a12      	ldr	r2, [pc, #72]	@ (8000890 <MX_USART2_UART_Init+0x50>)
 8000848:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800084a:	4b10      	ldr	r3, [pc, #64]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800084c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000850:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000852:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000858:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000866:	220c      	movs	r2, #12
 8000868:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	4b08      	ldr	r3, [pc, #32]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000878:	f001 fe20 	bl	80024bc <HAL_UART_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000882:	f000 f967 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	200000d8 	.word	0x200000d8
 8000890:	40004400 	.word	0x40004400

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08c      	sub	sp, #48	@ 0x30
 8000898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
 80008a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	61bb      	str	r3, [r7, #24]
 80008ae:	4b9a      	ldr	r3, [pc, #616]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a99      	ldr	r2, [pc, #612]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008b4:	f043 0310 	orr.w	r3, r3, #16
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b97      	ldr	r3, [pc, #604]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0310 	and.w	r3, r3, #16
 80008c2:	61bb      	str	r3, [r7, #24]
 80008c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	617b      	str	r3, [r7, #20]
 80008ca:	4b93      	ldr	r3, [pc, #588]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a92      	ldr	r2, [pc, #584]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008d0:	f043 0304 	orr.w	r3, r3, #4
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b90      	ldr	r3, [pc, #576]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0304 	and.w	r3, r3, #4
 80008de:	617b      	str	r3, [r7, #20]
 80008e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	4b8c      	ldr	r3, [pc, #560]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a8b      	ldr	r2, [pc, #556]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b89      	ldr	r3, [pc, #548]	@ (8000b18 <MX_GPIO_Init+0x284>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	4b85      	ldr	r3, [pc, #532]	@ (8000b18 <MX_GPIO_Init+0x284>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	4a84      	ldr	r2, [pc, #528]	@ (8000b18 <MX_GPIO_Init+0x284>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	6313      	str	r3, [r2, #48]	@ 0x30
 800090e:	4b82      	ldr	r3, [pc, #520]	@ (8000b18 <MX_GPIO_Init+0x284>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	4b7e      	ldr	r3, [pc, #504]	@ (8000b18 <MX_GPIO_Init+0x284>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	4a7d      	ldr	r2, [pc, #500]	@ (8000b18 <MX_GPIO_Init+0x284>)
 8000924:	f043 0302 	orr.w	r3, r3, #2
 8000928:	6313      	str	r3, [r2, #48]	@ 0x30
 800092a:	4b7b      	ldr	r3, [pc, #492]	@ (8000b18 <MX_GPIO_Init+0x284>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	4b77      	ldr	r3, [pc, #476]	@ (8000b18 <MX_GPIO_Init+0x284>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	4a76      	ldr	r2, [pc, #472]	@ (8000b18 <MX_GPIO_Init+0x284>)
 8000940:	f043 0308 	orr.w	r3, r3, #8
 8000944:	6313      	str	r3, [r2, #48]	@ 0x30
 8000946:	4b74      	ldr	r3, [pc, #464]	@ (8000b18 <MX_GPIO_Init+0x284>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	f003 0308 	and.w	r3, r3, #8
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_Output_GPIO_Port, GPIO_Output_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2108      	movs	r1, #8
 8000956:	4871      	ldr	r0, [pc, #452]	@ (8000b1c <MX_GPIO_Init+0x288>)
 8000958:	f000 fd8e 	bl	8001478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	2101      	movs	r1, #1
 8000960:	486f      	ldr	r0, [pc, #444]	@ (8000b20 <MX_GPIO_Init+0x28c>)
 8000962:	f000 fd89 	bl	8001478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Green_Led_Pin|Orange_Led_Pin|Red_Led_Pin|Blue_Led_Pin
 8000966:	2200      	movs	r2, #0
 8000968:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800096c:	486d      	ldr	r0, [pc, #436]	@ (8000b24 <MX_GPIO_Init+0x290>)
 800096e:	f000 fd83 	bl	8001478 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : GPIO_Output_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_Pin;
 8000972:	2308      	movs	r3, #8
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIO_Output_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 031c 	add.w	r3, r7, #28
 8000986:	4619      	mov	r1, r3
 8000988:	4864      	ldr	r0, [pc, #400]	@ (8000b1c <MX_GPIO_Init+0x288>)
 800098a:	f000 fbd9 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800098e:	2301      	movs	r3, #1
 8000990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000992:	2301      	movs	r3, #1
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	4619      	mov	r1, r3
 80009a4:	485e      	ldr	r0, [pc, #376]	@ (8000b20 <MX_GPIO_Init+0x28c>)
 80009a6:	f000 fbcb 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80009aa:	2308      	movs	r3, #8
 80009ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ae:	2302      	movs	r3, #2
 80009b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	2300      	movs	r3, #0
 80009b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009ba:	2305      	movs	r3, #5
 80009bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009be:	f107 031c 	add.w	r3, r7, #28
 80009c2:	4619      	mov	r1, r3
 80009c4:	4856      	ldr	r0, [pc, #344]	@ (8000b20 <MX_GPIO_Init+0x28c>)
 80009c6:	f000 fbbb 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80009ca:	2310      	movs	r3, #16
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ce:	2302      	movs	r3, #2
 80009d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d6:	2300      	movs	r3, #0
 80009d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009da:	2306      	movs	r3, #6
 80009dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	4619      	mov	r1, r3
 80009e4:	4850      	ldr	r0, [pc, #320]	@ (8000b28 <MX_GPIO_Init+0x294>)
 80009e6:	f000 fbab 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009ea:	2304      	movs	r3, #4
 80009ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ee:	2300      	movs	r3, #0
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	484b      	ldr	r0, [pc, #300]	@ (8000b2c <MX_GPIO_Init+0x298>)
 80009fe:	f000 fb9f 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000a02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a14:	2305      	movs	r3, #5
 8000a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4843      	ldr	r0, [pc, #268]	@ (8000b2c <MX_GPIO_Init+0x298>)
 8000a20:	f000 fb8e 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pins : Green_Led_Pin Orange_Led_Pin Red_Led_Pin Blue_Led_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = Green_Led_Pin|Orange_Led_Pin|Red_Led_Pin|Blue_Led_Pin
 8000a24:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a28:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a32:	2300      	movs	r3, #0
 8000a34:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a36:	f107 031c 	add.w	r3, r7, #28
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4839      	ldr	r0, [pc, #228]	@ (8000b24 <MX_GPIO_Init+0x290>)
 8000a3e:	f000 fb7f 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000a42:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a50:	2300      	movs	r3, #0
 8000a52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a54:	2306      	movs	r3, #6
 8000a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a58:	f107 031c 	add.w	r3, r7, #28
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4830      	ldr	r0, [pc, #192]	@ (8000b20 <MX_GPIO_Init+0x28c>)
 8000a60:	f000 fb6e 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000a64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 031c 	add.w	r3, r7, #28
 8000a76:	4619      	mov	r1, r3
 8000a78:	482b      	ldr	r0, [pc, #172]	@ (8000b28 <MX_GPIO_Init+0x294>)
 8000a7a:	f000 fb61 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000a7e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000a82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a84:	2302      	movs	r3, #2
 8000a86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a90:	230a      	movs	r3, #10
 8000a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a94:	f107 031c 	add.w	r3, r7, #28
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4823      	ldr	r0, [pc, #140]	@ (8000b28 <MX_GPIO_Init+0x294>)
 8000a9c:	f000 fb50 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000aa0:	2320      	movs	r3, #32
 8000aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000aac:	f107 031c 	add.w	r3, r7, #28
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	481c      	ldr	r0, [pc, #112]	@ (8000b24 <MX_GPIO_Init+0x290>)
 8000ab4:	f000 fb44 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000ab8:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000abc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000abe:	2312      	movs	r3, #18
 8000ac0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000aca:	2304      	movs	r3, #4
 8000acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ace:	f107 031c 	add.w	r3, r7, #28
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4815      	ldr	r0, [pc, #84]	@ (8000b2c <MX_GPIO_Init+0x298>)
 8000ad6:	f000 fb33 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ada:	2301      	movs	r3, #1
 8000adc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ade:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ae2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ae8:	f107 031c 	add.w	r3, r7, #28
 8000aec:	4619      	mov	r1, r3
 8000aee:	480b      	ldr	r0, [pc, #44]	@ (8000b1c <MX_GPIO_Init+0x288>)
 8000af0:	f000 fb26 	bl	8001140 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000af4:	2302      	movs	r3, #2
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000af8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000afc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	4619      	mov	r1, r3
 8000b08:	4804      	ldr	r0, [pc, #16]	@ (8000b1c <MX_GPIO_Init+0x288>)
 8000b0a:	f000 fb19 	bl	8001140 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b0e:	bf00      	nop
 8000b10:	3730      	adds	r7, #48	@ 0x30
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	40020800 	.word	0x40020800
 8000b24:	40020c00 	.word	0x40020c00
 8000b28:	40020000 	.word	0x40020000
 8000b2c:	40020400 	.word	0x40020400

08000b30 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a04      	ldr	r2, [pc, #16]	@ (8000b50 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d101      	bne.n	8000b46 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b42:	f000 f9fb 	bl	8000f3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40001400 	.word	0x40001400

08000b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b58:	b672      	cpsid	i
}
 8000b5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <Error_Handler+0x8>

08000b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	4b10      	ldr	r3, [pc, #64]	@ (8000bac <HAL_MspInit+0x4c>)
 8000b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000bac <HAL_MspInit+0x4c>)
 8000b70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b76:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <HAL_MspInit+0x4c>)
 8000b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	603b      	str	r3, [r7, #0]
 8000b86:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <HAL_MspInit+0x4c>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8a:	4a08      	ldr	r2, [pc, #32]	@ (8000bac <HAL_MspInit+0x4c>)
 8000b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b92:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <HAL_MspInit+0x4c>)
 8000b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9a:	603b      	str	r3, [r7, #0]
 8000b9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40023800 	.word	0x40023800

08000bb0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08a      	sub	sp, #40	@ 0x28
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a19      	ldr	r2, [pc, #100]	@ (8000c34 <HAL_SPI_MspInit+0x84>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d12b      	bne.n	8000c2a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	613b      	str	r3, [r7, #16]
 8000bd6:	4b18      	ldr	r3, [pc, #96]	@ (8000c38 <HAL_SPI_MspInit+0x88>)
 8000bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bda:	4a17      	ldr	r2, [pc, #92]	@ (8000c38 <HAL_SPI_MspInit+0x88>)
 8000bdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000be0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000be2:	4b15      	ldr	r3, [pc, #84]	@ (8000c38 <HAL_SPI_MspInit+0x88>)
 8000be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bea:	613b      	str	r3, [r7, #16]
 8000bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <HAL_SPI_MspInit+0x88>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	4a10      	ldr	r2, [pc, #64]	@ (8000c38 <HAL_SPI_MspInit+0x88>)
 8000bf8:	f043 0301 	orr.w	r3, r3, #1
 8000bfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000c38 <HAL_SPI_MspInit+0x88>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c0a:	23e0      	movs	r3, #224	@ 0xe0
 8000c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0e:	2302      	movs	r3, #2
 8000c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	2300      	movs	r3, #0
 8000c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c1a:	2305      	movs	r3, #5
 8000c1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1e:	f107 0314 	add.w	r3, r7, #20
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <HAL_SPI_MspInit+0x8c>)
 8000c26:	f000 fa8b 	bl	8001140 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c2a:	bf00      	nop
 8000c2c:	3728      	adds	r7, #40	@ 0x28
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40013000 	.word	0x40013000
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40020000 	.word	0x40020000

08000c40 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	@ 0x28
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a19      	ldr	r2, [pc, #100]	@ (8000cc4 <HAL_UART_MspInit+0x84>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d12b      	bne.n	8000cba <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	613b      	str	r3, [r7, #16]
 8000c66:	4b18      	ldr	r3, [pc, #96]	@ (8000cc8 <HAL_UART_MspInit+0x88>)
 8000c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6a:	4a17      	ldr	r2, [pc, #92]	@ (8000cc8 <HAL_UART_MspInit+0x88>)
 8000c6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c72:	4b15      	ldr	r3, [pc, #84]	@ (8000cc8 <HAL_UART_MspInit+0x88>)
 8000c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	4b11      	ldr	r3, [pc, #68]	@ (8000cc8 <HAL_UART_MspInit+0x88>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	4a10      	ldr	r2, [pc, #64]	@ (8000cc8 <HAL_UART_MspInit+0x88>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc8 <HAL_UART_MspInit+0x88>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c9a:	230c      	movs	r3, #12
 8000c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000caa:	2307      	movs	r3, #7
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4805      	ldr	r0, [pc, #20]	@ (8000ccc <HAL_UART_MspInit+0x8c>)
 8000cb6:	f000 fa43 	bl	8001140 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cba:	bf00      	nop
 8000cbc:	3728      	adds	r7, #40	@ 0x28
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40004400 	.word	0x40004400
 8000cc8:	40023800 	.word	0x40023800
 8000ccc:	40020000 	.word	0x40020000

08000cd0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08e      	sub	sp, #56	@ 0x38
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	4b33      	ldr	r3, [pc, #204]	@ (8000db4 <HAL_InitTick+0xe4>)
 8000ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce8:	4a32      	ldr	r2, [pc, #200]	@ (8000db4 <HAL_InitTick+0xe4>)
 8000cea:	f043 0320 	orr.w	r3, r3, #32
 8000cee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cf0:	4b30      	ldr	r3, [pc, #192]	@ (8000db4 <HAL_InitTick+0xe4>)
 8000cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf4:	f003 0320 	and.w	r3, r3, #32
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cfc:	f107 0210 	add.w	r2, r7, #16
 8000d00:	f107 0314 	add.w	r3, r7, #20
 8000d04:	4611      	mov	r1, r2
 8000d06:	4618      	mov	r0, r3
 8000d08:	f001 f882 	bl	8001e10 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d0c:	6a3b      	ldr	r3, [r7, #32]
 8000d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d103      	bne.n	8000d1e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d16:	f001 f853 	bl	8001dc0 <HAL_RCC_GetPCLK1Freq>
 8000d1a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d1c:	e004      	b.n	8000d28 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d1e:	f001 f84f 	bl	8001dc0 <HAL_RCC_GetPCLK1Freq>
 8000d22:	4603      	mov	r3, r0
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d2a:	4a23      	ldr	r2, [pc, #140]	@ (8000db8 <HAL_InitTick+0xe8>)
 8000d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d30:	0c9b      	lsrs	r3, r3, #18
 8000d32:	3b01      	subs	r3, #1
 8000d34:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000d36:	4b21      	ldr	r3, [pc, #132]	@ (8000dbc <HAL_InitTick+0xec>)
 8000d38:	4a21      	ldr	r2, [pc, #132]	@ (8000dc0 <HAL_InitTick+0xf0>)
 8000d3a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000d3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dbc <HAL_InitTick+0xec>)
 8000d3e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d42:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000d44:	4a1d      	ldr	r2, [pc, #116]	@ (8000dbc <HAL_InitTick+0xec>)
 8000d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d48:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <HAL_InitTick+0xec>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d50:	4b1a      	ldr	r3, [pc, #104]	@ (8000dbc <HAL_InitTick+0xec>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d56:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <HAL_InitTick+0xec>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000d5c:	4817      	ldr	r0, [pc, #92]	@ (8000dbc <HAL_InitTick+0xec>)
 8000d5e:	f001 f912 	bl	8001f86 <HAL_TIM_Base_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d11b      	bne.n	8000da8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000d70:	4812      	ldr	r0, [pc, #72]	@ (8000dbc <HAL_InitTick+0xec>)
 8000d72:	f001 f961 	bl	8002038 <HAL_TIM_Base_Start_IT>
 8000d76:	4603      	mov	r3, r0
 8000d78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000d7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d111      	bne.n	8000da8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000d84:	2037      	movs	r0, #55	@ 0x37
 8000d86:	f000 f9cd 	bl	8001124 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2b0f      	cmp	r3, #15
 8000d8e:	d808      	bhi.n	8000da2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000d90:	2200      	movs	r2, #0
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	2037      	movs	r0, #55	@ 0x37
 8000d96:	f000 f9a9 	bl	80010ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc4 <HAL_InitTick+0xf4>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	e002      	b.n	8000da8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000da8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3738      	adds	r7, #56	@ 0x38
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40023800 	.word	0x40023800
 8000db8:	431bde83 	.word	0x431bde83
 8000dbc:	20000120 	.word	0x20000120
 8000dc0:	40001400 	.word	0x40001400
 8000dc4:	20000004 	.word	0x20000004

08000dc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dcc:	bf00      	nop
 8000dce:	e7fd      	b.n	8000dcc <NMI_Handler+0x4>

08000dd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <HardFault_Handler+0x4>

08000dd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <MemManage_Handler+0x4>

08000de0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <BusFault_Handler+0x4>

08000de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <UsageFault_Handler+0x4>

08000df0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
	...

08000e00 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000e04:	4802      	ldr	r0, [pc, #8]	@ (8000e10 <TIM7_IRQHandler+0x10>)
 8000e06:	f001 f987 	bl	8002118 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	20000120 	.word	0x20000120

08000e14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e1c:	4a14      	ldr	r2, [pc, #80]	@ (8000e70 <_sbrk+0x5c>)
 8000e1e:	4b15      	ldr	r3, [pc, #84]	@ (8000e74 <_sbrk+0x60>)
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e28:	4b13      	ldr	r3, [pc, #76]	@ (8000e78 <_sbrk+0x64>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d102      	bne.n	8000e36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e30:	4b11      	ldr	r3, [pc, #68]	@ (8000e78 <_sbrk+0x64>)
 8000e32:	4a12      	ldr	r2, [pc, #72]	@ (8000e7c <_sbrk+0x68>)
 8000e34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e36:	4b10      	ldr	r3, [pc, #64]	@ (8000e78 <_sbrk+0x64>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d207      	bcs.n	8000e54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e44:	f003 f9f6 	bl	8004234 <__errno>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	220c      	movs	r2, #12
 8000e4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	e009      	b.n	8000e68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e54:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <_sbrk+0x64>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e5a:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <_sbrk+0x64>)
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4413      	add	r3, r2
 8000e62:	4a05      	ldr	r2, [pc, #20]	@ (8000e78 <_sbrk+0x64>)
 8000e64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e66:	68fb      	ldr	r3, [r7, #12]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20020000 	.word	0x20020000
 8000e74:	00000400 	.word	0x00000400
 8000e78:	20000168 	.word	0x20000168
 8000e7c:	200017d8 	.word	0x200017d8

08000e80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e84:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <SystemInit+0x20>)
 8000e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e8a:	4a05      	ldr	r2, [pc, #20]	@ (8000ea0 <SystemInit+0x20>)
 8000e8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ea4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000edc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ea8:	f7ff ffea 	bl	8000e80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eac:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eae:	490d      	ldr	r1, [pc, #52]	@ (8000ee4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eb4:	e002      	b.n	8000ebc <LoopCopyDataInit>

08000eb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eba:	3304      	adds	r3, #4

08000ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ebc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ebe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec0:	d3f9      	bcc.n	8000eb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8000eec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ec4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ef0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ec6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec8:	e001      	b.n	8000ece <LoopFillZerobss>

08000eca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ecc:	3204      	adds	r2, #4

08000ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ece:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed0:	d3fb      	bcc.n	8000eca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ed2:	f003 f9b5 	bl	8004240 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ed6:	f7ff fbad 	bl	8000634 <main>
  bx  lr    
 8000eda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000edc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ee0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ee4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000ee8:	08004cd0 	.word	0x08004cd0
  ldr r2, =_sbss
 8000eec:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000ef0:	200017d8 	.word	0x200017d8

08000ef4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ef4:	e7fe      	b.n	8000ef4 <ADC_IRQHandler>
	...

08000ef8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000efc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <HAL_Init+0x40>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a0d      	ldr	r2, [pc, #52]	@ (8000f38 <HAL_Init+0x40>)
 8000f02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f08:	4b0b      	ldr	r3, [pc, #44]	@ (8000f38 <HAL_Init+0x40>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f38 <HAL_Init+0x40>)
 8000f0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f14:	4b08      	ldr	r3, [pc, #32]	@ (8000f38 <HAL_Init+0x40>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a07      	ldr	r2, [pc, #28]	@ (8000f38 <HAL_Init+0x40>)
 8000f1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f20:	2003      	movs	r0, #3
 8000f22:	f000 f8d8 	bl	80010d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f26:	2000      	movs	r0, #0
 8000f28:	f7ff fed2 	bl	8000cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f2c:	f7ff fe18 	bl	8000b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40023c00 	.word	0x40023c00

08000f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_IncTick+0x20>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a04      	ldr	r2, [pc, #16]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	2000016c 	.word	0x2000016c

08000f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return uwTick;
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <HAL_GetTick+0x14>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	2000016c 	.word	0x2000016c

08000f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	@ (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db0b      	blt.n	800100a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f003 021f 	and.w	r2, r3, #31
 8000ff8:	4907      	ldr	r1, [pc, #28]	@ (8001018 <__NVIC_EnableIRQ+0x38>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	2001      	movs	r0, #1
 8001002:	fa00 f202 	lsl.w	r2, r0, r2
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	e000e100 	.word	0xe000e100

0800101c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	6039      	str	r1, [r7, #0]
 8001026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102c:	2b00      	cmp	r3, #0
 800102e:	db0a      	blt.n	8001046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	b2da      	uxtb	r2, r3
 8001034:	490c      	ldr	r1, [pc, #48]	@ (8001068 <__NVIC_SetPriority+0x4c>)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	0112      	lsls	r2, r2, #4
 800103c:	b2d2      	uxtb	r2, r2
 800103e:	440b      	add	r3, r1
 8001040:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001044:	e00a      	b.n	800105c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4908      	ldr	r1, [pc, #32]	@ (800106c <__NVIC_SetPriority+0x50>)
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f003 030f 	and.w	r3, r3, #15
 8001052:	3b04      	subs	r3, #4
 8001054:	0112      	lsls	r2, r2, #4
 8001056:	b2d2      	uxtb	r2, r2
 8001058:	440b      	add	r3, r1
 800105a:	761a      	strb	r2, [r3, #24]
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	e000e100 	.word	0xe000e100
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001070:	b480      	push	{r7}
 8001072:	b089      	sub	sp, #36	@ 0x24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	f1c3 0307 	rsb	r3, r3, #7
 800108a:	2b04      	cmp	r3, #4
 800108c:	bf28      	it	cs
 800108e:	2304      	movcs	r3, #4
 8001090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	3304      	adds	r3, #4
 8001096:	2b06      	cmp	r3, #6
 8001098:	d902      	bls.n	80010a0 <NVIC_EncodePriority+0x30>
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3b03      	subs	r3, #3
 800109e:	e000      	b.n	80010a2 <NVIC_EncodePriority+0x32>
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a4:	f04f 32ff 	mov.w	r2, #4294967295
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43da      	mvns	r2, r3
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	401a      	ands	r2, r3
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b8:	f04f 31ff 	mov.w	r1, #4294967295
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	fa01 f303 	lsl.w	r3, r1, r3
 80010c2:	43d9      	mvns	r1, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c8:	4313      	orrs	r3, r2
         );
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3724      	adds	r7, #36	@ 0x24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ff4c 	bl	8000f7c <__NVIC_SetPriorityGrouping>
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
 80010f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010fe:	f7ff ff61 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 8001102:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	68b9      	ldr	r1, [r7, #8]
 8001108:	6978      	ldr	r0, [r7, #20]
 800110a:	f7ff ffb1 	bl	8001070 <NVIC_EncodePriority>
 800110e:	4602      	mov	r2, r0
 8001110:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001114:	4611      	mov	r1, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff ff80 	bl	800101c <__NVIC_SetPriority>
}
 800111c:	bf00      	nop
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff54 	bl	8000fe0 <__NVIC_EnableIRQ>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001140:	b480      	push	{r7}
 8001142:	b089      	sub	sp, #36	@ 0x24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001152:	2300      	movs	r3, #0
 8001154:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
 800115a:	e16b      	b.n	8001434 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800115c:	2201      	movs	r2, #1
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	4013      	ands	r3, r2
 800116e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	429a      	cmp	r2, r3
 8001176:	f040 815a 	bne.w	800142e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f003 0303 	and.w	r3, r3, #3
 8001182:	2b01      	cmp	r3, #1
 8001184:	d005      	beq.n	8001192 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800118e:	2b02      	cmp	r3, #2
 8001190:	d130      	bne.n	80011f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	2203      	movs	r2, #3
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	68da      	ldr	r2, [r3, #12]
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011c8:	2201      	movs	r2, #1
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	091b      	lsrs	r3, r3, #4
 80011de:	f003 0201 	and.w	r2, r3, #1
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f003 0303 	and.w	r3, r3, #3
 80011fc:	2b03      	cmp	r3, #3
 80011fe:	d017      	beq.n	8001230 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	2203      	movs	r2, #3
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4313      	orrs	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 0303 	and.w	r3, r3, #3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d123      	bne.n	8001284 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	08da      	lsrs	r2, r3, #3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3208      	adds	r2, #8
 8001244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	f003 0307 	and.w	r3, r3, #7
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	220f      	movs	r2, #15
 8001254:	fa02 f303 	lsl.w	r3, r2, r3
 8001258:	43db      	mvns	r3, r3
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4013      	ands	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	691a      	ldr	r2, [r3, #16]
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	08da      	lsrs	r2, r3, #3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	3208      	adds	r2, #8
 800127e:	69b9      	ldr	r1, [r7, #24]
 8001280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	2203      	movs	r2, #3
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	43db      	mvns	r3, r3
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4013      	ands	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f003 0203 	and.w	r2, r3, #3
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	f000 80b4 	beq.w	800142e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	4b60      	ldr	r3, [pc, #384]	@ (800144c <HAL_GPIO_Init+0x30c>)
 80012cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ce:	4a5f      	ldr	r2, [pc, #380]	@ (800144c <HAL_GPIO_Init+0x30c>)
 80012d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012d6:	4b5d      	ldr	r3, [pc, #372]	@ (800144c <HAL_GPIO_Init+0x30c>)
 80012d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001450 <HAL_GPIO_Init+0x310>)
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	3302      	adds	r3, #2
 80012ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f003 0303 	and.w	r3, r3, #3
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	220f      	movs	r2, #15
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	43db      	mvns	r3, r3
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	4013      	ands	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a52      	ldr	r2, [pc, #328]	@ (8001454 <HAL_GPIO_Init+0x314>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d02b      	beq.n	8001366 <HAL_GPIO_Init+0x226>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a51      	ldr	r2, [pc, #324]	@ (8001458 <HAL_GPIO_Init+0x318>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d025      	beq.n	8001362 <HAL_GPIO_Init+0x222>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a50      	ldr	r2, [pc, #320]	@ (800145c <HAL_GPIO_Init+0x31c>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d01f      	beq.n	800135e <HAL_GPIO_Init+0x21e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4f      	ldr	r2, [pc, #316]	@ (8001460 <HAL_GPIO_Init+0x320>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d019      	beq.n	800135a <HAL_GPIO_Init+0x21a>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a4e      	ldr	r2, [pc, #312]	@ (8001464 <HAL_GPIO_Init+0x324>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d013      	beq.n	8001356 <HAL_GPIO_Init+0x216>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a4d      	ldr	r2, [pc, #308]	@ (8001468 <HAL_GPIO_Init+0x328>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d00d      	beq.n	8001352 <HAL_GPIO_Init+0x212>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a4c      	ldr	r2, [pc, #304]	@ (800146c <HAL_GPIO_Init+0x32c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d007      	beq.n	800134e <HAL_GPIO_Init+0x20e>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a4b      	ldr	r2, [pc, #300]	@ (8001470 <HAL_GPIO_Init+0x330>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d101      	bne.n	800134a <HAL_GPIO_Init+0x20a>
 8001346:	2307      	movs	r3, #7
 8001348:	e00e      	b.n	8001368 <HAL_GPIO_Init+0x228>
 800134a:	2308      	movs	r3, #8
 800134c:	e00c      	b.n	8001368 <HAL_GPIO_Init+0x228>
 800134e:	2306      	movs	r3, #6
 8001350:	e00a      	b.n	8001368 <HAL_GPIO_Init+0x228>
 8001352:	2305      	movs	r3, #5
 8001354:	e008      	b.n	8001368 <HAL_GPIO_Init+0x228>
 8001356:	2304      	movs	r3, #4
 8001358:	e006      	b.n	8001368 <HAL_GPIO_Init+0x228>
 800135a:	2303      	movs	r3, #3
 800135c:	e004      	b.n	8001368 <HAL_GPIO_Init+0x228>
 800135e:	2302      	movs	r3, #2
 8001360:	e002      	b.n	8001368 <HAL_GPIO_Init+0x228>
 8001362:	2301      	movs	r3, #1
 8001364:	e000      	b.n	8001368 <HAL_GPIO_Init+0x228>
 8001366:	2300      	movs	r3, #0
 8001368:	69fa      	ldr	r2, [r7, #28]
 800136a:	f002 0203 	and.w	r2, r2, #3
 800136e:	0092      	lsls	r2, r2, #2
 8001370:	4093      	lsls	r3, r2
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	4313      	orrs	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001378:	4935      	ldr	r1, [pc, #212]	@ (8001450 <HAL_GPIO_Init+0x310>)
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	089b      	lsrs	r3, r3, #2
 800137e:	3302      	adds	r3, #2
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001386:	4b3b      	ldr	r3, [pc, #236]	@ (8001474 <HAL_GPIO_Init+0x334>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	43db      	mvns	r3, r3
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	4013      	ands	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013aa:	4a32      	ldr	r2, [pc, #200]	@ (8001474 <HAL_GPIO_Init+0x334>)
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013b0:	4b30      	ldr	r3, [pc, #192]	@ (8001474 <HAL_GPIO_Init+0x334>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	43db      	mvns	r3, r3
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4013      	ands	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d003      	beq.n	80013d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013d4:	4a27      	ldr	r2, [pc, #156]	@ (8001474 <HAL_GPIO_Init+0x334>)
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013da:	4b26      	ldr	r3, [pc, #152]	@ (8001474 <HAL_GPIO_Init+0x334>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	43db      	mvns	r3, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4013      	ands	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d003      	beq.n	80013fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001474 <HAL_GPIO_Init+0x334>)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001404:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <HAL_GPIO_Init+0x334>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	43db      	mvns	r3, r3
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d003      	beq.n	8001428 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	4313      	orrs	r3, r2
 8001426:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001428:	4a12      	ldr	r2, [pc, #72]	@ (8001474 <HAL_GPIO_Init+0x334>)
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3301      	adds	r3, #1
 8001432:	61fb      	str	r3, [r7, #28]
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	f67f ae90 	bls.w	800115c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800143c:	bf00      	nop
 800143e:	bf00      	nop
 8001440:	3724      	adds	r7, #36	@ 0x24
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	40023800 	.word	0x40023800
 8001450:	40013800 	.word	0x40013800
 8001454:	40020000 	.word	0x40020000
 8001458:	40020400 	.word	0x40020400
 800145c:	40020800 	.word	0x40020800
 8001460:	40020c00 	.word	0x40020c00
 8001464:	40021000 	.word	0x40021000
 8001468:	40021400 	.word	0x40021400
 800146c:	40021800 	.word	0x40021800
 8001470:	40021c00 	.word	0x40021c00
 8001474:	40013c00 	.word	0x40013c00

08001478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
 8001484:	4613      	mov	r3, r2
 8001486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001488:	787b      	ldrb	r3, [r7, #1]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800148e:	887a      	ldrh	r2, [r7, #2]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001494:	e003      	b.n	800149e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001496:	887b      	ldrh	r3, [r7, #2]
 8001498:	041a      	lsls	r2, r3, #16
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	619a      	str	r2, [r3, #24]
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b085      	sub	sp, #20
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	460b      	mov	r3, r1
 80014b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014bc:	887a      	ldrh	r2, [r7, #2]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	4013      	ands	r3, r2
 80014c2:	041a      	lsls	r2, r3, #16
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	43d9      	mvns	r1, r3
 80014c8:	887b      	ldrh	r3, [r7, #2]
 80014ca:	400b      	ands	r3, r1
 80014cc:	431a      	orrs	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	619a      	str	r2, [r3, #24]
}
 80014d2:	bf00      	nop
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
	...

080014e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e267      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d075      	beq.n	80015ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80014fe:	4b88      	ldr	r3, [pc, #544]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f003 030c 	and.w	r3, r3, #12
 8001506:	2b04      	cmp	r3, #4
 8001508:	d00c      	beq.n	8001524 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800150a:	4b85      	ldr	r3, [pc, #532]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001512:	2b08      	cmp	r3, #8
 8001514:	d112      	bne.n	800153c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001516:	4b82      	ldr	r3, [pc, #520]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800151e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001522:	d10b      	bne.n	800153c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001524:	4b7e      	ldr	r3, [pc, #504]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d05b      	beq.n	80015e8 <HAL_RCC_OscConfig+0x108>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d157      	bne.n	80015e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e242      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001544:	d106      	bne.n	8001554 <HAL_RCC_OscConfig+0x74>
 8001546:	4b76      	ldr	r3, [pc, #472]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a75      	ldr	r2, [pc, #468]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800154c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001550:	6013      	str	r3, [r2, #0]
 8001552:	e01d      	b.n	8001590 <HAL_RCC_OscConfig+0xb0>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800155c:	d10c      	bne.n	8001578 <HAL_RCC_OscConfig+0x98>
 800155e:	4b70      	ldr	r3, [pc, #448]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a6f      	ldr	r2, [pc, #444]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001564:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001568:	6013      	str	r3, [r2, #0]
 800156a:	4b6d      	ldr	r3, [pc, #436]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a6c      	ldr	r2, [pc, #432]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001574:	6013      	str	r3, [r2, #0]
 8001576:	e00b      	b.n	8001590 <HAL_RCC_OscConfig+0xb0>
 8001578:	4b69      	ldr	r3, [pc, #420]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a68      	ldr	r2, [pc, #416]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800157e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001582:	6013      	str	r3, [r2, #0]
 8001584:	4b66      	ldr	r3, [pc, #408]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a65      	ldr	r2, [pc, #404]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800158a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800158e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d013      	beq.n	80015c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fce4 	bl	8000f64 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fce0 	bl	8000f64 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	@ 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e207      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0f0      	beq.n	80015a0 <HAL_RCC_OscConfig+0xc0>
 80015be:	e014      	b.n	80015ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c0:	f7ff fcd0 	bl	8000f64 <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c8:	f7ff fccc 	bl	8000f64 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b64      	cmp	r3, #100	@ 0x64
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e1f3      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015da:	4b51      	ldr	r3, [pc, #324]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f0      	bne.n	80015c8 <HAL_RCC_OscConfig+0xe8>
 80015e6:	e000      	b.n	80015ea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d063      	beq.n	80016be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80015f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00b      	beq.n	800161a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001602:	4b47      	ldr	r3, [pc, #284]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800160a:	2b08      	cmp	r3, #8
 800160c:	d11c      	bne.n	8001648 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800160e:	4b44      	ldr	r3, [pc, #272]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d116      	bne.n	8001648 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800161a:	4b41      	ldr	r3, [pc, #260]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d005      	beq.n	8001632 <HAL_RCC_OscConfig+0x152>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d001      	beq.n	8001632 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e1c7      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001632:	4b3b      	ldr	r3, [pc, #236]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	691b      	ldr	r3, [r3, #16]
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	4937      	ldr	r1, [pc, #220]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001642:	4313      	orrs	r3, r2
 8001644:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001646:	e03a      	b.n	80016be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d020      	beq.n	8001692 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001650:	4b34      	ldr	r3, [pc, #208]	@ (8001724 <HAL_RCC_OscConfig+0x244>)
 8001652:	2201      	movs	r2, #1
 8001654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001656:	f7ff fc85 	bl	8000f64 <HAL_GetTick>
 800165a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800165c:	e008      	b.n	8001670 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800165e:	f7ff fc81 	bl	8000f64 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d901      	bls.n	8001670 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e1a8      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001670:	4b2b      	ldr	r3, [pc, #172]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0f0      	beq.n	800165e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800167c:	4b28      	ldr	r3, [pc, #160]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	4925      	ldr	r1, [pc, #148]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800168c:	4313      	orrs	r3, r2
 800168e:	600b      	str	r3, [r1, #0]
 8001690:	e015      	b.n	80016be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001692:	4b24      	ldr	r3, [pc, #144]	@ (8001724 <HAL_RCC_OscConfig+0x244>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001698:	f7ff fc64 	bl	8000f64 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016a0:	f7ff fc60 	bl	8000f64 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e187      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0308 	and.w	r3, r3, #8
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d036      	beq.n	8001738 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d016      	beq.n	8001700 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <HAL_RCC_OscConfig+0x248>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d8:	f7ff fc44 	bl	8000f64 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016e0:	f7ff fc40 	bl	8000f64 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e167      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80016f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d0f0      	beq.n	80016e0 <HAL_RCC_OscConfig+0x200>
 80016fe:	e01b      	b.n	8001738 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001700:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <HAL_RCC_OscConfig+0x248>)
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001706:	f7ff fc2d 	bl	8000f64 <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800170c:	e00e      	b.n	800172c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800170e:	f7ff fc29 	bl	8000f64 <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d907      	bls.n	800172c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e150      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
 8001720:	40023800 	.word	0x40023800
 8001724:	42470000 	.word	0x42470000
 8001728:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800172c:	4b88      	ldr	r3, [pc, #544]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800172e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d1ea      	bne.n	800170e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0304 	and.w	r3, r3, #4
 8001740:	2b00      	cmp	r3, #0
 8001742:	f000 8097 	beq.w	8001874 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001746:	2300      	movs	r3, #0
 8001748:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800174a:	4b81      	ldr	r3, [pc, #516]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10f      	bne.n	8001776 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	4b7d      	ldr	r3, [pc, #500]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	4a7c      	ldr	r2, [pc, #496]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001764:	6413      	str	r3, [r2, #64]	@ 0x40
 8001766:	4b7a      	ldr	r3, [pc, #488]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001772:	2301      	movs	r3, #1
 8001774:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001776:	4b77      	ldr	r3, [pc, #476]	@ (8001954 <HAL_RCC_OscConfig+0x474>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800177e:	2b00      	cmp	r3, #0
 8001780:	d118      	bne.n	80017b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001782:	4b74      	ldr	r3, [pc, #464]	@ (8001954 <HAL_RCC_OscConfig+0x474>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a73      	ldr	r2, [pc, #460]	@ (8001954 <HAL_RCC_OscConfig+0x474>)
 8001788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800178c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800178e:	f7ff fbe9 	bl	8000f64 <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001796:	f7ff fbe5 	bl	8000f64 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e10c      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001954 <HAL_RCC_OscConfig+0x474>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d106      	bne.n	80017ca <HAL_RCC_OscConfig+0x2ea>
 80017bc:	4b64      	ldr	r3, [pc, #400]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017c0:	4a63      	ldr	r2, [pc, #396]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80017c8:	e01c      	b.n	8001804 <HAL_RCC_OscConfig+0x324>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b05      	cmp	r3, #5
 80017d0:	d10c      	bne.n	80017ec <HAL_RCC_OscConfig+0x30c>
 80017d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017d6:	4a5e      	ldr	r2, [pc, #376]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017d8:	f043 0304 	orr.w	r3, r3, #4
 80017dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80017de:	4b5c      	ldr	r3, [pc, #368]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80017ea:	e00b      	b.n	8001804 <HAL_RCC_OscConfig+0x324>
 80017ec:	4b58      	ldr	r3, [pc, #352]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017f0:	4a57      	ldr	r2, [pc, #348]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017f2:	f023 0301 	bic.w	r3, r3, #1
 80017f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80017f8:	4b55      	ldr	r3, [pc, #340]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017fc:	4a54      	ldr	r2, [pc, #336]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017fe:	f023 0304 	bic.w	r3, r3, #4
 8001802:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d015      	beq.n	8001838 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800180c:	f7ff fbaa 	bl	8000f64 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001812:	e00a      	b.n	800182a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001814:	f7ff fba6 	bl	8000f64 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001822:	4293      	cmp	r3, r2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e0cb      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800182a:	4b49      	ldr	r3, [pc, #292]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800182c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d0ee      	beq.n	8001814 <HAL_RCC_OscConfig+0x334>
 8001836:	e014      	b.n	8001862 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001838:	f7ff fb94 	bl	8000f64 <HAL_GetTick>
 800183c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800183e:	e00a      	b.n	8001856 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001840:	f7ff fb90 	bl	8000f64 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800184e:	4293      	cmp	r3, r2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e0b5      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001856:	4b3e      	ldr	r3, [pc, #248]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1ee      	bne.n	8001840 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001862:	7dfb      	ldrb	r3, [r7, #23]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d105      	bne.n	8001874 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001868:	4b39      	ldr	r3, [pc, #228]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800186a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186c:	4a38      	ldr	r2, [pc, #224]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800186e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001872:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 80a1 	beq.w	80019c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800187e:	4b34      	ldr	r3, [pc, #208]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 030c 	and.w	r3, r3, #12
 8001886:	2b08      	cmp	r3, #8
 8001888:	d05c      	beq.n	8001944 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	699b      	ldr	r3, [r3, #24]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d141      	bne.n	8001916 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001892:	4b31      	ldr	r3, [pc, #196]	@ (8001958 <HAL_RCC_OscConfig+0x478>)
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001898:	f7ff fb64 	bl	8000f64 <HAL_GetTick>
 800189c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018a0:	f7ff fb60 	bl	8000f64 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e087      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018b2:	4b27      	ldr	r3, [pc, #156]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1f0      	bne.n	80018a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69da      	ldr	r2, [r3, #28]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a1b      	ldr	r3, [r3, #32]
 80018c6:	431a      	orrs	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018cc:	019b      	lsls	r3, r3, #6
 80018ce:	431a      	orrs	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d4:	085b      	lsrs	r3, r3, #1
 80018d6:	3b01      	subs	r3, #1
 80018d8:	041b      	lsls	r3, r3, #16
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e0:	061b      	lsls	r3, r3, #24
 80018e2:	491b      	ldr	r1, [pc, #108]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001958 <HAL_RCC_OscConfig+0x478>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ee:	f7ff fb39 	bl	8000f64 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018f6:	f7ff fb35 	bl	8000f64 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e05c      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d0f0      	beq.n	80018f6 <HAL_RCC_OscConfig+0x416>
 8001914:	e054      	b.n	80019c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <HAL_RCC_OscConfig+0x478>)
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191c:	f7ff fb22 	bl	8000f64 <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001924:	f7ff fb1e 	bl	8000f64 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e045      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001936:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1f0      	bne.n	8001924 <HAL_RCC_OscConfig+0x444>
 8001942:	e03d      	b.n	80019c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d107      	bne.n	800195c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e038      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
 8001950:	40023800 	.word	0x40023800
 8001954:	40007000 	.word	0x40007000
 8001958:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800195c:	4b1b      	ldr	r3, [pc, #108]	@ (80019cc <HAL_RCC_OscConfig+0x4ec>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	699b      	ldr	r3, [r3, #24]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d028      	beq.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001974:	429a      	cmp	r2, r3
 8001976:	d121      	bne.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001982:	429a      	cmp	r2, r3
 8001984:	d11a      	bne.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800198c:	4013      	ands	r3, r2
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001992:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001994:	4293      	cmp	r3, r2
 8001996:	d111      	bne.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a2:	085b      	lsrs	r3, r3, #1
 80019a4:	3b01      	subs	r3, #1
 80019a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d107      	bne.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d001      	beq.n	80019c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3718      	adds	r7, #24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800

080019d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d101      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e0cc      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019e4:	4b68      	ldr	r3, [pc, #416]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d90c      	bls.n	8001a0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019f2:	4b65      	ldr	r3, [pc, #404]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	b2d2      	uxtb	r2, r2
 80019f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019fa:	4b63      	ldr	r3, [pc, #396]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d001      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e0b8      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d020      	beq.n	8001a5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a24:	4b59      	ldr	r3, [pc, #356]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	4a58      	ldr	r2, [pc, #352]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a2a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0308 	and.w	r3, r3, #8
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d005      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a3c:	4b53      	ldr	r3, [pc, #332]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	4a52      	ldr	r2, [pc, #328]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a42:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a48:	4b50      	ldr	r3, [pc, #320]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	494d      	ldr	r1, [pc, #308]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d044      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d107      	bne.n	8001a7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6e:	4b47      	ldr	r3, [pc, #284]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d119      	bne.n	8001aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e07f      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d003      	beq.n	8001a8e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a8a:	2b03      	cmp	r3, #3
 8001a8c:	d107      	bne.n	8001a9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d109      	bne.n	8001aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e06f      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a9e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e067      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aae:	4b37      	ldr	r3, [pc, #220]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f023 0203 	bic.w	r2, r3, #3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	4934      	ldr	r1, [pc, #208]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ac0:	f7ff fa50 	bl	8000f64 <HAL_GetTick>
 8001ac4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ac6:	e00a      	b.n	8001ade <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ac8:	f7ff fa4c 	bl	8000f64 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e04f      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ade:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 020c 	and.w	r2, r3, #12
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d1eb      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001af0:	4b25      	ldr	r3, [pc, #148]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0307 	and.w	r3, r3, #7
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d20c      	bcs.n	8001b18 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001afe:	4b22      	ldr	r3, [pc, #136]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b06:	4b20      	ldr	r3, [pc, #128]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e032      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d008      	beq.n	8001b36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b24:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	4916      	ldr	r1, [pc, #88]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0308 	and.w	r3, r3, #8
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d009      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b42:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	00db      	lsls	r3, r3, #3
 8001b50:	490e      	ldr	r1, [pc, #56]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b56:	f000 f821 	bl	8001b9c <HAL_RCC_GetSysClockFreq>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	091b      	lsrs	r3, r3, #4
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	490a      	ldr	r1, [pc, #40]	@ (8001b90 <HAL_RCC_ClockConfig+0x1c0>)
 8001b68:	5ccb      	ldrb	r3, [r1, r3]
 8001b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b6e:	4a09      	ldr	r2, [pc, #36]	@ (8001b94 <HAL_RCC_ClockConfig+0x1c4>)
 8001b70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b72:	4b09      	ldr	r3, [pc, #36]	@ (8001b98 <HAL_RCC_ClockConfig+0x1c8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff f8aa 	bl	8000cd0 <HAL_InitTick>

  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40023c00 	.word	0x40023c00
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	08004c74 	.word	0x08004c74
 8001b94:	20000000 	.word	0x20000000
 8001b98:	20000004 	.word	0x20000004

08001b9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ba0:	b094      	sub	sp, #80	@ 0x50
 8001ba2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001bac:	2300      	movs	r3, #0
 8001bae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bb4:	4b79      	ldr	r3, [pc, #484]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 030c 	and.w	r3, r3, #12
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d00d      	beq.n	8001bdc <HAL_RCC_GetSysClockFreq+0x40>
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	f200 80e1 	bhi.w	8001d88 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d002      	beq.n	8001bd0 <HAL_RCC_GetSysClockFreq+0x34>
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d003      	beq.n	8001bd6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bce:	e0db      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bd0:	4b73      	ldr	r3, [pc, #460]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bd4:	e0db      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bd6:	4b73      	ldr	r3, [pc, #460]	@ (8001da4 <HAL_RCC_GetSysClockFreq+0x208>)
 8001bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bda:	e0d8      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bdc:	4b6f      	ldr	r3, [pc, #444]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001be4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001be6:	4b6d      	ldr	r3, [pc, #436]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d063      	beq.n	8001cba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bf2:	4b6a      	ldr	r3, [pc, #424]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	099b      	lsrs	r3, r3, #6
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bfc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c04:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c06:	2300      	movs	r3, #0
 8001c08:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001c0e:	4622      	mov	r2, r4
 8001c10:	462b      	mov	r3, r5
 8001c12:	f04f 0000 	mov.w	r0, #0
 8001c16:	f04f 0100 	mov.w	r1, #0
 8001c1a:	0159      	lsls	r1, r3, #5
 8001c1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c20:	0150      	lsls	r0, r2, #5
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	4621      	mov	r1, r4
 8001c28:	1a51      	subs	r1, r2, r1
 8001c2a:	6139      	str	r1, [r7, #16]
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	eb63 0301 	sbc.w	r3, r3, r1
 8001c32:	617b      	str	r3, [r7, #20]
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	f04f 0300 	mov.w	r3, #0
 8001c3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c40:	4659      	mov	r1, fp
 8001c42:	018b      	lsls	r3, r1, #6
 8001c44:	4651      	mov	r1, sl
 8001c46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c4a:	4651      	mov	r1, sl
 8001c4c:	018a      	lsls	r2, r1, #6
 8001c4e:	4651      	mov	r1, sl
 8001c50:	ebb2 0801 	subs.w	r8, r2, r1
 8001c54:	4659      	mov	r1, fp
 8001c56:	eb63 0901 	sbc.w	r9, r3, r1
 8001c5a:	f04f 0200 	mov.w	r2, #0
 8001c5e:	f04f 0300 	mov.w	r3, #0
 8001c62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c6e:	4690      	mov	r8, r2
 8001c70:	4699      	mov	r9, r3
 8001c72:	4623      	mov	r3, r4
 8001c74:	eb18 0303 	adds.w	r3, r8, r3
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	462b      	mov	r3, r5
 8001c7c:	eb49 0303 	adc.w	r3, r9, r3
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	f04f 0200 	mov.w	r2, #0
 8001c86:	f04f 0300 	mov.w	r3, #0
 8001c8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c8e:	4629      	mov	r1, r5
 8001c90:	024b      	lsls	r3, r1, #9
 8001c92:	4621      	mov	r1, r4
 8001c94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c98:	4621      	mov	r1, r4
 8001c9a:	024a      	lsls	r2, r1, #9
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ca6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001ca8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001cac:	f7fe fae8 	bl	8000280 <__aeabi_uldivmod>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001cb8:	e058      	b.n	8001d6c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cba:	4b38      	ldr	r3, [pc, #224]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	099b      	lsrs	r3, r3, #6
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001cca:	623b      	str	r3, [r7, #32]
 8001ccc:	2300      	movs	r3, #0
 8001cce:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cd0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001cd4:	4642      	mov	r2, r8
 8001cd6:	464b      	mov	r3, r9
 8001cd8:	f04f 0000 	mov.w	r0, #0
 8001cdc:	f04f 0100 	mov.w	r1, #0
 8001ce0:	0159      	lsls	r1, r3, #5
 8001ce2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ce6:	0150      	lsls	r0, r2, #5
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	4641      	mov	r1, r8
 8001cee:	ebb2 0a01 	subs.w	sl, r2, r1
 8001cf2:	4649      	mov	r1, r9
 8001cf4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	f04f 0300 	mov.w	r3, #0
 8001d00:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d04:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d08:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d0c:	ebb2 040a 	subs.w	r4, r2, sl
 8001d10:	eb63 050b 	sbc.w	r5, r3, fp
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	f04f 0300 	mov.w	r3, #0
 8001d1c:	00eb      	lsls	r3, r5, #3
 8001d1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d22:	00e2      	lsls	r2, r4, #3
 8001d24:	4614      	mov	r4, r2
 8001d26:	461d      	mov	r5, r3
 8001d28:	4643      	mov	r3, r8
 8001d2a:	18e3      	adds	r3, r4, r3
 8001d2c:	603b      	str	r3, [r7, #0]
 8001d2e:	464b      	mov	r3, r9
 8001d30:	eb45 0303 	adc.w	r3, r5, r3
 8001d34:	607b      	str	r3, [r7, #4]
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	f04f 0300 	mov.w	r3, #0
 8001d3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d42:	4629      	mov	r1, r5
 8001d44:	028b      	lsls	r3, r1, #10
 8001d46:	4621      	mov	r1, r4
 8001d48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d4c:	4621      	mov	r1, r4
 8001d4e:	028a      	lsls	r2, r1, #10
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d56:	2200      	movs	r2, #0
 8001d58:	61bb      	str	r3, [r7, #24]
 8001d5a:	61fa      	str	r2, [r7, #28]
 8001d5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d60:	f7fe fa8e 	bl	8000280 <__aeabi_uldivmod>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4613      	mov	r3, r2
 8001d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x200>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	0c1b      	lsrs	r3, r3, #16
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	3301      	adds	r3, #1
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001d7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d84:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d86:	e002      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d88:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d8a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3750      	adds	r7, #80	@ 0x50
 8001d94:	46bd      	mov	sp, r7
 8001d96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	00f42400 	.word	0x00f42400
 8001da4:	007a1200 	.word	0x007a1200

08001da8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dac:	4b03      	ldr	r3, [pc, #12]	@ (8001dbc <HAL_RCC_GetHCLKFreq+0x14>)
 8001dae:	681b      	ldr	r3, [r3, #0]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000000 	.word	0x20000000

08001dc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001dc4:	f7ff fff0 	bl	8001da8 <HAL_RCC_GetHCLKFreq>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	4b05      	ldr	r3, [pc, #20]	@ (8001de0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	0a9b      	lsrs	r3, r3, #10
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	4903      	ldr	r1, [pc, #12]	@ (8001de4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dd6:	5ccb      	ldrb	r3, [r1, r3]
 8001dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40023800 	.word	0x40023800
 8001de4:	08004c84 	.word	0x08004c84

08001de8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001dec:	f7ff ffdc 	bl	8001da8 <HAL_RCC_GetHCLKFreq>
 8001df0:	4602      	mov	r2, r0
 8001df2:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	0b5b      	lsrs	r3, r3, #13
 8001df8:	f003 0307 	and.w	r3, r3, #7
 8001dfc:	4903      	ldr	r1, [pc, #12]	@ (8001e0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dfe:	5ccb      	ldrb	r3, [r1, r3]
 8001e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	08004c84 	.word	0x08004c84

08001e10 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	220f      	movs	r2, #15
 8001e1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e20:	4b12      	ldr	r3, [pc, #72]	@ (8001e6c <HAL_RCC_GetClockConfig+0x5c>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 0203 	and.w	r2, r3, #3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e6c <HAL_RCC_GetClockConfig+0x5c>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <HAL_RCC_GetClockConfig+0x5c>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e44:	4b09      	ldr	r3, [pc, #36]	@ (8001e6c <HAL_RCC_GetClockConfig+0x5c>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	08db      	lsrs	r3, r3, #3
 8001e4a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e52:	4b07      	ldr	r3, [pc, #28]	@ (8001e70 <HAL_RCC_GetClockConfig+0x60>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0207 	and.w	r2, r3, #7
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	601a      	str	r2, [r3, #0]
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40023c00 	.word	0x40023c00

08001e74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e07b      	b.n	8001f7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d108      	bne.n	8001ea0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001e96:	d009      	beq.n	8001eac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	61da      	str	r2, [r3, #28]
 8001e9e:	e005      	b.n	8001eac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d106      	bne.n	8001ecc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7fe fe72 	bl	8000bb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2202      	movs	r2, #2
 8001ed0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ee2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	691b      	ldr	r3, [r3, #16]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	431a      	orrs	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f30:	ea42 0103 	orr.w	r1, r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f38:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	430a      	orrs	r2, r1
 8001f42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	0c1b      	lsrs	r3, r3, #16
 8001f4a:	f003 0104 	and.w	r1, r3, #4
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f52:	f003 0210 	and.w	r2, r3, #16
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	69da      	ldr	r2, [r3, #28]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d101      	bne.n	8001f98 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e041      	b.n	800201c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d106      	bne.n	8001fb2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f000 f839 	bl	8002024 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2202      	movs	r2, #2
 8001fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	3304      	adds	r3, #4
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4610      	mov	r0, r2
 8001fc6:	f000 f9bf 	bl	8002348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2201      	movs	r2, #1
 8002016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b01      	cmp	r3, #1
 800204a:	d001      	beq.n	8002050 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e04e      	b.n	80020ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2202      	movs	r2, #2
 8002054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0201 	orr.w	r2, r2, #1
 8002066:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a23      	ldr	r2, [pc, #140]	@ (80020fc <HAL_TIM_Base_Start_IT+0xc4>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d022      	beq.n	80020b8 <HAL_TIM_Base_Start_IT+0x80>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800207a:	d01d      	beq.n	80020b8 <HAL_TIM_Base_Start_IT+0x80>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a1f      	ldr	r2, [pc, #124]	@ (8002100 <HAL_TIM_Base_Start_IT+0xc8>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d018      	beq.n	80020b8 <HAL_TIM_Base_Start_IT+0x80>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a1e      	ldr	r2, [pc, #120]	@ (8002104 <HAL_TIM_Base_Start_IT+0xcc>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d013      	beq.n	80020b8 <HAL_TIM_Base_Start_IT+0x80>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a1c      	ldr	r2, [pc, #112]	@ (8002108 <HAL_TIM_Base_Start_IT+0xd0>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d00e      	beq.n	80020b8 <HAL_TIM_Base_Start_IT+0x80>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a1b      	ldr	r2, [pc, #108]	@ (800210c <HAL_TIM_Base_Start_IT+0xd4>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d009      	beq.n	80020b8 <HAL_TIM_Base_Start_IT+0x80>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a19      	ldr	r2, [pc, #100]	@ (8002110 <HAL_TIM_Base_Start_IT+0xd8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d004      	beq.n	80020b8 <HAL_TIM_Base_Start_IT+0x80>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a18      	ldr	r2, [pc, #96]	@ (8002114 <HAL_TIM_Base_Start_IT+0xdc>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d111      	bne.n	80020dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2b06      	cmp	r3, #6
 80020c8:	d010      	beq.n	80020ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f042 0201 	orr.w	r2, r2, #1
 80020d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020da:	e007      	b.n	80020ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f042 0201 	orr.w	r2, r2, #1
 80020ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3714      	adds	r7, #20
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40010000 	.word	0x40010000
 8002100:	40000400 	.word	0x40000400
 8002104:	40000800 	.word	0x40000800
 8002108:	40000c00 	.word	0x40000c00
 800210c:	40010400 	.word	0x40010400
 8002110:	40014000 	.word	0x40014000
 8002114:	40001800 	.word	0x40001800

08002118 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d020      	beq.n	800217c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d01b      	beq.n	800217c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f06f 0202 	mvn.w	r2, #2
 800214c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2201      	movs	r2, #1
 8002152:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	f003 0303 	and.w	r3, r3, #3
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f8d2 	bl	800230c <HAL_TIM_IC_CaptureCallback>
 8002168:	e005      	b.n	8002176 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f8c4 	bl	80022f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 f8d5 	bl	8002320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	2b00      	cmp	r3, #0
 8002184:	d020      	beq.n	80021c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d01b      	beq.n	80021c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f06f 0204 	mvn.w	r2, #4
 8002198:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2202      	movs	r2, #2
 800219e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d003      	beq.n	80021b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f8ac 	bl	800230c <HAL_TIM_IC_CaptureCallback>
 80021b4:	e005      	b.n	80021c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f89e 	bl	80022f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f000 f8af 	bl	8002320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f003 0308 	and.w	r3, r3, #8
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d020      	beq.n	8002214 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f003 0308 	and.w	r3, r3, #8
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d01b      	beq.n	8002214 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0208 	mvn.w	r2, #8
 80021e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2204      	movs	r2, #4
 80021ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	f003 0303 	and.w	r3, r3, #3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 f886 	bl	800230c <HAL_TIM_IC_CaptureCallback>
 8002200:	e005      	b.n	800220e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 f878 	bl	80022f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f889 	bl	8002320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	f003 0310 	and.w	r3, r3, #16
 800221a:	2b00      	cmp	r3, #0
 800221c:	d020      	beq.n	8002260 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f003 0310 	and.w	r3, r3, #16
 8002224:	2b00      	cmp	r3, #0
 8002226:	d01b      	beq.n	8002260 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f06f 0210 	mvn.w	r2, #16
 8002230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2208      	movs	r2, #8
 8002236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002242:	2b00      	cmp	r3, #0
 8002244:	d003      	beq.n	800224e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f860 	bl	800230c <HAL_TIM_IC_CaptureCallback>
 800224c:	e005      	b.n	800225a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f852 	bl	80022f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 f863 	bl	8002320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b00      	cmp	r3, #0
 8002268:	d00c      	beq.n	8002284 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	2b00      	cmp	r3, #0
 8002272:	d007      	beq.n	8002284 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f06f 0201 	mvn.w	r2, #1
 800227c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7fe fc56 	bl	8000b30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800228a:	2b00      	cmp	r3, #0
 800228c:	d00c      	beq.n	80022a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002294:	2b00      	cmp	r3, #0
 8002296:	d007      	beq.n	80022a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80022a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f900 	bl	80024a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d00c      	beq.n	80022cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d007      	beq.n	80022cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80022c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f000 f834 	bl	8002334 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	f003 0320 	and.w	r3, r3, #32
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d00c      	beq.n	80022f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	f003 0320 	and.w	r3, r3, #32
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d007      	beq.n	80022f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f06f 0220 	mvn.w	r2, #32
 80022e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 f8d2 	bl	8002494 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022f0:	bf00      	nop
 80022f2:	3710      	adds	r7, #16
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a43      	ldr	r2, [pc, #268]	@ (8002468 <TIM_Base_SetConfig+0x120>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d013      	beq.n	8002388 <TIM_Base_SetConfig+0x40>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002366:	d00f      	beq.n	8002388 <TIM_Base_SetConfig+0x40>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a40      	ldr	r2, [pc, #256]	@ (800246c <TIM_Base_SetConfig+0x124>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d00b      	beq.n	8002388 <TIM_Base_SetConfig+0x40>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a3f      	ldr	r2, [pc, #252]	@ (8002470 <TIM_Base_SetConfig+0x128>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d007      	beq.n	8002388 <TIM_Base_SetConfig+0x40>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a3e      	ldr	r2, [pc, #248]	@ (8002474 <TIM_Base_SetConfig+0x12c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d003      	beq.n	8002388 <TIM_Base_SetConfig+0x40>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a3d      	ldr	r2, [pc, #244]	@ (8002478 <TIM_Base_SetConfig+0x130>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d108      	bne.n	800239a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800238e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	4313      	orrs	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a32      	ldr	r2, [pc, #200]	@ (8002468 <TIM_Base_SetConfig+0x120>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d02b      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023a8:	d027      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a2f      	ldr	r2, [pc, #188]	@ (800246c <TIM_Base_SetConfig+0x124>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d023      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a2e      	ldr	r2, [pc, #184]	@ (8002470 <TIM_Base_SetConfig+0x128>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d01f      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a2d      	ldr	r2, [pc, #180]	@ (8002474 <TIM_Base_SetConfig+0x12c>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d01b      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a2c      	ldr	r2, [pc, #176]	@ (8002478 <TIM_Base_SetConfig+0x130>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d017      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a2b      	ldr	r2, [pc, #172]	@ (800247c <TIM_Base_SetConfig+0x134>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d013      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002480 <TIM_Base_SetConfig+0x138>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d00f      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a29      	ldr	r2, [pc, #164]	@ (8002484 <TIM_Base_SetConfig+0x13c>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d00b      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a28      	ldr	r2, [pc, #160]	@ (8002488 <TIM_Base_SetConfig+0x140>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d007      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a27      	ldr	r2, [pc, #156]	@ (800248c <TIM_Base_SetConfig+0x144>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d003      	beq.n	80023fa <TIM_Base_SetConfig+0xb2>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a26      	ldr	r2, [pc, #152]	@ (8002490 <TIM_Base_SetConfig+0x148>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d108      	bne.n	800240c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	4313      	orrs	r3, r2
 800240a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	4313      	orrs	r3, r2
 8002418:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a0e      	ldr	r2, [pc, #56]	@ (8002468 <TIM_Base_SetConfig+0x120>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d003      	beq.n	800243a <TIM_Base_SetConfig+0xf2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a10      	ldr	r2, [pc, #64]	@ (8002478 <TIM_Base_SetConfig+0x130>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d103      	bne.n	8002442 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	691a      	ldr	r2, [r3, #16]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f043 0204 	orr.w	r2, r3, #4
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	601a      	str	r2, [r3, #0]
}
 800245a:	bf00      	nop
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40010000 	.word	0x40010000
 800246c:	40000400 	.word	0x40000400
 8002470:	40000800 	.word	0x40000800
 8002474:	40000c00 	.word	0x40000c00
 8002478:	40010400 	.word	0x40010400
 800247c:	40014000 	.word	0x40014000
 8002480:	40014400 	.word	0x40014400
 8002484:	40014800 	.word	0x40014800
 8002488:	40001800 	.word	0x40001800
 800248c:	40001c00 	.word	0x40001c00
 8002490:	40002000 	.word	0x40002000

08002494 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d101      	bne.n	80024ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e042      	b.n	8002554 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d106      	bne.n	80024e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7fe fbac 	bl	8000c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2224      	movs	r2, #36	@ 0x24
 80024ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68da      	ldr	r2, [r3, #12]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80024fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f973 	bl	80027ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	691a      	ldr	r2, [r3, #16]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002514:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	695a      	ldr	r2, [r3, #20]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002524:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68da      	ldr	r2, [r3, #12]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002534:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2220      	movs	r2, #32
 8002540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2220      	movs	r2, #32
 8002548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b08a      	sub	sp, #40	@ 0x28
 8002560:	af02      	add	r7, sp, #8
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	603b      	str	r3, [r7, #0]
 8002568:	4613      	mov	r3, r2
 800256a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002576:	b2db      	uxtb	r3, r3
 8002578:	2b20      	cmp	r3, #32
 800257a:	d175      	bne.n	8002668 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <HAL_UART_Transmit+0x2c>
 8002582:	88fb      	ldrh	r3, [r7, #6]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e06e      	b.n	800266a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2221      	movs	r2, #33	@ 0x21
 8002596:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800259a:	f7fe fce3 	bl	8000f64 <HAL_GetTick>
 800259e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	88fa      	ldrh	r2, [r7, #6]
 80025a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	88fa      	ldrh	r2, [r7, #6]
 80025aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025b4:	d108      	bne.n	80025c8 <HAL_UART_Transmit+0x6c>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d104      	bne.n	80025c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	61bb      	str	r3, [r7, #24]
 80025c6:	e003      	b.n	80025d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80025d0:	e02e      	b.n	8002630 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2200      	movs	r2, #0
 80025da:	2180      	movs	r1, #128	@ 0x80
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 f848 	bl	8002672 <UART_WaitOnFlagUntilTimeout>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2220      	movs	r2, #32
 80025ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e03a      	b.n	800266a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d10b      	bne.n	8002612 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002608:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	3302      	adds	r3, #2
 800260e:	61bb      	str	r3, [r7, #24]
 8002610:	e007      	b.n	8002622 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	781a      	ldrb	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	3301      	adds	r3, #1
 8002620:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002626:	b29b      	uxth	r3, r3
 8002628:	3b01      	subs	r3, #1
 800262a:	b29a      	uxth	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002634:	b29b      	uxth	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1cb      	bne.n	80025d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2200      	movs	r2, #0
 8002642:	2140      	movs	r1, #64	@ 0x40
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 f814 	bl	8002672 <UART_WaitOnFlagUntilTimeout>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e006      	b.n	800266a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2220      	movs	r2, #32
 8002660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002664:	2300      	movs	r3, #0
 8002666:	e000      	b.n	800266a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002668:	2302      	movs	r3, #2
  }
}
 800266a:	4618      	mov	r0, r3
 800266c:	3720      	adds	r7, #32
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b086      	sub	sp, #24
 8002676:	af00      	add	r7, sp, #0
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	603b      	str	r3, [r7, #0]
 800267e:	4613      	mov	r3, r2
 8002680:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002682:	e03b      	b.n	80026fc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002684:	6a3b      	ldr	r3, [r7, #32]
 8002686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800268a:	d037      	beq.n	80026fc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800268c:	f7fe fc6a 	bl	8000f64 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	6a3a      	ldr	r2, [r7, #32]
 8002698:	429a      	cmp	r2, r3
 800269a:	d302      	bcc.n	80026a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e03a      	b.n	800271c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d023      	beq.n	80026fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	2b80      	cmp	r3, #128	@ 0x80
 80026b8:	d020      	beq.n	80026fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	2b40      	cmp	r3, #64	@ 0x40
 80026be:	d01d      	beq.n	80026fc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0308 	and.w	r3, r3, #8
 80026ca:	2b08      	cmp	r3, #8
 80026cc:	d116      	bne.n	80026fc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f000 f81d 	bl	8002724 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2208      	movs	r2, #8
 80026ee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e00f      	b.n	800271c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	4013      	ands	r3, r2
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	429a      	cmp	r2, r3
 800270a:	bf0c      	ite	eq
 800270c:	2301      	moveq	r3, #1
 800270e:	2300      	movne	r3, #0
 8002710:	b2db      	uxtb	r3, r3
 8002712:	461a      	mov	r2, r3
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	429a      	cmp	r2, r3
 8002718:	d0b4      	beq.n	8002684 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002724:	b480      	push	{r7}
 8002726:	b095      	sub	sp, #84	@ 0x54
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	330c      	adds	r3, #12
 8002732:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002736:	e853 3f00 	ldrex	r3, [r3]
 800273a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800273c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800273e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002742:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	330c      	adds	r3, #12
 800274a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800274c:	643a      	str	r2, [r7, #64]	@ 0x40
 800274e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002750:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002752:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002754:	e841 2300 	strex	r3, r2, [r1]
 8002758:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800275a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1e5      	bne.n	800272c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	3314      	adds	r3, #20
 8002766:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002768:	6a3b      	ldr	r3, [r7, #32]
 800276a:	e853 3f00 	ldrex	r3, [r3]
 800276e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	f023 0301 	bic.w	r3, r3, #1
 8002776:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	3314      	adds	r3, #20
 800277e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002780:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002782:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002784:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002786:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002788:	e841 2300 	strex	r3, r2, [r1]
 800278c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800278e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1e5      	bne.n	8002760 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002798:	2b01      	cmp	r3, #1
 800279a:	d119      	bne.n	80027d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	330c      	adds	r3, #12
 80027a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	e853 3f00 	ldrex	r3, [r3]
 80027aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f023 0310 	bic.w	r3, r3, #16
 80027b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	330c      	adds	r3, #12
 80027ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027bc:	61ba      	str	r2, [r7, #24]
 80027be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c0:	6979      	ldr	r1, [r7, #20]
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	e841 2300 	strex	r3, r2, [r1]
 80027c8:	613b      	str	r3, [r7, #16]
   return(result);
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1e5      	bne.n	800279c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2220      	movs	r2, #32
 80027d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80027de:	bf00      	nop
 80027e0:	3754      	adds	r7, #84	@ 0x54
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
	...

080027ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027f0:	b0c0      	sub	sp, #256	@ 0x100
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002808:	68d9      	ldr	r1, [r3, #12]
 800280a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	ea40 0301 	orr.w	r3, r0, r1
 8002814:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	431a      	orrs	r2, r3
 8002824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	431a      	orrs	r2, r3
 800282c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	4313      	orrs	r3, r2
 8002834:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002844:	f021 010c 	bic.w	r1, r1, #12
 8002848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002852:	430b      	orrs	r3, r1
 8002854:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002866:	6999      	ldr	r1, [r3, #24]
 8002868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	ea40 0301 	orr.w	r3, r0, r1
 8002872:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	4b8f      	ldr	r3, [pc, #572]	@ (8002ab8 <UART_SetConfig+0x2cc>)
 800287c:	429a      	cmp	r2, r3
 800287e:	d005      	beq.n	800288c <UART_SetConfig+0xa0>
 8002880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	4b8d      	ldr	r3, [pc, #564]	@ (8002abc <UART_SetConfig+0x2d0>)
 8002888:	429a      	cmp	r2, r3
 800288a:	d104      	bne.n	8002896 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800288c:	f7ff faac 	bl	8001de8 <HAL_RCC_GetPCLK2Freq>
 8002890:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002894:	e003      	b.n	800289e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002896:	f7ff fa93 	bl	8001dc0 <HAL_RCC_GetPCLK1Freq>
 800289a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800289e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028a8:	f040 810c 	bne.w	8002ac4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028b0:	2200      	movs	r2, #0
 80028b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80028b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80028ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80028be:	4622      	mov	r2, r4
 80028c0:	462b      	mov	r3, r5
 80028c2:	1891      	adds	r1, r2, r2
 80028c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80028c6:	415b      	adcs	r3, r3
 80028c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028ce:	4621      	mov	r1, r4
 80028d0:	eb12 0801 	adds.w	r8, r2, r1
 80028d4:	4629      	mov	r1, r5
 80028d6:	eb43 0901 	adc.w	r9, r3, r1
 80028da:	f04f 0200 	mov.w	r2, #0
 80028de:	f04f 0300 	mov.w	r3, #0
 80028e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028ee:	4690      	mov	r8, r2
 80028f0:	4699      	mov	r9, r3
 80028f2:	4623      	mov	r3, r4
 80028f4:	eb18 0303 	adds.w	r3, r8, r3
 80028f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80028fc:	462b      	mov	r3, r5
 80028fe:	eb49 0303 	adc.w	r3, r9, r3
 8002902:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002912:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002916:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800291a:	460b      	mov	r3, r1
 800291c:	18db      	adds	r3, r3, r3
 800291e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002920:	4613      	mov	r3, r2
 8002922:	eb42 0303 	adc.w	r3, r2, r3
 8002926:	657b      	str	r3, [r7, #84]	@ 0x54
 8002928:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800292c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002930:	f7fd fca6 	bl	8000280 <__aeabi_uldivmod>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4b61      	ldr	r3, [pc, #388]	@ (8002ac0 <UART_SetConfig+0x2d4>)
 800293a:	fba3 2302 	umull	r2, r3, r3, r2
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	011c      	lsls	r4, r3, #4
 8002942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002946:	2200      	movs	r2, #0
 8002948:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800294c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002950:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002954:	4642      	mov	r2, r8
 8002956:	464b      	mov	r3, r9
 8002958:	1891      	adds	r1, r2, r2
 800295a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800295c:	415b      	adcs	r3, r3
 800295e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002960:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002964:	4641      	mov	r1, r8
 8002966:	eb12 0a01 	adds.w	sl, r2, r1
 800296a:	4649      	mov	r1, r9
 800296c:	eb43 0b01 	adc.w	fp, r3, r1
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	f04f 0300 	mov.w	r3, #0
 8002978:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800297c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002984:	4692      	mov	sl, r2
 8002986:	469b      	mov	fp, r3
 8002988:	4643      	mov	r3, r8
 800298a:	eb1a 0303 	adds.w	r3, sl, r3
 800298e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002992:	464b      	mov	r3, r9
 8002994:	eb4b 0303 	adc.w	r3, fp, r3
 8002998:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800299c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80029ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80029b0:	460b      	mov	r3, r1
 80029b2:	18db      	adds	r3, r3, r3
 80029b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80029b6:	4613      	mov	r3, r2
 80029b8:	eb42 0303 	adc.w	r3, r2, r3
 80029bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80029be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80029c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80029c6:	f7fd fc5b 	bl	8000280 <__aeabi_uldivmod>
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	4611      	mov	r1, r2
 80029d0:	4b3b      	ldr	r3, [pc, #236]	@ (8002ac0 <UART_SetConfig+0x2d4>)
 80029d2:	fba3 2301 	umull	r2, r3, r3, r1
 80029d6:	095b      	lsrs	r3, r3, #5
 80029d8:	2264      	movs	r2, #100	@ 0x64
 80029da:	fb02 f303 	mul.w	r3, r2, r3
 80029de:	1acb      	subs	r3, r1, r3
 80029e0:	00db      	lsls	r3, r3, #3
 80029e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80029e6:	4b36      	ldr	r3, [pc, #216]	@ (8002ac0 <UART_SetConfig+0x2d4>)
 80029e8:	fba3 2302 	umull	r2, r3, r3, r2
 80029ec:	095b      	lsrs	r3, r3, #5
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80029f4:	441c      	add	r4, r3
 80029f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029fa:	2200      	movs	r2, #0
 80029fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a00:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a08:	4642      	mov	r2, r8
 8002a0a:	464b      	mov	r3, r9
 8002a0c:	1891      	adds	r1, r2, r2
 8002a0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a10:	415b      	adcs	r3, r3
 8002a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a18:	4641      	mov	r1, r8
 8002a1a:	1851      	adds	r1, r2, r1
 8002a1c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a1e:	4649      	mov	r1, r9
 8002a20:	414b      	adcs	r3, r1
 8002a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	f04f 0300 	mov.w	r3, #0
 8002a2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002a30:	4659      	mov	r1, fp
 8002a32:	00cb      	lsls	r3, r1, #3
 8002a34:	4651      	mov	r1, sl
 8002a36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a3a:	4651      	mov	r1, sl
 8002a3c:	00ca      	lsls	r2, r1, #3
 8002a3e:	4610      	mov	r0, r2
 8002a40:	4619      	mov	r1, r3
 8002a42:	4603      	mov	r3, r0
 8002a44:	4642      	mov	r2, r8
 8002a46:	189b      	adds	r3, r3, r2
 8002a48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a4c:	464b      	mov	r3, r9
 8002a4e:	460a      	mov	r2, r1
 8002a50:	eb42 0303 	adc.w	r3, r2, r3
 8002a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002a64:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002a68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	18db      	adds	r3, r3, r3
 8002a70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a72:	4613      	mov	r3, r2
 8002a74:	eb42 0303 	adc.w	r3, r2, r3
 8002a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002a82:	f7fd fbfd 	bl	8000280 <__aeabi_uldivmod>
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac0 <UART_SetConfig+0x2d4>)
 8002a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8002a90:	095b      	lsrs	r3, r3, #5
 8002a92:	2164      	movs	r1, #100	@ 0x64
 8002a94:	fb01 f303 	mul.w	r3, r1, r3
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	3332      	adds	r3, #50	@ 0x32
 8002a9e:	4a08      	ldr	r2, [pc, #32]	@ (8002ac0 <UART_SetConfig+0x2d4>)
 8002aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa4:	095b      	lsrs	r3, r3, #5
 8002aa6:	f003 0207 	and.w	r2, r3, #7
 8002aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4422      	add	r2, r4
 8002ab2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ab4:	e106      	b.n	8002cc4 <UART_SetConfig+0x4d8>
 8002ab6:	bf00      	nop
 8002ab8:	40011000 	.word	0x40011000
 8002abc:	40011400 	.word	0x40011400
 8002ac0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ace:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ad2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002ad6:	4642      	mov	r2, r8
 8002ad8:	464b      	mov	r3, r9
 8002ada:	1891      	adds	r1, r2, r2
 8002adc:	6239      	str	r1, [r7, #32]
 8002ade:	415b      	adcs	r3, r3
 8002ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ae2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ae6:	4641      	mov	r1, r8
 8002ae8:	1854      	adds	r4, r2, r1
 8002aea:	4649      	mov	r1, r9
 8002aec:	eb43 0501 	adc.w	r5, r3, r1
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	f04f 0300 	mov.w	r3, #0
 8002af8:	00eb      	lsls	r3, r5, #3
 8002afa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002afe:	00e2      	lsls	r2, r4, #3
 8002b00:	4614      	mov	r4, r2
 8002b02:	461d      	mov	r5, r3
 8002b04:	4643      	mov	r3, r8
 8002b06:	18e3      	adds	r3, r4, r3
 8002b08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b0c:	464b      	mov	r3, r9
 8002b0e:	eb45 0303 	adc.w	r3, r5, r3
 8002b12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	f04f 0300 	mov.w	r3, #0
 8002b2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b32:	4629      	mov	r1, r5
 8002b34:	008b      	lsls	r3, r1, #2
 8002b36:	4621      	mov	r1, r4
 8002b38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b3c:	4621      	mov	r1, r4
 8002b3e:	008a      	lsls	r2, r1, #2
 8002b40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002b44:	f7fd fb9c 	bl	8000280 <__aeabi_uldivmod>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4b60      	ldr	r3, [pc, #384]	@ (8002cd0 <UART_SetConfig+0x4e4>)
 8002b4e:	fba3 2302 	umull	r2, r3, r3, r2
 8002b52:	095b      	lsrs	r3, r3, #5
 8002b54:	011c      	lsls	r4, r3, #4
 8002b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002b68:	4642      	mov	r2, r8
 8002b6a:	464b      	mov	r3, r9
 8002b6c:	1891      	adds	r1, r2, r2
 8002b6e:	61b9      	str	r1, [r7, #24]
 8002b70:	415b      	adcs	r3, r3
 8002b72:	61fb      	str	r3, [r7, #28]
 8002b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b78:	4641      	mov	r1, r8
 8002b7a:	1851      	adds	r1, r2, r1
 8002b7c:	6139      	str	r1, [r7, #16]
 8002b7e:	4649      	mov	r1, r9
 8002b80:	414b      	adcs	r3, r1
 8002b82:	617b      	str	r3, [r7, #20]
 8002b84:	f04f 0200 	mov.w	r2, #0
 8002b88:	f04f 0300 	mov.w	r3, #0
 8002b8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b90:	4659      	mov	r1, fp
 8002b92:	00cb      	lsls	r3, r1, #3
 8002b94:	4651      	mov	r1, sl
 8002b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b9a:	4651      	mov	r1, sl
 8002b9c:	00ca      	lsls	r2, r1, #3
 8002b9e:	4610      	mov	r0, r2
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	4642      	mov	r2, r8
 8002ba6:	189b      	adds	r3, r3, r2
 8002ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bac:	464b      	mov	r3, r9
 8002bae:	460a      	mov	r2, r1
 8002bb0:	eb42 0303 	adc.w	r3, r2, r3
 8002bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002bc4:	f04f 0200 	mov.w	r2, #0
 8002bc8:	f04f 0300 	mov.w	r3, #0
 8002bcc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002bd0:	4649      	mov	r1, r9
 8002bd2:	008b      	lsls	r3, r1, #2
 8002bd4:	4641      	mov	r1, r8
 8002bd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bda:	4641      	mov	r1, r8
 8002bdc:	008a      	lsls	r2, r1, #2
 8002bde:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002be2:	f7fd fb4d 	bl	8000280 <__aeabi_uldivmod>
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	4611      	mov	r1, r2
 8002bec:	4b38      	ldr	r3, [pc, #224]	@ (8002cd0 <UART_SetConfig+0x4e4>)
 8002bee:	fba3 2301 	umull	r2, r3, r3, r1
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	2264      	movs	r2, #100	@ 0x64
 8002bf6:	fb02 f303 	mul.w	r3, r2, r3
 8002bfa:	1acb      	subs	r3, r1, r3
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	3332      	adds	r3, #50	@ 0x32
 8002c00:	4a33      	ldr	r2, [pc, #204]	@ (8002cd0 <UART_SetConfig+0x4e4>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c0c:	441c      	add	r4, r3
 8002c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c12:	2200      	movs	r2, #0
 8002c14:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c16:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c18:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c1c:	4642      	mov	r2, r8
 8002c1e:	464b      	mov	r3, r9
 8002c20:	1891      	adds	r1, r2, r2
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	415b      	adcs	r3, r3
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c2c:	4641      	mov	r1, r8
 8002c2e:	1851      	adds	r1, r2, r1
 8002c30:	6039      	str	r1, [r7, #0]
 8002c32:	4649      	mov	r1, r9
 8002c34:	414b      	adcs	r3, r1
 8002c36:	607b      	str	r3, [r7, #4]
 8002c38:	f04f 0200 	mov.w	r2, #0
 8002c3c:	f04f 0300 	mov.w	r3, #0
 8002c40:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c44:	4659      	mov	r1, fp
 8002c46:	00cb      	lsls	r3, r1, #3
 8002c48:	4651      	mov	r1, sl
 8002c4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c4e:	4651      	mov	r1, sl
 8002c50:	00ca      	lsls	r2, r1, #3
 8002c52:	4610      	mov	r0, r2
 8002c54:	4619      	mov	r1, r3
 8002c56:	4603      	mov	r3, r0
 8002c58:	4642      	mov	r2, r8
 8002c5a:	189b      	adds	r3, r3, r2
 8002c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c5e:	464b      	mov	r3, r9
 8002c60:	460a      	mov	r2, r1
 8002c62:	eb42 0303 	adc.w	r3, r2, r3
 8002c66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c72:	667a      	str	r2, [r7, #100]	@ 0x64
 8002c74:	f04f 0200 	mov.w	r2, #0
 8002c78:	f04f 0300 	mov.w	r3, #0
 8002c7c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002c80:	4649      	mov	r1, r9
 8002c82:	008b      	lsls	r3, r1, #2
 8002c84:	4641      	mov	r1, r8
 8002c86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c8a:	4641      	mov	r1, r8
 8002c8c:	008a      	lsls	r2, r1, #2
 8002c8e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002c92:	f7fd faf5 	bl	8000280 <__aeabi_uldivmod>
 8002c96:	4602      	mov	r2, r0
 8002c98:	460b      	mov	r3, r1
 8002c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd0 <UART_SetConfig+0x4e4>)
 8002c9c:	fba3 1302 	umull	r1, r3, r3, r2
 8002ca0:	095b      	lsrs	r3, r3, #5
 8002ca2:	2164      	movs	r1, #100	@ 0x64
 8002ca4:	fb01 f303 	mul.w	r3, r1, r3
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	3332      	adds	r3, #50	@ 0x32
 8002cae:	4a08      	ldr	r2, [pc, #32]	@ (8002cd0 <UART_SetConfig+0x4e4>)
 8002cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb4:	095b      	lsrs	r3, r3, #5
 8002cb6:	f003 020f 	and.w	r2, r3, #15
 8002cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4422      	add	r2, r4
 8002cc2:	609a      	str	r2, [r3, #8]
}
 8002cc4:	bf00      	nop
 8002cc6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cd0:	51eb851f 	.word	0x51eb851f

08002cd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f103 0208 	add.w	r2, r3, #8
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f103 0208 	add.w	r2, r3, #8
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f103 0208 	add.w	r2, r3, #8
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b085      	sub	sp, #20
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	1c5a      	adds	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	601a      	str	r2, [r3, #0]
}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d76:	b480      	push	{r7}
 8002d78:	b085      	sub	sp, #20
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
 8002d7e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d8c:	d103      	bne.n	8002d96 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	e00c      	b.n	8002db0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3308      	adds	r3, #8
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	e002      	b.n	8002da4 <vListInsert+0x2e>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d2f6      	bcs.n	8002d9e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	683a      	ldr	r2, [r7, #0]
 8002dbe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	601a      	str	r2, [r3, #0]
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6892      	ldr	r2, [r2, #8]
 8002dfe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6852      	ldr	r2, [r2, #4]
 8002e08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d103      	bne.n	8002e1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	1e5a      	subs	r2, r3, #1
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3714      	adds	r7, #20
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b090      	sub	sp, #64	@ 0x40
 8002e40:	af04      	add	r7, sp, #16
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	603b      	str	r3, [r7, #0]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	80fb      	strh	r3, [r7, #6]
	TCB_t *pxNewTCB;
	BaseType_t xReturn;
    char name[20];
    strcpy(name, pcName);
 8002e4c:	f107 0310 	add.w	r3, r7, #16
 8002e50:	68b9      	ldr	r1, [r7, #8]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f001 fa1a 	bl	800428c <strcpy>
    strcat(name, "\n\r");
 8002e58:	f107 0310 	add.w	r3, r7, #16
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7fd f9b7 	bl	80001d0 <strlen>
 8002e62:	4603      	mov	r3, r0
 8002e64:	461a      	mov	r2, r3
 8002e66:	f107 0310 	add.w	r3, r7, #16
 8002e6a:	4413      	add	r3, r2
 8002e6c:	4a25      	ldr	r2, [pc, #148]	@ (8002f04 <xTaskCreate+0xc8>)
 8002e6e:	8811      	ldrh	r1, [r2, #0]
 8002e70:	7892      	ldrb	r2, [r2, #2]
 8002e72:	8019      	strh	r1, [r3, #0]
 8002e74:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart2, (uint8_t *)name, strlen(name), 0xffff);
 8002e76:	f107 0310 	add.w	r3, r7, #16
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fd f9a8 	bl	80001d0 <strlen>
 8002e80:	4603      	mov	r3, r0
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	f107 0110 	add.w	r1, r7, #16
 8002e88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e8c:	481e      	ldr	r0, [pc, #120]	@ (8002f08 <xTaskCreate+0xcc>)
 8002e8e:	f7ff fb65 	bl	800255c <HAL_UART_Transmit>
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002e92:	88fb      	ldrh	r3, [r7, #6]
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4618      	mov	r0, r3
 8002e98:	f000 ff4e 	bl	8003d38 <pvPortMalloc>
 8002e9c:	6278      	str	r0, [r7, #36]	@ 0x24

			if( pxStack != NULL )
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00e      	beq.n	8002ec2 <xTaskCreate+0x86>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002ea4:	2058      	movs	r0, #88	@ 0x58
 8002ea6:	f000 ff47 	bl	8003d38 <pvPortMalloc>
 8002eaa:	62f8      	str	r0, [r7, #44]	@ 0x2c

				if( pxNewTCB != NULL )
 8002eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <xTaskCreate+0x7e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eb6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002eb8:	e005      	b.n	8002ec6 <xTaskCreate+0x8a>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002eba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002ebc:	f001 f85a 	bl	8003f74 <vPortFree>
 8002ec0:	e001      	b.n	8002ec6 <xTaskCreate+0x8a>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d013      	beq.n	8002ef4 <xTaskCreate+0xb8>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ecc:	88fa      	ldrh	r2, [r7, #6]
 8002ece:	2300      	movs	r3, #0
 8002ed0:	9303      	str	r3, [sp, #12]
 8002ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ed4:	9302      	str	r3, [sp, #8]
 8002ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ed8:	9301      	str	r3, [sp, #4]
 8002eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	68b9      	ldr	r1, [r7, #8]
 8002ee2:	68f8      	ldr	r0, [r7, #12]
 8002ee4:	f000 f812 	bl	8002f0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002ee8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002eea:	f000 f89f 	bl	800302c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ef2:	e002      	b.n	8002efa <xTaskCreate+0xbe>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
		}

		return xReturn;
 8002efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
	}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3730      	adds	r7, #48	@ 0x30
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	08004b7c 	.word	0x08004b7c
 8002f08:	200000d8 	.word	0x200000d8

08002f0c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
 8002f18:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f1c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	461a      	mov	r2, r3
 8002f24:	21a5      	movs	r1, #165	@ 0xa5
 8002f26:	f001 f97d 	bl	8004224 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f34:	3b01      	subs	r3, #1
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	4413      	add	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	f023 0307 	bic.w	r3, r3, #7
 8002f42:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00b      	beq.n	8002f66 <prvInitialiseNewTask+0x5a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f52:	f383 8811 	msr	BASEPRI, r3
 8002f56:	f3bf 8f6f 	isb	sy
 8002f5a:	f3bf 8f4f 	dsb	sy
 8002f5e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	e7fd      	b.n	8002f62 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d01f      	beq.n	8002fac <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	61fb      	str	r3, [r7, #28]
 8002f70:	e012      	b.n	8002f98 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002f72:	68ba      	ldr	r2, [r7, #8]
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	4413      	add	r3, r2
 8002f78:	7819      	ldrb	r1, [r3, #0]
 8002f7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	4413      	add	r3, r2
 8002f80:	3334      	adds	r3, #52	@ 0x34
 8002f82:	460a      	mov	r2, r1
 8002f84:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d006      	beq.n	8002fa0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3301      	adds	r3, #1
 8002f96:	61fb      	str	r3, [r7, #28]
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	2b09      	cmp	r3, #9
 8002f9c:	d9e9      	bls.n	8002f72 <prvInitialiseNewTask+0x66>
 8002f9e:	e000      	b.n	8002fa2 <prvInitialiseNewTask+0x96>
			{
				break;
 8002fa0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002faa:	e003      	b.n	8002fb4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	d901      	bls.n	8002fbe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002fba:	2304      	movs	r3, #4
 8002fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fc2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fc8:	649a      	str	r2, [r3, #72]	@ 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8002fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fcc:	2200      	movs	r2, #0
 8002fce:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff fe9d 	bl	8002d14 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fdc:	3318      	adds	r3, #24
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7ff fe98 	bl	8002d14 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fe8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fec:	f1c3 0205 	rsb	r2, r3, #5
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ff8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	68f9      	ldr	r1, [r7, #12]
 800300c:	69b8      	ldr	r0, [r7, #24]
 800300e:	f000 fc67 	bl	80038e0 <pxPortInitialiseStack>
 8003012:	4602      	mov	r2, r0
 8003014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003016:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800301a:	2b00      	cmp	r3, #0
 800301c:	d002      	beq.n	8003024 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800301e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003020:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003022:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003024:	bf00      	nop
 8003026:	3720      	adds	r7, #32
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003034:	f000 fd9a 	bl	8003b6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003038:	4b2c      	ldr	r3, [pc, #176]	@ (80030ec <prvAddNewTaskToReadyList+0xc0>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	3301      	adds	r3, #1
 800303e:	4a2b      	ldr	r2, [pc, #172]	@ (80030ec <prvAddNewTaskToReadyList+0xc0>)
 8003040:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003042:	4b2b      	ldr	r3, [pc, #172]	@ (80030f0 <prvAddNewTaskToReadyList+0xc4>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d109      	bne.n	800305e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800304a:	4a29      	ldr	r2, [pc, #164]	@ (80030f0 <prvAddNewTaskToReadyList+0xc4>)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003050:	4b26      	ldr	r3, [pc, #152]	@ (80030ec <prvAddNewTaskToReadyList+0xc0>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d110      	bne.n	800307a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003058:	f000 fb3e 	bl	80036d8 <prvInitialiseTaskLists>
 800305c:	e00d      	b.n	800307a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800305e:	4b25      	ldr	r3, [pc, #148]	@ (80030f4 <prvAddNewTaskToReadyList+0xc8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d109      	bne.n	800307a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003066:	4b22      	ldr	r3, [pc, #136]	@ (80030f0 <prvAddNewTaskToReadyList+0xc4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003070:	429a      	cmp	r2, r3
 8003072:	d802      	bhi.n	800307a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003074:	4a1e      	ldr	r2, [pc, #120]	@ (80030f0 <prvAddNewTaskToReadyList+0xc4>)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800307a:	4b1f      	ldr	r3, [pc, #124]	@ (80030f8 <prvAddNewTaskToReadyList+0xcc>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	3301      	adds	r3, #1
 8003080:	4a1d      	ldr	r2, [pc, #116]	@ (80030f8 <prvAddNewTaskToReadyList+0xcc>)
 8003082:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003084:	4b1c      	ldr	r3, [pc, #112]	@ (80030f8 <prvAddNewTaskToReadyList+0xcc>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	641a      	str	r2, [r3, #64]	@ 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003090:	2201      	movs	r2, #1
 8003092:	409a      	lsls	r2, r3
 8003094:	4b19      	ldr	r3, [pc, #100]	@ (80030fc <prvAddNewTaskToReadyList+0xd0>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4313      	orrs	r3, r2
 800309a:	4a18      	ldr	r2, [pc, #96]	@ (80030fc <prvAddNewTaskToReadyList+0xd0>)
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030a2:	4613      	mov	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	4413      	add	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4a15      	ldr	r2, [pc, #84]	@ (8003100 <prvAddNewTaskToReadyList+0xd4>)
 80030ac:	441a      	add	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	3304      	adds	r3, #4
 80030b2:	4619      	mov	r1, r3
 80030b4:	4610      	mov	r0, r2
 80030b6:	f7ff fe3a 	bl	8002d2e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80030ba:	f000 fd89 	bl	8003bd0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80030be:	4b0d      	ldr	r3, [pc, #52]	@ (80030f4 <prvAddNewTaskToReadyList+0xc8>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00e      	beq.n	80030e4 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80030c6:	4b0a      	ldr	r3, [pc, #40]	@ (80030f0 <prvAddNewTaskToReadyList+0xc4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d207      	bcs.n	80030e4 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80030d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003104 <prvAddNewTaskToReadyList+0xd8>)
 80030d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80030e4:	bf00      	nop
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20000248 	.word	0x20000248
 80030f0:	20000170 	.word	0x20000170
 80030f4:	20000254 	.word	0x20000254
 80030f8:	20000264 	.word	0x20000264
 80030fc:	20000250 	.word	0x20000250
 8003100:	20000174 	.word	0x20000174
 8003104:	e000ed04 	.word	0xe000ed04

08003108 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003110:	f000 fd2c 	bl	8003b6c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d102      	bne.n	8003120 <vTaskDelete+0x18>
 800311a:	4b39      	ldr	r3, [pc, #228]	@ (8003200 <vTaskDelete+0xf8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	e000      	b.n	8003122 <vTaskDelete+0x1a>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	3304      	adds	r3, #4
 8003128:	4618      	mov	r0, r3
 800312a:	f7ff fe5d 	bl	8002de8 <uxListRemove>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d115      	bne.n	8003160 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003138:	4932      	ldr	r1, [pc, #200]	@ (8003204 <vTaskDelete+0xfc>)
 800313a:	4613      	mov	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4413      	add	r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10a      	bne.n	8003160 <vTaskDelete+0x58>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800314e:	2201      	movs	r2, #1
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43da      	mvns	r2, r3
 8003156:	4b2c      	ldr	r3, [pc, #176]	@ (8003208 <vTaskDelete+0x100>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4013      	ands	r3, r2
 800315c:	4a2a      	ldr	r2, [pc, #168]	@ (8003208 <vTaskDelete+0x100>)
 800315e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003164:	2b00      	cmp	r3, #0
 8003166:	d004      	beq.n	8003172 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	3318      	adds	r3, #24
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff fe3b 	bl	8002de8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8003172:	4b26      	ldr	r3, [pc, #152]	@ (800320c <vTaskDelete+0x104>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	3301      	adds	r3, #1
 8003178:	4a24      	ldr	r2, [pc, #144]	@ (800320c <vTaskDelete+0x104>)
 800317a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800317c:	4b20      	ldr	r3, [pc, #128]	@ (8003200 <vTaskDelete+0xf8>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	429a      	cmp	r2, r3
 8003184:	d10b      	bne.n	800319e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	3304      	adds	r3, #4
 800318a:	4619      	mov	r1, r3
 800318c:	4820      	ldr	r0, [pc, #128]	@ (8003210 <vTaskDelete+0x108>)
 800318e:	f7ff fdce 	bl	8002d2e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8003192:	4b20      	ldr	r3, [pc, #128]	@ (8003214 <vTaskDelete+0x10c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	3301      	adds	r3, #1
 8003198:	4a1e      	ldr	r2, [pc, #120]	@ (8003214 <vTaskDelete+0x10c>)
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	e009      	b.n	80031b2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800319e:	4b1e      	ldr	r3, [pc, #120]	@ (8003218 <vTaskDelete+0x110>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	4a1c      	ldr	r2, [pc, #112]	@ (8003218 <vTaskDelete+0x110>)
 80031a6:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 fb03 	bl	80037b4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80031ae:	f000 fb11 	bl	80037d4 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80031b2:	f000 fd0d 	bl	8003bd0 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80031b6:	4b19      	ldr	r3, [pc, #100]	@ (800321c <vTaskDelete+0x114>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d01c      	beq.n	80031f8 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 80031be:	4b10      	ldr	r3, [pc, #64]	@ (8003200 <vTaskDelete+0xf8>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d117      	bne.n	80031f8 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80031c8:	4b15      	ldr	r3, [pc, #84]	@ (8003220 <vTaskDelete+0x118>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00b      	beq.n	80031e8 <vTaskDelete+0xe0>
	__asm volatile
 80031d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031d4:	f383 8811 	msr	BASEPRI, r3
 80031d8:	f3bf 8f6f 	isb	sy
 80031dc:	f3bf 8f4f 	dsb	sy
 80031e0:	60bb      	str	r3, [r7, #8]
}
 80031e2:	bf00      	nop
 80031e4:	bf00      	nop
 80031e6:	e7fd      	b.n	80031e4 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 80031e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003224 <vTaskDelete+0x11c>)
 80031ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	f3bf 8f4f 	dsb	sy
 80031f4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80031f8:	bf00      	nop
 80031fa:	3710      	adds	r7, #16
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	20000170 	.word	0x20000170
 8003204:	20000174 	.word	0x20000174
 8003208:	20000250 	.word	0x20000250
 800320c:	20000264 	.word	0x20000264
 8003210:	2000021c 	.word	0x2000021c
 8003214:	20000230 	.word	0x20000230
 8003218:	20000248 	.word	0x20000248
 800321c:	20000254 	.word	0x20000254
 8003220:	20000270 	.word	0x20000270
 8003224:	e000ed04 	.word	0xe000ed04

08003228 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003230:	2300      	movs	r3, #0
 8003232:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d018      	beq.n	800326c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800323a:	4b14      	ldr	r3, [pc, #80]	@ (800328c <vTaskDelay+0x64>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00b      	beq.n	800325a <vTaskDelay+0x32>
	__asm volatile
 8003242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003246:	f383 8811 	msr	BASEPRI, r3
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	f3bf 8f4f 	dsb	sy
 8003252:	60bb      	str	r3, [r7, #8]
}
 8003254:	bf00      	nop
 8003256:	bf00      	nop
 8003258:	e7fd      	b.n	8003256 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800325a:	f000 f863 	bl	8003324 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800325e:	2100      	movs	r1, #0
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 fad7 	bl	8003814 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003266:	f000 f86b 	bl	8003340 <xTaskResumeAll>
 800326a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d107      	bne.n	8003282 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003272:	4b07      	ldr	r3, [pc, #28]	@ (8003290 <vTaskDelay+0x68>)
 8003274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	f3bf 8f4f 	dsb	sy
 800327e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003282:	bf00      	nop
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	20000270 	.word	0x20000270
 8003290:	e000ed04 	.word	0xe000ed04

08003294 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800329a:	4b1c      	ldr	r3, [pc, #112]	@ (800330c <vTaskStartScheduler+0x78>)
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	2300      	movs	r3, #0
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	2300      	movs	r3, #0
 80032a4:	2282      	movs	r2, #130	@ 0x82
 80032a6:	491a      	ldr	r1, [pc, #104]	@ (8003310 <vTaskStartScheduler+0x7c>)
 80032a8:	481a      	ldr	r0, [pc, #104]	@ (8003314 <vTaskStartScheduler+0x80>)
 80032aa:	f7ff fdc7 	bl	8002e3c <xTaskCreate>
 80032ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d116      	bne.n	80032e4 <vTaskStartScheduler+0x50>
	__asm volatile
 80032b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ba:	f383 8811 	msr	BASEPRI, r3
 80032be:	f3bf 8f6f 	isb	sy
 80032c2:	f3bf 8f4f 	dsb	sy
 80032c6:	60bb      	str	r3, [r7, #8]
}
 80032c8:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80032ca:	4b13      	ldr	r3, [pc, #76]	@ (8003318 <vTaskStartScheduler+0x84>)
 80032cc:	f04f 32ff 	mov.w	r2, #4294967295
 80032d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80032d2:	4b12      	ldr	r3, [pc, #72]	@ (800331c <vTaskStartScheduler+0x88>)
 80032d4:	2201      	movs	r2, #1
 80032d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80032d8:	4b11      	ldr	r3, [pc, #68]	@ (8003320 <vTaskStartScheduler+0x8c>)
 80032da:	2200      	movs	r2, #0
 80032dc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80032de:	f000 fb8f 	bl	8003a00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80032e2:	e00f      	b.n	8003304 <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ea:	d10b      	bne.n	8003304 <vTaskStartScheduler+0x70>
	__asm volatile
 80032ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f0:	f383 8811 	msr	BASEPRI, r3
 80032f4:	f3bf 8f6f 	isb	sy
 80032f8:	f3bf 8f4f 	dsb	sy
 80032fc:	607b      	str	r3, [r7, #4]
}
 80032fe:	bf00      	nop
 8003300:	bf00      	nop
 8003302:	e7fd      	b.n	8003300 <vTaskStartScheduler+0x6c>
}
 8003304:	bf00      	nop
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	2000026c 	.word	0x2000026c
 8003310:	08004b80 	.word	0x08004b80
 8003314:	080036a9 	.word	0x080036a9
 8003318:	20000268 	.word	0x20000268
 800331c:	20000254 	.word	0x20000254
 8003320:	2000024c 	.word	0x2000024c

08003324 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003328:	4b04      	ldr	r3, [pc, #16]	@ (800333c <vTaskSuspendAll+0x18>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	3301      	adds	r3, #1
 800332e:	4a03      	ldr	r2, [pc, #12]	@ (800333c <vTaskSuspendAll+0x18>)
 8003330:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003332:	bf00      	nop
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	20000270 	.word	0x20000270

08003340 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003346:	2300      	movs	r3, #0
 8003348:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800334a:	2300      	movs	r3, #0
 800334c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800334e:	4b42      	ldr	r3, [pc, #264]	@ (8003458 <xTaskResumeAll+0x118>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10b      	bne.n	800336e <xTaskResumeAll+0x2e>
	__asm volatile
 8003356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800335a:	f383 8811 	msr	BASEPRI, r3
 800335e:	f3bf 8f6f 	isb	sy
 8003362:	f3bf 8f4f 	dsb	sy
 8003366:	603b      	str	r3, [r7, #0]
}
 8003368:	bf00      	nop
 800336a:	bf00      	nop
 800336c:	e7fd      	b.n	800336a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800336e:	f000 fbfd 	bl	8003b6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003372:	4b39      	ldr	r3, [pc, #228]	@ (8003458 <xTaskResumeAll+0x118>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	3b01      	subs	r3, #1
 8003378:	4a37      	ldr	r2, [pc, #220]	@ (8003458 <xTaskResumeAll+0x118>)
 800337a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800337c:	4b36      	ldr	r3, [pc, #216]	@ (8003458 <xTaskResumeAll+0x118>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d161      	bne.n	8003448 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003384:	4b35      	ldr	r3, [pc, #212]	@ (800345c <xTaskResumeAll+0x11c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d05d      	beq.n	8003448 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800338c:	e02e      	b.n	80033ec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800338e:	4b34      	ldr	r3, [pc, #208]	@ (8003460 <xTaskResumeAll+0x120>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	3318      	adds	r3, #24
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff fd24 	bl	8002de8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	3304      	adds	r3, #4
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fd1f 	bl	8002de8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ae:	2201      	movs	r2, #1
 80033b0:	409a      	lsls	r2, r3
 80033b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003464 <xTaskResumeAll+0x124>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003464 <xTaskResumeAll+0x124>)
 80033ba:	6013      	str	r3, [r2, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033c0:	4613      	mov	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4a27      	ldr	r2, [pc, #156]	@ (8003468 <xTaskResumeAll+0x128>)
 80033ca:	441a      	add	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	3304      	adds	r3, #4
 80033d0:	4619      	mov	r1, r3
 80033d2:	4610      	mov	r0, r2
 80033d4:	f7ff fcab 	bl	8002d2e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033dc:	4b23      	ldr	r3, [pc, #140]	@ (800346c <xTaskResumeAll+0x12c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d302      	bcc.n	80033ec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80033e6:	4b22      	ldr	r3, [pc, #136]	@ (8003470 <xTaskResumeAll+0x130>)
 80033e8:	2201      	movs	r2, #1
 80033ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033ec:	4b1c      	ldr	r3, [pc, #112]	@ (8003460 <xTaskResumeAll+0x120>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1cc      	bne.n	800338e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80033fa:	f000 f9eb 	bl	80037d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80033fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003474 <xTaskResumeAll+0x134>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d010      	beq.n	800342c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800340a:	f000 f837 	bl	800347c <xTaskIncrementTick>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d002      	beq.n	800341a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003414:	4b16      	ldr	r3, [pc, #88]	@ (8003470 <xTaskResumeAll+0x130>)
 8003416:	2201      	movs	r2, #1
 8003418:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3b01      	subs	r3, #1
 800341e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1f1      	bne.n	800340a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8003426:	4b13      	ldr	r3, [pc, #76]	@ (8003474 <xTaskResumeAll+0x134>)
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800342c:	4b10      	ldr	r3, [pc, #64]	@ (8003470 <xTaskResumeAll+0x130>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d009      	beq.n	8003448 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003434:	2301      	movs	r3, #1
 8003436:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003438:	4b0f      	ldr	r3, [pc, #60]	@ (8003478 <xTaskResumeAll+0x138>)
 800343a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	f3bf 8f4f 	dsb	sy
 8003444:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003448:	f000 fbc2 	bl	8003bd0 <vPortExitCritical>

	return xAlreadyYielded;
 800344c:	68bb      	ldr	r3, [r7, #8]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	20000270 	.word	0x20000270
 800345c:	20000248 	.word	0x20000248
 8003460:	20000208 	.word	0x20000208
 8003464:	20000250 	.word	0x20000250
 8003468:	20000174 	.word	0x20000174
 800346c:	20000170 	.word	0x20000170
 8003470:	2000025c 	.word	0x2000025c
 8003474:	20000258 	.word	0x20000258
 8003478:	e000ed04 	.word	0xe000ed04

0800347c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003486:	4b4f      	ldr	r3, [pc, #316]	@ (80035c4 <xTaskIncrementTick+0x148>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2b00      	cmp	r3, #0
 800348c:	f040 8089 	bne.w	80035a2 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003490:	4b4d      	ldr	r3, [pc, #308]	@ (80035c8 <xTaskIncrementTick+0x14c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	3301      	adds	r3, #1
 8003496:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003498:	4a4b      	ldr	r2, [pc, #300]	@ (80035c8 <xTaskIncrementTick+0x14c>)
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d121      	bne.n	80034e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80034a4:	4b49      	ldr	r3, [pc, #292]	@ (80035cc <xTaskIncrementTick+0x150>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00b      	beq.n	80034c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80034ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034b2:	f383 8811 	msr	BASEPRI, r3
 80034b6:	f3bf 8f6f 	isb	sy
 80034ba:	f3bf 8f4f 	dsb	sy
 80034be:	603b      	str	r3, [r7, #0]
}
 80034c0:	bf00      	nop
 80034c2:	bf00      	nop
 80034c4:	e7fd      	b.n	80034c2 <xTaskIncrementTick+0x46>
 80034c6:	4b41      	ldr	r3, [pc, #260]	@ (80035cc <xTaskIncrementTick+0x150>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	4b40      	ldr	r3, [pc, #256]	@ (80035d0 <xTaskIncrementTick+0x154>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a3e      	ldr	r2, [pc, #248]	@ (80035cc <xTaskIncrementTick+0x150>)
 80034d2:	6013      	str	r3, [r2, #0]
 80034d4:	4a3e      	ldr	r2, [pc, #248]	@ (80035d0 <xTaskIncrementTick+0x154>)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	4b3e      	ldr	r3, [pc, #248]	@ (80035d4 <xTaskIncrementTick+0x158>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	3301      	adds	r3, #1
 80034e0:	4a3c      	ldr	r2, [pc, #240]	@ (80035d4 <xTaskIncrementTick+0x158>)
 80034e2:	6013      	str	r3, [r2, #0]
 80034e4:	f000 f976 	bl	80037d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80034e8:	4b3b      	ldr	r3, [pc, #236]	@ (80035d8 <xTaskIncrementTick+0x15c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d348      	bcc.n	8003584 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034f2:	4b36      	ldr	r3, [pc, #216]	@ (80035cc <xTaskIncrementTick+0x150>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d104      	bne.n	8003506 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034fc:	4b36      	ldr	r3, [pc, #216]	@ (80035d8 <xTaskIncrementTick+0x15c>)
 80034fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003502:	601a      	str	r2, [r3, #0]
					break;
 8003504:	e03e      	b.n	8003584 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003506:	4b31      	ldr	r3, [pc, #196]	@ (80035cc <xTaskIncrementTick+0x150>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	429a      	cmp	r2, r3
 800351c:	d203      	bcs.n	8003526 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800351e:	4a2e      	ldr	r2, [pc, #184]	@ (80035d8 <xTaskIncrementTick+0x15c>)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003524:	e02e      	b.n	8003584 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	3304      	adds	r3, #4
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff fc5c 	bl	8002de8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003534:	2b00      	cmp	r3, #0
 8003536:	d004      	beq.n	8003542 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	3318      	adds	r3, #24
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff fc53 	bl	8002de8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003546:	2201      	movs	r2, #1
 8003548:	409a      	lsls	r2, r3
 800354a:	4b24      	ldr	r3, [pc, #144]	@ (80035dc <xTaskIncrementTick+0x160>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4313      	orrs	r3, r2
 8003550:	4a22      	ldr	r2, [pc, #136]	@ (80035dc <xTaskIncrementTick+0x160>)
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003558:	4613      	mov	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4a1f      	ldr	r2, [pc, #124]	@ (80035e0 <xTaskIncrementTick+0x164>)
 8003562:	441a      	add	r2, r3
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	3304      	adds	r3, #4
 8003568:	4619      	mov	r1, r3
 800356a:	4610      	mov	r0, r2
 800356c:	f7ff fbdf 	bl	8002d2e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003574:	4b1b      	ldr	r3, [pc, #108]	@ (80035e4 <xTaskIncrementTick+0x168>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800357a:	429a      	cmp	r2, r3
 800357c:	d3b9      	bcc.n	80034f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800357e:	2301      	movs	r3, #1
 8003580:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003582:	e7b6      	b.n	80034f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003584:	4b17      	ldr	r3, [pc, #92]	@ (80035e4 <xTaskIncrementTick+0x168>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800358a:	4915      	ldr	r1, [pc, #84]	@ (80035e0 <xTaskIncrementTick+0x164>)
 800358c:	4613      	mov	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d907      	bls.n	80035ac <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800359c:	2301      	movs	r3, #1
 800359e:	617b      	str	r3, [r7, #20]
 80035a0:	e004      	b.n	80035ac <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80035a2:	4b11      	ldr	r3, [pc, #68]	@ (80035e8 <xTaskIncrementTick+0x16c>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	3301      	adds	r3, #1
 80035a8:	4a0f      	ldr	r2, [pc, #60]	@ (80035e8 <xTaskIncrementTick+0x16c>)
 80035aa:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80035ac:	4b0f      	ldr	r3, [pc, #60]	@ (80035ec <xTaskIncrementTick+0x170>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 80035b4:	2301      	movs	r3, #1
 80035b6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80035b8:	697b      	ldr	r3, [r7, #20]
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3718      	adds	r7, #24
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	20000270 	.word	0x20000270
 80035c8:	2000024c 	.word	0x2000024c
 80035cc:	20000200 	.word	0x20000200
 80035d0:	20000204 	.word	0x20000204
 80035d4:	20000260 	.word	0x20000260
 80035d8:	20000268 	.word	0x20000268
 80035dc:	20000250 	.word	0x20000250
 80035e0:	20000174 	.word	0x20000174
 80035e4:	20000170 	.word	0x20000170
 80035e8:	20000258 	.word	0x20000258
 80035ec:	2000025c 	.word	0x2000025c

080035f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80035f0:	b480      	push	{r7}
 80035f2:	b087      	sub	sp, #28
 80035f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80035f6:	4b27      	ldr	r3, [pc, #156]	@ (8003694 <vTaskSwitchContext+0xa4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80035fe:	4b26      	ldr	r3, [pc, #152]	@ (8003698 <vTaskSwitchContext+0xa8>)
 8003600:	2201      	movs	r2, #1
 8003602:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003604:	e040      	b.n	8003688 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003606:	4b24      	ldr	r3, [pc, #144]	@ (8003698 <vTaskSwitchContext+0xa8>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800360c:	4b23      	ldr	r3, [pc, #140]	@ (800369c <vTaskSwitchContext+0xac>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	fab3 f383 	clz	r3, r3
 8003618:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800361a:	7afb      	ldrb	r3, [r7, #11]
 800361c:	f1c3 031f 	rsb	r3, r3, #31
 8003620:	617b      	str	r3, [r7, #20]
 8003622:	491f      	ldr	r1, [pc, #124]	@ (80036a0 <vTaskSwitchContext+0xb0>)
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	4613      	mov	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4413      	add	r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	440b      	add	r3, r1
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d10b      	bne.n	800364e <vTaskSwitchContext+0x5e>
	__asm volatile
 8003636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800363a:	f383 8811 	msr	BASEPRI, r3
 800363e:	f3bf 8f6f 	isb	sy
 8003642:	f3bf 8f4f 	dsb	sy
 8003646:	607b      	str	r3, [r7, #4]
}
 8003648:	bf00      	nop
 800364a:	bf00      	nop
 800364c:	e7fd      	b.n	800364a <vTaskSwitchContext+0x5a>
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4a11      	ldr	r2, [pc, #68]	@ (80036a0 <vTaskSwitchContext+0xb0>)
 800365a:	4413      	add	r3, r2
 800365c:	613b      	str	r3, [r7, #16]
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	605a      	str	r2, [r3, #4]
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	685a      	ldr	r2, [r3, #4]
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	3308      	adds	r3, #8
 8003670:	429a      	cmp	r2, r3
 8003672:	d104      	bne.n	800367e <vTaskSwitchContext+0x8e>
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	605a      	str	r2, [r3, #4]
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	4a07      	ldr	r2, [pc, #28]	@ (80036a4 <vTaskSwitchContext+0xb4>)
 8003686:	6013      	str	r3, [r2, #0]
}
 8003688:	bf00      	nop
 800368a:	371c      	adds	r7, #28
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr
 8003694:	20000270 	.word	0x20000270
 8003698:	2000025c 	.word	0x2000025c
 800369c:	20000250 	.word	0x20000250
 80036a0:	20000174 	.word	0x20000174
 80036a4:	20000170 	.word	0x20000170

080036a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80036b0:	f000 f852 	bl	8003758 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80036b4:	4b06      	ldr	r3, [pc, #24]	@ (80036d0 <prvIdleTask+0x28>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d9f9      	bls.n	80036b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80036bc:	4b05      	ldr	r3, [pc, #20]	@ (80036d4 <prvIdleTask+0x2c>)
 80036be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	f3bf 8f4f 	dsb	sy
 80036c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80036cc:	e7f0      	b.n	80036b0 <prvIdleTask+0x8>
 80036ce:	bf00      	nop
 80036d0:	20000174 	.word	0x20000174
 80036d4:	e000ed04 	.word	0xe000ed04

080036d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80036de:	2300      	movs	r3, #0
 80036e0:	607b      	str	r3, [r7, #4]
 80036e2:	e00c      	b.n	80036fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	4613      	mov	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	4413      	add	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	4a12      	ldr	r2, [pc, #72]	@ (8003738 <prvInitialiseTaskLists+0x60>)
 80036f0:	4413      	add	r3, r2
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7ff faee 	bl	8002cd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	3301      	adds	r3, #1
 80036fc:	607b      	str	r3, [r7, #4]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b04      	cmp	r3, #4
 8003702:	d9ef      	bls.n	80036e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003704:	480d      	ldr	r0, [pc, #52]	@ (800373c <prvInitialiseTaskLists+0x64>)
 8003706:	f7ff fae5 	bl	8002cd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800370a:	480d      	ldr	r0, [pc, #52]	@ (8003740 <prvInitialiseTaskLists+0x68>)
 800370c:	f7ff fae2 	bl	8002cd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003710:	480c      	ldr	r0, [pc, #48]	@ (8003744 <prvInitialiseTaskLists+0x6c>)
 8003712:	f7ff fadf 	bl	8002cd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003716:	480c      	ldr	r0, [pc, #48]	@ (8003748 <prvInitialiseTaskLists+0x70>)
 8003718:	f7ff fadc 	bl	8002cd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800371c:	480b      	ldr	r0, [pc, #44]	@ (800374c <prvInitialiseTaskLists+0x74>)
 800371e:	f7ff fad9 	bl	8002cd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003722:	4b0b      	ldr	r3, [pc, #44]	@ (8003750 <prvInitialiseTaskLists+0x78>)
 8003724:	4a05      	ldr	r2, [pc, #20]	@ (800373c <prvInitialiseTaskLists+0x64>)
 8003726:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003728:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <prvInitialiseTaskLists+0x7c>)
 800372a:	4a05      	ldr	r2, [pc, #20]	@ (8003740 <prvInitialiseTaskLists+0x68>)
 800372c:	601a      	str	r2, [r3, #0]
}
 800372e:	bf00      	nop
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20000174 	.word	0x20000174
 800373c:	200001d8 	.word	0x200001d8
 8003740:	200001ec 	.word	0x200001ec
 8003744:	20000208 	.word	0x20000208
 8003748:	2000021c 	.word	0x2000021c
 800374c:	20000234 	.word	0x20000234
 8003750:	20000200 	.word	0x20000200
 8003754:	20000204 	.word	0x20000204

08003758 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800375e:	e019      	b.n	8003794 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003760:	f000 fa04 	bl	8003b6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003764:	4b10      	ldr	r3, [pc, #64]	@ (80037a8 <prvCheckTasksWaitingTermination+0x50>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	3304      	adds	r3, #4
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff fb39 	bl	8002de8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003776:	4b0d      	ldr	r3, [pc, #52]	@ (80037ac <prvCheckTasksWaitingTermination+0x54>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	3b01      	subs	r3, #1
 800377c:	4a0b      	ldr	r2, [pc, #44]	@ (80037ac <prvCheckTasksWaitingTermination+0x54>)
 800377e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003780:	4b0b      	ldr	r3, [pc, #44]	@ (80037b0 <prvCheckTasksWaitingTermination+0x58>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	3b01      	subs	r3, #1
 8003786:	4a0a      	ldr	r2, [pc, #40]	@ (80037b0 <prvCheckTasksWaitingTermination+0x58>)
 8003788:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800378a:	f000 fa21 	bl	8003bd0 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f810 	bl	80037b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003794:	4b06      	ldr	r3, [pc, #24]	@ (80037b0 <prvCheckTasksWaitingTermination+0x58>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1e1      	bne.n	8003760 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800379c:	bf00      	nop
 800379e:	bf00      	nop
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	2000021c 	.word	0x2000021c
 80037ac:	20000248 	.word	0x20000248
 80037b0:	20000230 	.word	0x20000230

080037b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 fbd7 	bl	8003f74 <vPortFree>
			vPortFree( pxTCB );
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f000 fbd4 	bl	8003f74 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80037cc:	bf00      	nop
 80037ce:	3708      	adds	r7, #8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037da:	4b0c      	ldr	r3, [pc, #48]	@ (800380c <prvResetNextTaskUnblockTime+0x38>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d104      	bne.n	80037ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80037e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003810 <prvResetNextTaskUnblockTime+0x3c>)
 80037e6:	f04f 32ff 	mov.w	r2, #4294967295
 80037ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80037ec:	e008      	b.n	8003800 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037ee:	4b07      	ldr	r3, [pc, #28]	@ (800380c <prvResetNextTaskUnblockTime+0x38>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	4a04      	ldr	r2, [pc, #16]	@ (8003810 <prvResetNextTaskUnblockTime+0x3c>)
 80037fe:	6013      	str	r3, [r2, #0]
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	20000200 	.word	0x20000200
 8003810:	20000268 	.word	0x20000268

08003814 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800381e:	4b29      	ldr	r3, [pc, #164]	@ (80038c4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003824:	4b28      	ldr	r3, [pc, #160]	@ (80038c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	3304      	adds	r3, #4
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff fadc 	bl	8002de8 <uxListRemove>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10b      	bne.n	800384e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003836:	4b24      	ldr	r3, [pc, #144]	@ (80038c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383c:	2201      	movs	r2, #1
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43da      	mvns	r2, r3
 8003844:	4b21      	ldr	r3, [pc, #132]	@ (80038cc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4013      	ands	r3, r2
 800384a:	4a20      	ldr	r2, [pc, #128]	@ (80038cc <prvAddCurrentTaskToDelayedList+0xb8>)
 800384c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003854:	d10a      	bne.n	800386c <prvAddCurrentTaskToDelayedList+0x58>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d007      	beq.n	800386c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800385c:	4b1a      	ldr	r3, [pc, #104]	@ (80038c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	3304      	adds	r3, #4
 8003862:	4619      	mov	r1, r3
 8003864:	481a      	ldr	r0, [pc, #104]	@ (80038d0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003866:	f7ff fa62 	bl	8002d2e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800386a:	e026      	b.n	80038ba <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4413      	add	r3, r2
 8003872:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003874:	4b14      	ldr	r3, [pc, #80]	@ (80038c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	429a      	cmp	r2, r3
 8003882:	d209      	bcs.n	8003898 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003884:	4b13      	ldr	r3, [pc, #76]	@ (80038d4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	4b0f      	ldr	r3, [pc, #60]	@ (80038c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	3304      	adds	r3, #4
 800388e:	4619      	mov	r1, r3
 8003890:	4610      	mov	r0, r2
 8003892:	f7ff fa70 	bl	8002d76 <vListInsert>
}
 8003896:	e010      	b.n	80038ba <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003898:	4b0f      	ldr	r3, [pc, #60]	@ (80038d8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	4b0a      	ldr	r3, [pc, #40]	@ (80038c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	3304      	adds	r3, #4
 80038a2:	4619      	mov	r1, r3
 80038a4:	4610      	mov	r0, r2
 80038a6:	f7ff fa66 	bl	8002d76 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80038aa:	4b0c      	ldr	r3, [pc, #48]	@ (80038dc <prvAddCurrentTaskToDelayedList+0xc8>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d202      	bcs.n	80038ba <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80038b4:	4a09      	ldr	r2, [pc, #36]	@ (80038dc <prvAddCurrentTaskToDelayedList+0xc8>)
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	6013      	str	r3, [r2, #0]
}
 80038ba:	bf00      	nop
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	2000024c 	.word	0x2000024c
 80038c8:	20000170 	.word	0x20000170
 80038cc:	20000250 	.word	0x20000250
 80038d0:	20000234 	.word	0x20000234
 80038d4:	20000204 	.word	0x20000204
 80038d8:	20000200 	.word	0x20000200
 80038dc:	20000268 	.word	0x20000268

080038e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	3b04      	subs	r3, #4
 80038f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80038f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	3b04      	subs	r3, #4
 80038fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	f023 0201 	bic.w	r2, r3, #1
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	3b04      	subs	r3, #4
 800390e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003910:	4a0c      	ldr	r2, [pc, #48]	@ (8003944 <pxPortInitialiseStack+0x64>)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	3b14      	subs	r3, #20
 800391a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	3b04      	subs	r3, #4
 8003926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f06f 0202 	mvn.w	r2, #2
 800392e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	3b20      	subs	r3, #32
 8003934:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003936:	68fb      	ldr	r3, [r7, #12]
}
 8003938:	4618      	mov	r0, r3
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	08003949 	.word	0x08003949

08003948 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800394e:	2300      	movs	r3, #0
 8003950:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003952:	4b13      	ldr	r3, [pc, #76]	@ (80039a0 <prvTaskExitError+0x58>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800395a:	d00b      	beq.n	8003974 <prvTaskExitError+0x2c>
	__asm volatile
 800395c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003960:	f383 8811 	msr	BASEPRI, r3
 8003964:	f3bf 8f6f 	isb	sy
 8003968:	f3bf 8f4f 	dsb	sy
 800396c:	60fb      	str	r3, [r7, #12]
}
 800396e:	bf00      	nop
 8003970:	bf00      	nop
 8003972:	e7fd      	b.n	8003970 <prvTaskExitError+0x28>
	__asm volatile
 8003974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003978:	f383 8811 	msr	BASEPRI, r3
 800397c:	f3bf 8f6f 	isb	sy
 8003980:	f3bf 8f4f 	dsb	sy
 8003984:	60bb      	str	r3, [r7, #8]
}
 8003986:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003988:	bf00      	nop
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d0fc      	beq.n	800398a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	3714      	adds	r7, #20
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	2000000c 	.word	0x2000000c
	...

080039b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80039b0:	4b07      	ldr	r3, [pc, #28]	@ (80039d0 <pxCurrentTCBConst2>)
 80039b2:	6819      	ldr	r1, [r3, #0]
 80039b4:	6808      	ldr	r0, [r1, #0]
 80039b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039ba:	f380 8809 	msr	PSP, r0
 80039be:	f3bf 8f6f 	isb	sy
 80039c2:	f04f 0000 	mov.w	r0, #0
 80039c6:	f380 8811 	msr	BASEPRI, r0
 80039ca:	4770      	bx	lr
 80039cc:	f3af 8000 	nop.w

080039d0 <pxCurrentTCBConst2>:
 80039d0:	20000170 	.word	0x20000170
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80039d4:	bf00      	nop
 80039d6:	bf00      	nop

080039d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80039d8:	4808      	ldr	r0, [pc, #32]	@ (80039fc <prvPortStartFirstTask+0x24>)
 80039da:	6800      	ldr	r0, [r0, #0]
 80039dc:	6800      	ldr	r0, [r0, #0]
 80039de:	f380 8808 	msr	MSP, r0
 80039e2:	f04f 0000 	mov.w	r0, #0
 80039e6:	f380 8814 	msr	CONTROL, r0
 80039ea:	b662      	cpsie	i
 80039ec:	b661      	cpsie	f
 80039ee:	f3bf 8f4f 	dsb	sy
 80039f2:	f3bf 8f6f 	isb	sy
 80039f6:	df00      	svc	0
 80039f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80039fa:	bf00      	nop
 80039fc:	e000ed08 	.word	0xe000ed08

08003a00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b088      	sub	sp, #32
 8003a04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003a06:	4b50      	ldr	r3, [pc, #320]	@ (8003b48 <xPortStartScheduler+0x148>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a50      	ldr	r2, [pc, #320]	@ (8003b4c <xPortStartScheduler+0x14c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d10b      	bne.n	8003a28 <xPortStartScheduler+0x28>
	__asm volatile
 8003a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a14:	f383 8811 	msr	BASEPRI, r3
 8003a18:	f3bf 8f6f 	isb	sy
 8003a1c:	f3bf 8f4f 	dsb	sy
 8003a20:	617b      	str	r3, [r7, #20]
}
 8003a22:	bf00      	nop
 8003a24:	bf00      	nop
 8003a26:	e7fd      	b.n	8003a24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003a28:	4b47      	ldr	r3, [pc, #284]	@ (8003b48 <xPortStartScheduler+0x148>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a48      	ldr	r2, [pc, #288]	@ (8003b50 <xPortStartScheduler+0x150>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d10b      	bne.n	8003a4a <xPortStartScheduler+0x4a>
	__asm volatile
 8003a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a36:	f383 8811 	msr	BASEPRI, r3
 8003a3a:	f3bf 8f6f 	isb	sy
 8003a3e:	f3bf 8f4f 	dsb	sy
 8003a42:	61bb      	str	r3, [r7, #24]
}
 8003a44:	bf00      	nop
 8003a46:	bf00      	nop
 8003a48:	e7fd      	b.n	8003a46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003a4a:	4b42      	ldr	r3, [pc, #264]	@ (8003b54 <xPortStartScheduler+0x154>)
 8003a4c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	22ff      	movs	r2, #255	@ 0xff
 8003a5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003a64:	79fb      	ldrb	r3, [r7, #7]
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003a6c:	b2da      	uxtb	r2, r3
 8003a6e:	4b3a      	ldr	r3, [pc, #232]	@ (8003b58 <xPortStartScheduler+0x158>)
 8003a70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003a72:	4b3a      	ldr	r3, [pc, #232]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003a74:	2207      	movs	r2, #7
 8003a76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a78:	e009      	b.n	8003a8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003a7a:	4b38      	ldr	r3, [pc, #224]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	4a36      	ldr	r2, [pc, #216]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003a82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003a84:	79fb      	ldrb	r3, [r7, #7]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a8e:	79fb      	ldrb	r3, [r7, #7]
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a96:	2b80      	cmp	r3, #128	@ 0x80
 8003a98:	d0ef      	beq.n	8003a7a <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8003a9a:	4b30      	ldr	r3, [pc, #192]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f1c3 0307 	rsb	r3, r3, #7
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d00b      	beq.n	8003abe <xPortStartScheduler+0xbe>
	__asm volatile
 8003aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aaa:	f383 8811 	msr	BASEPRI, r3
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	f3bf 8f4f 	dsb	sy
 8003ab6:	613b      	str	r3, [r7, #16]
}
 8003ab8:	bf00      	nop
 8003aba:	bf00      	nop
 8003abc:	e7fd      	b.n	8003aba <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003abe:	4b27      	ldr	r3, [pc, #156]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f1c3 0307 	rsb	r3, r3, #7
 8003ac6:	2b04      	cmp	r3, #4
 8003ac8:	d00b      	beq.n	8003ae2 <xPortStartScheduler+0xe2>
	__asm volatile
 8003aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ace:	f383 8811 	msr	BASEPRI, r3
 8003ad2:	f3bf 8f6f 	isb	sy
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	60fb      	str	r3, [r7, #12]
}
 8003adc:	bf00      	nop
 8003ade:	bf00      	nop
 8003ae0:	e7fd      	b.n	8003ade <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	021b      	lsls	r3, r3, #8
 8003ae8:	4a1c      	ldr	r2, [pc, #112]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003aea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003aec:	4b1b      	ldr	r3, [pc, #108]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003af4:	4a19      	ldr	r2, [pc, #100]	@ (8003b5c <xPortStartScheduler+0x15c>)
 8003af6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	b2da      	uxtb	r2, r3
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003b00:	4b17      	ldr	r3, [pc, #92]	@ (8003b60 <xPortStartScheduler+0x160>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a16      	ldr	r2, [pc, #88]	@ (8003b60 <xPortStartScheduler+0x160>)
 8003b06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b0a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003b0c:	4b14      	ldr	r3, [pc, #80]	@ (8003b60 <xPortStartScheduler+0x160>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a13      	ldr	r2, [pc, #76]	@ (8003b60 <xPortStartScheduler+0x160>)
 8003b12:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003b16:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003b18:	f000 f8e0 	bl	8003cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003b1c:	4b11      	ldr	r3, [pc, #68]	@ (8003b64 <xPortStartScheduler+0x164>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003b22:	f000 f8ff 	bl	8003d24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003b26:	4b10      	ldr	r3, [pc, #64]	@ (8003b68 <xPortStartScheduler+0x168>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a0f      	ldr	r2, [pc, #60]	@ (8003b68 <xPortStartScheduler+0x168>)
 8003b2c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003b30:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003b32:	f7ff ff51 	bl	80039d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003b36:	f7ff fd5b 	bl	80035f0 <vTaskSwitchContext>
	prvTaskExitError();
 8003b3a:	f7ff ff05 	bl	8003948 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3720      	adds	r7, #32
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	e000ed00 	.word	0xe000ed00
 8003b4c:	410fc271 	.word	0x410fc271
 8003b50:	410fc270 	.word	0x410fc270
 8003b54:	e000e400 	.word	0xe000e400
 8003b58:	20000274 	.word	0x20000274
 8003b5c:	20000278 	.word	0x20000278
 8003b60:	e000ed20 	.word	0xe000ed20
 8003b64:	2000000c 	.word	0x2000000c
 8003b68:	e000ef34 	.word	0xe000ef34

08003b6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
	__asm volatile
 8003b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b76:	f383 8811 	msr	BASEPRI, r3
 8003b7a:	f3bf 8f6f 	isb	sy
 8003b7e:	f3bf 8f4f 	dsb	sy
 8003b82:	607b      	str	r3, [r7, #4]
}
 8003b84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003b86:	4b10      	ldr	r3, [pc, #64]	@ (8003bc8 <vPortEnterCritical+0x5c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	4a0e      	ldr	r2, [pc, #56]	@ (8003bc8 <vPortEnterCritical+0x5c>)
 8003b8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003b90:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc8 <vPortEnterCritical+0x5c>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d110      	bne.n	8003bba <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003b98:	4b0c      	ldr	r3, [pc, #48]	@ (8003bcc <vPortEnterCritical+0x60>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00b      	beq.n	8003bba <vPortEnterCritical+0x4e>
	__asm volatile
 8003ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba6:	f383 8811 	msr	BASEPRI, r3
 8003baa:	f3bf 8f6f 	isb	sy
 8003bae:	f3bf 8f4f 	dsb	sy
 8003bb2:	603b      	str	r3, [r7, #0]
}
 8003bb4:	bf00      	nop
 8003bb6:	bf00      	nop
 8003bb8:	e7fd      	b.n	8003bb6 <vPortEnterCritical+0x4a>
	}
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	2000000c 	.word	0x2000000c
 8003bcc:	e000ed04 	.word	0xe000ed04

08003bd0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003bd6:	4b12      	ldr	r3, [pc, #72]	@ (8003c20 <vPortExitCritical+0x50>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d10b      	bne.n	8003bf6 <vPortExitCritical+0x26>
	__asm volatile
 8003bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003be2:	f383 8811 	msr	BASEPRI, r3
 8003be6:	f3bf 8f6f 	isb	sy
 8003bea:	f3bf 8f4f 	dsb	sy
 8003bee:	607b      	str	r3, [r7, #4]
}
 8003bf0:	bf00      	nop
 8003bf2:	bf00      	nop
 8003bf4:	e7fd      	b.n	8003bf2 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c20 <vPortExitCritical+0x50>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	4a08      	ldr	r2, [pc, #32]	@ (8003c20 <vPortExitCritical+0x50>)
 8003bfe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003c00:	4b07      	ldr	r3, [pc, #28]	@ (8003c20 <vPortExitCritical+0x50>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d105      	bne.n	8003c14 <vPortExitCritical+0x44>
 8003c08:	2300      	movs	r3, #0
 8003c0a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003c12:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003c14:	bf00      	nop
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr
 8003c20:	2000000c 	.word	0x2000000c
	...

08003c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003c30:	f3ef 8009 	mrs	r0, PSP
 8003c34:	f3bf 8f6f 	isb	sy
 8003c38:	4b15      	ldr	r3, [pc, #84]	@ (8003c90 <pxCurrentTCBConst>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	f01e 0f10 	tst.w	lr, #16
 8003c40:	bf08      	it	eq
 8003c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c4a:	6010      	str	r0, [r2, #0]
 8003c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003c50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003c54:	f380 8811 	msr	BASEPRI, r0
 8003c58:	f3bf 8f4f 	dsb	sy
 8003c5c:	f3bf 8f6f 	isb	sy
 8003c60:	f7ff fcc6 	bl	80035f0 <vTaskSwitchContext>
 8003c64:	f04f 0000 	mov.w	r0, #0
 8003c68:	f380 8811 	msr	BASEPRI, r0
 8003c6c:	bc09      	pop	{r0, r3}
 8003c6e:	6819      	ldr	r1, [r3, #0]
 8003c70:	6808      	ldr	r0, [r1, #0]
 8003c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c76:	f01e 0f10 	tst.w	lr, #16
 8003c7a:	bf08      	it	eq
 8003c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003c80:	f380 8809 	msr	PSP, r0
 8003c84:	f3bf 8f6f 	isb	sy
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	f3af 8000 	nop.w

08003c90 <pxCurrentTCBConst>:
 8003c90:	20000170 	.word	0x20000170
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003c94:	bf00      	nop
 8003c96:	bf00      	nop

08003c98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ca2:	f383 8811 	msr	BASEPRI, r3
 8003ca6:	f3bf 8f6f 	isb	sy
 8003caa:	f3bf 8f4f 	dsb	sy
 8003cae:	607b      	str	r3, [r7, #4]
}
 8003cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003cb2:	f7ff fbe3 	bl	800347c <xTaskIncrementTick>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003cbc:	4b06      	ldr	r3, [pc, #24]	@ (8003cd8 <SysTick_Handler+0x40>)
 8003cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	f383 8811 	msr	BASEPRI, r3
}
 8003cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003cd0:	bf00      	nop
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	e000ed04 	.word	0xe000ed04

08003cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8003d10 <vPortSetupTimerInterrupt+0x34>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d14 <vPortSetupTimerInterrupt+0x38>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003cec:	4b0a      	ldr	r3, [pc, #40]	@ (8003d18 <vPortSetupTimerInterrupt+0x3c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8003d1c <vPortSetupTimerInterrupt+0x40>)
 8003cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf6:	099b      	lsrs	r3, r3, #6
 8003cf8:	4a09      	ldr	r2, [pc, #36]	@ (8003d20 <vPortSetupTimerInterrupt+0x44>)
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003cfe:	4b04      	ldr	r3, [pc, #16]	@ (8003d10 <vPortSetupTimerInterrupt+0x34>)
 8003d00:	2207      	movs	r2, #7
 8003d02:	601a      	str	r2, [r3, #0]
}
 8003d04:	bf00      	nop
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	e000e010 	.word	0xe000e010
 8003d14:	e000e018 	.word	0xe000e018
 8003d18:	20000000 	.word	0x20000000
 8003d1c:	10624dd3 	.word	0x10624dd3
 8003d20:	e000e014 	.word	0xe000e014

08003d24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003d24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003d34 <vPortEnableVFP+0x10>
 8003d28:	6801      	ldr	r1, [r0, #0]
 8003d2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003d2e:	6001      	str	r1, [r0, #0]
 8003d30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003d32:	bf00      	nop
 8003d34:	e000ed88 	.word	0xe000ed88

08003d38 <pvPortMalloc>:


/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b0a6      	sub	sp, #152	@ 0x98
 8003d3c:	af02      	add	r7, sp, #8
 8003d3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 8003d40:	2300      	movs	r3, #0
 8003d42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
size_t BlockSize, WantedSize;
char data[80];
WantedSize = xWantedSize;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	67bb      	str	r3, [r7, #120]	@ 0x78

	vTaskSuspendAll();
 8003d4a:	f7ff faeb 	bl	8003324 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 8003d4e:	4b83      	ldr	r3, [pc, #524]	@ (8003f5c <pvPortMalloc+0x224>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d104      	bne.n	8003d60 <pvPortMalloc+0x28>
		{
			prvHeapInit();
 8003d56:	f000 f993 	bl	8004080 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 8003d5a:	4b80      	ldr	r3, [pc, #512]	@ (8003f5c <pvPortMalloc+0x224>)
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00e      	beq.n	8003d84 <pvPortMalloc+0x4c>
		{
			xWantedSize += heapSTRUCT_SIZE;
 8003d66:	2308      	movs	r3, #8
 8003d68:	461a      	mov	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f003 0307 	and.w	r3, r3, #7
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d004      	beq.n	8003d84 <pvPortMalloc+0x4c>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f023 0307 	bic.w	r3, r3, #7
 8003d80:	3308      	adds	r3, #8
 8003d82:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 80c2 	beq.w	8003f10 <pvPortMalloc+0x1d8>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f241 32f7 	movw	r2, #5111	@ 0x13f7
 8003d92:	4293      	cmp	r3, r2
 8003d94:	f200 80bc 	bhi.w	8003f10 <pvPortMalloc+0x1d8>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 8003d98:	4b71      	ldr	r3, [pc, #452]	@ (8003f60 <pvPortMalloc+0x228>)
 8003d9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			pxBlock = xStart.pxNextFreeBlock;
 8003d9e:	4b70      	ldr	r3, [pc, #448]	@ (8003f60 <pvPortMalloc+0x228>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003da6:	e008      	b.n	8003dba <pvPortMalloc+0x82>
			{
				pxPreviousBlock = pxBlock;
 8003da8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
				pxBlock = pxBlock->pxNextFreeBlock;
 8003db0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003dba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d904      	bls.n	8003dd0 <pvPortMalloc+0x98>
 8003dc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1eb      	bne.n	8003da8 <pvPortMalloc+0x70>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 8003dd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dd4:	4a63      	ldr	r2, [pc, #396]	@ (8003f64 <pvPortMalloc+0x22c>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	f000 809a 	beq.w	8003f10 <pvPortMalloc+0x1d8>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8003ddc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2208      	movs	r2, #8
 8003de4:	4413      	add	r3, r2
 8003de6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003dea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003df4:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003df6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2208      	movs	r2, #8
 8003e02:	0052      	lsls	r2, r2, #1
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d97b      	bls.n	8003f00 <pvPortMalloc+0x1c8>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003e08:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4413      	add	r3, r2
 8003e10:	677b      	str	r3, [r7, #116]	@ 0x74

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003e12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	1ad2      	subs	r2, r2, r3
 8003e1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e1e:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8003e20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8003e28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e2e:	2300      	movs	r3, #0
 8003e30:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003e34:	4b4a      	ldr	r3, [pc, #296]	@ (8003f60 <pvPortMalloc+0x228>)
 8003e36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e3a:	e03b      	b.n	8003eb4 <pvPortMalloc+0x17c>
 8003e3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003e44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e46:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003e48:	4413      	add	r3, r2
 8003e4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e4e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e50:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003e52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d112      	bne.n	8003e7e <pvPortMalloc+0x146>
 8003e58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	441a      	add	r2, r3
 8003e6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e6c:	605a      	str	r2, [r3, #4]
 8003e6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e72:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	2301      	movs	r3, #1
 8003e78:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003e7c:	e020      	b.n	8003ec0 <pvPortMalloc+0x188>
 8003e7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e80:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e88:	4413      	add	r3, r2
 8003e8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e8c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003e8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d10a      	bne.n	8003eaa <pvPortMalloc+0x172>
 8003e94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	441a      	add	r2, r3
 8003e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ea0:	605a      	str	r2, [r3, #4]
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003ea8:	e00a      	b.n	8003ec0 <pvPortMalloc+0x188>
 8003eaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003eb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a2a      	ldr	r2, [pc, #168]	@ (8003f64 <pvPortMalloc+0x22c>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d1bd      	bne.n	8003e3c <pvPortMalloc+0x104>
 8003ec0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003ec4:	f083 0301 	eor.w	r3, r3, #1
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d018      	beq.n	8003f00 <pvPortMalloc+0x1c8>
 8003ece:	4b24      	ldr	r3, [pc, #144]	@ (8003f60 <pvPortMalloc+0x228>)
 8003ed0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ed4:	e004      	b.n	8003ee0 <pvPortMalloc+0x1a8>
 8003ed6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ee0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d8f3      	bhi.n	8003ed6 <pvPortMalloc+0x19e>
 8003eee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ef6:	601a      	str	r2, [r3, #0]
 8003ef8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003efc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003efe:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003f00:	4b19      	ldr	r3, [pc, #100]	@ (8003f68 <pvPortMalloc+0x230>)
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	4a16      	ldr	r2, [pc, #88]	@ (8003f68 <pvPortMalloc+0x230>)
 8003f0e:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003f10:	f7ff fa16 	bl	8003340 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

    BlockSize = xWantedSize;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	65bb      	str	r3, [r7, #88]	@ 0x58
    sprintf(data, "pvReturn: %p | heapSTRUCT_SIZE: %0d | WantedSize: %3d | BlockSize: %3d\n\r", pvReturn, heapSTRUCT_SIZE, WantedSize, BlockSize);
 8003f18:	2308      	movs	r3, #8
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	f107 0008 	add.w	r0, r7, #8
 8003f20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f22:	9301      	str	r3, [sp, #4]
 8003f24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003f2e:	490f      	ldr	r1, [pc, #60]	@ (8003f6c <pvPortMalloc+0x234>)
 8003f30:	f000 f956 	bl	80041e0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)data, strlen(data), 0xffff);
 8003f34:	f107 0308 	add.w	r3, r7, #8
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7fc f949 	bl	80001d0 <strlen>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	f107 0108 	add.w	r1, r7, #8
 8003f46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f4a:	4809      	ldr	r0, [pc, #36]	@ (8003f70 <pvPortMalloc+0x238>)
 8003f4c:	f7fe fb06 	bl	800255c <HAL_UART_Transmit>

	return pvReturn;
 8003f50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3790      	adds	r7, #144	@ 0x90
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	2000168c 	.word	0x2000168c
 8003f60:	2000167c 	.word	0x2000167c
 8003f64:	20001684 	.word	0x20001684
 8003f68:	20000010 	.word	0x20000010
 8003f6c:	08004b88 	.word	0x08004b88
 8003f70:	200000d8 	.word	0x200000d8

08003f74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08c      	sub	sp, #48	@ 0x30
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	627b      	str	r3, [r7, #36]	@ 0x24
BlockLink_t *pxLink;

	if( pv != NULL )
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d071      	beq.n	800406a <vPortFree+0xf6>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 8003f86:	2308      	movs	r3, #8
 8003f88:	425b      	negs	r3, r3
 8003f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f8c:	4413      	add	r3, r2
 8003f8e:	627b      	str	r3, [r7, #36]	@ 0x24

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 8003f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f92:	623b      	str	r3, [r7, #32]

		vTaskSuspendAll();
 8003f94:	f7ff f9c6 	bl	8003324 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003f98:	6a3b      	ldr	r3, [r7, #32]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	61fb      	str	r3, [r7, #28]
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fa4:	4b33      	ldr	r3, [pc, #204]	@ (8004074 <vPortFree+0x100>)
 8003fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fa8:	e037      	b.n	800401a <vPortFree+0xa6>
 8003faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	61bb      	str	r3, [r7, #24]
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	69fa      	ldr	r2, [r7, #28]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	613b      	str	r3, [r7, #16]
 8003fbc:	697a      	ldr	r2, [r7, #20]
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d111      	bne.n	8003fe8 <vPortFree+0x74>
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	441a      	add	r2, r3
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	605a      	str	r2, [r3, #4]
 8003fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fdc:	6a3a      	ldr	r2, [r7, #32]
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fe6:	e01d      	b.n	8004024 <vPortFree+0xb0>
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d10a      	bne.n	8004014 <vPortFree+0xa0>
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	441a      	add	r2, r3
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	605a      	str	r2, [r3, #4]
 800400c:	2301      	movs	r3, #1
 800400e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004012:	e007      	b.n	8004024 <vPortFree+0xb0>
 8004014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800401a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a16      	ldr	r2, [pc, #88]	@ (8004078 <vPortFree+0x104>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d1c2      	bne.n	8003faa <vPortFree+0x36>
 8004024:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004028:	f083 0301 	eor.w	r3, r3, #1
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d012      	beq.n	8004058 <vPortFree+0xe4>
 8004032:	4b10      	ldr	r3, [pc, #64]	@ (8004074 <vPortFree+0x100>)
 8004034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004036:	e002      	b.n	800403e <vPortFree+0xca>
 8004038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800403e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	69fa      	ldr	r2, [r7, #28]
 8004046:	429a      	cmp	r2, r3
 8004048:	d8f6      	bhi.n	8004038 <vPortFree+0xc4>
 800404a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	6a3b      	ldr	r3, [r7, #32]
 8004050:	601a      	str	r2, [r3, #0]
 8004052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004054:	6a3a      	ldr	r2, [r7, #32]
 8004056:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	685a      	ldr	r2, [r3, #4]
 800405c:	4b07      	ldr	r3, [pc, #28]	@ (800407c <vPortFree+0x108>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4413      	add	r3, r2
 8004062:	4a06      	ldr	r2, [pc, #24]	@ (800407c <vPortFree+0x108>)
 8004064:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 8004066:	f7ff f96b 	bl	8003340 <xTaskResumeAll>
	}
}
 800406a:	bf00      	nop
 800406c:	3730      	adds	r7, #48	@ 0x30
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	2000167c 	.word	0x2000167c
 8004078:	20001684 	.word	0x20001684
 800407c:	20000010 	.word	0x20000010

08004080 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8004086:	4b10      	ldr	r3, [pc, #64]	@ (80040c8 <prvHeapInit+0x48>)
 8004088:	f023 0307 	bic.w	r3, r3, #7
 800408c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800408e:	4a0f      	ldr	r2, [pc, #60]	@ (80040cc <prvHeapInit+0x4c>)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004094:	4b0d      	ldr	r3, [pc, #52]	@ (80040cc <prvHeapInit+0x4c>)
 8004096:	2200      	movs	r2, #0
 8004098:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 800409a:	4b0d      	ldr	r3, [pc, #52]	@ (80040d0 <prvHeapInit+0x50>)
 800409c:	f241 32f8 	movw	r2, #5112	@ 0x13f8
 80040a0:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 80040a2:	4b0b      	ldr	r3, [pc, #44]	@ (80040d0 <prvHeapInit+0x50>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	f241 32f8 	movw	r2, #5112	@ 0x13f8
 80040b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	4a06      	ldr	r2, [pc, #24]	@ (80040d0 <prvHeapInit+0x50>)
 80040b8:	601a      	str	r2, [r3, #0]
}
 80040ba:	bf00      	nop
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	20000284 	.word	0x20000284
 80040cc:	2000167c 	.word	0x2000167c
 80040d0:	20001684 	.word	0x20001684

080040d4 <vPrintFreeList>:
/*-----------------------------------------------------------*/

void vPrintFreeList(void)
{
 80040d4:	b590      	push	{r4, r7, lr}
 80040d6:	b09d      	sub	sp, #116	@ 0x74
 80040d8:	af02      	add	r7, sp, #8
     * Reference format
     * > sprintf(data, "StartAddress heapSTRUCT_SIZE xBlockSize EndAddress\n\r");
     * > sprintf(data, "%p         %d           %4d         %p\n\r", ...);
     * > sprintf(data, "configADJUSTED_HEAP_SIZE: %0d xFreeBytesRemaining: %0d\n\r", ...);
     */
	char *TITLE = "StartAddress\t|heapSTRUCT_SIZE\t|xBlockSize\t|EndAddress\r\n";
 80040da:	4b3a      	ldr	r3, [pc, #232]	@ (80041c4 <vPrintFreeList+0xf0>)
 80040dc:	663b      	str	r3, [r7, #96]	@ 0x60
	char buf[64], start_addr[16], end_addr[16];
	memset(buf, '\0', sizeof(buf));
 80040de:	f107 0320 	add.w	r3, r7, #32
 80040e2:	2240      	movs	r2, #64	@ 0x40
 80040e4:	2100      	movs	r1, #0
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 f89c 	bl	8004224 <memset>
	memset(start_addr, '\0', sizeof(start_addr));
 80040ec:	f107 0310 	add.w	r3, r7, #16
 80040f0:	2210      	movs	r2, #16
 80040f2:	2100      	movs	r1, #0
 80040f4:	4618      	mov	r0, r3
 80040f6:	f000 f895 	bl	8004224 <memset>
	memset(end_addr, '\0', sizeof(end_addr));
 80040fa:	463b      	mov	r3, r7
 80040fc:	2210      	movs	r2, #16
 80040fe:	2100      	movs	r1, #0
 8004100:	4618      	mov	r0, r3
 8004102:	f000 f88f 	bl	8004224 <memset>

	HAL_UART_Transmit(&huart2, (uint8_t *)TITLE, strlen(TITLE), 0xffff);
 8004106:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8004108:	f7fc f862 	bl	80001d0 <strlen>
 800410c:	4603      	mov	r3, r0
 800410e:	b29a      	uxth	r2, r3
 8004110:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004114:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004116:	482c      	ldr	r0, [pc, #176]	@ (80041c8 <vPrintFreeList+0xf4>)
 8004118:	f7fe fa20 	bl	800255c <HAL_UART_Transmit>
	BlockLink_t *pBlock = xStart.pxNextFreeBlock;
 800411c:	4b2b      	ldr	r3, [pc, #172]	@ (80041cc <vPrintFreeList+0xf8>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	667b      	str	r3, [r7, #100]	@ 0x64
	while (pBlock != &xEnd) {
 8004122:	e028      	b.n	8004176 <vPrintFreeList+0xa2>
		 memset(buf, '\0', sizeof(buf));
 8004124:	f107 0320 	add.w	r3, r7, #32
 8004128:	2240      	movs	r2, #64	@ 0x40
 800412a:	2100      	movs	r1, #0
 800412c:	4618      	mov	r0, r3
 800412e:	f000 f879 	bl	8004224 <memset>

		 // 直接在一個 sprintf 中完成所有格式化
		 sprintf(buf, "%p         %d           %4d         %p\n\r",
 8004132:	2308      	movs	r3, #8
 8004134:	461c      	mov	r4, r3
 8004136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004138:	685b      	ldr	r3, [r3, #4]
			 (void*)pBlock, // StartAddress
			 heapSTRUCT_SIZE,  // heapSTRUCT_SIZE
			 pBlock->xBlockSize, // xBlockSize
			 (void*)pBlock + (uint32_t)(pBlock->xBlockSize)); // EndAddress
 800413a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800413c:	6852      	ldr	r2, [r2, #4]
		 sprintf(buf, "%p         %d           %4d         %p\n\r",
 800413e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004140:	440a      	add	r2, r1
 8004142:	f107 0020 	add.w	r0, r7, #32
 8004146:	9201      	str	r2, [sp, #4]
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	4623      	mov	r3, r4
 800414c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800414e:	4920      	ldr	r1, [pc, #128]	@ (80041d0 <vPrintFreeList+0xfc>)
 8004150:	f000 f846 	bl	80041e0 <siprintf>

		 HAL_UART_Transmit(&huart2, (uint8_t *)buf, strlen(buf), 0xffff);
 8004154:	f107 0320 	add.w	r3, r7, #32
 8004158:	4618      	mov	r0, r3
 800415a:	f7fc f839 	bl	80001d0 <strlen>
 800415e:	4603      	mov	r3, r0
 8004160:	b29a      	uxth	r2, r3
 8004162:	f107 0120 	add.w	r1, r7, #32
 8004166:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800416a:	4817      	ldr	r0, [pc, #92]	@ (80041c8 <vPrintFreeList+0xf4>)
 800416c:	f7fe f9f6 	bl	800255c <HAL_UART_Transmit>
		 pBlock = pBlock->pxNextFreeBlock;
 8004170:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	667b      	str	r3, [r7, #100]	@ 0x64
	while (pBlock != &xEnd) {
 8004176:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004178:	4a16      	ldr	r2, [pc, #88]	@ (80041d4 <vPrintFreeList+0x100>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d1d2      	bne.n	8004124 <vPrintFreeList+0x50>
	 }
	memset(buf,'\0',sizeof(buf));
 800417e:	f107 0320 	add.w	r3, r7, #32
 8004182:	2240      	movs	r2, #64	@ 0x40
 8004184:	2100      	movs	r1, #0
 8004186:	4618      	mov	r0, r3
 8004188:	f000 f84c 	bl	8004224 <memset>
	sprintf(buf," configADJUSTED_HEAP_SIZE:%0d   xFreeBytesRemaining:%d \n\r",configADJUSTED_HEAP_SIZE, xFreeBytesRemaining );
 800418c:	4b12      	ldr	r3, [pc, #72]	@ (80041d8 <vPrintFreeList+0x104>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f107 0020 	add.w	r0, r7, #32
 8004194:	f241 32f8 	movw	r2, #5112	@ 0x13f8
 8004198:	4910      	ldr	r1, [pc, #64]	@ (80041dc <vPrintFreeList+0x108>)
 800419a:	f000 f821 	bl	80041e0 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)buf,strlen(buf),0xffff);
 800419e:	f107 0320 	add.w	r3, r7, #32
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fc f814 	bl	80001d0 <strlen>
 80041a8:	4603      	mov	r3, r0
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	f107 0120 	add.w	r1, r7, #32
 80041b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80041b4:	4804      	ldr	r0, [pc, #16]	@ (80041c8 <vPrintFreeList+0xf4>)
 80041b6:	f7fe f9d1 	bl	800255c <HAL_UART_Transmit>

}
 80041ba:	bf00      	nop
 80041bc:	376c      	adds	r7, #108	@ 0x6c
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd90      	pop	{r4, r7, pc}
 80041c2:	bf00      	nop
 80041c4:	08004bd4 	.word	0x08004bd4
 80041c8:	200000d8 	.word	0x200000d8
 80041cc:	2000167c 	.word	0x2000167c
 80041d0:	08004c0c 	.word	0x08004c0c
 80041d4:	20001684 	.word	0x20001684
 80041d8:	20000010 	.word	0x20000010
 80041dc:	08004c38 	.word	0x08004c38

080041e0 <siprintf>:
 80041e0:	b40e      	push	{r1, r2, r3}
 80041e2:	b510      	push	{r4, lr}
 80041e4:	b09d      	sub	sp, #116	@ 0x74
 80041e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80041e8:	9002      	str	r0, [sp, #8]
 80041ea:	9006      	str	r0, [sp, #24]
 80041ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80041f0:	480a      	ldr	r0, [pc, #40]	@ (800421c <siprintf+0x3c>)
 80041f2:	9107      	str	r1, [sp, #28]
 80041f4:	9104      	str	r1, [sp, #16]
 80041f6:	490a      	ldr	r1, [pc, #40]	@ (8004220 <siprintf+0x40>)
 80041f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80041fc:	9105      	str	r1, [sp, #20]
 80041fe:	2400      	movs	r4, #0
 8004200:	a902      	add	r1, sp, #8
 8004202:	6800      	ldr	r0, [r0, #0]
 8004204:	9301      	str	r3, [sp, #4]
 8004206:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004208:	f000 f9aa 	bl	8004560 <_svfiprintf_r>
 800420c:	9b02      	ldr	r3, [sp, #8]
 800420e:	701c      	strb	r4, [r3, #0]
 8004210:	b01d      	add	sp, #116	@ 0x74
 8004212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004216:	b003      	add	sp, #12
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	20000014 	.word	0x20000014
 8004220:	ffff0208 	.word	0xffff0208

08004224 <memset>:
 8004224:	4402      	add	r2, r0
 8004226:	4603      	mov	r3, r0
 8004228:	4293      	cmp	r3, r2
 800422a:	d100      	bne.n	800422e <memset+0xa>
 800422c:	4770      	bx	lr
 800422e:	f803 1b01 	strb.w	r1, [r3], #1
 8004232:	e7f9      	b.n	8004228 <memset+0x4>

08004234 <__errno>:
 8004234:	4b01      	ldr	r3, [pc, #4]	@ (800423c <__errno+0x8>)
 8004236:	6818      	ldr	r0, [r3, #0]
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	20000014 	.word	0x20000014

08004240 <__libc_init_array>:
 8004240:	b570      	push	{r4, r5, r6, lr}
 8004242:	4d0d      	ldr	r5, [pc, #52]	@ (8004278 <__libc_init_array+0x38>)
 8004244:	4c0d      	ldr	r4, [pc, #52]	@ (800427c <__libc_init_array+0x3c>)
 8004246:	1b64      	subs	r4, r4, r5
 8004248:	10a4      	asrs	r4, r4, #2
 800424a:	2600      	movs	r6, #0
 800424c:	42a6      	cmp	r6, r4
 800424e:	d109      	bne.n	8004264 <__libc_init_array+0x24>
 8004250:	4d0b      	ldr	r5, [pc, #44]	@ (8004280 <__libc_init_array+0x40>)
 8004252:	4c0c      	ldr	r4, [pc, #48]	@ (8004284 <__libc_init_array+0x44>)
 8004254:	f000 fc6c 	bl	8004b30 <_init>
 8004258:	1b64      	subs	r4, r4, r5
 800425a:	10a4      	asrs	r4, r4, #2
 800425c:	2600      	movs	r6, #0
 800425e:	42a6      	cmp	r6, r4
 8004260:	d105      	bne.n	800426e <__libc_init_array+0x2e>
 8004262:	bd70      	pop	{r4, r5, r6, pc}
 8004264:	f855 3b04 	ldr.w	r3, [r5], #4
 8004268:	4798      	blx	r3
 800426a:	3601      	adds	r6, #1
 800426c:	e7ee      	b.n	800424c <__libc_init_array+0xc>
 800426e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004272:	4798      	blx	r3
 8004274:	3601      	adds	r6, #1
 8004276:	e7f2      	b.n	800425e <__libc_init_array+0x1e>
 8004278:	08004cc8 	.word	0x08004cc8
 800427c:	08004cc8 	.word	0x08004cc8
 8004280:	08004cc8 	.word	0x08004cc8
 8004284:	08004ccc 	.word	0x08004ccc

08004288 <__retarget_lock_acquire_recursive>:
 8004288:	4770      	bx	lr

0800428a <__retarget_lock_release_recursive>:
 800428a:	4770      	bx	lr

0800428c <strcpy>:
 800428c:	4603      	mov	r3, r0
 800428e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004292:	f803 2b01 	strb.w	r2, [r3], #1
 8004296:	2a00      	cmp	r2, #0
 8004298:	d1f9      	bne.n	800428e <strcpy+0x2>
 800429a:	4770      	bx	lr

0800429c <memcpy>:
 800429c:	440a      	add	r2, r1
 800429e:	4291      	cmp	r1, r2
 80042a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80042a4:	d100      	bne.n	80042a8 <memcpy+0xc>
 80042a6:	4770      	bx	lr
 80042a8:	b510      	push	{r4, lr}
 80042aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042b2:	4291      	cmp	r1, r2
 80042b4:	d1f9      	bne.n	80042aa <memcpy+0xe>
 80042b6:	bd10      	pop	{r4, pc}

080042b8 <_free_r>:
 80042b8:	b538      	push	{r3, r4, r5, lr}
 80042ba:	4605      	mov	r5, r0
 80042bc:	2900      	cmp	r1, #0
 80042be:	d041      	beq.n	8004344 <_free_r+0x8c>
 80042c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042c4:	1f0c      	subs	r4, r1, #4
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	bfb8      	it	lt
 80042ca:	18e4      	addlt	r4, r4, r3
 80042cc:	f000 f8e0 	bl	8004490 <__malloc_lock>
 80042d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004348 <_free_r+0x90>)
 80042d2:	6813      	ldr	r3, [r2, #0]
 80042d4:	b933      	cbnz	r3, 80042e4 <_free_r+0x2c>
 80042d6:	6063      	str	r3, [r4, #4]
 80042d8:	6014      	str	r4, [r2, #0]
 80042da:	4628      	mov	r0, r5
 80042dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042e0:	f000 b8dc 	b.w	800449c <__malloc_unlock>
 80042e4:	42a3      	cmp	r3, r4
 80042e6:	d908      	bls.n	80042fa <_free_r+0x42>
 80042e8:	6820      	ldr	r0, [r4, #0]
 80042ea:	1821      	adds	r1, r4, r0
 80042ec:	428b      	cmp	r3, r1
 80042ee:	bf01      	itttt	eq
 80042f0:	6819      	ldreq	r1, [r3, #0]
 80042f2:	685b      	ldreq	r3, [r3, #4]
 80042f4:	1809      	addeq	r1, r1, r0
 80042f6:	6021      	streq	r1, [r4, #0]
 80042f8:	e7ed      	b.n	80042d6 <_free_r+0x1e>
 80042fa:	461a      	mov	r2, r3
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	b10b      	cbz	r3, 8004304 <_free_r+0x4c>
 8004300:	42a3      	cmp	r3, r4
 8004302:	d9fa      	bls.n	80042fa <_free_r+0x42>
 8004304:	6811      	ldr	r1, [r2, #0]
 8004306:	1850      	adds	r0, r2, r1
 8004308:	42a0      	cmp	r0, r4
 800430a:	d10b      	bne.n	8004324 <_free_r+0x6c>
 800430c:	6820      	ldr	r0, [r4, #0]
 800430e:	4401      	add	r1, r0
 8004310:	1850      	adds	r0, r2, r1
 8004312:	4283      	cmp	r3, r0
 8004314:	6011      	str	r1, [r2, #0]
 8004316:	d1e0      	bne.n	80042da <_free_r+0x22>
 8004318:	6818      	ldr	r0, [r3, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	6053      	str	r3, [r2, #4]
 800431e:	4408      	add	r0, r1
 8004320:	6010      	str	r0, [r2, #0]
 8004322:	e7da      	b.n	80042da <_free_r+0x22>
 8004324:	d902      	bls.n	800432c <_free_r+0x74>
 8004326:	230c      	movs	r3, #12
 8004328:	602b      	str	r3, [r5, #0]
 800432a:	e7d6      	b.n	80042da <_free_r+0x22>
 800432c:	6820      	ldr	r0, [r4, #0]
 800432e:	1821      	adds	r1, r4, r0
 8004330:	428b      	cmp	r3, r1
 8004332:	bf04      	itt	eq
 8004334:	6819      	ldreq	r1, [r3, #0]
 8004336:	685b      	ldreq	r3, [r3, #4]
 8004338:	6063      	str	r3, [r4, #4]
 800433a:	bf04      	itt	eq
 800433c:	1809      	addeq	r1, r1, r0
 800433e:	6021      	streq	r1, [r4, #0]
 8004340:	6054      	str	r4, [r2, #4]
 8004342:	e7ca      	b.n	80042da <_free_r+0x22>
 8004344:	bd38      	pop	{r3, r4, r5, pc}
 8004346:	bf00      	nop
 8004348:	200017d4 	.word	0x200017d4

0800434c <sbrk_aligned>:
 800434c:	b570      	push	{r4, r5, r6, lr}
 800434e:	4e0f      	ldr	r6, [pc, #60]	@ (800438c <sbrk_aligned+0x40>)
 8004350:	460c      	mov	r4, r1
 8004352:	6831      	ldr	r1, [r6, #0]
 8004354:	4605      	mov	r5, r0
 8004356:	b911      	cbnz	r1, 800435e <sbrk_aligned+0x12>
 8004358:	f000 fba4 	bl	8004aa4 <_sbrk_r>
 800435c:	6030      	str	r0, [r6, #0]
 800435e:	4621      	mov	r1, r4
 8004360:	4628      	mov	r0, r5
 8004362:	f000 fb9f 	bl	8004aa4 <_sbrk_r>
 8004366:	1c43      	adds	r3, r0, #1
 8004368:	d103      	bne.n	8004372 <sbrk_aligned+0x26>
 800436a:	f04f 34ff 	mov.w	r4, #4294967295
 800436e:	4620      	mov	r0, r4
 8004370:	bd70      	pop	{r4, r5, r6, pc}
 8004372:	1cc4      	adds	r4, r0, #3
 8004374:	f024 0403 	bic.w	r4, r4, #3
 8004378:	42a0      	cmp	r0, r4
 800437a:	d0f8      	beq.n	800436e <sbrk_aligned+0x22>
 800437c:	1a21      	subs	r1, r4, r0
 800437e:	4628      	mov	r0, r5
 8004380:	f000 fb90 	bl	8004aa4 <_sbrk_r>
 8004384:	3001      	adds	r0, #1
 8004386:	d1f2      	bne.n	800436e <sbrk_aligned+0x22>
 8004388:	e7ef      	b.n	800436a <sbrk_aligned+0x1e>
 800438a:	bf00      	nop
 800438c:	200017d0 	.word	0x200017d0

08004390 <_malloc_r>:
 8004390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004394:	1ccd      	adds	r5, r1, #3
 8004396:	f025 0503 	bic.w	r5, r5, #3
 800439a:	3508      	adds	r5, #8
 800439c:	2d0c      	cmp	r5, #12
 800439e:	bf38      	it	cc
 80043a0:	250c      	movcc	r5, #12
 80043a2:	2d00      	cmp	r5, #0
 80043a4:	4606      	mov	r6, r0
 80043a6:	db01      	blt.n	80043ac <_malloc_r+0x1c>
 80043a8:	42a9      	cmp	r1, r5
 80043aa:	d904      	bls.n	80043b6 <_malloc_r+0x26>
 80043ac:	230c      	movs	r3, #12
 80043ae:	6033      	str	r3, [r6, #0]
 80043b0:	2000      	movs	r0, #0
 80043b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800448c <_malloc_r+0xfc>
 80043ba:	f000 f869 	bl	8004490 <__malloc_lock>
 80043be:	f8d8 3000 	ldr.w	r3, [r8]
 80043c2:	461c      	mov	r4, r3
 80043c4:	bb44      	cbnz	r4, 8004418 <_malloc_r+0x88>
 80043c6:	4629      	mov	r1, r5
 80043c8:	4630      	mov	r0, r6
 80043ca:	f7ff ffbf 	bl	800434c <sbrk_aligned>
 80043ce:	1c43      	adds	r3, r0, #1
 80043d0:	4604      	mov	r4, r0
 80043d2:	d158      	bne.n	8004486 <_malloc_r+0xf6>
 80043d4:	f8d8 4000 	ldr.w	r4, [r8]
 80043d8:	4627      	mov	r7, r4
 80043da:	2f00      	cmp	r7, #0
 80043dc:	d143      	bne.n	8004466 <_malloc_r+0xd6>
 80043de:	2c00      	cmp	r4, #0
 80043e0:	d04b      	beq.n	800447a <_malloc_r+0xea>
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	4639      	mov	r1, r7
 80043e6:	4630      	mov	r0, r6
 80043e8:	eb04 0903 	add.w	r9, r4, r3
 80043ec:	f000 fb5a 	bl	8004aa4 <_sbrk_r>
 80043f0:	4581      	cmp	r9, r0
 80043f2:	d142      	bne.n	800447a <_malloc_r+0xea>
 80043f4:	6821      	ldr	r1, [r4, #0]
 80043f6:	1a6d      	subs	r5, r5, r1
 80043f8:	4629      	mov	r1, r5
 80043fa:	4630      	mov	r0, r6
 80043fc:	f7ff ffa6 	bl	800434c <sbrk_aligned>
 8004400:	3001      	adds	r0, #1
 8004402:	d03a      	beq.n	800447a <_malloc_r+0xea>
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	442b      	add	r3, r5
 8004408:	6023      	str	r3, [r4, #0]
 800440a:	f8d8 3000 	ldr.w	r3, [r8]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	bb62      	cbnz	r2, 800446c <_malloc_r+0xdc>
 8004412:	f8c8 7000 	str.w	r7, [r8]
 8004416:	e00f      	b.n	8004438 <_malloc_r+0xa8>
 8004418:	6822      	ldr	r2, [r4, #0]
 800441a:	1b52      	subs	r2, r2, r5
 800441c:	d420      	bmi.n	8004460 <_malloc_r+0xd0>
 800441e:	2a0b      	cmp	r2, #11
 8004420:	d917      	bls.n	8004452 <_malloc_r+0xc2>
 8004422:	1961      	adds	r1, r4, r5
 8004424:	42a3      	cmp	r3, r4
 8004426:	6025      	str	r5, [r4, #0]
 8004428:	bf18      	it	ne
 800442a:	6059      	strne	r1, [r3, #4]
 800442c:	6863      	ldr	r3, [r4, #4]
 800442e:	bf08      	it	eq
 8004430:	f8c8 1000 	streq.w	r1, [r8]
 8004434:	5162      	str	r2, [r4, r5]
 8004436:	604b      	str	r3, [r1, #4]
 8004438:	4630      	mov	r0, r6
 800443a:	f000 f82f 	bl	800449c <__malloc_unlock>
 800443e:	f104 000b 	add.w	r0, r4, #11
 8004442:	1d23      	adds	r3, r4, #4
 8004444:	f020 0007 	bic.w	r0, r0, #7
 8004448:	1ac2      	subs	r2, r0, r3
 800444a:	bf1c      	itt	ne
 800444c:	1a1b      	subne	r3, r3, r0
 800444e:	50a3      	strne	r3, [r4, r2]
 8004450:	e7af      	b.n	80043b2 <_malloc_r+0x22>
 8004452:	6862      	ldr	r2, [r4, #4]
 8004454:	42a3      	cmp	r3, r4
 8004456:	bf0c      	ite	eq
 8004458:	f8c8 2000 	streq.w	r2, [r8]
 800445c:	605a      	strne	r2, [r3, #4]
 800445e:	e7eb      	b.n	8004438 <_malloc_r+0xa8>
 8004460:	4623      	mov	r3, r4
 8004462:	6864      	ldr	r4, [r4, #4]
 8004464:	e7ae      	b.n	80043c4 <_malloc_r+0x34>
 8004466:	463c      	mov	r4, r7
 8004468:	687f      	ldr	r7, [r7, #4]
 800446a:	e7b6      	b.n	80043da <_malloc_r+0x4a>
 800446c:	461a      	mov	r2, r3
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	42a3      	cmp	r3, r4
 8004472:	d1fb      	bne.n	800446c <_malloc_r+0xdc>
 8004474:	2300      	movs	r3, #0
 8004476:	6053      	str	r3, [r2, #4]
 8004478:	e7de      	b.n	8004438 <_malloc_r+0xa8>
 800447a:	230c      	movs	r3, #12
 800447c:	6033      	str	r3, [r6, #0]
 800447e:	4630      	mov	r0, r6
 8004480:	f000 f80c 	bl	800449c <__malloc_unlock>
 8004484:	e794      	b.n	80043b0 <_malloc_r+0x20>
 8004486:	6005      	str	r5, [r0, #0]
 8004488:	e7d6      	b.n	8004438 <_malloc_r+0xa8>
 800448a:	bf00      	nop
 800448c:	200017d4 	.word	0x200017d4

08004490 <__malloc_lock>:
 8004490:	4801      	ldr	r0, [pc, #4]	@ (8004498 <__malloc_lock+0x8>)
 8004492:	f7ff bef9 	b.w	8004288 <__retarget_lock_acquire_recursive>
 8004496:	bf00      	nop
 8004498:	200017cc 	.word	0x200017cc

0800449c <__malloc_unlock>:
 800449c:	4801      	ldr	r0, [pc, #4]	@ (80044a4 <__malloc_unlock+0x8>)
 800449e:	f7ff bef4 	b.w	800428a <__retarget_lock_release_recursive>
 80044a2:	bf00      	nop
 80044a4:	200017cc 	.word	0x200017cc

080044a8 <__ssputs_r>:
 80044a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044ac:	688e      	ldr	r6, [r1, #8]
 80044ae:	461f      	mov	r7, r3
 80044b0:	42be      	cmp	r6, r7
 80044b2:	680b      	ldr	r3, [r1, #0]
 80044b4:	4682      	mov	sl, r0
 80044b6:	460c      	mov	r4, r1
 80044b8:	4690      	mov	r8, r2
 80044ba:	d82d      	bhi.n	8004518 <__ssputs_r+0x70>
 80044bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80044c4:	d026      	beq.n	8004514 <__ssputs_r+0x6c>
 80044c6:	6965      	ldr	r5, [r4, #20]
 80044c8:	6909      	ldr	r1, [r1, #16]
 80044ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044ce:	eba3 0901 	sub.w	r9, r3, r1
 80044d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80044d6:	1c7b      	adds	r3, r7, #1
 80044d8:	444b      	add	r3, r9
 80044da:	106d      	asrs	r5, r5, #1
 80044dc:	429d      	cmp	r5, r3
 80044de:	bf38      	it	cc
 80044e0:	461d      	movcc	r5, r3
 80044e2:	0553      	lsls	r3, r2, #21
 80044e4:	d527      	bpl.n	8004536 <__ssputs_r+0x8e>
 80044e6:	4629      	mov	r1, r5
 80044e8:	f7ff ff52 	bl	8004390 <_malloc_r>
 80044ec:	4606      	mov	r6, r0
 80044ee:	b360      	cbz	r0, 800454a <__ssputs_r+0xa2>
 80044f0:	6921      	ldr	r1, [r4, #16]
 80044f2:	464a      	mov	r2, r9
 80044f4:	f7ff fed2 	bl	800429c <memcpy>
 80044f8:	89a3      	ldrh	r3, [r4, #12]
 80044fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80044fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004502:	81a3      	strh	r3, [r4, #12]
 8004504:	6126      	str	r6, [r4, #16]
 8004506:	6165      	str	r5, [r4, #20]
 8004508:	444e      	add	r6, r9
 800450a:	eba5 0509 	sub.w	r5, r5, r9
 800450e:	6026      	str	r6, [r4, #0]
 8004510:	60a5      	str	r5, [r4, #8]
 8004512:	463e      	mov	r6, r7
 8004514:	42be      	cmp	r6, r7
 8004516:	d900      	bls.n	800451a <__ssputs_r+0x72>
 8004518:	463e      	mov	r6, r7
 800451a:	6820      	ldr	r0, [r4, #0]
 800451c:	4632      	mov	r2, r6
 800451e:	4641      	mov	r1, r8
 8004520:	f000 faa6 	bl	8004a70 <memmove>
 8004524:	68a3      	ldr	r3, [r4, #8]
 8004526:	1b9b      	subs	r3, r3, r6
 8004528:	60a3      	str	r3, [r4, #8]
 800452a:	6823      	ldr	r3, [r4, #0]
 800452c:	4433      	add	r3, r6
 800452e:	6023      	str	r3, [r4, #0]
 8004530:	2000      	movs	r0, #0
 8004532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004536:	462a      	mov	r2, r5
 8004538:	f000 fac4 	bl	8004ac4 <_realloc_r>
 800453c:	4606      	mov	r6, r0
 800453e:	2800      	cmp	r0, #0
 8004540:	d1e0      	bne.n	8004504 <__ssputs_r+0x5c>
 8004542:	6921      	ldr	r1, [r4, #16]
 8004544:	4650      	mov	r0, sl
 8004546:	f7ff feb7 	bl	80042b8 <_free_r>
 800454a:	230c      	movs	r3, #12
 800454c:	f8ca 3000 	str.w	r3, [sl]
 8004550:	89a3      	ldrh	r3, [r4, #12]
 8004552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004556:	81a3      	strh	r3, [r4, #12]
 8004558:	f04f 30ff 	mov.w	r0, #4294967295
 800455c:	e7e9      	b.n	8004532 <__ssputs_r+0x8a>
	...

08004560 <_svfiprintf_r>:
 8004560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004564:	4698      	mov	r8, r3
 8004566:	898b      	ldrh	r3, [r1, #12]
 8004568:	061b      	lsls	r3, r3, #24
 800456a:	b09d      	sub	sp, #116	@ 0x74
 800456c:	4607      	mov	r7, r0
 800456e:	460d      	mov	r5, r1
 8004570:	4614      	mov	r4, r2
 8004572:	d510      	bpl.n	8004596 <_svfiprintf_r+0x36>
 8004574:	690b      	ldr	r3, [r1, #16]
 8004576:	b973      	cbnz	r3, 8004596 <_svfiprintf_r+0x36>
 8004578:	2140      	movs	r1, #64	@ 0x40
 800457a:	f7ff ff09 	bl	8004390 <_malloc_r>
 800457e:	6028      	str	r0, [r5, #0]
 8004580:	6128      	str	r0, [r5, #16]
 8004582:	b930      	cbnz	r0, 8004592 <_svfiprintf_r+0x32>
 8004584:	230c      	movs	r3, #12
 8004586:	603b      	str	r3, [r7, #0]
 8004588:	f04f 30ff 	mov.w	r0, #4294967295
 800458c:	b01d      	add	sp, #116	@ 0x74
 800458e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004592:	2340      	movs	r3, #64	@ 0x40
 8004594:	616b      	str	r3, [r5, #20]
 8004596:	2300      	movs	r3, #0
 8004598:	9309      	str	r3, [sp, #36]	@ 0x24
 800459a:	2320      	movs	r3, #32
 800459c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80045a4:	2330      	movs	r3, #48	@ 0x30
 80045a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004744 <_svfiprintf_r+0x1e4>
 80045aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045ae:	f04f 0901 	mov.w	r9, #1
 80045b2:	4623      	mov	r3, r4
 80045b4:	469a      	mov	sl, r3
 80045b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045ba:	b10a      	cbz	r2, 80045c0 <_svfiprintf_r+0x60>
 80045bc:	2a25      	cmp	r2, #37	@ 0x25
 80045be:	d1f9      	bne.n	80045b4 <_svfiprintf_r+0x54>
 80045c0:	ebba 0b04 	subs.w	fp, sl, r4
 80045c4:	d00b      	beq.n	80045de <_svfiprintf_r+0x7e>
 80045c6:	465b      	mov	r3, fp
 80045c8:	4622      	mov	r2, r4
 80045ca:	4629      	mov	r1, r5
 80045cc:	4638      	mov	r0, r7
 80045ce:	f7ff ff6b 	bl	80044a8 <__ssputs_r>
 80045d2:	3001      	adds	r0, #1
 80045d4:	f000 80a7 	beq.w	8004726 <_svfiprintf_r+0x1c6>
 80045d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045da:	445a      	add	r2, fp
 80045dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80045de:	f89a 3000 	ldrb.w	r3, [sl]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f000 809f 	beq.w	8004726 <_svfiprintf_r+0x1c6>
 80045e8:	2300      	movs	r3, #0
 80045ea:	f04f 32ff 	mov.w	r2, #4294967295
 80045ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045f2:	f10a 0a01 	add.w	sl, sl, #1
 80045f6:	9304      	str	r3, [sp, #16]
 80045f8:	9307      	str	r3, [sp, #28]
 80045fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8004600:	4654      	mov	r4, sl
 8004602:	2205      	movs	r2, #5
 8004604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004608:	484e      	ldr	r0, [pc, #312]	@ (8004744 <_svfiprintf_r+0x1e4>)
 800460a:	f7fb fde9 	bl	80001e0 <memchr>
 800460e:	9a04      	ldr	r2, [sp, #16]
 8004610:	b9d8      	cbnz	r0, 800464a <_svfiprintf_r+0xea>
 8004612:	06d0      	lsls	r0, r2, #27
 8004614:	bf44      	itt	mi
 8004616:	2320      	movmi	r3, #32
 8004618:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800461c:	0711      	lsls	r1, r2, #28
 800461e:	bf44      	itt	mi
 8004620:	232b      	movmi	r3, #43	@ 0x2b
 8004622:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004626:	f89a 3000 	ldrb.w	r3, [sl]
 800462a:	2b2a      	cmp	r3, #42	@ 0x2a
 800462c:	d015      	beq.n	800465a <_svfiprintf_r+0xfa>
 800462e:	9a07      	ldr	r2, [sp, #28]
 8004630:	4654      	mov	r4, sl
 8004632:	2000      	movs	r0, #0
 8004634:	f04f 0c0a 	mov.w	ip, #10
 8004638:	4621      	mov	r1, r4
 800463a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800463e:	3b30      	subs	r3, #48	@ 0x30
 8004640:	2b09      	cmp	r3, #9
 8004642:	d94b      	bls.n	80046dc <_svfiprintf_r+0x17c>
 8004644:	b1b0      	cbz	r0, 8004674 <_svfiprintf_r+0x114>
 8004646:	9207      	str	r2, [sp, #28]
 8004648:	e014      	b.n	8004674 <_svfiprintf_r+0x114>
 800464a:	eba0 0308 	sub.w	r3, r0, r8
 800464e:	fa09 f303 	lsl.w	r3, r9, r3
 8004652:	4313      	orrs	r3, r2
 8004654:	9304      	str	r3, [sp, #16]
 8004656:	46a2      	mov	sl, r4
 8004658:	e7d2      	b.n	8004600 <_svfiprintf_r+0xa0>
 800465a:	9b03      	ldr	r3, [sp, #12]
 800465c:	1d19      	adds	r1, r3, #4
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	9103      	str	r1, [sp, #12]
 8004662:	2b00      	cmp	r3, #0
 8004664:	bfbb      	ittet	lt
 8004666:	425b      	neglt	r3, r3
 8004668:	f042 0202 	orrlt.w	r2, r2, #2
 800466c:	9307      	strge	r3, [sp, #28]
 800466e:	9307      	strlt	r3, [sp, #28]
 8004670:	bfb8      	it	lt
 8004672:	9204      	strlt	r2, [sp, #16]
 8004674:	7823      	ldrb	r3, [r4, #0]
 8004676:	2b2e      	cmp	r3, #46	@ 0x2e
 8004678:	d10a      	bne.n	8004690 <_svfiprintf_r+0x130>
 800467a:	7863      	ldrb	r3, [r4, #1]
 800467c:	2b2a      	cmp	r3, #42	@ 0x2a
 800467e:	d132      	bne.n	80046e6 <_svfiprintf_r+0x186>
 8004680:	9b03      	ldr	r3, [sp, #12]
 8004682:	1d1a      	adds	r2, r3, #4
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	9203      	str	r2, [sp, #12]
 8004688:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800468c:	3402      	adds	r4, #2
 800468e:	9305      	str	r3, [sp, #20]
 8004690:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004754 <_svfiprintf_r+0x1f4>
 8004694:	7821      	ldrb	r1, [r4, #0]
 8004696:	2203      	movs	r2, #3
 8004698:	4650      	mov	r0, sl
 800469a:	f7fb fda1 	bl	80001e0 <memchr>
 800469e:	b138      	cbz	r0, 80046b0 <_svfiprintf_r+0x150>
 80046a0:	9b04      	ldr	r3, [sp, #16]
 80046a2:	eba0 000a 	sub.w	r0, r0, sl
 80046a6:	2240      	movs	r2, #64	@ 0x40
 80046a8:	4082      	lsls	r2, r0
 80046aa:	4313      	orrs	r3, r2
 80046ac:	3401      	adds	r4, #1
 80046ae:	9304      	str	r3, [sp, #16]
 80046b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046b4:	4824      	ldr	r0, [pc, #144]	@ (8004748 <_svfiprintf_r+0x1e8>)
 80046b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046ba:	2206      	movs	r2, #6
 80046bc:	f7fb fd90 	bl	80001e0 <memchr>
 80046c0:	2800      	cmp	r0, #0
 80046c2:	d036      	beq.n	8004732 <_svfiprintf_r+0x1d2>
 80046c4:	4b21      	ldr	r3, [pc, #132]	@ (800474c <_svfiprintf_r+0x1ec>)
 80046c6:	bb1b      	cbnz	r3, 8004710 <_svfiprintf_r+0x1b0>
 80046c8:	9b03      	ldr	r3, [sp, #12]
 80046ca:	3307      	adds	r3, #7
 80046cc:	f023 0307 	bic.w	r3, r3, #7
 80046d0:	3308      	adds	r3, #8
 80046d2:	9303      	str	r3, [sp, #12]
 80046d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046d6:	4433      	add	r3, r6
 80046d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80046da:	e76a      	b.n	80045b2 <_svfiprintf_r+0x52>
 80046dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80046e0:	460c      	mov	r4, r1
 80046e2:	2001      	movs	r0, #1
 80046e4:	e7a8      	b.n	8004638 <_svfiprintf_r+0xd8>
 80046e6:	2300      	movs	r3, #0
 80046e8:	3401      	adds	r4, #1
 80046ea:	9305      	str	r3, [sp, #20]
 80046ec:	4619      	mov	r1, r3
 80046ee:	f04f 0c0a 	mov.w	ip, #10
 80046f2:	4620      	mov	r0, r4
 80046f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046f8:	3a30      	subs	r2, #48	@ 0x30
 80046fa:	2a09      	cmp	r2, #9
 80046fc:	d903      	bls.n	8004706 <_svfiprintf_r+0x1a6>
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d0c6      	beq.n	8004690 <_svfiprintf_r+0x130>
 8004702:	9105      	str	r1, [sp, #20]
 8004704:	e7c4      	b.n	8004690 <_svfiprintf_r+0x130>
 8004706:	fb0c 2101 	mla	r1, ip, r1, r2
 800470a:	4604      	mov	r4, r0
 800470c:	2301      	movs	r3, #1
 800470e:	e7f0      	b.n	80046f2 <_svfiprintf_r+0x192>
 8004710:	ab03      	add	r3, sp, #12
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	462a      	mov	r2, r5
 8004716:	4b0e      	ldr	r3, [pc, #56]	@ (8004750 <_svfiprintf_r+0x1f0>)
 8004718:	a904      	add	r1, sp, #16
 800471a:	4638      	mov	r0, r7
 800471c:	f3af 8000 	nop.w
 8004720:	1c42      	adds	r2, r0, #1
 8004722:	4606      	mov	r6, r0
 8004724:	d1d6      	bne.n	80046d4 <_svfiprintf_r+0x174>
 8004726:	89ab      	ldrh	r3, [r5, #12]
 8004728:	065b      	lsls	r3, r3, #25
 800472a:	f53f af2d 	bmi.w	8004588 <_svfiprintf_r+0x28>
 800472e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004730:	e72c      	b.n	800458c <_svfiprintf_r+0x2c>
 8004732:	ab03      	add	r3, sp, #12
 8004734:	9300      	str	r3, [sp, #0]
 8004736:	462a      	mov	r2, r5
 8004738:	4b05      	ldr	r3, [pc, #20]	@ (8004750 <_svfiprintf_r+0x1f0>)
 800473a:	a904      	add	r1, sp, #16
 800473c:	4638      	mov	r0, r7
 800473e:	f000 f879 	bl	8004834 <_printf_i>
 8004742:	e7ed      	b.n	8004720 <_svfiprintf_r+0x1c0>
 8004744:	08004c8c 	.word	0x08004c8c
 8004748:	08004c96 	.word	0x08004c96
 800474c:	00000000 	.word	0x00000000
 8004750:	080044a9 	.word	0x080044a9
 8004754:	08004c92 	.word	0x08004c92

08004758 <_printf_common>:
 8004758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800475c:	4616      	mov	r6, r2
 800475e:	4698      	mov	r8, r3
 8004760:	688a      	ldr	r2, [r1, #8]
 8004762:	690b      	ldr	r3, [r1, #16]
 8004764:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004768:	4293      	cmp	r3, r2
 800476a:	bfb8      	it	lt
 800476c:	4613      	movlt	r3, r2
 800476e:	6033      	str	r3, [r6, #0]
 8004770:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004774:	4607      	mov	r7, r0
 8004776:	460c      	mov	r4, r1
 8004778:	b10a      	cbz	r2, 800477e <_printf_common+0x26>
 800477a:	3301      	adds	r3, #1
 800477c:	6033      	str	r3, [r6, #0]
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	0699      	lsls	r1, r3, #26
 8004782:	bf42      	ittt	mi
 8004784:	6833      	ldrmi	r3, [r6, #0]
 8004786:	3302      	addmi	r3, #2
 8004788:	6033      	strmi	r3, [r6, #0]
 800478a:	6825      	ldr	r5, [r4, #0]
 800478c:	f015 0506 	ands.w	r5, r5, #6
 8004790:	d106      	bne.n	80047a0 <_printf_common+0x48>
 8004792:	f104 0a19 	add.w	sl, r4, #25
 8004796:	68e3      	ldr	r3, [r4, #12]
 8004798:	6832      	ldr	r2, [r6, #0]
 800479a:	1a9b      	subs	r3, r3, r2
 800479c:	42ab      	cmp	r3, r5
 800479e:	dc26      	bgt.n	80047ee <_printf_common+0x96>
 80047a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047a4:	6822      	ldr	r2, [r4, #0]
 80047a6:	3b00      	subs	r3, #0
 80047a8:	bf18      	it	ne
 80047aa:	2301      	movne	r3, #1
 80047ac:	0692      	lsls	r2, r2, #26
 80047ae:	d42b      	bmi.n	8004808 <_printf_common+0xb0>
 80047b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047b4:	4641      	mov	r1, r8
 80047b6:	4638      	mov	r0, r7
 80047b8:	47c8      	blx	r9
 80047ba:	3001      	adds	r0, #1
 80047bc:	d01e      	beq.n	80047fc <_printf_common+0xa4>
 80047be:	6823      	ldr	r3, [r4, #0]
 80047c0:	6922      	ldr	r2, [r4, #16]
 80047c2:	f003 0306 	and.w	r3, r3, #6
 80047c6:	2b04      	cmp	r3, #4
 80047c8:	bf02      	ittt	eq
 80047ca:	68e5      	ldreq	r5, [r4, #12]
 80047cc:	6833      	ldreq	r3, [r6, #0]
 80047ce:	1aed      	subeq	r5, r5, r3
 80047d0:	68a3      	ldr	r3, [r4, #8]
 80047d2:	bf0c      	ite	eq
 80047d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047d8:	2500      	movne	r5, #0
 80047da:	4293      	cmp	r3, r2
 80047dc:	bfc4      	itt	gt
 80047de:	1a9b      	subgt	r3, r3, r2
 80047e0:	18ed      	addgt	r5, r5, r3
 80047e2:	2600      	movs	r6, #0
 80047e4:	341a      	adds	r4, #26
 80047e6:	42b5      	cmp	r5, r6
 80047e8:	d11a      	bne.n	8004820 <_printf_common+0xc8>
 80047ea:	2000      	movs	r0, #0
 80047ec:	e008      	b.n	8004800 <_printf_common+0xa8>
 80047ee:	2301      	movs	r3, #1
 80047f0:	4652      	mov	r2, sl
 80047f2:	4641      	mov	r1, r8
 80047f4:	4638      	mov	r0, r7
 80047f6:	47c8      	blx	r9
 80047f8:	3001      	adds	r0, #1
 80047fa:	d103      	bne.n	8004804 <_printf_common+0xac>
 80047fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004804:	3501      	adds	r5, #1
 8004806:	e7c6      	b.n	8004796 <_printf_common+0x3e>
 8004808:	18e1      	adds	r1, r4, r3
 800480a:	1c5a      	adds	r2, r3, #1
 800480c:	2030      	movs	r0, #48	@ 0x30
 800480e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004812:	4422      	add	r2, r4
 8004814:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004818:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800481c:	3302      	adds	r3, #2
 800481e:	e7c7      	b.n	80047b0 <_printf_common+0x58>
 8004820:	2301      	movs	r3, #1
 8004822:	4622      	mov	r2, r4
 8004824:	4641      	mov	r1, r8
 8004826:	4638      	mov	r0, r7
 8004828:	47c8      	blx	r9
 800482a:	3001      	adds	r0, #1
 800482c:	d0e6      	beq.n	80047fc <_printf_common+0xa4>
 800482e:	3601      	adds	r6, #1
 8004830:	e7d9      	b.n	80047e6 <_printf_common+0x8e>
	...

08004834 <_printf_i>:
 8004834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004838:	7e0f      	ldrb	r7, [r1, #24]
 800483a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800483c:	2f78      	cmp	r7, #120	@ 0x78
 800483e:	4691      	mov	r9, r2
 8004840:	4680      	mov	r8, r0
 8004842:	460c      	mov	r4, r1
 8004844:	469a      	mov	sl, r3
 8004846:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800484a:	d807      	bhi.n	800485c <_printf_i+0x28>
 800484c:	2f62      	cmp	r7, #98	@ 0x62
 800484e:	d80a      	bhi.n	8004866 <_printf_i+0x32>
 8004850:	2f00      	cmp	r7, #0
 8004852:	f000 80d1 	beq.w	80049f8 <_printf_i+0x1c4>
 8004856:	2f58      	cmp	r7, #88	@ 0x58
 8004858:	f000 80b8 	beq.w	80049cc <_printf_i+0x198>
 800485c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004860:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004864:	e03a      	b.n	80048dc <_printf_i+0xa8>
 8004866:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800486a:	2b15      	cmp	r3, #21
 800486c:	d8f6      	bhi.n	800485c <_printf_i+0x28>
 800486e:	a101      	add	r1, pc, #4	@ (adr r1, 8004874 <_printf_i+0x40>)
 8004870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004874:	080048cd 	.word	0x080048cd
 8004878:	080048e1 	.word	0x080048e1
 800487c:	0800485d 	.word	0x0800485d
 8004880:	0800485d 	.word	0x0800485d
 8004884:	0800485d 	.word	0x0800485d
 8004888:	0800485d 	.word	0x0800485d
 800488c:	080048e1 	.word	0x080048e1
 8004890:	0800485d 	.word	0x0800485d
 8004894:	0800485d 	.word	0x0800485d
 8004898:	0800485d 	.word	0x0800485d
 800489c:	0800485d 	.word	0x0800485d
 80048a0:	080049df 	.word	0x080049df
 80048a4:	0800490b 	.word	0x0800490b
 80048a8:	08004999 	.word	0x08004999
 80048ac:	0800485d 	.word	0x0800485d
 80048b0:	0800485d 	.word	0x0800485d
 80048b4:	08004a01 	.word	0x08004a01
 80048b8:	0800485d 	.word	0x0800485d
 80048bc:	0800490b 	.word	0x0800490b
 80048c0:	0800485d 	.word	0x0800485d
 80048c4:	0800485d 	.word	0x0800485d
 80048c8:	080049a1 	.word	0x080049a1
 80048cc:	6833      	ldr	r3, [r6, #0]
 80048ce:	1d1a      	adds	r2, r3, #4
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6032      	str	r2, [r6, #0]
 80048d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048dc:	2301      	movs	r3, #1
 80048de:	e09c      	b.n	8004a1a <_printf_i+0x1e6>
 80048e0:	6833      	ldr	r3, [r6, #0]
 80048e2:	6820      	ldr	r0, [r4, #0]
 80048e4:	1d19      	adds	r1, r3, #4
 80048e6:	6031      	str	r1, [r6, #0]
 80048e8:	0606      	lsls	r6, r0, #24
 80048ea:	d501      	bpl.n	80048f0 <_printf_i+0xbc>
 80048ec:	681d      	ldr	r5, [r3, #0]
 80048ee:	e003      	b.n	80048f8 <_printf_i+0xc4>
 80048f0:	0645      	lsls	r5, r0, #25
 80048f2:	d5fb      	bpl.n	80048ec <_printf_i+0xb8>
 80048f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048f8:	2d00      	cmp	r5, #0
 80048fa:	da03      	bge.n	8004904 <_printf_i+0xd0>
 80048fc:	232d      	movs	r3, #45	@ 0x2d
 80048fe:	426d      	negs	r5, r5
 8004900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004904:	4858      	ldr	r0, [pc, #352]	@ (8004a68 <_printf_i+0x234>)
 8004906:	230a      	movs	r3, #10
 8004908:	e011      	b.n	800492e <_printf_i+0xfa>
 800490a:	6821      	ldr	r1, [r4, #0]
 800490c:	6833      	ldr	r3, [r6, #0]
 800490e:	0608      	lsls	r0, r1, #24
 8004910:	f853 5b04 	ldr.w	r5, [r3], #4
 8004914:	d402      	bmi.n	800491c <_printf_i+0xe8>
 8004916:	0649      	lsls	r1, r1, #25
 8004918:	bf48      	it	mi
 800491a:	b2ad      	uxthmi	r5, r5
 800491c:	2f6f      	cmp	r7, #111	@ 0x6f
 800491e:	4852      	ldr	r0, [pc, #328]	@ (8004a68 <_printf_i+0x234>)
 8004920:	6033      	str	r3, [r6, #0]
 8004922:	bf14      	ite	ne
 8004924:	230a      	movne	r3, #10
 8004926:	2308      	moveq	r3, #8
 8004928:	2100      	movs	r1, #0
 800492a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800492e:	6866      	ldr	r6, [r4, #4]
 8004930:	60a6      	str	r6, [r4, #8]
 8004932:	2e00      	cmp	r6, #0
 8004934:	db05      	blt.n	8004942 <_printf_i+0x10e>
 8004936:	6821      	ldr	r1, [r4, #0]
 8004938:	432e      	orrs	r6, r5
 800493a:	f021 0104 	bic.w	r1, r1, #4
 800493e:	6021      	str	r1, [r4, #0]
 8004940:	d04b      	beq.n	80049da <_printf_i+0x1a6>
 8004942:	4616      	mov	r6, r2
 8004944:	fbb5 f1f3 	udiv	r1, r5, r3
 8004948:	fb03 5711 	mls	r7, r3, r1, r5
 800494c:	5dc7      	ldrb	r7, [r0, r7]
 800494e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004952:	462f      	mov	r7, r5
 8004954:	42bb      	cmp	r3, r7
 8004956:	460d      	mov	r5, r1
 8004958:	d9f4      	bls.n	8004944 <_printf_i+0x110>
 800495a:	2b08      	cmp	r3, #8
 800495c:	d10b      	bne.n	8004976 <_printf_i+0x142>
 800495e:	6823      	ldr	r3, [r4, #0]
 8004960:	07df      	lsls	r7, r3, #31
 8004962:	d508      	bpl.n	8004976 <_printf_i+0x142>
 8004964:	6923      	ldr	r3, [r4, #16]
 8004966:	6861      	ldr	r1, [r4, #4]
 8004968:	4299      	cmp	r1, r3
 800496a:	bfde      	ittt	le
 800496c:	2330      	movle	r3, #48	@ 0x30
 800496e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004972:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004976:	1b92      	subs	r2, r2, r6
 8004978:	6122      	str	r2, [r4, #16]
 800497a:	f8cd a000 	str.w	sl, [sp]
 800497e:	464b      	mov	r3, r9
 8004980:	aa03      	add	r2, sp, #12
 8004982:	4621      	mov	r1, r4
 8004984:	4640      	mov	r0, r8
 8004986:	f7ff fee7 	bl	8004758 <_printf_common>
 800498a:	3001      	adds	r0, #1
 800498c:	d14a      	bne.n	8004a24 <_printf_i+0x1f0>
 800498e:	f04f 30ff 	mov.w	r0, #4294967295
 8004992:	b004      	add	sp, #16
 8004994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	f043 0320 	orr.w	r3, r3, #32
 800499e:	6023      	str	r3, [r4, #0]
 80049a0:	4832      	ldr	r0, [pc, #200]	@ (8004a6c <_printf_i+0x238>)
 80049a2:	2778      	movs	r7, #120	@ 0x78
 80049a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049a8:	6823      	ldr	r3, [r4, #0]
 80049aa:	6831      	ldr	r1, [r6, #0]
 80049ac:	061f      	lsls	r7, r3, #24
 80049ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80049b2:	d402      	bmi.n	80049ba <_printf_i+0x186>
 80049b4:	065f      	lsls	r7, r3, #25
 80049b6:	bf48      	it	mi
 80049b8:	b2ad      	uxthmi	r5, r5
 80049ba:	6031      	str	r1, [r6, #0]
 80049bc:	07d9      	lsls	r1, r3, #31
 80049be:	bf44      	itt	mi
 80049c0:	f043 0320 	orrmi.w	r3, r3, #32
 80049c4:	6023      	strmi	r3, [r4, #0]
 80049c6:	b11d      	cbz	r5, 80049d0 <_printf_i+0x19c>
 80049c8:	2310      	movs	r3, #16
 80049ca:	e7ad      	b.n	8004928 <_printf_i+0xf4>
 80049cc:	4826      	ldr	r0, [pc, #152]	@ (8004a68 <_printf_i+0x234>)
 80049ce:	e7e9      	b.n	80049a4 <_printf_i+0x170>
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	f023 0320 	bic.w	r3, r3, #32
 80049d6:	6023      	str	r3, [r4, #0]
 80049d8:	e7f6      	b.n	80049c8 <_printf_i+0x194>
 80049da:	4616      	mov	r6, r2
 80049dc:	e7bd      	b.n	800495a <_printf_i+0x126>
 80049de:	6833      	ldr	r3, [r6, #0]
 80049e0:	6825      	ldr	r5, [r4, #0]
 80049e2:	6961      	ldr	r1, [r4, #20]
 80049e4:	1d18      	adds	r0, r3, #4
 80049e6:	6030      	str	r0, [r6, #0]
 80049e8:	062e      	lsls	r6, r5, #24
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	d501      	bpl.n	80049f2 <_printf_i+0x1be>
 80049ee:	6019      	str	r1, [r3, #0]
 80049f0:	e002      	b.n	80049f8 <_printf_i+0x1c4>
 80049f2:	0668      	lsls	r0, r5, #25
 80049f4:	d5fb      	bpl.n	80049ee <_printf_i+0x1ba>
 80049f6:	8019      	strh	r1, [r3, #0]
 80049f8:	2300      	movs	r3, #0
 80049fa:	6123      	str	r3, [r4, #16]
 80049fc:	4616      	mov	r6, r2
 80049fe:	e7bc      	b.n	800497a <_printf_i+0x146>
 8004a00:	6833      	ldr	r3, [r6, #0]
 8004a02:	1d1a      	adds	r2, r3, #4
 8004a04:	6032      	str	r2, [r6, #0]
 8004a06:	681e      	ldr	r6, [r3, #0]
 8004a08:	6862      	ldr	r2, [r4, #4]
 8004a0a:	2100      	movs	r1, #0
 8004a0c:	4630      	mov	r0, r6
 8004a0e:	f7fb fbe7 	bl	80001e0 <memchr>
 8004a12:	b108      	cbz	r0, 8004a18 <_printf_i+0x1e4>
 8004a14:	1b80      	subs	r0, r0, r6
 8004a16:	6060      	str	r0, [r4, #4]
 8004a18:	6863      	ldr	r3, [r4, #4]
 8004a1a:	6123      	str	r3, [r4, #16]
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a22:	e7aa      	b.n	800497a <_printf_i+0x146>
 8004a24:	6923      	ldr	r3, [r4, #16]
 8004a26:	4632      	mov	r2, r6
 8004a28:	4649      	mov	r1, r9
 8004a2a:	4640      	mov	r0, r8
 8004a2c:	47d0      	blx	sl
 8004a2e:	3001      	adds	r0, #1
 8004a30:	d0ad      	beq.n	800498e <_printf_i+0x15a>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	079b      	lsls	r3, r3, #30
 8004a36:	d413      	bmi.n	8004a60 <_printf_i+0x22c>
 8004a38:	68e0      	ldr	r0, [r4, #12]
 8004a3a:	9b03      	ldr	r3, [sp, #12]
 8004a3c:	4298      	cmp	r0, r3
 8004a3e:	bfb8      	it	lt
 8004a40:	4618      	movlt	r0, r3
 8004a42:	e7a6      	b.n	8004992 <_printf_i+0x15e>
 8004a44:	2301      	movs	r3, #1
 8004a46:	4632      	mov	r2, r6
 8004a48:	4649      	mov	r1, r9
 8004a4a:	4640      	mov	r0, r8
 8004a4c:	47d0      	blx	sl
 8004a4e:	3001      	adds	r0, #1
 8004a50:	d09d      	beq.n	800498e <_printf_i+0x15a>
 8004a52:	3501      	adds	r5, #1
 8004a54:	68e3      	ldr	r3, [r4, #12]
 8004a56:	9903      	ldr	r1, [sp, #12]
 8004a58:	1a5b      	subs	r3, r3, r1
 8004a5a:	42ab      	cmp	r3, r5
 8004a5c:	dcf2      	bgt.n	8004a44 <_printf_i+0x210>
 8004a5e:	e7eb      	b.n	8004a38 <_printf_i+0x204>
 8004a60:	2500      	movs	r5, #0
 8004a62:	f104 0619 	add.w	r6, r4, #25
 8004a66:	e7f5      	b.n	8004a54 <_printf_i+0x220>
 8004a68:	08004c9d 	.word	0x08004c9d
 8004a6c:	08004cae 	.word	0x08004cae

08004a70 <memmove>:
 8004a70:	4288      	cmp	r0, r1
 8004a72:	b510      	push	{r4, lr}
 8004a74:	eb01 0402 	add.w	r4, r1, r2
 8004a78:	d902      	bls.n	8004a80 <memmove+0x10>
 8004a7a:	4284      	cmp	r4, r0
 8004a7c:	4623      	mov	r3, r4
 8004a7e:	d807      	bhi.n	8004a90 <memmove+0x20>
 8004a80:	1e43      	subs	r3, r0, #1
 8004a82:	42a1      	cmp	r1, r4
 8004a84:	d008      	beq.n	8004a98 <memmove+0x28>
 8004a86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a8e:	e7f8      	b.n	8004a82 <memmove+0x12>
 8004a90:	4402      	add	r2, r0
 8004a92:	4601      	mov	r1, r0
 8004a94:	428a      	cmp	r2, r1
 8004a96:	d100      	bne.n	8004a9a <memmove+0x2a>
 8004a98:	bd10      	pop	{r4, pc}
 8004a9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004aa2:	e7f7      	b.n	8004a94 <memmove+0x24>

08004aa4 <_sbrk_r>:
 8004aa4:	b538      	push	{r3, r4, r5, lr}
 8004aa6:	4d06      	ldr	r5, [pc, #24]	@ (8004ac0 <_sbrk_r+0x1c>)
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	4604      	mov	r4, r0
 8004aac:	4608      	mov	r0, r1
 8004aae:	602b      	str	r3, [r5, #0]
 8004ab0:	f7fc f9b0 	bl	8000e14 <_sbrk>
 8004ab4:	1c43      	adds	r3, r0, #1
 8004ab6:	d102      	bne.n	8004abe <_sbrk_r+0x1a>
 8004ab8:	682b      	ldr	r3, [r5, #0]
 8004aba:	b103      	cbz	r3, 8004abe <_sbrk_r+0x1a>
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	bd38      	pop	{r3, r4, r5, pc}
 8004ac0:	200017c8 	.word	0x200017c8

08004ac4 <_realloc_r>:
 8004ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ac8:	4607      	mov	r7, r0
 8004aca:	4614      	mov	r4, r2
 8004acc:	460d      	mov	r5, r1
 8004ace:	b921      	cbnz	r1, 8004ada <_realloc_r+0x16>
 8004ad0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad4:	4611      	mov	r1, r2
 8004ad6:	f7ff bc5b 	b.w	8004390 <_malloc_r>
 8004ada:	b92a      	cbnz	r2, 8004ae8 <_realloc_r+0x24>
 8004adc:	f7ff fbec 	bl	80042b8 <_free_r>
 8004ae0:	4625      	mov	r5, r4
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ae8:	f000 f81a 	bl	8004b20 <_malloc_usable_size_r>
 8004aec:	4284      	cmp	r4, r0
 8004aee:	4606      	mov	r6, r0
 8004af0:	d802      	bhi.n	8004af8 <_realloc_r+0x34>
 8004af2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004af6:	d8f4      	bhi.n	8004ae2 <_realloc_r+0x1e>
 8004af8:	4621      	mov	r1, r4
 8004afa:	4638      	mov	r0, r7
 8004afc:	f7ff fc48 	bl	8004390 <_malloc_r>
 8004b00:	4680      	mov	r8, r0
 8004b02:	b908      	cbnz	r0, 8004b08 <_realloc_r+0x44>
 8004b04:	4645      	mov	r5, r8
 8004b06:	e7ec      	b.n	8004ae2 <_realloc_r+0x1e>
 8004b08:	42b4      	cmp	r4, r6
 8004b0a:	4622      	mov	r2, r4
 8004b0c:	4629      	mov	r1, r5
 8004b0e:	bf28      	it	cs
 8004b10:	4632      	movcs	r2, r6
 8004b12:	f7ff fbc3 	bl	800429c <memcpy>
 8004b16:	4629      	mov	r1, r5
 8004b18:	4638      	mov	r0, r7
 8004b1a:	f7ff fbcd 	bl	80042b8 <_free_r>
 8004b1e:	e7f1      	b.n	8004b04 <_realloc_r+0x40>

08004b20 <_malloc_usable_size_r>:
 8004b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b24:	1f18      	subs	r0, r3, #4
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	bfbc      	itt	lt
 8004b2a:	580b      	ldrlt	r3, [r1, r0]
 8004b2c:	18c0      	addlt	r0, r0, r3
 8004b2e:	4770      	bx	lr

08004b30 <_init>:
 8004b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b32:	bf00      	nop
 8004b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b36:	bc08      	pop	{r3}
 8004b38:	469e      	mov	lr, r3
 8004b3a:	4770      	bx	lr

08004b3c <_fini>:
 8004b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3e:	bf00      	nop
 8004b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b42:	bc08      	pop	{r3}
 8004b44:	469e      	mov	lr, r3
 8004b46:	4770      	bx	lr
