\hypertarget{struct_f_s_m_c___bank4___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank4___type_def}\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}


Flexible Static Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f}{P\+C\+R4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f}{S\+R4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085}{P\+M\+E\+M4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5}{P\+A\+T\+T4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a}{P\+I\+O4}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank4. 

\subsection{Member Data Documentation}
\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+A\+T\+T4@{P\+A\+T\+T4}}
\index{P\+A\+T\+T4@{P\+A\+T\+T4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+A\+T\+T4}{PATT4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+P\+A\+T\+T4}\hypertarget{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5}{}\label{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5}
PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC \index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+C\+R4@{P\+C\+R4}}
\index{P\+C\+R4@{P\+C\+R4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+C\+R4}{PCR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+P\+C\+R4}\hypertarget{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f}{}\label{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f}
PC Card control register 4, Address offset\+: 0x\+A0 \index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+I\+O4@{P\+I\+O4}}
\index{P\+I\+O4@{P\+I\+O4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+I\+O4}{PIO4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+P\+I\+O4}\hypertarget{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a}{}\label{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a}
PC Card I/O space timing register 4, Address offset\+: 0x\+B0 \index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+M\+E\+M4@{P\+M\+E\+M4}}
\index{P\+M\+E\+M4@{P\+M\+E\+M4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+M\+E\+M4}{PMEM4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+P\+M\+E\+M4}\hypertarget{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085}{}\label{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085}
PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 \index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!S\+R4@{S\+R4}}
\index{S\+R4@{S\+R4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R4}{SR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+S\+R4}\hypertarget{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f}{}\label{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f}
PC Card F\+I\+FO status and interrupt register 4, Address offset\+: 0x\+A4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
