// Seed: 686521533
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = id_1;
  assign id_2 = 1;
  assign module_1.id_12 = 0;
  id_3 :
  assert property (@(posedge 1) id_3)
  else;
endmodule
module module_1 #(
    parameter id_18 = 32'd40
) (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input supply0 id_4,
    output uwire id_5,
    output uwire id_6,
    output supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    input supply0 id_10,
    output tri0 id_11,
    output logic id_12,
    output uwire id_13,
    input tri0 id_14,
    input wire id_15,
    output tri0 id_16,
    output wire id_17,
    input tri1 _id_18,
    input uwire id_19
);
  wire [1 : id_18] id_21;
  initial @(id_21) id_12 <= id_4;
  assign #(-1) id_6 = 1;
  wire id_22;
  ;
  module_0 modCall_1 (
      id_22,
      id_21
  );
endmodule
