--IP Functional Simulation Model
--VERSION_BEGIN 14.0 cbx_mgl 2014:06:05:10:17:12:SJ cbx_simgen 2014:06:05:09:45:41:SJ  VERSION_END


-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

--synthesis_resources = lut 9 mux21 9 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001 IS 
	 PORT 
	 ( 
		 clk	:	IN  STD_LOGIC;
		 reset	:	IN  STD_LOGIC;
		 sink0_channel	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 sink0_data	:	IN  STD_LOGIC_VECTOR (107 DOWNTO 0);
		 sink0_endofpacket	:	IN  STD_LOGIC;
		 sink0_ready	:	OUT  STD_LOGIC;
		 sink0_startofpacket	:	IN  STD_LOGIC;
		 sink0_valid	:	IN  STD_LOGIC;
		 sink1_channel	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 sink1_data	:	IN  STD_LOGIC_VECTOR (107 DOWNTO 0);
		 sink1_endofpacket	:	IN  STD_LOGIC;
		 sink1_ready	:	OUT  STD_LOGIC;
		 sink1_startofpacket	:	IN  STD_LOGIC;
		 sink1_valid	:	IN  STD_LOGIC;
		 sink2_channel	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 sink2_data	:	IN  STD_LOGIC_VECTOR (107 DOWNTO 0);
		 sink2_endofpacket	:	IN  STD_LOGIC;
		 sink2_ready	:	OUT  STD_LOGIC;
		 sink2_startofpacket	:	IN  STD_LOGIC;
		 sink2_valid	:	IN  STD_LOGIC;
		 src_channel	:	OUT  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 src_data	:	OUT  STD_LOGIC_VECTOR (107 DOWNTO 0);
		 src_endofpacket	:	OUT  STD_LOGIC;
		 src_ready	:	IN  STD_LOGIC;
		 src_startofpacket	:	OUT  STD_LOGIC;
		 src_valid	:	OUT  STD_LOGIC
	 ); 
 END mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001;

 ARCHITECTURE RTL OF mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001 IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_0_1157q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1_1156q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_2_1155q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_0_25q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_1_4q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_2_3q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_0_13q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_1_29q	:	STD_LOGIC := '0';
	 SIGNAL	mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_2_28q	:	STD_LOGIC := '0';
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1144m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1145m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1146m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1147m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1148m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1149m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1150m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1151m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1152m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_w2w3w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1095w1110w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1095w1102w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1101w1114w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1089w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1091w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1097w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1094w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1104w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1100w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w2w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range1009w1010w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range1019w1020w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range1028w1029w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range1037w1038w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range1046w1047w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range1055w1056w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range1064w1065w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_channel_range1073w1074w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range42w43w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range937w938w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range946w947w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range955w956w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range964w965w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range973w974w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range982w983w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range991w992w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range1000w1001w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range133w134w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range142w143w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range151w152w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range160w161w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range169w170w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range178w179w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range187w188w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range196w197w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range205w206w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range214w215w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range52w53w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range223w224w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range232w233w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range241w242w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range250w251w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range259w260w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range268w269w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range277w278w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range286w287w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range295w296w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range304w305w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range61w62w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range313w314w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range322w323w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range331w332w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range340w341w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range349w350w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range358w359w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range367w368w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range376w377w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range385w386w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range394w395w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range70w71w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range403w404w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range412w413w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range421w422w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range430w431w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range439w440w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range448w449w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range457w458w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range466w467w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range475w476w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range484w485w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range79w80w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range493w494w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range502w503w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range511w512w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range520w521w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range529w530w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range538w539w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range547w548w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range556w557w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range565w566w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range574w575w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range88w89w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range583w584w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range592w593w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range601w602w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range610w611w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range619w620w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range628w629w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range637w638w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range646w647w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range655w656w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range664w665w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range97w98w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range673w674w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range682w683w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range4w5w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range694w695w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range703w704w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range712w713w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range721w722w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range730w731w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range739w740w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range748w749w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range106w107w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range757w758w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range766w767w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range775w776w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range784w785w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range793w794w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range802w803w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range811w812w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range820w821w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range829w830w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range838w839w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range115w116w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range847w848w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range856w857w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range865w866w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range874w875w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range883w884w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range892w893w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range901w902w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range910w911w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range919w920w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range928w929w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink0_data_range124w125w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range1011w1012w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range1021w1022w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range1030w1031w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range1039w1040w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range1048w1049w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range1057w1058w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range1066w1067w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_channel_range1075w1076w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range44w45w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range939w940w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range948w949w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range957w958w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range966w967w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range975w976w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range984w985w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range993w994w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range1002w1003w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range135w136w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range144w145w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range153w154w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range162w163w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range171w172w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range180w181w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range189w190w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range198w199w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range207w208w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range216w217w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range54w55w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range225w226w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range234w235w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range243w244w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range252w253w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range261w262w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range270w271w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range279w280w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range288w289w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range297w298w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range306w307w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range63w64w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range315w316w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range324w325w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range333w334w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range342w343w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range351w352w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range360w361w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range369w370w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range378w379w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range387w388w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range396w397w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range72w73w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range405w406w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range414w415w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range423w424w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range432w433w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range441w442w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range450w451w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range459w460w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range468w469w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range477w478w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range486w487w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range81w82w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range495w496w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range504w505w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range513w514w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range522w523w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range531w532w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range540w541w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range549w550w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range558w559w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range567w568w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range576w577w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range90w91w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range585w586w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range594w595w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range603w604w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range612w613w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range621w622w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range630w631w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range639w640w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range648w649w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range657w658w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range666w667w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range99w100w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range675w676w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range684w685w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range6w7w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range696w697w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range705w706w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range714w715w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range723w724w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range732w733w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range741w742w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range750w751w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range108w109w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range759w760w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range768w769w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range777w778w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range786w787w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range795w796w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range804w805w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range813w814w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range822w823w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range831w832w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range840w841w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range117w118w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range849w850w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range858w859w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range867w868w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range876w877w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range885w886w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range894w895w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range903w904w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range912w913w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range921w922w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range930w931w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink1_data_range126w127w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_channel_range1014w1015w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_channel_range1024w1025w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_channel_range1033w1034w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_channel_range1042w1043w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_channel_range1051w1052w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_channel_range1060w1061w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_channel_range1069w1070w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_channel_range1078w1079w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range47w48w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range942w943w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range951w952w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range960w961w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range969w970w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range978w979w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range987w988w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range996w997w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range1005w1006w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range138w139w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range147w148w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range156w157w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range165w166w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range174w175w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range183w184w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range192w193w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range201w202w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range210w211w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range219w220w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range57w58w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range228w229w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range237w238w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range246w247w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range255w256w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range264w265w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range273w274w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range282w283w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range291w292w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range300w301w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range309w310w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range66w67w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range318w319w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range327w328w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range336w337w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range345w346w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range354w355w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range363w364w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range372w373w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range381w382w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range390w391w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range399w400w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range75w76w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range408w409w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range417w418w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range426w427w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range435w436w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range444w445w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range453w454w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range462w463w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range471w472w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range480w481w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range489w490w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range84w85w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range498w499w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range507w508w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range516w517w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range525w526w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range534w535w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range543w544w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range552w553w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range561w562w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range570w571w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range579w580w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range93w94w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range588w589w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range597w598w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range606w607w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range615w616w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range624w625w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range633w634w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range642w643w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range651w652w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range660w661w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range669w670w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range102w103w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range678w679w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range687w688w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range9w10w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range699w700w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range708w709w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range717w718w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range726w727w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range735w736w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range744w745w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range753w754w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range111w112w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range762w763w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range771w772w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range780w781w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range789w790w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range798w799w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range807w808w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range816w817w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range825w826w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range834w835w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range843w844w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range120w121w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range852w853w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range861w862w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range870w871w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range879w880w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range888w889w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range897w898w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range906w907w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range915w916w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range924w925w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range933w934w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_sink2_data_range129w130w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_reset1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1087w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1095w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1101w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range1009w1010w1013w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range1019w1020w1023w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range1028w1029w1032w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range1037w1038w1041w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range1046w1047w1050w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range1055w1056w1059w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range1064w1065w1068w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_channel_range1073w1074w1077w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range42w43w46w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range937w938w941w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range946w947w950w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range955w956w959w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range964w965w968w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range973w974w977w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range982w983w986w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range991w992w995w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range1000w1001w1004w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range133w134w137w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range142w143w146w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range151w152w155w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range160w161w164w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range169w170w173w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range178w179w182w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range187w188w191w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range196w197w200w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range205w206w209w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range214w215w218w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range52w53w56w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range223w224w227w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range232w233w236w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range241w242w245w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range250w251w254w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range259w260w263w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range268w269w272w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range277w278w281w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range286w287w290w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range295w296w299w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range304w305w308w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range61w62w65w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range313w314w317w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range322w323w326w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range331w332w335w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range340w341w344w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range349w350w353w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range358w359w362w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range367w368w371w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range376w377w380w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range385w386w389w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range394w395w398w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range70w71w74w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range403w404w407w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range412w413w416w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range421w422w425w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range430w431w434w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range439w440w443w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range448w449w452w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range457w458w461w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range466w467w470w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range475w476w479w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range484w485w488w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range79w80w83w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range493w494w497w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range502w503w506w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range511w512w515w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range520w521w524w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range529w530w533w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range538w539w542w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range547w548w551w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range556w557w560w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range565w566w569w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range574w575w578w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range88w89w92w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range583w584w587w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range592w593w596w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range601w602w605w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range610w611w614w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range619w620w623w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range628w629w632w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range637w638w641w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range646w647w650w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range655w656w659w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range664w665w668w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range97w98w101w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range673w674w677w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range682w683w686w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range694w695w698w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range703w704w707w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range712w713w716w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range721w722w725w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range730w731w734w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range739w740w743w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range748w749w752w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range106w107w110w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range757w758w761w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range766w767w770w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range775w776w779w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range784w785w788w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range793w794w797w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range802w803w806w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range811w812w815w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range820w821w824w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range829w830w833w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range838w839w842w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range115w116w119w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range847w848w851w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range856w857w860w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range865w866w869w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range874w875w878w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range883w884w887w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range892w893w896w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range901w902w905w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range910w911w914w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range919w920w923w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range928w929w932w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_sink0_data_range124w125w128w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1016w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1026w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1035w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1044w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1053w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1062w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1071w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1080w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range42w43w46w49w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range937w938w941w944w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range946w947w950w953w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range955w956w959w962w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range964w965w968w971w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range973w974w977w980w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range982w983w986w989w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range991w992w995w998w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1007w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range133w134w137w140w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range142w143w146w149w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range151w152w155w158w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range160w161w164w167w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range169w170w173w176w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range178w179w182w185w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range187w188w191w194w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range196w197w200w203w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range205w206w209w212w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range214w215w218w221w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range52w53w56w59w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range223w224w227w230w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range232w233w236w239w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range241w242w245w248w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range250w251w254w257w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range259w260w263w266w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range268w269w272w275w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range277w278w281w284w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range286w287w290w293w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range295w296w299w302w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range304w305w308w311w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range61w62w65w68w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range313w314w317w320w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range322w323w326w329w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range331w332w335w338w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range340w341w344w347w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range349w350w353w356w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range358w359w362w365w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range367w368w371w374w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range376w377w380w383w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range385w386w389w392w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range394w395w398w401w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range70w71w74w77w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range403w404w407w410w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range412w413w416w419w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range421w422w425w428w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range430w431w434w437w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range439w440w443w446w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range448w449w452w455w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range457w458w461w464w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range466w467w470w473w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range475w476w479w482w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range484w485w488w491w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range79w80w83w86w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range493w494w497w500w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range502w503w506w509w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range511w512w515w518w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range520w521w524w527w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range529w530w533w536w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range538w539w542w545w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range547w548w551w554w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range556w557w560w563w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range565w566w569w572w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range574w575w578w581w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range88w89w92w95w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range583w584w587w590w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range592w593w596w599w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range601w602w605w608w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range610w611w614w617w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range619w620w623w626w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range628w629w632w635w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range637w638w641w644w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range646w647w650w653w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range655w656w659w662w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range664w665w668w671w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range97w98w101w104w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range673w674w677w680w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range682w683w686w689w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range694w695w698w701w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range703w704w707w710w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range712w713w716w719w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range721w722w725w728w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range730w731w734w737w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range739w740w743w746w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range748w749w752w755w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range106w107w110w113w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range757w758w761w764w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range766w767w770w773w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range775w776w779w782w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range784w785w788w791w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range793w794w797w800w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range802w803w806w809w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range811w812w815w818w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range820w821w824w827w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range829w830w833w836w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range838w839w842w845w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range115w116w119w122w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range847w848w851w854w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range856w857w860w863w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range865w866w869w872w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range874w875w878w881w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range883w884w887w890w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range892w893w896w899w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range901w902w905w908w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range910w911w914w917w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range919w920w923w926w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range928w929w932w935w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w_lg_w_lg_w_sink0_data_range124w125w128w131w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w691w692w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w691w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1087w1088w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1087w1090w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1095w1096w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_w1101w1103w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1093w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1099w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1187_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1192_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1198_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_1184_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_1189_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_2_1194_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_wideor0_1143_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_0_33_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_1_34_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_2_35_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_0_516_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_118_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_236_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_472_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_update_grant_12_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_wideor1_43_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
	 SIGNAL  wire_w_sink0_channel_range1009w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1019w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1028w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1037w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1046w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1055w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1064w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_channel_range1073w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range42w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range937w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range946w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range955w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range964w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range973w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range982w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range991w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range1000w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range133w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range142w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range151w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range160w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range169w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range178w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range187w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range196w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range205w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range214w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range52w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range223w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range232w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range241w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range250w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range259w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range268w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range277w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range286w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range295w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range304w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range61w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range313w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range322w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range331w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range340w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range349w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range358w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range367w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range376w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range385w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range394w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range70w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range403w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range412w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range421w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range430w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range439w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range448w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range457w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range466w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range475w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range484w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range79w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range493w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range502w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range511w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range520w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range529w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range538w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range547w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range556w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range565w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range574w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range88w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range583w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range592w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range601w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range610w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range619w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range628w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range637w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range646w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range655w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range664w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range97w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range673w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range682w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range4w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range694w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range703w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range712w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range721w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range730w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range739w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range748w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range106w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range757w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range766w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range775w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range784w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range793w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range802w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range811w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range820w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range829w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range838w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range115w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range847w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range856w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range865w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range874w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range883w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range892w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range901w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range910w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range919w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range928w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink0_data_range124w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1011w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1021w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1030w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1039w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1048w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1057w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1066w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_channel_range1075w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range44w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range939w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range948w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range957w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range966w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range975w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range984w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range993w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range1002w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range135w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range144w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range153w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range162w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range171w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range180w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range189w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range198w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range207w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range216w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range54w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range225w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range234w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range243w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range252w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range261w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range270w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range279w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range288w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range297w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range306w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range63w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range315w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range324w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range333w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range342w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range351w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range360w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range369w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range378w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range387w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range396w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range72w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range405w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range414w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range423w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range432w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range441w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range450w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range459w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range468w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range477w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range486w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range81w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range495w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range504w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range513w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range522w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range531w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range540w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range549w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range558w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range567w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range576w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range90w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range585w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range594w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range603w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range612w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range621w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range630w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range639w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range648w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range657w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range666w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range99w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range675w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range684w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range6w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range696w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range705w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range714w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range723w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range732w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range741w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range750w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range108w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range759w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range768w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range777w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range786w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range795w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range804w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range813w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range822w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range831w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range840w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range117w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range849w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range858w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range867w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range876w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range885w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range894w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range903w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range912w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range921w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range930w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink1_data_range126w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1014w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1024w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1033w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1042w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1051w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1060w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1069w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_channel_range1078w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range47w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range942w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range951w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range960w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range969w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range978w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range987w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range996w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range1005w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range138w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range147w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range156w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range165w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range174w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range183w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range192w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range201w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range210w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range219w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range57w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range228w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range237w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range246w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range255w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range264w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range273w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range282w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range291w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range300w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range309w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range66w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range318w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range327w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range336w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range345w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range354w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range363w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range372w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range381w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range390w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range399w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range75w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range408w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range417w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range426w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range435w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range444w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range453w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range462w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range471w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range480w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range489w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range84w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range498w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range507w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range516w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range525w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range534w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range543w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range552w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range561w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range570w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range579w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range93w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range588w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range597w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range606w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range615w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range624w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range633w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range642w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range651w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range660w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range669w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range102w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range678w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range687w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range9w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range699w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range708w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range717w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range726w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range735w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range744w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range753w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range111w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range762w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range771w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range780w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range789w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range798w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range807w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range816w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range825w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range834w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range843w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range120w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range852w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range861w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range870w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range879w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range888w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range897w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range906w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range915w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range924w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range933w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_sink2_data_range129w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
 BEGIN

	wire_w_lg_w2w3w(0) <= wire_w2w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_0_516_dataout;
	wire_w_lg_w1095w1110w(0) <= wire_w1095w(0) AND mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1_1156q;
	wire_w_lg_w1095w1102w(0) <= wire_w1095w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1198_dataout;
	wire_w_lg_w1101w1114w(0) <= wire_w1101w(0) AND mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_2_1155q;
	wire_w1089w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_0_33_dataout AND wire_w_lg_w1087w1088w(0);
	wire_w1091w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_0_33_dataout AND wire_w_lg_w1087w1090w(0);
	wire_w1097w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_1_34_dataout AND wire_w_lg_w1095w1096w(0);
	wire_w1094w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_1_34_dataout AND wire_w1093w(0);
	wire_w1104w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_2_35_dataout AND wire_w_lg_w1101w1103w(0);
	wire_w1100w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_2_35_dataout AND wire_w1099w(0);
	wire_w2w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_wideor1_43_dataout AND src_ready;
	wire_w_lg_w_sink0_channel_range1009w1010w(0) <= wire_w_sink0_channel_range1009w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_channel_range1019w1020w(0) <= wire_w_sink0_channel_range1019w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_channel_range1028w1029w(0) <= wire_w_sink0_channel_range1028w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_channel_range1037w1038w(0) <= wire_w_sink0_channel_range1037w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_channel_range1046w1047w(0) <= wire_w_sink0_channel_range1046w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_channel_range1055w1056w(0) <= wire_w_sink0_channel_range1055w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_channel_range1064w1065w(0) <= wire_w_sink0_channel_range1064w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_channel_range1073w1074w(0) <= wire_w_sink0_channel_range1073w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range42w43w(0) <= wire_w_sink0_data_range42w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range937w938w(0) <= wire_w_sink0_data_range937w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range946w947w(0) <= wire_w_sink0_data_range946w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range955w956w(0) <= wire_w_sink0_data_range955w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range964w965w(0) <= wire_w_sink0_data_range964w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range973w974w(0) <= wire_w_sink0_data_range973w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range982w983w(0) <= wire_w_sink0_data_range982w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range991w992w(0) <= wire_w_sink0_data_range991w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range1000w1001w(0) <= wire_w_sink0_data_range1000w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range133w134w(0) <= wire_w_sink0_data_range133w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range142w143w(0) <= wire_w_sink0_data_range142w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range151w152w(0) <= wire_w_sink0_data_range151w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range160w161w(0) <= wire_w_sink0_data_range160w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range169w170w(0) <= wire_w_sink0_data_range169w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range178w179w(0) <= wire_w_sink0_data_range178w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range187w188w(0) <= wire_w_sink0_data_range187w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range196w197w(0) <= wire_w_sink0_data_range196w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range205w206w(0) <= wire_w_sink0_data_range205w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range214w215w(0) <= wire_w_sink0_data_range214w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range52w53w(0) <= wire_w_sink0_data_range52w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range223w224w(0) <= wire_w_sink0_data_range223w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range232w233w(0) <= wire_w_sink0_data_range232w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range241w242w(0) <= wire_w_sink0_data_range241w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range250w251w(0) <= wire_w_sink0_data_range250w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range259w260w(0) <= wire_w_sink0_data_range259w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range268w269w(0) <= wire_w_sink0_data_range268w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range277w278w(0) <= wire_w_sink0_data_range277w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range286w287w(0) <= wire_w_sink0_data_range286w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range295w296w(0) <= wire_w_sink0_data_range295w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range304w305w(0) <= wire_w_sink0_data_range304w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range61w62w(0) <= wire_w_sink0_data_range61w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range313w314w(0) <= wire_w_sink0_data_range313w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range322w323w(0) <= wire_w_sink0_data_range322w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range331w332w(0) <= wire_w_sink0_data_range331w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range340w341w(0) <= wire_w_sink0_data_range340w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range349w350w(0) <= wire_w_sink0_data_range349w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range358w359w(0) <= wire_w_sink0_data_range358w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range367w368w(0) <= wire_w_sink0_data_range367w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range376w377w(0) <= wire_w_sink0_data_range376w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range385w386w(0) <= wire_w_sink0_data_range385w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range394w395w(0) <= wire_w_sink0_data_range394w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range70w71w(0) <= wire_w_sink0_data_range70w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range403w404w(0) <= wire_w_sink0_data_range403w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range412w413w(0) <= wire_w_sink0_data_range412w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range421w422w(0) <= wire_w_sink0_data_range421w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range430w431w(0) <= wire_w_sink0_data_range430w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range439w440w(0) <= wire_w_sink0_data_range439w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range448w449w(0) <= wire_w_sink0_data_range448w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range457w458w(0) <= wire_w_sink0_data_range457w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range466w467w(0) <= wire_w_sink0_data_range466w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range475w476w(0) <= wire_w_sink0_data_range475w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range484w485w(0) <= wire_w_sink0_data_range484w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range79w80w(0) <= wire_w_sink0_data_range79w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range493w494w(0) <= wire_w_sink0_data_range493w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range502w503w(0) <= wire_w_sink0_data_range502w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range511w512w(0) <= wire_w_sink0_data_range511w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range520w521w(0) <= wire_w_sink0_data_range520w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range529w530w(0) <= wire_w_sink0_data_range529w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range538w539w(0) <= wire_w_sink0_data_range538w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range547w548w(0) <= wire_w_sink0_data_range547w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range556w557w(0) <= wire_w_sink0_data_range556w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range565w566w(0) <= wire_w_sink0_data_range565w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range574w575w(0) <= wire_w_sink0_data_range574w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range88w89w(0) <= wire_w_sink0_data_range88w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range583w584w(0) <= wire_w_sink0_data_range583w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range592w593w(0) <= wire_w_sink0_data_range592w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range601w602w(0) <= wire_w_sink0_data_range601w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range610w611w(0) <= wire_w_sink0_data_range610w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range619w620w(0) <= wire_w_sink0_data_range619w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range628w629w(0) <= wire_w_sink0_data_range628w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range637w638w(0) <= wire_w_sink0_data_range637w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range646w647w(0) <= wire_w_sink0_data_range646w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range655w656w(0) <= wire_w_sink0_data_range655w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range664w665w(0) <= wire_w_sink0_data_range664w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range97w98w(0) <= wire_w_sink0_data_range97w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range673w674w(0) <= wire_w_sink0_data_range673w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range682w683w(0) <= wire_w_sink0_data_range682w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range4w5w(0) <= wire_w_sink0_data_range4w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range694w695w(0) <= wire_w_sink0_data_range694w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range703w704w(0) <= wire_w_sink0_data_range703w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range712w713w(0) <= wire_w_sink0_data_range712w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range721w722w(0) <= wire_w_sink0_data_range721w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range730w731w(0) <= wire_w_sink0_data_range730w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range739w740w(0) <= wire_w_sink0_data_range739w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range748w749w(0) <= wire_w_sink0_data_range748w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range106w107w(0) <= wire_w_sink0_data_range106w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range757w758w(0) <= wire_w_sink0_data_range757w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range766w767w(0) <= wire_w_sink0_data_range766w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range775w776w(0) <= wire_w_sink0_data_range775w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range784w785w(0) <= wire_w_sink0_data_range784w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range793w794w(0) <= wire_w_sink0_data_range793w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range802w803w(0) <= wire_w_sink0_data_range802w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range811w812w(0) <= wire_w_sink0_data_range811w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range820w821w(0) <= wire_w_sink0_data_range820w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range829w830w(0) <= wire_w_sink0_data_range829w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range838w839w(0) <= wire_w_sink0_data_range838w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range115w116w(0) <= wire_w_sink0_data_range115w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range847w848w(0) <= wire_w_sink0_data_range847w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range856w857w(0) <= wire_w_sink0_data_range856w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range865w866w(0) <= wire_w_sink0_data_range865w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range874w875w(0) <= wire_w_sink0_data_range874w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range883w884w(0) <= wire_w_sink0_data_range883w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range892w893w(0) <= wire_w_sink0_data_range892w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range901w902w(0) <= wire_w_sink0_data_range901w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range910w911w(0) <= wire_w_sink0_data_range910w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range919w920w(0) <= wire_w_sink0_data_range919w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range928w929w(0) <= wire_w_sink0_data_range928w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink0_data_range124w125w(0) <= wire_w_sink0_data_range124w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout;
	wire_w_lg_w_sink1_channel_range1011w1012w(0) <= wire_w_sink1_channel_range1011w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_channel_range1021w1022w(0) <= wire_w_sink1_channel_range1021w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_channel_range1030w1031w(0) <= wire_w_sink1_channel_range1030w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_channel_range1039w1040w(0) <= wire_w_sink1_channel_range1039w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_channel_range1048w1049w(0) <= wire_w_sink1_channel_range1048w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_channel_range1057w1058w(0) <= wire_w_sink1_channel_range1057w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_channel_range1066w1067w(0) <= wire_w_sink1_channel_range1066w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_channel_range1075w1076w(0) <= wire_w_sink1_channel_range1075w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range44w45w(0) <= wire_w_sink1_data_range44w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range939w940w(0) <= wire_w_sink1_data_range939w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range948w949w(0) <= wire_w_sink1_data_range948w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range957w958w(0) <= wire_w_sink1_data_range957w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range966w967w(0) <= wire_w_sink1_data_range966w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range975w976w(0) <= wire_w_sink1_data_range975w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range984w985w(0) <= wire_w_sink1_data_range984w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range993w994w(0) <= wire_w_sink1_data_range993w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range1002w1003w(0) <= wire_w_sink1_data_range1002w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range135w136w(0) <= wire_w_sink1_data_range135w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range144w145w(0) <= wire_w_sink1_data_range144w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range153w154w(0) <= wire_w_sink1_data_range153w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range162w163w(0) <= wire_w_sink1_data_range162w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range171w172w(0) <= wire_w_sink1_data_range171w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range180w181w(0) <= wire_w_sink1_data_range180w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range189w190w(0) <= wire_w_sink1_data_range189w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range198w199w(0) <= wire_w_sink1_data_range198w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range207w208w(0) <= wire_w_sink1_data_range207w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range216w217w(0) <= wire_w_sink1_data_range216w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range54w55w(0) <= wire_w_sink1_data_range54w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range225w226w(0) <= wire_w_sink1_data_range225w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range234w235w(0) <= wire_w_sink1_data_range234w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range243w244w(0) <= wire_w_sink1_data_range243w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range252w253w(0) <= wire_w_sink1_data_range252w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range261w262w(0) <= wire_w_sink1_data_range261w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range270w271w(0) <= wire_w_sink1_data_range270w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range279w280w(0) <= wire_w_sink1_data_range279w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range288w289w(0) <= wire_w_sink1_data_range288w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range297w298w(0) <= wire_w_sink1_data_range297w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range306w307w(0) <= wire_w_sink1_data_range306w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range63w64w(0) <= wire_w_sink1_data_range63w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range315w316w(0) <= wire_w_sink1_data_range315w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range324w325w(0) <= wire_w_sink1_data_range324w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range333w334w(0) <= wire_w_sink1_data_range333w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range342w343w(0) <= wire_w_sink1_data_range342w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range351w352w(0) <= wire_w_sink1_data_range351w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range360w361w(0) <= wire_w_sink1_data_range360w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range369w370w(0) <= wire_w_sink1_data_range369w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range378w379w(0) <= wire_w_sink1_data_range378w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range387w388w(0) <= wire_w_sink1_data_range387w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range396w397w(0) <= wire_w_sink1_data_range396w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range72w73w(0) <= wire_w_sink1_data_range72w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range405w406w(0) <= wire_w_sink1_data_range405w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range414w415w(0) <= wire_w_sink1_data_range414w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range423w424w(0) <= wire_w_sink1_data_range423w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range432w433w(0) <= wire_w_sink1_data_range432w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range441w442w(0) <= wire_w_sink1_data_range441w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range450w451w(0) <= wire_w_sink1_data_range450w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range459w460w(0) <= wire_w_sink1_data_range459w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range468w469w(0) <= wire_w_sink1_data_range468w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range477w478w(0) <= wire_w_sink1_data_range477w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range486w487w(0) <= wire_w_sink1_data_range486w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range81w82w(0) <= wire_w_sink1_data_range81w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range495w496w(0) <= wire_w_sink1_data_range495w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range504w505w(0) <= wire_w_sink1_data_range504w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range513w514w(0) <= wire_w_sink1_data_range513w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range522w523w(0) <= wire_w_sink1_data_range522w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range531w532w(0) <= wire_w_sink1_data_range531w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range540w541w(0) <= wire_w_sink1_data_range540w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range549w550w(0) <= wire_w_sink1_data_range549w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range558w559w(0) <= wire_w_sink1_data_range558w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range567w568w(0) <= wire_w_sink1_data_range567w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range576w577w(0) <= wire_w_sink1_data_range576w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range90w91w(0) <= wire_w_sink1_data_range90w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range585w586w(0) <= wire_w_sink1_data_range585w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range594w595w(0) <= wire_w_sink1_data_range594w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range603w604w(0) <= wire_w_sink1_data_range603w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range612w613w(0) <= wire_w_sink1_data_range612w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range621w622w(0) <= wire_w_sink1_data_range621w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range630w631w(0) <= wire_w_sink1_data_range630w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range639w640w(0) <= wire_w_sink1_data_range639w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range648w649w(0) <= wire_w_sink1_data_range648w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range657w658w(0) <= wire_w_sink1_data_range657w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range666w667w(0) <= wire_w_sink1_data_range666w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range99w100w(0) <= wire_w_sink1_data_range99w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range675w676w(0) <= wire_w_sink1_data_range675w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range684w685w(0) <= wire_w_sink1_data_range684w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range6w7w(0) <= wire_w_sink1_data_range6w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range696w697w(0) <= wire_w_sink1_data_range696w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range705w706w(0) <= wire_w_sink1_data_range705w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range714w715w(0) <= wire_w_sink1_data_range714w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range723w724w(0) <= wire_w_sink1_data_range723w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range732w733w(0) <= wire_w_sink1_data_range732w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range741w742w(0) <= wire_w_sink1_data_range741w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range750w751w(0) <= wire_w_sink1_data_range750w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range108w109w(0) <= wire_w_sink1_data_range108w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range759w760w(0) <= wire_w_sink1_data_range759w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range768w769w(0) <= wire_w_sink1_data_range768w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range777w778w(0) <= wire_w_sink1_data_range777w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range786w787w(0) <= wire_w_sink1_data_range786w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range795w796w(0) <= wire_w_sink1_data_range795w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range804w805w(0) <= wire_w_sink1_data_range804w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range813w814w(0) <= wire_w_sink1_data_range813w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range822w823w(0) <= wire_w_sink1_data_range822w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range831w832w(0) <= wire_w_sink1_data_range831w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range840w841w(0) <= wire_w_sink1_data_range840w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range117w118w(0) <= wire_w_sink1_data_range117w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range849w850w(0) <= wire_w_sink1_data_range849w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range858w859w(0) <= wire_w_sink1_data_range858w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range867w868w(0) <= wire_w_sink1_data_range867w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range876w877w(0) <= wire_w_sink1_data_range876w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range885w886w(0) <= wire_w_sink1_data_range885w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range894w895w(0) <= wire_w_sink1_data_range894w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range903w904w(0) <= wire_w_sink1_data_range903w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range912w913w(0) <= wire_w_sink1_data_range912w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range921w922w(0) <= wire_w_sink1_data_range921w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range930w931w(0) <= wire_w_sink1_data_range930w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink1_data_range126w127w(0) <= wire_w_sink1_data_range126w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout;
	wire_w_lg_w_sink2_channel_range1014w1015w(0) <= wire_w_sink2_channel_range1014w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_channel_range1024w1025w(0) <= wire_w_sink2_channel_range1024w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_channel_range1033w1034w(0) <= wire_w_sink2_channel_range1033w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_channel_range1042w1043w(0) <= wire_w_sink2_channel_range1042w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_channel_range1051w1052w(0) <= wire_w_sink2_channel_range1051w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_channel_range1060w1061w(0) <= wire_w_sink2_channel_range1060w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_channel_range1069w1070w(0) <= wire_w_sink2_channel_range1069w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_channel_range1078w1079w(0) <= wire_w_sink2_channel_range1078w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range47w48w(0) <= wire_w_sink2_data_range47w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range942w943w(0) <= wire_w_sink2_data_range942w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range951w952w(0) <= wire_w_sink2_data_range951w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range960w961w(0) <= wire_w_sink2_data_range960w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range969w970w(0) <= wire_w_sink2_data_range969w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range978w979w(0) <= wire_w_sink2_data_range978w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range987w988w(0) <= wire_w_sink2_data_range987w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range996w997w(0) <= wire_w_sink2_data_range996w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range1005w1006w(0) <= wire_w_sink2_data_range1005w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range138w139w(0) <= wire_w_sink2_data_range138w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range147w148w(0) <= wire_w_sink2_data_range147w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range156w157w(0) <= wire_w_sink2_data_range156w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range165w166w(0) <= wire_w_sink2_data_range165w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range174w175w(0) <= wire_w_sink2_data_range174w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range183w184w(0) <= wire_w_sink2_data_range183w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range192w193w(0) <= wire_w_sink2_data_range192w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range201w202w(0) <= wire_w_sink2_data_range201w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range210w211w(0) <= wire_w_sink2_data_range210w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range219w220w(0) <= wire_w_sink2_data_range219w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range57w58w(0) <= wire_w_sink2_data_range57w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range228w229w(0) <= wire_w_sink2_data_range228w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range237w238w(0) <= wire_w_sink2_data_range237w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range246w247w(0) <= wire_w_sink2_data_range246w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range255w256w(0) <= wire_w_sink2_data_range255w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range264w265w(0) <= wire_w_sink2_data_range264w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range273w274w(0) <= wire_w_sink2_data_range273w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range282w283w(0) <= wire_w_sink2_data_range282w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range291w292w(0) <= wire_w_sink2_data_range291w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range300w301w(0) <= wire_w_sink2_data_range300w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range309w310w(0) <= wire_w_sink2_data_range309w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range66w67w(0) <= wire_w_sink2_data_range66w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range318w319w(0) <= wire_w_sink2_data_range318w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range327w328w(0) <= wire_w_sink2_data_range327w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range336w337w(0) <= wire_w_sink2_data_range336w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range345w346w(0) <= wire_w_sink2_data_range345w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range354w355w(0) <= wire_w_sink2_data_range354w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range363w364w(0) <= wire_w_sink2_data_range363w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range372w373w(0) <= wire_w_sink2_data_range372w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range381w382w(0) <= wire_w_sink2_data_range381w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range390w391w(0) <= wire_w_sink2_data_range390w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range399w400w(0) <= wire_w_sink2_data_range399w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range75w76w(0) <= wire_w_sink2_data_range75w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range408w409w(0) <= wire_w_sink2_data_range408w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range417w418w(0) <= wire_w_sink2_data_range417w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range426w427w(0) <= wire_w_sink2_data_range426w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range435w436w(0) <= wire_w_sink2_data_range435w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range444w445w(0) <= wire_w_sink2_data_range444w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range453w454w(0) <= wire_w_sink2_data_range453w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range462w463w(0) <= wire_w_sink2_data_range462w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range471w472w(0) <= wire_w_sink2_data_range471w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range480w481w(0) <= wire_w_sink2_data_range480w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range489w490w(0) <= wire_w_sink2_data_range489w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range84w85w(0) <= wire_w_sink2_data_range84w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range498w499w(0) <= wire_w_sink2_data_range498w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range507w508w(0) <= wire_w_sink2_data_range507w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range516w517w(0) <= wire_w_sink2_data_range516w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range525w526w(0) <= wire_w_sink2_data_range525w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range534w535w(0) <= wire_w_sink2_data_range534w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range543w544w(0) <= wire_w_sink2_data_range543w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range552w553w(0) <= wire_w_sink2_data_range552w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range561w562w(0) <= wire_w_sink2_data_range561w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range570w571w(0) <= wire_w_sink2_data_range570w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range579w580w(0) <= wire_w_sink2_data_range579w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range93w94w(0) <= wire_w_sink2_data_range93w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range588w589w(0) <= wire_w_sink2_data_range588w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range597w598w(0) <= wire_w_sink2_data_range597w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range606w607w(0) <= wire_w_sink2_data_range606w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range615w616w(0) <= wire_w_sink2_data_range615w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range624w625w(0) <= wire_w_sink2_data_range624w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range633w634w(0) <= wire_w_sink2_data_range633w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range642w643w(0) <= wire_w_sink2_data_range642w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range651w652w(0) <= wire_w_sink2_data_range651w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range660w661w(0) <= wire_w_sink2_data_range660w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range669w670w(0) <= wire_w_sink2_data_range669w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range102w103w(0) <= wire_w_sink2_data_range102w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range678w679w(0) <= wire_w_sink2_data_range678w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range687w688w(0) <= wire_w_sink2_data_range687w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range9w10w(0) <= wire_w_sink2_data_range9w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range699w700w(0) <= wire_w_sink2_data_range699w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range708w709w(0) <= wire_w_sink2_data_range708w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range717w718w(0) <= wire_w_sink2_data_range717w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range726w727w(0) <= wire_w_sink2_data_range726w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range735w736w(0) <= wire_w_sink2_data_range735w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range744w745w(0) <= wire_w_sink2_data_range744w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range753w754w(0) <= wire_w_sink2_data_range753w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range111w112w(0) <= wire_w_sink2_data_range111w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range762w763w(0) <= wire_w_sink2_data_range762w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range771w772w(0) <= wire_w_sink2_data_range771w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range780w781w(0) <= wire_w_sink2_data_range780w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range789w790w(0) <= wire_w_sink2_data_range789w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range798w799w(0) <= wire_w_sink2_data_range798w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range807w808w(0) <= wire_w_sink2_data_range807w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range816w817w(0) <= wire_w_sink2_data_range816w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range825w826w(0) <= wire_w_sink2_data_range825w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range834w835w(0) <= wire_w_sink2_data_range834w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range843w844w(0) <= wire_w_sink2_data_range843w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range120w121w(0) <= wire_w_sink2_data_range120w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range852w853w(0) <= wire_w_sink2_data_range852w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range861w862w(0) <= wire_w_sink2_data_range861w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range870w871w(0) <= wire_w_sink2_data_range870w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range879w880w(0) <= wire_w_sink2_data_range879w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range888w889w(0) <= wire_w_sink2_data_range888w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range897w898w(0) <= wire_w_sink2_data_range897w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range906w907w(0) <= wire_w_sink2_data_range906w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range915w916w(0) <= wire_w_sink2_data_range915w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range924w925w(0) <= wire_w_sink2_data_range924w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range933w934w(0) <= wire_w_sink2_data_range933w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_w_sink2_data_range129w130w(0) <= wire_w_sink2_data_range129w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout;
	wire_w_lg_reset1w(0) <= NOT reset;
	wire_w1087w(0) <= NOT s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_0_33_dataout;
	wire_w1095w(0) <= NOT s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_1_34_dataout;
	wire_w1101w(0) <= NOT s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_2_35_dataout;
	wire_w_lg_w_lg_w_sink0_channel_range1009w1010w1013w(0) <= wire_w_lg_w_sink0_channel_range1009w1010w(0) OR wire_w_lg_w_sink1_channel_range1011w1012w(0);
	wire_w_lg_w_lg_w_sink0_channel_range1019w1020w1023w(0) <= wire_w_lg_w_sink0_channel_range1019w1020w(0) OR wire_w_lg_w_sink1_channel_range1021w1022w(0);
	wire_w_lg_w_lg_w_sink0_channel_range1028w1029w1032w(0) <= wire_w_lg_w_sink0_channel_range1028w1029w(0) OR wire_w_lg_w_sink1_channel_range1030w1031w(0);
	wire_w_lg_w_lg_w_sink0_channel_range1037w1038w1041w(0) <= wire_w_lg_w_sink0_channel_range1037w1038w(0) OR wire_w_lg_w_sink1_channel_range1039w1040w(0);
	wire_w_lg_w_lg_w_sink0_channel_range1046w1047w1050w(0) <= wire_w_lg_w_sink0_channel_range1046w1047w(0) OR wire_w_lg_w_sink1_channel_range1048w1049w(0);
	wire_w_lg_w_lg_w_sink0_channel_range1055w1056w1059w(0) <= wire_w_lg_w_sink0_channel_range1055w1056w(0) OR wire_w_lg_w_sink1_channel_range1057w1058w(0);
	wire_w_lg_w_lg_w_sink0_channel_range1064w1065w1068w(0) <= wire_w_lg_w_sink0_channel_range1064w1065w(0) OR wire_w_lg_w_sink1_channel_range1066w1067w(0);
	wire_w_lg_w_lg_w_sink0_channel_range1073w1074w1077w(0) <= wire_w_lg_w_sink0_channel_range1073w1074w(0) OR wire_w_lg_w_sink1_channel_range1075w1076w(0);
	wire_w_lg_w_lg_w_sink0_data_range42w43w46w(0) <= wire_w_lg_w_sink0_data_range42w43w(0) OR wire_w_lg_w_sink1_data_range44w45w(0);
	wire_w_lg_w_lg_w_sink0_data_range937w938w941w(0) <= wire_w_lg_w_sink0_data_range937w938w(0) OR wire_w_lg_w_sink1_data_range939w940w(0);
	wire_w_lg_w_lg_w_sink0_data_range946w947w950w(0) <= wire_w_lg_w_sink0_data_range946w947w(0) OR wire_w_lg_w_sink1_data_range948w949w(0);
	wire_w_lg_w_lg_w_sink0_data_range955w956w959w(0) <= wire_w_lg_w_sink0_data_range955w956w(0) OR wire_w_lg_w_sink1_data_range957w958w(0);
	wire_w_lg_w_lg_w_sink0_data_range964w965w968w(0) <= wire_w_lg_w_sink0_data_range964w965w(0) OR wire_w_lg_w_sink1_data_range966w967w(0);
	wire_w_lg_w_lg_w_sink0_data_range973w974w977w(0) <= wire_w_lg_w_sink0_data_range973w974w(0) OR wire_w_lg_w_sink1_data_range975w976w(0);
	wire_w_lg_w_lg_w_sink0_data_range982w983w986w(0) <= wire_w_lg_w_sink0_data_range982w983w(0) OR wire_w_lg_w_sink1_data_range984w985w(0);
	wire_w_lg_w_lg_w_sink0_data_range991w992w995w(0) <= wire_w_lg_w_sink0_data_range991w992w(0) OR wire_w_lg_w_sink1_data_range993w994w(0);
	wire_w_lg_w_lg_w_sink0_data_range1000w1001w1004w(0) <= wire_w_lg_w_sink0_data_range1000w1001w(0) OR wire_w_lg_w_sink1_data_range1002w1003w(0);
	wire_w_lg_w_lg_w_sink0_data_range133w134w137w(0) <= wire_w_lg_w_sink0_data_range133w134w(0) OR wire_w_lg_w_sink1_data_range135w136w(0);
	wire_w_lg_w_lg_w_sink0_data_range142w143w146w(0) <= wire_w_lg_w_sink0_data_range142w143w(0) OR wire_w_lg_w_sink1_data_range144w145w(0);
	wire_w_lg_w_lg_w_sink0_data_range151w152w155w(0) <= wire_w_lg_w_sink0_data_range151w152w(0) OR wire_w_lg_w_sink1_data_range153w154w(0);
	wire_w_lg_w_lg_w_sink0_data_range160w161w164w(0) <= wire_w_lg_w_sink0_data_range160w161w(0) OR wire_w_lg_w_sink1_data_range162w163w(0);
	wire_w_lg_w_lg_w_sink0_data_range169w170w173w(0) <= wire_w_lg_w_sink0_data_range169w170w(0) OR wire_w_lg_w_sink1_data_range171w172w(0);
	wire_w_lg_w_lg_w_sink0_data_range178w179w182w(0) <= wire_w_lg_w_sink0_data_range178w179w(0) OR wire_w_lg_w_sink1_data_range180w181w(0);
	wire_w_lg_w_lg_w_sink0_data_range187w188w191w(0) <= wire_w_lg_w_sink0_data_range187w188w(0) OR wire_w_lg_w_sink1_data_range189w190w(0);
	wire_w_lg_w_lg_w_sink0_data_range196w197w200w(0) <= wire_w_lg_w_sink0_data_range196w197w(0) OR wire_w_lg_w_sink1_data_range198w199w(0);
	wire_w_lg_w_lg_w_sink0_data_range205w206w209w(0) <= wire_w_lg_w_sink0_data_range205w206w(0) OR wire_w_lg_w_sink1_data_range207w208w(0);
	wire_w_lg_w_lg_w_sink0_data_range214w215w218w(0) <= wire_w_lg_w_sink0_data_range214w215w(0) OR wire_w_lg_w_sink1_data_range216w217w(0);
	wire_w_lg_w_lg_w_sink0_data_range52w53w56w(0) <= wire_w_lg_w_sink0_data_range52w53w(0) OR wire_w_lg_w_sink1_data_range54w55w(0);
	wire_w_lg_w_lg_w_sink0_data_range223w224w227w(0) <= wire_w_lg_w_sink0_data_range223w224w(0) OR wire_w_lg_w_sink1_data_range225w226w(0);
	wire_w_lg_w_lg_w_sink0_data_range232w233w236w(0) <= wire_w_lg_w_sink0_data_range232w233w(0) OR wire_w_lg_w_sink1_data_range234w235w(0);
	wire_w_lg_w_lg_w_sink0_data_range241w242w245w(0) <= wire_w_lg_w_sink0_data_range241w242w(0) OR wire_w_lg_w_sink1_data_range243w244w(0);
	wire_w_lg_w_lg_w_sink0_data_range250w251w254w(0) <= wire_w_lg_w_sink0_data_range250w251w(0) OR wire_w_lg_w_sink1_data_range252w253w(0);
	wire_w_lg_w_lg_w_sink0_data_range259w260w263w(0) <= wire_w_lg_w_sink0_data_range259w260w(0) OR wire_w_lg_w_sink1_data_range261w262w(0);
	wire_w_lg_w_lg_w_sink0_data_range268w269w272w(0) <= wire_w_lg_w_sink0_data_range268w269w(0) OR wire_w_lg_w_sink1_data_range270w271w(0);
	wire_w_lg_w_lg_w_sink0_data_range277w278w281w(0) <= wire_w_lg_w_sink0_data_range277w278w(0) OR wire_w_lg_w_sink1_data_range279w280w(0);
	wire_w_lg_w_lg_w_sink0_data_range286w287w290w(0) <= wire_w_lg_w_sink0_data_range286w287w(0) OR wire_w_lg_w_sink1_data_range288w289w(0);
	wire_w_lg_w_lg_w_sink0_data_range295w296w299w(0) <= wire_w_lg_w_sink0_data_range295w296w(0) OR wire_w_lg_w_sink1_data_range297w298w(0);
	wire_w_lg_w_lg_w_sink0_data_range304w305w308w(0) <= wire_w_lg_w_sink0_data_range304w305w(0) OR wire_w_lg_w_sink1_data_range306w307w(0);
	wire_w_lg_w_lg_w_sink0_data_range61w62w65w(0) <= wire_w_lg_w_sink0_data_range61w62w(0) OR wire_w_lg_w_sink1_data_range63w64w(0);
	wire_w_lg_w_lg_w_sink0_data_range313w314w317w(0) <= wire_w_lg_w_sink0_data_range313w314w(0) OR wire_w_lg_w_sink1_data_range315w316w(0);
	wire_w_lg_w_lg_w_sink0_data_range322w323w326w(0) <= wire_w_lg_w_sink0_data_range322w323w(0) OR wire_w_lg_w_sink1_data_range324w325w(0);
	wire_w_lg_w_lg_w_sink0_data_range331w332w335w(0) <= wire_w_lg_w_sink0_data_range331w332w(0) OR wire_w_lg_w_sink1_data_range333w334w(0);
	wire_w_lg_w_lg_w_sink0_data_range340w341w344w(0) <= wire_w_lg_w_sink0_data_range340w341w(0) OR wire_w_lg_w_sink1_data_range342w343w(0);
	wire_w_lg_w_lg_w_sink0_data_range349w350w353w(0) <= wire_w_lg_w_sink0_data_range349w350w(0) OR wire_w_lg_w_sink1_data_range351w352w(0);
	wire_w_lg_w_lg_w_sink0_data_range358w359w362w(0) <= wire_w_lg_w_sink0_data_range358w359w(0) OR wire_w_lg_w_sink1_data_range360w361w(0);
	wire_w_lg_w_lg_w_sink0_data_range367w368w371w(0) <= wire_w_lg_w_sink0_data_range367w368w(0) OR wire_w_lg_w_sink1_data_range369w370w(0);
	wire_w_lg_w_lg_w_sink0_data_range376w377w380w(0) <= wire_w_lg_w_sink0_data_range376w377w(0) OR wire_w_lg_w_sink1_data_range378w379w(0);
	wire_w_lg_w_lg_w_sink0_data_range385w386w389w(0) <= wire_w_lg_w_sink0_data_range385w386w(0) OR wire_w_lg_w_sink1_data_range387w388w(0);
	wire_w_lg_w_lg_w_sink0_data_range394w395w398w(0) <= wire_w_lg_w_sink0_data_range394w395w(0) OR wire_w_lg_w_sink1_data_range396w397w(0);
	wire_w_lg_w_lg_w_sink0_data_range70w71w74w(0) <= wire_w_lg_w_sink0_data_range70w71w(0) OR wire_w_lg_w_sink1_data_range72w73w(0);
	wire_w_lg_w_lg_w_sink0_data_range403w404w407w(0) <= wire_w_lg_w_sink0_data_range403w404w(0) OR wire_w_lg_w_sink1_data_range405w406w(0);
	wire_w_lg_w_lg_w_sink0_data_range412w413w416w(0) <= wire_w_lg_w_sink0_data_range412w413w(0) OR wire_w_lg_w_sink1_data_range414w415w(0);
	wire_w_lg_w_lg_w_sink0_data_range421w422w425w(0) <= wire_w_lg_w_sink0_data_range421w422w(0) OR wire_w_lg_w_sink1_data_range423w424w(0);
	wire_w_lg_w_lg_w_sink0_data_range430w431w434w(0) <= wire_w_lg_w_sink0_data_range430w431w(0) OR wire_w_lg_w_sink1_data_range432w433w(0);
	wire_w_lg_w_lg_w_sink0_data_range439w440w443w(0) <= wire_w_lg_w_sink0_data_range439w440w(0) OR wire_w_lg_w_sink1_data_range441w442w(0);
	wire_w_lg_w_lg_w_sink0_data_range448w449w452w(0) <= wire_w_lg_w_sink0_data_range448w449w(0) OR wire_w_lg_w_sink1_data_range450w451w(0);
	wire_w_lg_w_lg_w_sink0_data_range457w458w461w(0) <= wire_w_lg_w_sink0_data_range457w458w(0) OR wire_w_lg_w_sink1_data_range459w460w(0);
	wire_w_lg_w_lg_w_sink0_data_range466w467w470w(0) <= wire_w_lg_w_sink0_data_range466w467w(0) OR wire_w_lg_w_sink1_data_range468w469w(0);
	wire_w_lg_w_lg_w_sink0_data_range475w476w479w(0) <= wire_w_lg_w_sink0_data_range475w476w(0) OR wire_w_lg_w_sink1_data_range477w478w(0);
	wire_w_lg_w_lg_w_sink0_data_range484w485w488w(0) <= wire_w_lg_w_sink0_data_range484w485w(0) OR wire_w_lg_w_sink1_data_range486w487w(0);
	wire_w_lg_w_lg_w_sink0_data_range79w80w83w(0) <= wire_w_lg_w_sink0_data_range79w80w(0) OR wire_w_lg_w_sink1_data_range81w82w(0);
	wire_w_lg_w_lg_w_sink0_data_range493w494w497w(0) <= wire_w_lg_w_sink0_data_range493w494w(0) OR wire_w_lg_w_sink1_data_range495w496w(0);
	wire_w_lg_w_lg_w_sink0_data_range502w503w506w(0) <= wire_w_lg_w_sink0_data_range502w503w(0) OR wire_w_lg_w_sink1_data_range504w505w(0);
	wire_w_lg_w_lg_w_sink0_data_range511w512w515w(0) <= wire_w_lg_w_sink0_data_range511w512w(0) OR wire_w_lg_w_sink1_data_range513w514w(0);
	wire_w_lg_w_lg_w_sink0_data_range520w521w524w(0) <= wire_w_lg_w_sink0_data_range520w521w(0) OR wire_w_lg_w_sink1_data_range522w523w(0);
	wire_w_lg_w_lg_w_sink0_data_range529w530w533w(0) <= wire_w_lg_w_sink0_data_range529w530w(0) OR wire_w_lg_w_sink1_data_range531w532w(0);
	wire_w_lg_w_lg_w_sink0_data_range538w539w542w(0) <= wire_w_lg_w_sink0_data_range538w539w(0) OR wire_w_lg_w_sink1_data_range540w541w(0);
	wire_w_lg_w_lg_w_sink0_data_range547w548w551w(0) <= wire_w_lg_w_sink0_data_range547w548w(0) OR wire_w_lg_w_sink1_data_range549w550w(0);
	wire_w_lg_w_lg_w_sink0_data_range556w557w560w(0) <= wire_w_lg_w_sink0_data_range556w557w(0) OR wire_w_lg_w_sink1_data_range558w559w(0);
	wire_w_lg_w_lg_w_sink0_data_range565w566w569w(0) <= wire_w_lg_w_sink0_data_range565w566w(0) OR wire_w_lg_w_sink1_data_range567w568w(0);
	wire_w_lg_w_lg_w_sink0_data_range574w575w578w(0) <= wire_w_lg_w_sink0_data_range574w575w(0) OR wire_w_lg_w_sink1_data_range576w577w(0);
	wire_w_lg_w_lg_w_sink0_data_range88w89w92w(0) <= wire_w_lg_w_sink0_data_range88w89w(0) OR wire_w_lg_w_sink1_data_range90w91w(0);
	wire_w_lg_w_lg_w_sink0_data_range583w584w587w(0) <= wire_w_lg_w_sink0_data_range583w584w(0) OR wire_w_lg_w_sink1_data_range585w586w(0);
	wire_w_lg_w_lg_w_sink0_data_range592w593w596w(0) <= wire_w_lg_w_sink0_data_range592w593w(0) OR wire_w_lg_w_sink1_data_range594w595w(0);
	wire_w_lg_w_lg_w_sink0_data_range601w602w605w(0) <= wire_w_lg_w_sink0_data_range601w602w(0) OR wire_w_lg_w_sink1_data_range603w604w(0);
	wire_w_lg_w_lg_w_sink0_data_range610w611w614w(0) <= wire_w_lg_w_sink0_data_range610w611w(0) OR wire_w_lg_w_sink1_data_range612w613w(0);
	wire_w_lg_w_lg_w_sink0_data_range619w620w623w(0) <= wire_w_lg_w_sink0_data_range619w620w(0) OR wire_w_lg_w_sink1_data_range621w622w(0);
	wire_w_lg_w_lg_w_sink0_data_range628w629w632w(0) <= wire_w_lg_w_sink0_data_range628w629w(0) OR wire_w_lg_w_sink1_data_range630w631w(0);
	wire_w_lg_w_lg_w_sink0_data_range637w638w641w(0) <= wire_w_lg_w_sink0_data_range637w638w(0) OR wire_w_lg_w_sink1_data_range639w640w(0);
	wire_w_lg_w_lg_w_sink0_data_range646w647w650w(0) <= wire_w_lg_w_sink0_data_range646w647w(0) OR wire_w_lg_w_sink1_data_range648w649w(0);
	wire_w_lg_w_lg_w_sink0_data_range655w656w659w(0) <= wire_w_lg_w_sink0_data_range655w656w(0) OR wire_w_lg_w_sink1_data_range657w658w(0);
	wire_w_lg_w_lg_w_sink0_data_range664w665w668w(0) <= wire_w_lg_w_sink0_data_range664w665w(0) OR wire_w_lg_w_sink1_data_range666w667w(0);
	wire_w_lg_w_lg_w_sink0_data_range97w98w101w(0) <= wire_w_lg_w_sink0_data_range97w98w(0) OR wire_w_lg_w_sink1_data_range99w100w(0);
	wire_w_lg_w_lg_w_sink0_data_range673w674w677w(0) <= wire_w_lg_w_sink0_data_range673w674w(0) OR wire_w_lg_w_sink1_data_range675w676w(0);
	wire_w_lg_w_lg_w_sink0_data_range682w683w686w(0) <= wire_w_lg_w_sink0_data_range682w683w(0) OR wire_w_lg_w_sink1_data_range684w685w(0);
	wire_w_lg_w_lg_w_sink0_data_range694w695w698w(0) <= wire_w_lg_w_sink0_data_range694w695w(0) OR wire_w_lg_w_sink1_data_range696w697w(0);
	wire_w_lg_w_lg_w_sink0_data_range703w704w707w(0) <= wire_w_lg_w_sink0_data_range703w704w(0) OR wire_w_lg_w_sink1_data_range705w706w(0);
	wire_w_lg_w_lg_w_sink0_data_range712w713w716w(0) <= wire_w_lg_w_sink0_data_range712w713w(0) OR wire_w_lg_w_sink1_data_range714w715w(0);
	wire_w_lg_w_lg_w_sink0_data_range721w722w725w(0) <= wire_w_lg_w_sink0_data_range721w722w(0) OR wire_w_lg_w_sink1_data_range723w724w(0);
	wire_w_lg_w_lg_w_sink0_data_range730w731w734w(0) <= wire_w_lg_w_sink0_data_range730w731w(0) OR wire_w_lg_w_sink1_data_range732w733w(0);
	wire_w_lg_w_lg_w_sink0_data_range739w740w743w(0) <= wire_w_lg_w_sink0_data_range739w740w(0) OR wire_w_lg_w_sink1_data_range741w742w(0);
	wire_w_lg_w_lg_w_sink0_data_range748w749w752w(0) <= wire_w_lg_w_sink0_data_range748w749w(0) OR wire_w_lg_w_sink1_data_range750w751w(0);
	wire_w_lg_w_lg_w_sink0_data_range106w107w110w(0) <= wire_w_lg_w_sink0_data_range106w107w(0) OR wire_w_lg_w_sink1_data_range108w109w(0);
	wire_w_lg_w_lg_w_sink0_data_range757w758w761w(0) <= wire_w_lg_w_sink0_data_range757w758w(0) OR wire_w_lg_w_sink1_data_range759w760w(0);
	wire_w_lg_w_lg_w_sink0_data_range766w767w770w(0) <= wire_w_lg_w_sink0_data_range766w767w(0) OR wire_w_lg_w_sink1_data_range768w769w(0);
	wire_w_lg_w_lg_w_sink0_data_range775w776w779w(0) <= wire_w_lg_w_sink0_data_range775w776w(0) OR wire_w_lg_w_sink1_data_range777w778w(0);
	wire_w_lg_w_lg_w_sink0_data_range784w785w788w(0) <= wire_w_lg_w_sink0_data_range784w785w(0) OR wire_w_lg_w_sink1_data_range786w787w(0);
	wire_w_lg_w_lg_w_sink0_data_range793w794w797w(0) <= wire_w_lg_w_sink0_data_range793w794w(0) OR wire_w_lg_w_sink1_data_range795w796w(0);
	wire_w_lg_w_lg_w_sink0_data_range802w803w806w(0) <= wire_w_lg_w_sink0_data_range802w803w(0) OR wire_w_lg_w_sink1_data_range804w805w(0);
	wire_w_lg_w_lg_w_sink0_data_range811w812w815w(0) <= wire_w_lg_w_sink0_data_range811w812w(0) OR wire_w_lg_w_sink1_data_range813w814w(0);
	wire_w_lg_w_lg_w_sink0_data_range820w821w824w(0) <= wire_w_lg_w_sink0_data_range820w821w(0) OR wire_w_lg_w_sink1_data_range822w823w(0);
	wire_w_lg_w_lg_w_sink0_data_range829w830w833w(0) <= wire_w_lg_w_sink0_data_range829w830w(0) OR wire_w_lg_w_sink1_data_range831w832w(0);
	wire_w_lg_w_lg_w_sink0_data_range838w839w842w(0) <= wire_w_lg_w_sink0_data_range838w839w(0) OR wire_w_lg_w_sink1_data_range840w841w(0);
	wire_w_lg_w_lg_w_sink0_data_range115w116w119w(0) <= wire_w_lg_w_sink0_data_range115w116w(0) OR wire_w_lg_w_sink1_data_range117w118w(0);
	wire_w_lg_w_lg_w_sink0_data_range847w848w851w(0) <= wire_w_lg_w_sink0_data_range847w848w(0) OR wire_w_lg_w_sink1_data_range849w850w(0);
	wire_w_lg_w_lg_w_sink0_data_range856w857w860w(0) <= wire_w_lg_w_sink0_data_range856w857w(0) OR wire_w_lg_w_sink1_data_range858w859w(0);
	wire_w_lg_w_lg_w_sink0_data_range865w866w869w(0) <= wire_w_lg_w_sink0_data_range865w866w(0) OR wire_w_lg_w_sink1_data_range867w868w(0);
	wire_w_lg_w_lg_w_sink0_data_range874w875w878w(0) <= wire_w_lg_w_sink0_data_range874w875w(0) OR wire_w_lg_w_sink1_data_range876w877w(0);
	wire_w_lg_w_lg_w_sink0_data_range883w884w887w(0) <= wire_w_lg_w_sink0_data_range883w884w(0) OR wire_w_lg_w_sink1_data_range885w886w(0);
	wire_w_lg_w_lg_w_sink0_data_range892w893w896w(0) <= wire_w_lg_w_sink0_data_range892w893w(0) OR wire_w_lg_w_sink1_data_range894w895w(0);
	wire_w_lg_w_lg_w_sink0_data_range901w902w905w(0) <= wire_w_lg_w_sink0_data_range901w902w(0) OR wire_w_lg_w_sink1_data_range903w904w(0);
	wire_w_lg_w_lg_w_sink0_data_range910w911w914w(0) <= wire_w_lg_w_sink0_data_range910w911w(0) OR wire_w_lg_w_sink1_data_range912w913w(0);
	wire_w_lg_w_lg_w_sink0_data_range919w920w923w(0) <= wire_w_lg_w_sink0_data_range919w920w(0) OR wire_w_lg_w_sink1_data_range921w922w(0);
	wire_w_lg_w_lg_w_sink0_data_range928w929w932w(0) <= wire_w_lg_w_sink0_data_range928w929w(0) OR wire_w_lg_w_sink1_data_range930w931w(0);
	wire_w_lg_w_lg_w_sink0_data_range124w125w128w(0) <= wire_w_lg_w_sink0_data_range124w125w(0) OR wire_w_lg_w_sink1_data_range126w127w(0);
	wire_w1016w(0) <= wire_w_lg_w_lg_w_sink0_channel_range1009w1010w1013w(0) OR wire_w_lg_w_sink2_channel_range1014w1015w(0);
	wire_w1026w(0) <= wire_w_lg_w_lg_w_sink0_channel_range1019w1020w1023w(0) OR wire_w_lg_w_sink2_channel_range1024w1025w(0);
	wire_w1035w(0) <= wire_w_lg_w_lg_w_sink0_channel_range1028w1029w1032w(0) OR wire_w_lg_w_sink2_channel_range1033w1034w(0);
	wire_w1044w(0) <= wire_w_lg_w_lg_w_sink0_channel_range1037w1038w1041w(0) OR wire_w_lg_w_sink2_channel_range1042w1043w(0);
	wire_w1053w(0) <= wire_w_lg_w_lg_w_sink0_channel_range1046w1047w1050w(0) OR wire_w_lg_w_sink2_channel_range1051w1052w(0);
	wire_w1062w(0) <= wire_w_lg_w_lg_w_sink0_channel_range1055w1056w1059w(0) OR wire_w_lg_w_sink2_channel_range1060w1061w(0);
	wire_w1071w(0) <= wire_w_lg_w_lg_w_sink0_channel_range1064w1065w1068w(0) OR wire_w_lg_w_sink2_channel_range1069w1070w(0);
	wire_w1080w(0) <= wire_w_lg_w_lg_w_sink0_channel_range1073w1074w1077w(0) OR wire_w_lg_w_sink2_channel_range1078w1079w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range42w43w46w49w(0) <= wire_w_lg_w_lg_w_sink0_data_range42w43w46w(0) OR wire_w_lg_w_sink2_data_range47w48w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range937w938w941w944w(0) <= wire_w_lg_w_lg_w_sink0_data_range937w938w941w(0) OR wire_w_lg_w_sink2_data_range942w943w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range946w947w950w953w(0) <= wire_w_lg_w_lg_w_sink0_data_range946w947w950w(0) OR wire_w_lg_w_sink2_data_range951w952w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range955w956w959w962w(0) <= wire_w_lg_w_lg_w_sink0_data_range955w956w959w(0) OR wire_w_lg_w_sink2_data_range960w961w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range964w965w968w971w(0) <= wire_w_lg_w_lg_w_sink0_data_range964w965w968w(0) OR wire_w_lg_w_sink2_data_range969w970w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range973w974w977w980w(0) <= wire_w_lg_w_lg_w_sink0_data_range973w974w977w(0) OR wire_w_lg_w_sink2_data_range978w979w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range982w983w986w989w(0) <= wire_w_lg_w_lg_w_sink0_data_range982w983w986w(0) OR wire_w_lg_w_sink2_data_range987w988w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range991w992w995w998w(0) <= wire_w_lg_w_lg_w_sink0_data_range991w992w995w(0) OR wire_w_lg_w_sink2_data_range996w997w(0);
	wire_w1007w(0) <= wire_w_lg_w_lg_w_sink0_data_range1000w1001w1004w(0) OR wire_w_lg_w_sink2_data_range1005w1006w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range133w134w137w140w(0) <= wire_w_lg_w_lg_w_sink0_data_range133w134w137w(0) OR wire_w_lg_w_sink2_data_range138w139w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range142w143w146w149w(0) <= wire_w_lg_w_lg_w_sink0_data_range142w143w146w(0) OR wire_w_lg_w_sink2_data_range147w148w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range151w152w155w158w(0) <= wire_w_lg_w_lg_w_sink0_data_range151w152w155w(0) OR wire_w_lg_w_sink2_data_range156w157w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range160w161w164w167w(0) <= wire_w_lg_w_lg_w_sink0_data_range160w161w164w(0) OR wire_w_lg_w_sink2_data_range165w166w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range169w170w173w176w(0) <= wire_w_lg_w_lg_w_sink0_data_range169w170w173w(0) OR wire_w_lg_w_sink2_data_range174w175w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range178w179w182w185w(0) <= wire_w_lg_w_lg_w_sink0_data_range178w179w182w(0) OR wire_w_lg_w_sink2_data_range183w184w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range187w188w191w194w(0) <= wire_w_lg_w_lg_w_sink0_data_range187w188w191w(0) OR wire_w_lg_w_sink2_data_range192w193w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range196w197w200w203w(0) <= wire_w_lg_w_lg_w_sink0_data_range196w197w200w(0) OR wire_w_lg_w_sink2_data_range201w202w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range205w206w209w212w(0) <= wire_w_lg_w_lg_w_sink0_data_range205w206w209w(0) OR wire_w_lg_w_sink2_data_range210w211w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range214w215w218w221w(0) <= wire_w_lg_w_lg_w_sink0_data_range214w215w218w(0) OR wire_w_lg_w_sink2_data_range219w220w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range52w53w56w59w(0) <= wire_w_lg_w_lg_w_sink0_data_range52w53w56w(0) OR wire_w_lg_w_sink2_data_range57w58w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range223w224w227w230w(0) <= wire_w_lg_w_lg_w_sink0_data_range223w224w227w(0) OR wire_w_lg_w_sink2_data_range228w229w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range232w233w236w239w(0) <= wire_w_lg_w_lg_w_sink0_data_range232w233w236w(0) OR wire_w_lg_w_sink2_data_range237w238w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range241w242w245w248w(0) <= wire_w_lg_w_lg_w_sink0_data_range241w242w245w(0) OR wire_w_lg_w_sink2_data_range246w247w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range250w251w254w257w(0) <= wire_w_lg_w_lg_w_sink0_data_range250w251w254w(0) OR wire_w_lg_w_sink2_data_range255w256w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range259w260w263w266w(0) <= wire_w_lg_w_lg_w_sink0_data_range259w260w263w(0) OR wire_w_lg_w_sink2_data_range264w265w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range268w269w272w275w(0) <= wire_w_lg_w_lg_w_sink0_data_range268w269w272w(0) OR wire_w_lg_w_sink2_data_range273w274w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range277w278w281w284w(0) <= wire_w_lg_w_lg_w_sink0_data_range277w278w281w(0) OR wire_w_lg_w_sink2_data_range282w283w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range286w287w290w293w(0) <= wire_w_lg_w_lg_w_sink0_data_range286w287w290w(0) OR wire_w_lg_w_sink2_data_range291w292w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range295w296w299w302w(0) <= wire_w_lg_w_lg_w_sink0_data_range295w296w299w(0) OR wire_w_lg_w_sink2_data_range300w301w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range304w305w308w311w(0) <= wire_w_lg_w_lg_w_sink0_data_range304w305w308w(0) OR wire_w_lg_w_sink2_data_range309w310w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range61w62w65w68w(0) <= wire_w_lg_w_lg_w_sink0_data_range61w62w65w(0) OR wire_w_lg_w_sink2_data_range66w67w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range313w314w317w320w(0) <= wire_w_lg_w_lg_w_sink0_data_range313w314w317w(0) OR wire_w_lg_w_sink2_data_range318w319w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range322w323w326w329w(0) <= wire_w_lg_w_lg_w_sink0_data_range322w323w326w(0) OR wire_w_lg_w_sink2_data_range327w328w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range331w332w335w338w(0) <= wire_w_lg_w_lg_w_sink0_data_range331w332w335w(0) OR wire_w_lg_w_sink2_data_range336w337w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range340w341w344w347w(0) <= wire_w_lg_w_lg_w_sink0_data_range340w341w344w(0) OR wire_w_lg_w_sink2_data_range345w346w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range349w350w353w356w(0) <= wire_w_lg_w_lg_w_sink0_data_range349w350w353w(0) OR wire_w_lg_w_sink2_data_range354w355w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range358w359w362w365w(0) <= wire_w_lg_w_lg_w_sink0_data_range358w359w362w(0) OR wire_w_lg_w_sink2_data_range363w364w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range367w368w371w374w(0) <= wire_w_lg_w_lg_w_sink0_data_range367w368w371w(0) OR wire_w_lg_w_sink2_data_range372w373w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range376w377w380w383w(0) <= wire_w_lg_w_lg_w_sink0_data_range376w377w380w(0) OR wire_w_lg_w_sink2_data_range381w382w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range385w386w389w392w(0) <= wire_w_lg_w_lg_w_sink0_data_range385w386w389w(0) OR wire_w_lg_w_sink2_data_range390w391w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range394w395w398w401w(0) <= wire_w_lg_w_lg_w_sink0_data_range394w395w398w(0) OR wire_w_lg_w_sink2_data_range399w400w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range70w71w74w77w(0) <= wire_w_lg_w_lg_w_sink0_data_range70w71w74w(0) OR wire_w_lg_w_sink2_data_range75w76w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range403w404w407w410w(0) <= wire_w_lg_w_lg_w_sink0_data_range403w404w407w(0) OR wire_w_lg_w_sink2_data_range408w409w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range412w413w416w419w(0) <= wire_w_lg_w_lg_w_sink0_data_range412w413w416w(0) OR wire_w_lg_w_sink2_data_range417w418w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range421w422w425w428w(0) <= wire_w_lg_w_lg_w_sink0_data_range421w422w425w(0) OR wire_w_lg_w_sink2_data_range426w427w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range430w431w434w437w(0) <= wire_w_lg_w_lg_w_sink0_data_range430w431w434w(0) OR wire_w_lg_w_sink2_data_range435w436w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range439w440w443w446w(0) <= wire_w_lg_w_lg_w_sink0_data_range439w440w443w(0) OR wire_w_lg_w_sink2_data_range444w445w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range448w449w452w455w(0) <= wire_w_lg_w_lg_w_sink0_data_range448w449w452w(0) OR wire_w_lg_w_sink2_data_range453w454w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range457w458w461w464w(0) <= wire_w_lg_w_lg_w_sink0_data_range457w458w461w(0) OR wire_w_lg_w_sink2_data_range462w463w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range466w467w470w473w(0) <= wire_w_lg_w_lg_w_sink0_data_range466w467w470w(0) OR wire_w_lg_w_sink2_data_range471w472w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range475w476w479w482w(0) <= wire_w_lg_w_lg_w_sink0_data_range475w476w479w(0) OR wire_w_lg_w_sink2_data_range480w481w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range484w485w488w491w(0) <= wire_w_lg_w_lg_w_sink0_data_range484w485w488w(0) OR wire_w_lg_w_sink2_data_range489w490w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range79w80w83w86w(0) <= wire_w_lg_w_lg_w_sink0_data_range79w80w83w(0) OR wire_w_lg_w_sink2_data_range84w85w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range493w494w497w500w(0) <= wire_w_lg_w_lg_w_sink0_data_range493w494w497w(0) OR wire_w_lg_w_sink2_data_range498w499w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range502w503w506w509w(0) <= wire_w_lg_w_lg_w_sink0_data_range502w503w506w(0) OR wire_w_lg_w_sink2_data_range507w508w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range511w512w515w518w(0) <= wire_w_lg_w_lg_w_sink0_data_range511w512w515w(0) OR wire_w_lg_w_sink2_data_range516w517w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range520w521w524w527w(0) <= wire_w_lg_w_lg_w_sink0_data_range520w521w524w(0) OR wire_w_lg_w_sink2_data_range525w526w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range529w530w533w536w(0) <= wire_w_lg_w_lg_w_sink0_data_range529w530w533w(0) OR wire_w_lg_w_sink2_data_range534w535w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range538w539w542w545w(0) <= wire_w_lg_w_lg_w_sink0_data_range538w539w542w(0) OR wire_w_lg_w_sink2_data_range543w544w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range547w548w551w554w(0) <= wire_w_lg_w_lg_w_sink0_data_range547w548w551w(0) OR wire_w_lg_w_sink2_data_range552w553w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range556w557w560w563w(0) <= wire_w_lg_w_lg_w_sink0_data_range556w557w560w(0) OR wire_w_lg_w_sink2_data_range561w562w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range565w566w569w572w(0) <= wire_w_lg_w_lg_w_sink0_data_range565w566w569w(0) OR wire_w_lg_w_sink2_data_range570w571w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range574w575w578w581w(0) <= wire_w_lg_w_lg_w_sink0_data_range574w575w578w(0) OR wire_w_lg_w_sink2_data_range579w580w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range88w89w92w95w(0) <= wire_w_lg_w_lg_w_sink0_data_range88w89w92w(0) OR wire_w_lg_w_sink2_data_range93w94w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range583w584w587w590w(0) <= wire_w_lg_w_lg_w_sink0_data_range583w584w587w(0) OR wire_w_lg_w_sink2_data_range588w589w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range592w593w596w599w(0) <= wire_w_lg_w_lg_w_sink0_data_range592w593w596w(0) OR wire_w_lg_w_sink2_data_range597w598w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range601w602w605w608w(0) <= wire_w_lg_w_lg_w_sink0_data_range601w602w605w(0) OR wire_w_lg_w_sink2_data_range606w607w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range610w611w614w617w(0) <= wire_w_lg_w_lg_w_sink0_data_range610w611w614w(0) OR wire_w_lg_w_sink2_data_range615w616w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range619w620w623w626w(0) <= wire_w_lg_w_lg_w_sink0_data_range619w620w623w(0) OR wire_w_lg_w_sink2_data_range624w625w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range628w629w632w635w(0) <= wire_w_lg_w_lg_w_sink0_data_range628w629w632w(0) OR wire_w_lg_w_sink2_data_range633w634w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range637w638w641w644w(0) <= wire_w_lg_w_lg_w_sink0_data_range637w638w641w(0) OR wire_w_lg_w_sink2_data_range642w643w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range646w647w650w653w(0) <= wire_w_lg_w_lg_w_sink0_data_range646w647w650w(0) OR wire_w_lg_w_sink2_data_range651w652w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range655w656w659w662w(0) <= wire_w_lg_w_lg_w_sink0_data_range655w656w659w(0) OR wire_w_lg_w_sink2_data_range660w661w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range664w665w668w671w(0) <= wire_w_lg_w_lg_w_sink0_data_range664w665w668w(0) OR wire_w_lg_w_sink2_data_range669w670w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range97w98w101w104w(0) <= wire_w_lg_w_lg_w_sink0_data_range97w98w101w(0) OR wire_w_lg_w_sink2_data_range102w103w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range673w674w677w680w(0) <= wire_w_lg_w_lg_w_sink0_data_range673w674w677w(0) OR wire_w_lg_w_sink2_data_range678w679w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range682w683w686w689w(0) <= wire_w_lg_w_lg_w_sink0_data_range682w683w686w(0) OR wire_w_lg_w_sink2_data_range687w688w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range694w695w698w701w(0) <= wire_w_lg_w_lg_w_sink0_data_range694w695w698w(0) OR wire_w_lg_w_sink2_data_range699w700w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range703w704w707w710w(0) <= wire_w_lg_w_lg_w_sink0_data_range703w704w707w(0) OR wire_w_lg_w_sink2_data_range708w709w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range712w713w716w719w(0) <= wire_w_lg_w_lg_w_sink0_data_range712w713w716w(0) OR wire_w_lg_w_sink2_data_range717w718w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range721w722w725w728w(0) <= wire_w_lg_w_lg_w_sink0_data_range721w722w725w(0) OR wire_w_lg_w_sink2_data_range726w727w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range730w731w734w737w(0) <= wire_w_lg_w_lg_w_sink0_data_range730w731w734w(0) OR wire_w_lg_w_sink2_data_range735w736w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range739w740w743w746w(0) <= wire_w_lg_w_lg_w_sink0_data_range739w740w743w(0) OR wire_w_lg_w_sink2_data_range744w745w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range748w749w752w755w(0) <= wire_w_lg_w_lg_w_sink0_data_range748w749w752w(0) OR wire_w_lg_w_sink2_data_range753w754w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range106w107w110w113w(0) <= wire_w_lg_w_lg_w_sink0_data_range106w107w110w(0) OR wire_w_lg_w_sink2_data_range111w112w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range757w758w761w764w(0) <= wire_w_lg_w_lg_w_sink0_data_range757w758w761w(0) OR wire_w_lg_w_sink2_data_range762w763w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range766w767w770w773w(0) <= wire_w_lg_w_lg_w_sink0_data_range766w767w770w(0) OR wire_w_lg_w_sink2_data_range771w772w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range775w776w779w782w(0) <= wire_w_lg_w_lg_w_sink0_data_range775w776w779w(0) OR wire_w_lg_w_sink2_data_range780w781w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range784w785w788w791w(0) <= wire_w_lg_w_lg_w_sink0_data_range784w785w788w(0) OR wire_w_lg_w_sink2_data_range789w790w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range793w794w797w800w(0) <= wire_w_lg_w_lg_w_sink0_data_range793w794w797w(0) OR wire_w_lg_w_sink2_data_range798w799w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range802w803w806w809w(0) <= wire_w_lg_w_lg_w_sink0_data_range802w803w806w(0) OR wire_w_lg_w_sink2_data_range807w808w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range811w812w815w818w(0) <= wire_w_lg_w_lg_w_sink0_data_range811w812w815w(0) OR wire_w_lg_w_sink2_data_range816w817w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range820w821w824w827w(0) <= wire_w_lg_w_lg_w_sink0_data_range820w821w824w(0) OR wire_w_lg_w_sink2_data_range825w826w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range829w830w833w836w(0) <= wire_w_lg_w_lg_w_sink0_data_range829w830w833w(0) OR wire_w_lg_w_sink2_data_range834w835w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range838w839w842w845w(0) <= wire_w_lg_w_lg_w_sink0_data_range838w839w842w(0) OR wire_w_lg_w_sink2_data_range843w844w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range115w116w119w122w(0) <= wire_w_lg_w_lg_w_sink0_data_range115w116w119w(0) OR wire_w_lg_w_sink2_data_range120w121w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range847w848w851w854w(0) <= wire_w_lg_w_lg_w_sink0_data_range847w848w851w(0) OR wire_w_lg_w_sink2_data_range852w853w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range856w857w860w863w(0) <= wire_w_lg_w_lg_w_sink0_data_range856w857w860w(0) OR wire_w_lg_w_sink2_data_range861w862w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range865w866w869w872w(0) <= wire_w_lg_w_lg_w_sink0_data_range865w866w869w(0) OR wire_w_lg_w_sink2_data_range870w871w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range874w875w878w881w(0) <= wire_w_lg_w_lg_w_sink0_data_range874w875w878w(0) OR wire_w_lg_w_sink2_data_range879w880w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range883w884w887w890w(0) <= wire_w_lg_w_lg_w_sink0_data_range883w884w887w(0) OR wire_w_lg_w_sink2_data_range888w889w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range892w893w896w899w(0) <= wire_w_lg_w_lg_w_sink0_data_range892w893w896w(0) OR wire_w_lg_w_sink2_data_range897w898w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range901w902w905w908w(0) <= wire_w_lg_w_lg_w_sink0_data_range901w902w905w(0) OR wire_w_lg_w_sink2_data_range906w907w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range910w911w914w917w(0) <= wire_w_lg_w_lg_w_sink0_data_range910w911w914w(0) OR wire_w_lg_w_sink2_data_range915w916w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range919w920w923w926w(0) <= wire_w_lg_w_lg_w_sink0_data_range919w920w923w(0) OR wire_w_lg_w_sink2_data_range924w925w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range928w929w932w935w(0) <= wire_w_lg_w_lg_w_sink0_data_range928w929w932w(0) OR wire_w_lg_w_sink2_data_range933w934w(0);
	wire_w_lg_w_lg_w_lg_w_sink0_data_range124w125w128w131w(0) <= wire_w_lg_w_lg_w_sink0_data_range124w125w128w(0) OR wire_w_lg_w_sink2_data_range129w130w(0);
	wire_w_lg_w691w692w(0) <= wire_w691w(0) OR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_472_dataout;
	wire_w691w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_118_dataout OR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_236_dataout;
	wire_w_lg_w1087w1088w(0) <= wire_w1087w(0) XOR mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_0_1157q;
	wire_w_lg_w1087w1090w(0) <= wire_w1087w(0) XOR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_2_1194_dataout;
	wire_w_lg_w1095w1096w(0) <= wire_w1095w(0) XOR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1198_dataout;
	wire_w_lg_w1101w1103w(0) <= wire_w1101w(0) XOR wire_w_lg_w1095w1102w(0);
	wire_w1093w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_1184_dataout XOR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1187_dataout;
	wire_w1099w(0) <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_1189_dataout XOR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1192_dataout;
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1187_dataout <= (wire_w1095w(0) XOR mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1_1156q);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1192_dataout <= (wire_w1101w(0) XOR mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_2_1155q);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1198_dataout <= (wire_w1087w(0) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_2_1194_dataout);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_1184_dataout <= (wire_w1087w(0) AND mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_0_1157q);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_1189_dataout <= (wire_w_lg_w1095w1110w(0) OR (s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_0_1184_dataout AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1187_dataout));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_2_1194_dataout <= (wire_w_lg_w1101w1114w(0) OR (s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_full_adder_cout_1_1189_dataout AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_altera_merlin_arb_adder_adder_cout_1192_dataout));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout <= (wire_w1089w(0) OR wire_w1091w(0));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout <= (wire_w1094w(0) OR wire_w1097w(0));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout <= (wire_w1100w(0) OR wire_w1104w(0));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_wideor0_1143_dataout <= ((s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_0_33_dataout OR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_1_34_dataout) OR s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_2_35_dataout);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_0_33_dataout <= (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_0_25q OR (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_0_13q OR sink0_valid));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_1_34_dataout <= (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_1_4q OR (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_1_29q OR sink1_valid));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_2_35_dataout <= (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_2_3q OR (mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_2_28q OR sink2_valid));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_0_516_dataout <= (((sink0_endofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout) OR (sink1_endofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout)) OR (sink2_endofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_118_dataout <= wire_w_lg_w_sink0_data_range4w5w(0);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_236_dataout <= wire_w_lg_w_sink1_data_range6w7w(0);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_472_dataout <= wire_w_lg_w_sink2_data_range9w10w(0);
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_update_grant_12_dataout <= (wire_w_lg_w2w3w(0) AND (NOT ((wire_w_lg_w_sink0_data_range4w5w(0) OR wire_w_lg_w_sink1_data_range6w7w(0)) OR wire_w_lg_w_sink2_data_range9w10w(0))));
	s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_wideor1_43_dataout <= (((sink0_valid AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout) OR (sink1_valid AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout)) OR (sink2_valid AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout));
	s_wire_vcc <= '1';
	sink0_ready <= (src_ready AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout);
	sink1_ready <= (src_ready AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout);
	sink2_ready <= (src_ready AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout);
	src_channel <= ( wire_w1080w & wire_w1071w & wire_w1062w & wire_w1053w & wire_w1044w & wire_w1035w & wire_w1026w & wire_w1016w);
	src_data <= ( wire_w1007w & wire_w_lg_w_lg_w_lg_w_sink0_data_range991w992w995w998w & wire_w_lg_w_lg_w_lg_w_sink0_data_range982w983w986w989w & wire_w_lg_w_lg_w_lg_w_sink0_data_range973w974w977w980w & wire_w_lg_w_lg_w_lg_w_sink0_data_range964w965w968w971w & wire_w_lg_w_lg_w_lg_w_sink0_data_range955w956w959w962w & wire_w_lg_w_lg_w_lg_w_sink0_data_range946w947w950w953w & wire_w_lg_w_lg_w_lg_w_sink0_data_range937w938w941w944w & wire_w_lg_w_lg_w_lg_w_sink0_data_range928w929w932w935w & wire_w_lg_w_lg_w_lg_w_sink0_data_range919w920w923w926w & wire_w_lg_w_lg_w_lg_w_sink0_data_range910w911w914w917w & wire_w_lg_w_lg_w_lg_w_sink0_data_range901w902w905w908w & wire_w_lg_w_lg_w_lg_w_sink0_data_range892w893w896w899w & wire_w_lg_w_lg_w_lg_w_sink0_data_range883w884w887w890w & wire_w_lg_w_lg_w_lg_w_sink0_data_range874w875w878w881w & wire_w_lg_w_lg_w_lg_w_sink0_data_range865w866w869w872w & wire_w_lg_w_lg_w_lg_w_sink0_data_range856w857w860w863w & wire_w_lg_w_lg_w_lg_w_sink0_data_range847w848w851w854w & wire_w_lg_w_lg_w_lg_w_sink0_data_range838w839w842w845w & wire_w_lg_w_lg_w_lg_w_sink0_data_range829w830w833w836w & wire_w_lg_w_lg_w_lg_w_sink0_data_range820w821w824w827w & wire_w_lg_w_lg_w_lg_w_sink0_data_range811w812w815w818w & wire_w_lg_w_lg_w_lg_w_sink0_data_range802w803w806w809w & wire_w_lg_w_lg_w_lg_w_sink0_data_range793w794w797w800w & wire_w_lg_w_lg_w_lg_w_sink0_data_range784w785w788w791w & wire_w_lg_w_lg_w_lg_w_sink0_data_range775w776w779w782w & wire_w_lg_w_lg_w_lg_w_sink0_data_range766w767w770w773w & wire_w_lg_w_lg_w_lg_w_sink0_data_range757w758w761w764w & wire_w_lg_w_lg_w_lg_w_sink0_data_range748w749w752w755w & wire_w_lg_w_lg_w_lg_w_sink0_data_range739w740w743w746w & wire_w_lg_w_lg_w_lg_w_sink0_data_range730w731w734w737w & wire_w_lg_w_lg_w_lg_w_sink0_data_range721w722w725w728w & wire_w_lg_w_lg_w_lg_w_sink0_data_range712w713w716w719w & wire_w_lg_w_lg_w_lg_w_sink0_data_range703w704w707w710w & wire_w_lg_w_lg_w_lg_w_sink0_data_range694w695w698w701w & wire_w_lg_w691w692w & wire_w_lg_w_lg_w_lg_w_sink0_data_range682w683w686w689w & wire_w_lg_w_lg_w_lg_w_sink0_data_range673w674w677w680w
 & wire_w_lg_w_lg_w_lg_w_sink0_data_range664w665w668w671w & wire_w_lg_w_lg_w_lg_w_sink0_data_range655w656w659w662w & wire_w_lg_w_lg_w_lg_w_sink0_data_range646w647w650w653w & wire_w_lg_w_lg_w_lg_w_sink0_data_range637w638w641w644w & wire_w_lg_w_lg_w_lg_w_sink0_data_range628w629w632w635w & wire_w_lg_w_lg_w_lg_w_sink0_data_range619w620w623w626w & wire_w_lg_w_lg_w_lg_w_sink0_data_range610w611w614w617w & wire_w_lg_w_lg_w_lg_w_sink0_data_range601w602w605w608w & wire_w_lg_w_lg_w_lg_w_sink0_data_range592w593w596w599w & wire_w_lg_w_lg_w_lg_w_sink0_data_range583w584w587w590w & wire_w_lg_w_lg_w_lg_w_sink0_data_range574w575w578w581w & wire_w_lg_w_lg_w_lg_w_sink0_data_range565w566w569w572w & wire_w_lg_w_lg_w_lg_w_sink0_data_range556w557w560w563w & wire_w_lg_w_lg_w_lg_w_sink0_data_range547w548w551w554w & wire_w_lg_w_lg_w_lg_w_sink0_data_range538w539w542w545w & wire_w_lg_w_lg_w_lg_w_sink0_data_range529w530w533w536w & wire_w_lg_w_lg_w_lg_w_sink0_data_range520w521w524w527w & wire_w_lg_w_lg_w_lg_w_sink0_data_range511w512w515w518w & wire_w_lg_w_lg_w_lg_w_sink0_data_range502w503w506w509w & wire_w_lg_w_lg_w_lg_w_sink0_data_range493w494w497w500w & wire_w_lg_w_lg_w_lg_w_sink0_data_range484w485w488w491w & wire_w_lg_w_lg_w_lg_w_sink0_data_range475w476w479w482w & wire_w_lg_w_lg_w_lg_w_sink0_data_range466w467w470w473w & wire_w_lg_w_lg_w_lg_w_sink0_data_range457w458w461w464w & wire_w_lg_w_lg_w_lg_w_sink0_data_range448w449w452w455w & wire_w_lg_w_lg_w_lg_w_sink0_data_range439w440w443w446w & wire_w_lg_w_lg_w_lg_w_sink0_data_range430w431w434w437w & wire_w_lg_w_lg_w_lg_w_sink0_data_range421w422w425w428w & wire_w_lg_w_lg_w_lg_w_sink0_data_range412w413w416w419w & wire_w_lg_w_lg_w_lg_w_sink0_data_range403w404w407w410w & wire_w_lg_w_lg_w_lg_w_sink0_data_range394w395w398w401w & wire_w_lg_w_lg_w_lg_w_sink0_data_range385w386w389w392w & wire_w_lg_w_lg_w_lg_w_sink0_data_range376w377w380w383w & wire_w_lg_w_lg_w_lg_w_sink0_data_range367w368w371w374w & wire_w_lg_w_lg_w_lg_w_sink0_data_range358w359w362w365w & wire_w_lg_w_lg_w_lg_w_sink0_data_range349w350w353w356w
 & wire_w_lg_w_lg_w_lg_w_sink0_data_range340w341w344w347w & wire_w_lg_w_lg_w_lg_w_sink0_data_range331w332w335w338w & wire_w_lg_w_lg_w_lg_w_sink0_data_range322w323w326w329w & wire_w_lg_w_lg_w_lg_w_sink0_data_range313w314w317w320w & wire_w_lg_w_lg_w_lg_w_sink0_data_range304w305w308w311w & wire_w_lg_w_lg_w_lg_w_sink0_data_range295w296w299w302w & wire_w_lg_w_lg_w_lg_w_sink0_data_range286w287w290w293w & wire_w_lg_w_lg_w_lg_w_sink0_data_range277w278w281w284w & wire_w_lg_w_lg_w_lg_w_sink0_data_range268w269w272w275w & wire_w_lg_w_lg_w_lg_w_sink0_data_range259w260w263w266w & wire_w_lg_w_lg_w_lg_w_sink0_data_range250w251w254w257w & wire_w_lg_w_lg_w_lg_w_sink0_data_range241w242w245w248w & wire_w_lg_w_lg_w_lg_w_sink0_data_range232w233w236w239w & wire_w_lg_w_lg_w_lg_w_sink0_data_range223w224w227w230w & wire_w_lg_w_lg_w_lg_w_sink0_data_range214w215w218w221w & wire_w_lg_w_lg_w_lg_w_sink0_data_range205w206w209w212w & wire_w_lg_w_lg_w_lg_w_sink0_data_range196w197w200w203w & wire_w_lg_w_lg_w_lg_w_sink0_data_range187w188w191w194w & wire_w_lg_w_lg_w_lg_w_sink0_data_range178w179w182w185w & wire_w_lg_w_lg_w_lg_w_sink0_data_range169w170w173w176w & wire_w_lg_w_lg_w_lg_w_sink0_data_range160w161w164w167w & wire_w_lg_w_lg_w_lg_w_sink0_data_range151w152w155w158w & wire_w_lg_w_lg_w_lg_w_sink0_data_range142w143w146w149w & wire_w_lg_w_lg_w_lg_w_sink0_data_range133w134w137w140w & wire_w_lg_w_lg_w_lg_w_sink0_data_range124w125w128w131w & wire_w_lg_w_lg_w_lg_w_sink0_data_range115w116w119w122w & wire_w_lg_w_lg_w_lg_w_sink0_data_range106w107w110w113w & wire_w_lg_w_lg_w_lg_w_sink0_data_range97w98w101w104w & wire_w_lg_w_lg_w_lg_w_sink0_data_range88w89w92w95w & wire_w_lg_w_lg_w_lg_w_sink0_data_range79w80w83w86w & wire_w_lg_w_lg_w_lg_w_sink0_data_range70w71w74w77w & wire_w_lg_w_lg_w_lg_w_sink0_data_range61w62w65w68w & wire_w_lg_w_lg_w_lg_w_sink0_data_range52w53w56w59w & wire_w_lg_w_lg_w_lg_w_sink0_data_range42w43w46w49w);
	src_endofpacket <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_0_516_dataout;
	src_startofpacket <= (((sink0_startofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout) OR (sink1_startofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout)) OR (sink2_startofpacket AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout));
	src_valid <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_wideor1_43_dataout;
	wire_w_sink0_channel_range1009w(0) <= sink0_channel(0);
	wire_w_sink0_channel_range1019w(0) <= sink0_channel(1);
	wire_w_sink0_channel_range1028w(0) <= sink0_channel(2);
	wire_w_sink0_channel_range1037w(0) <= sink0_channel(3);
	wire_w_sink0_channel_range1046w(0) <= sink0_channel(4);
	wire_w_sink0_channel_range1055w(0) <= sink0_channel(5);
	wire_w_sink0_channel_range1064w(0) <= sink0_channel(6);
	wire_w_sink0_channel_range1073w(0) <= sink0_channel(7);
	wire_w_sink0_data_range42w(0) <= sink0_data(0);
	wire_w_sink0_data_range937w(0) <= sink0_data(100);
	wire_w_sink0_data_range946w(0) <= sink0_data(101);
	wire_w_sink0_data_range955w(0) <= sink0_data(102);
	wire_w_sink0_data_range964w(0) <= sink0_data(103);
	wire_w_sink0_data_range973w(0) <= sink0_data(104);
	wire_w_sink0_data_range982w(0) <= sink0_data(105);
	wire_w_sink0_data_range991w(0) <= sink0_data(106);
	wire_w_sink0_data_range1000w(0) <= sink0_data(107);
	wire_w_sink0_data_range133w(0) <= sink0_data(10);
	wire_w_sink0_data_range142w(0) <= sink0_data(11);
	wire_w_sink0_data_range151w(0) <= sink0_data(12);
	wire_w_sink0_data_range160w(0) <= sink0_data(13);
	wire_w_sink0_data_range169w(0) <= sink0_data(14);
	wire_w_sink0_data_range178w(0) <= sink0_data(15);
	wire_w_sink0_data_range187w(0) <= sink0_data(16);
	wire_w_sink0_data_range196w(0) <= sink0_data(17);
	wire_w_sink0_data_range205w(0) <= sink0_data(18);
	wire_w_sink0_data_range214w(0) <= sink0_data(19);
	wire_w_sink0_data_range52w(0) <= sink0_data(1);
	wire_w_sink0_data_range223w(0) <= sink0_data(20);
	wire_w_sink0_data_range232w(0) <= sink0_data(21);
	wire_w_sink0_data_range241w(0) <= sink0_data(22);
	wire_w_sink0_data_range250w(0) <= sink0_data(23);
	wire_w_sink0_data_range259w(0) <= sink0_data(24);
	wire_w_sink0_data_range268w(0) <= sink0_data(25);
	wire_w_sink0_data_range277w(0) <= sink0_data(26);
	wire_w_sink0_data_range286w(0) <= sink0_data(27);
	wire_w_sink0_data_range295w(0) <= sink0_data(28);
	wire_w_sink0_data_range304w(0) <= sink0_data(29);
	wire_w_sink0_data_range61w(0) <= sink0_data(2);
	wire_w_sink0_data_range313w(0) <= sink0_data(30);
	wire_w_sink0_data_range322w(0) <= sink0_data(31);
	wire_w_sink0_data_range331w(0) <= sink0_data(32);
	wire_w_sink0_data_range340w(0) <= sink0_data(33);
	wire_w_sink0_data_range349w(0) <= sink0_data(34);
	wire_w_sink0_data_range358w(0) <= sink0_data(35);
	wire_w_sink0_data_range367w(0) <= sink0_data(36);
	wire_w_sink0_data_range376w(0) <= sink0_data(37);
	wire_w_sink0_data_range385w(0) <= sink0_data(38);
	wire_w_sink0_data_range394w(0) <= sink0_data(39);
	wire_w_sink0_data_range70w(0) <= sink0_data(3);
	wire_w_sink0_data_range403w(0) <= sink0_data(40);
	wire_w_sink0_data_range412w(0) <= sink0_data(41);
	wire_w_sink0_data_range421w(0) <= sink0_data(42);
	wire_w_sink0_data_range430w(0) <= sink0_data(43);
	wire_w_sink0_data_range439w(0) <= sink0_data(44);
	wire_w_sink0_data_range448w(0) <= sink0_data(45);
	wire_w_sink0_data_range457w(0) <= sink0_data(46);
	wire_w_sink0_data_range466w(0) <= sink0_data(47);
	wire_w_sink0_data_range475w(0) <= sink0_data(48);
	wire_w_sink0_data_range484w(0) <= sink0_data(49);
	wire_w_sink0_data_range79w(0) <= sink0_data(4);
	wire_w_sink0_data_range493w(0) <= sink0_data(50);
	wire_w_sink0_data_range502w(0) <= sink0_data(51);
	wire_w_sink0_data_range511w(0) <= sink0_data(52);
	wire_w_sink0_data_range520w(0) <= sink0_data(53);
	wire_w_sink0_data_range529w(0) <= sink0_data(54);
	wire_w_sink0_data_range538w(0) <= sink0_data(55);
	wire_w_sink0_data_range547w(0) <= sink0_data(56);
	wire_w_sink0_data_range556w(0) <= sink0_data(57);
	wire_w_sink0_data_range565w(0) <= sink0_data(58);
	wire_w_sink0_data_range574w(0) <= sink0_data(59);
	wire_w_sink0_data_range88w(0) <= sink0_data(5);
	wire_w_sink0_data_range583w(0) <= sink0_data(60);
	wire_w_sink0_data_range592w(0) <= sink0_data(61);
	wire_w_sink0_data_range601w(0) <= sink0_data(62);
	wire_w_sink0_data_range610w(0) <= sink0_data(63);
	wire_w_sink0_data_range619w(0) <= sink0_data(64);
	wire_w_sink0_data_range628w(0) <= sink0_data(65);
	wire_w_sink0_data_range637w(0) <= sink0_data(66);
	wire_w_sink0_data_range646w(0) <= sink0_data(67);
	wire_w_sink0_data_range655w(0) <= sink0_data(68);
	wire_w_sink0_data_range664w(0) <= sink0_data(69);
	wire_w_sink0_data_range97w(0) <= sink0_data(6);
	wire_w_sink0_data_range673w(0) <= sink0_data(70);
	wire_w_sink0_data_range682w(0) <= sink0_data(71);
	wire_w_sink0_data_range4w(0) <= sink0_data(72);
	wire_w_sink0_data_range694w(0) <= sink0_data(73);
	wire_w_sink0_data_range703w(0) <= sink0_data(74);
	wire_w_sink0_data_range712w(0) <= sink0_data(75);
	wire_w_sink0_data_range721w(0) <= sink0_data(76);
	wire_w_sink0_data_range730w(0) <= sink0_data(77);
	wire_w_sink0_data_range739w(0) <= sink0_data(78);
	wire_w_sink0_data_range748w(0) <= sink0_data(79);
	wire_w_sink0_data_range106w(0) <= sink0_data(7);
	wire_w_sink0_data_range757w(0) <= sink0_data(80);
	wire_w_sink0_data_range766w(0) <= sink0_data(81);
	wire_w_sink0_data_range775w(0) <= sink0_data(82);
	wire_w_sink0_data_range784w(0) <= sink0_data(83);
	wire_w_sink0_data_range793w(0) <= sink0_data(84);
	wire_w_sink0_data_range802w(0) <= sink0_data(85);
	wire_w_sink0_data_range811w(0) <= sink0_data(86);
	wire_w_sink0_data_range820w(0) <= sink0_data(87);
	wire_w_sink0_data_range829w(0) <= sink0_data(88);
	wire_w_sink0_data_range838w(0) <= sink0_data(89);
	wire_w_sink0_data_range115w(0) <= sink0_data(8);
	wire_w_sink0_data_range847w(0) <= sink0_data(90);
	wire_w_sink0_data_range856w(0) <= sink0_data(91);
	wire_w_sink0_data_range865w(0) <= sink0_data(92);
	wire_w_sink0_data_range874w(0) <= sink0_data(93);
	wire_w_sink0_data_range883w(0) <= sink0_data(94);
	wire_w_sink0_data_range892w(0) <= sink0_data(95);
	wire_w_sink0_data_range901w(0) <= sink0_data(96);
	wire_w_sink0_data_range910w(0) <= sink0_data(97);
	wire_w_sink0_data_range919w(0) <= sink0_data(98);
	wire_w_sink0_data_range928w(0) <= sink0_data(99);
	wire_w_sink0_data_range124w(0) <= sink0_data(9);
	wire_w_sink1_channel_range1011w(0) <= sink1_channel(0);
	wire_w_sink1_channel_range1021w(0) <= sink1_channel(1);
	wire_w_sink1_channel_range1030w(0) <= sink1_channel(2);
	wire_w_sink1_channel_range1039w(0) <= sink1_channel(3);
	wire_w_sink1_channel_range1048w(0) <= sink1_channel(4);
	wire_w_sink1_channel_range1057w(0) <= sink1_channel(5);
	wire_w_sink1_channel_range1066w(0) <= sink1_channel(6);
	wire_w_sink1_channel_range1075w(0) <= sink1_channel(7);
	wire_w_sink1_data_range44w(0) <= sink1_data(0);
	wire_w_sink1_data_range939w(0) <= sink1_data(100);
	wire_w_sink1_data_range948w(0) <= sink1_data(101);
	wire_w_sink1_data_range957w(0) <= sink1_data(102);
	wire_w_sink1_data_range966w(0) <= sink1_data(103);
	wire_w_sink1_data_range975w(0) <= sink1_data(104);
	wire_w_sink1_data_range984w(0) <= sink1_data(105);
	wire_w_sink1_data_range993w(0) <= sink1_data(106);
	wire_w_sink1_data_range1002w(0) <= sink1_data(107);
	wire_w_sink1_data_range135w(0) <= sink1_data(10);
	wire_w_sink1_data_range144w(0) <= sink1_data(11);
	wire_w_sink1_data_range153w(0) <= sink1_data(12);
	wire_w_sink1_data_range162w(0) <= sink1_data(13);
	wire_w_sink1_data_range171w(0) <= sink1_data(14);
	wire_w_sink1_data_range180w(0) <= sink1_data(15);
	wire_w_sink1_data_range189w(0) <= sink1_data(16);
	wire_w_sink1_data_range198w(0) <= sink1_data(17);
	wire_w_sink1_data_range207w(0) <= sink1_data(18);
	wire_w_sink1_data_range216w(0) <= sink1_data(19);
	wire_w_sink1_data_range54w(0) <= sink1_data(1);
	wire_w_sink1_data_range225w(0) <= sink1_data(20);
	wire_w_sink1_data_range234w(0) <= sink1_data(21);
	wire_w_sink1_data_range243w(0) <= sink1_data(22);
	wire_w_sink1_data_range252w(0) <= sink1_data(23);
	wire_w_sink1_data_range261w(0) <= sink1_data(24);
	wire_w_sink1_data_range270w(0) <= sink1_data(25);
	wire_w_sink1_data_range279w(0) <= sink1_data(26);
	wire_w_sink1_data_range288w(0) <= sink1_data(27);
	wire_w_sink1_data_range297w(0) <= sink1_data(28);
	wire_w_sink1_data_range306w(0) <= sink1_data(29);
	wire_w_sink1_data_range63w(0) <= sink1_data(2);
	wire_w_sink1_data_range315w(0) <= sink1_data(30);
	wire_w_sink1_data_range324w(0) <= sink1_data(31);
	wire_w_sink1_data_range333w(0) <= sink1_data(32);
	wire_w_sink1_data_range342w(0) <= sink1_data(33);
	wire_w_sink1_data_range351w(0) <= sink1_data(34);
	wire_w_sink1_data_range360w(0) <= sink1_data(35);
	wire_w_sink1_data_range369w(0) <= sink1_data(36);
	wire_w_sink1_data_range378w(0) <= sink1_data(37);
	wire_w_sink1_data_range387w(0) <= sink1_data(38);
	wire_w_sink1_data_range396w(0) <= sink1_data(39);
	wire_w_sink1_data_range72w(0) <= sink1_data(3);
	wire_w_sink1_data_range405w(0) <= sink1_data(40);
	wire_w_sink1_data_range414w(0) <= sink1_data(41);
	wire_w_sink1_data_range423w(0) <= sink1_data(42);
	wire_w_sink1_data_range432w(0) <= sink1_data(43);
	wire_w_sink1_data_range441w(0) <= sink1_data(44);
	wire_w_sink1_data_range450w(0) <= sink1_data(45);
	wire_w_sink1_data_range459w(0) <= sink1_data(46);
	wire_w_sink1_data_range468w(0) <= sink1_data(47);
	wire_w_sink1_data_range477w(0) <= sink1_data(48);
	wire_w_sink1_data_range486w(0) <= sink1_data(49);
	wire_w_sink1_data_range81w(0) <= sink1_data(4);
	wire_w_sink1_data_range495w(0) <= sink1_data(50);
	wire_w_sink1_data_range504w(0) <= sink1_data(51);
	wire_w_sink1_data_range513w(0) <= sink1_data(52);
	wire_w_sink1_data_range522w(0) <= sink1_data(53);
	wire_w_sink1_data_range531w(0) <= sink1_data(54);
	wire_w_sink1_data_range540w(0) <= sink1_data(55);
	wire_w_sink1_data_range549w(0) <= sink1_data(56);
	wire_w_sink1_data_range558w(0) <= sink1_data(57);
	wire_w_sink1_data_range567w(0) <= sink1_data(58);
	wire_w_sink1_data_range576w(0) <= sink1_data(59);
	wire_w_sink1_data_range90w(0) <= sink1_data(5);
	wire_w_sink1_data_range585w(0) <= sink1_data(60);
	wire_w_sink1_data_range594w(0) <= sink1_data(61);
	wire_w_sink1_data_range603w(0) <= sink1_data(62);
	wire_w_sink1_data_range612w(0) <= sink1_data(63);
	wire_w_sink1_data_range621w(0) <= sink1_data(64);
	wire_w_sink1_data_range630w(0) <= sink1_data(65);
	wire_w_sink1_data_range639w(0) <= sink1_data(66);
	wire_w_sink1_data_range648w(0) <= sink1_data(67);
	wire_w_sink1_data_range657w(0) <= sink1_data(68);
	wire_w_sink1_data_range666w(0) <= sink1_data(69);
	wire_w_sink1_data_range99w(0) <= sink1_data(6);
	wire_w_sink1_data_range675w(0) <= sink1_data(70);
	wire_w_sink1_data_range684w(0) <= sink1_data(71);
	wire_w_sink1_data_range6w(0) <= sink1_data(72);
	wire_w_sink1_data_range696w(0) <= sink1_data(73);
	wire_w_sink1_data_range705w(0) <= sink1_data(74);
	wire_w_sink1_data_range714w(0) <= sink1_data(75);
	wire_w_sink1_data_range723w(0) <= sink1_data(76);
	wire_w_sink1_data_range732w(0) <= sink1_data(77);
	wire_w_sink1_data_range741w(0) <= sink1_data(78);
	wire_w_sink1_data_range750w(0) <= sink1_data(79);
	wire_w_sink1_data_range108w(0) <= sink1_data(7);
	wire_w_sink1_data_range759w(0) <= sink1_data(80);
	wire_w_sink1_data_range768w(0) <= sink1_data(81);
	wire_w_sink1_data_range777w(0) <= sink1_data(82);
	wire_w_sink1_data_range786w(0) <= sink1_data(83);
	wire_w_sink1_data_range795w(0) <= sink1_data(84);
	wire_w_sink1_data_range804w(0) <= sink1_data(85);
	wire_w_sink1_data_range813w(0) <= sink1_data(86);
	wire_w_sink1_data_range822w(0) <= sink1_data(87);
	wire_w_sink1_data_range831w(0) <= sink1_data(88);
	wire_w_sink1_data_range840w(0) <= sink1_data(89);
	wire_w_sink1_data_range117w(0) <= sink1_data(8);
	wire_w_sink1_data_range849w(0) <= sink1_data(90);
	wire_w_sink1_data_range858w(0) <= sink1_data(91);
	wire_w_sink1_data_range867w(0) <= sink1_data(92);
	wire_w_sink1_data_range876w(0) <= sink1_data(93);
	wire_w_sink1_data_range885w(0) <= sink1_data(94);
	wire_w_sink1_data_range894w(0) <= sink1_data(95);
	wire_w_sink1_data_range903w(0) <= sink1_data(96);
	wire_w_sink1_data_range912w(0) <= sink1_data(97);
	wire_w_sink1_data_range921w(0) <= sink1_data(98);
	wire_w_sink1_data_range930w(0) <= sink1_data(99);
	wire_w_sink1_data_range126w(0) <= sink1_data(9);
	wire_w_sink2_channel_range1014w(0) <= sink2_channel(0);
	wire_w_sink2_channel_range1024w(0) <= sink2_channel(1);
	wire_w_sink2_channel_range1033w(0) <= sink2_channel(2);
	wire_w_sink2_channel_range1042w(0) <= sink2_channel(3);
	wire_w_sink2_channel_range1051w(0) <= sink2_channel(4);
	wire_w_sink2_channel_range1060w(0) <= sink2_channel(5);
	wire_w_sink2_channel_range1069w(0) <= sink2_channel(6);
	wire_w_sink2_channel_range1078w(0) <= sink2_channel(7);
	wire_w_sink2_data_range47w(0) <= sink2_data(0);
	wire_w_sink2_data_range942w(0) <= sink2_data(100);
	wire_w_sink2_data_range951w(0) <= sink2_data(101);
	wire_w_sink2_data_range960w(0) <= sink2_data(102);
	wire_w_sink2_data_range969w(0) <= sink2_data(103);
	wire_w_sink2_data_range978w(0) <= sink2_data(104);
	wire_w_sink2_data_range987w(0) <= sink2_data(105);
	wire_w_sink2_data_range996w(0) <= sink2_data(106);
	wire_w_sink2_data_range1005w(0) <= sink2_data(107);
	wire_w_sink2_data_range138w(0) <= sink2_data(10);
	wire_w_sink2_data_range147w(0) <= sink2_data(11);
	wire_w_sink2_data_range156w(0) <= sink2_data(12);
	wire_w_sink2_data_range165w(0) <= sink2_data(13);
	wire_w_sink2_data_range174w(0) <= sink2_data(14);
	wire_w_sink2_data_range183w(0) <= sink2_data(15);
	wire_w_sink2_data_range192w(0) <= sink2_data(16);
	wire_w_sink2_data_range201w(0) <= sink2_data(17);
	wire_w_sink2_data_range210w(0) <= sink2_data(18);
	wire_w_sink2_data_range219w(0) <= sink2_data(19);
	wire_w_sink2_data_range57w(0) <= sink2_data(1);
	wire_w_sink2_data_range228w(0) <= sink2_data(20);
	wire_w_sink2_data_range237w(0) <= sink2_data(21);
	wire_w_sink2_data_range246w(0) <= sink2_data(22);
	wire_w_sink2_data_range255w(0) <= sink2_data(23);
	wire_w_sink2_data_range264w(0) <= sink2_data(24);
	wire_w_sink2_data_range273w(0) <= sink2_data(25);
	wire_w_sink2_data_range282w(0) <= sink2_data(26);
	wire_w_sink2_data_range291w(0) <= sink2_data(27);
	wire_w_sink2_data_range300w(0) <= sink2_data(28);
	wire_w_sink2_data_range309w(0) <= sink2_data(29);
	wire_w_sink2_data_range66w(0) <= sink2_data(2);
	wire_w_sink2_data_range318w(0) <= sink2_data(30);
	wire_w_sink2_data_range327w(0) <= sink2_data(31);
	wire_w_sink2_data_range336w(0) <= sink2_data(32);
	wire_w_sink2_data_range345w(0) <= sink2_data(33);
	wire_w_sink2_data_range354w(0) <= sink2_data(34);
	wire_w_sink2_data_range363w(0) <= sink2_data(35);
	wire_w_sink2_data_range372w(0) <= sink2_data(36);
	wire_w_sink2_data_range381w(0) <= sink2_data(37);
	wire_w_sink2_data_range390w(0) <= sink2_data(38);
	wire_w_sink2_data_range399w(0) <= sink2_data(39);
	wire_w_sink2_data_range75w(0) <= sink2_data(3);
	wire_w_sink2_data_range408w(0) <= sink2_data(40);
	wire_w_sink2_data_range417w(0) <= sink2_data(41);
	wire_w_sink2_data_range426w(0) <= sink2_data(42);
	wire_w_sink2_data_range435w(0) <= sink2_data(43);
	wire_w_sink2_data_range444w(0) <= sink2_data(44);
	wire_w_sink2_data_range453w(0) <= sink2_data(45);
	wire_w_sink2_data_range462w(0) <= sink2_data(46);
	wire_w_sink2_data_range471w(0) <= sink2_data(47);
	wire_w_sink2_data_range480w(0) <= sink2_data(48);
	wire_w_sink2_data_range489w(0) <= sink2_data(49);
	wire_w_sink2_data_range84w(0) <= sink2_data(4);
	wire_w_sink2_data_range498w(0) <= sink2_data(50);
	wire_w_sink2_data_range507w(0) <= sink2_data(51);
	wire_w_sink2_data_range516w(0) <= sink2_data(52);
	wire_w_sink2_data_range525w(0) <= sink2_data(53);
	wire_w_sink2_data_range534w(0) <= sink2_data(54);
	wire_w_sink2_data_range543w(0) <= sink2_data(55);
	wire_w_sink2_data_range552w(0) <= sink2_data(56);
	wire_w_sink2_data_range561w(0) <= sink2_data(57);
	wire_w_sink2_data_range570w(0) <= sink2_data(58);
	wire_w_sink2_data_range579w(0) <= sink2_data(59);
	wire_w_sink2_data_range93w(0) <= sink2_data(5);
	wire_w_sink2_data_range588w(0) <= sink2_data(60);
	wire_w_sink2_data_range597w(0) <= sink2_data(61);
	wire_w_sink2_data_range606w(0) <= sink2_data(62);
	wire_w_sink2_data_range615w(0) <= sink2_data(63);
	wire_w_sink2_data_range624w(0) <= sink2_data(64);
	wire_w_sink2_data_range633w(0) <= sink2_data(65);
	wire_w_sink2_data_range642w(0) <= sink2_data(66);
	wire_w_sink2_data_range651w(0) <= sink2_data(67);
	wire_w_sink2_data_range660w(0) <= sink2_data(68);
	wire_w_sink2_data_range669w(0) <= sink2_data(69);
	wire_w_sink2_data_range102w(0) <= sink2_data(6);
	wire_w_sink2_data_range678w(0) <= sink2_data(70);
	wire_w_sink2_data_range687w(0) <= sink2_data(71);
	wire_w_sink2_data_range9w(0) <= sink2_data(72);
	wire_w_sink2_data_range699w(0) <= sink2_data(73);
	wire_w_sink2_data_range708w(0) <= sink2_data(74);
	wire_w_sink2_data_range717w(0) <= sink2_data(75);
	wire_w_sink2_data_range726w(0) <= sink2_data(76);
	wire_w_sink2_data_range735w(0) <= sink2_data(77);
	wire_w_sink2_data_range744w(0) <= sink2_data(78);
	wire_w_sink2_data_range753w(0) <= sink2_data(79);
	wire_w_sink2_data_range111w(0) <= sink2_data(7);
	wire_w_sink2_data_range762w(0) <= sink2_data(80);
	wire_w_sink2_data_range771w(0) <= sink2_data(81);
	wire_w_sink2_data_range780w(0) <= sink2_data(82);
	wire_w_sink2_data_range789w(0) <= sink2_data(83);
	wire_w_sink2_data_range798w(0) <= sink2_data(84);
	wire_w_sink2_data_range807w(0) <= sink2_data(85);
	wire_w_sink2_data_range816w(0) <= sink2_data(86);
	wire_w_sink2_data_range825w(0) <= sink2_data(87);
	wire_w_sink2_data_range834w(0) <= sink2_data(88);
	wire_w_sink2_data_range843w(0) <= sink2_data(89);
	wire_w_sink2_data_range120w(0) <= sink2_data(8);
	wire_w_sink2_data_range852w(0) <= sink2_data(90);
	wire_w_sink2_data_range861w(0) <= sink2_data(91);
	wire_w_sink2_data_range870w(0) <= sink2_data(92);
	wire_w_sink2_data_range879w(0) <= sink2_data(93);
	wire_w_sink2_data_range888w(0) <= sink2_data(94);
	wire_w_sink2_data_range897w(0) <= sink2_data(95);
	wire_w_sink2_data_range906w(0) <= sink2_data(96);
	wire_w_sink2_data_range915w(0) <= sink2_data(97);
	wire_w_sink2_data_range924w(0) <= sink2_data(98);
	wire_w_sink2_data_range933w(0) <= sink2_data(99);
	wire_w_sink2_data_range129w(0) <= sink2_data(9);
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_0_1157q <= '1';
		ELSIF (clk = '1' AND clk'event) THEN
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_0_1157q <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1152m_dataout;
		END IF;
		if (now = 0 ns) then
			mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_0_1157q <= '1' after 1 ps;
		end if;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1_1156q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_2_1155q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_0_25q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_1_4q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_2_3q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_0_13q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_1_29q <= '0';
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_2_28q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1_1156q <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1151m_dataout;
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_2_1155q <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1150m_dataout;
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_0_25q <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_118_dataout;
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_1_4q <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_236_dataout;
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_locked_2_3q <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_src_payload_472_dataout;
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_0_13q <= ((NOT (sink0_valid AND sink0_endofpacket)) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_0_33_dataout);
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_1_29q <= ((NOT (sink1_valid AND sink1_endofpacket)) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_1_34_dataout);
				mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_prev_request_2_28q <= ((NOT (sink2_valid AND sink2_endofpacket)) AND s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_request_2_35_dataout);
		END IF;
	END PROCESS;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1144m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_wideor0_1143_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1_1156q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1145m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_wideor0_1143_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_0_1157q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1146m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_wideor0_1143_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_2_1155q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1147m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_2_1142_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_wideor1_43_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_2_1155q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1148m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_1_1141_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_wideor1_43_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1_1156q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1149m_dataout <= s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_grant_0_1140_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_wideor1_43_dataout = '1'  ELSE mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_0_1157q;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1150m_dataout <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1144m_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_update_grant_12_dataout = '1'  ELSE wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1147m_dataout;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1151m_dataout <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1145m_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_update_grant_12_dataout = '1'  ELSE wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1148m_dataout;
	wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1152m_dataout <= wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1146m_dataout WHEN s_wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_update_grant_12_dataout = '1'  ELSE wire_mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001_altera_merlin_arbitrator_arb_top_priority_reg_1149m_dataout;

 END RTL; --mem_if_ddr3_emif_0_example_design_example_sim_e0_if0_s0_mm_interconnect_0_cmd_mux_001
--synopsys translate_on
--VALID FILE
