// Seed: 14483605
module module_0 #(
    parameter id_5 = 32'd22
) (
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output _id_5,
    input string id_6
);
  assign id_1[id_5] = 1;
  logic id_7;
  assign id_4[id_5 : 1] = 1 + 1'h0;
  logic id_8;
  logic id_9;
  type_16(
      .id_0(id_3),
      .id_1(id_8),
      .id_2(id_4),
      .id_3({~1{1}}),
      .id_4(id_5),
      .id_5(1),
      .id_6(SystemTFIdentifier && 1),
      .id_7(id_4),
      .id_8(1),
      .id_9(id_2),
      .id_10(id_4[1]),
      .id_11(id_5),
      .id_12(id_3)
  );
  logic id_10 = 1;
  always id_4 <= ~id_8;
  logic id_11;
  assign id_11 = id_1 * 1;
  always id_3.id_6 = "";
  type_19(
      .id_0(id_7[id_5]), .id_1(1 ? 1 : (1'h0 & !1)), .id_2(1 & 1'b0)
  ); id_12(
      id_10
  );
  always id_5[id_5 : SystemTFIdentifier==1] <= 1'h0;
  assign #1 id_5 = ~id_7 + id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_2 = 32'd27,
    parameter id_4 = 32'd36,
    parameter id_5 = 32'd5
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  input id_6;
  output _id_5;
  input _id_4;
  input id_3;
  input _id_2;
  output _id_1;
  initial
    if (1) id_1[id_4&id_5 : 1] = id_4;
    else if (id_4) id_1 <= "";
  type_15(
      id_6[1'd0 : id_1<1][id_2], id_5 == 1
  ); type_16(
      1'h0 & 1'b0, id_4, id_4, 1, id_3
  );
  initial @("") id_4.id_4 <= 1;
  logic id_7, id_8, id_9, id_10;
  logic id_11;
  always @(1 ? id_6 : id_4 or 1 ? 1 & id_7 : 1'b0) id_7 = 1;
  logic id_12;
  logic id_13, id_14;
endmodule
