**OpenCL kernel to Verilog**

The project initiative is to convert OpenCL like backend APIs to Verilog
therefore on the FPGAs on time reconfiguration can be made.
