
iStyle 1.23
  Fast and Free Automatic Formatter for Verilog Source Code
    Created by haimag
    Thanks to Tal Davidson & Astyle
    Report bugs https://github.com/thomasrussellmurphy/istyle-verilog-formatter/issues

Indented file -- /home/ziyue/researchlib/Micro_Eletronic/pyflattenverilog/tests/regression/b19/flatten/res.v.
