Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.099,0.662
"Bus Turnaround Time (Slow 900mV 85C Model)",5.442,--
"Core (Slow 900mV 85C Model)",0.235,0.085
"Core Recovery/Removal (Slow 900mV 85C Model)",1.517,0.444
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.364,5.28
"Write (Slow 900mV 85C Model)",-0.077,-0.077
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.091,0.712
"Bus Turnaround Time (Slow 900mV 0C Model)",5.468,--
"Core (Slow 900mV 0C Model)",0.462,0.134
"Core Recovery/Removal (Slow 900mV 0C Model)",1.736,0.429
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.468,5.325
"Write (Slow 900mV 0C Model)",-0.065,-0.065
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.063,0.869
"Bus Turnaround Time (Fast 900mV 0C Model)",5.518,--
"Core (Fast 900mV 0C Model)",0.612,0.103
"Core Recovery/Removal (Fast 900mV 0C Model)",2.609,0.256
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",2.95,5.727
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
