Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Jun 25 20:06:47 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                   Logical Path                                                                   | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
| Path #1   | 10.000      | 9.059      | 2.743(31%)  | 6.316(69%) | -0.293     | 0.545 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][29]/D  |
| Path #2   | 10.000      | 9.019      | 2.743(31%)  | 6.276(69%) | -0.293     | 0.572 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][29]/D  |
| Path #3   | 10.000      | 9.038      | 3.163(35%)  | 5.875(65%) | -0.293     | 0.572 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][30]/D  |
| Path #4   | 10.000      | 9.035      | 3.163(36%)  | 5.872(64%) | -0.292     | 0.576 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][30]/D |
| Path #5   | 10.000      | 9.066      | 3.163(35%)  | 5.903(65%) | -0.293     | 0.578 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][30]/D |
| Path #6   | 10.000      | 9.009      | 2.799(32%)  | 6.210(68%) | -0.292     | 0.606 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][26]/D  |
| Path #7   | 10.000      | 9.009      | 2.743(31%)  | 6.266(69%) | -0.292     | 0.618 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][29]/D |
| Path #8   | 10.000      | 8.998      | 2.743(31%)  | 6.255(69%) | -0.291     | 0.628 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][29]/D  |
| Path #9   | 10.000      | 8.968      | 3.163(36%)  | 5.805(64%) | -0.292     | 0.643 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][30]/D  |
| Path #10  | 10.000      | 8.944      | 2.743(31%)  | 6.201(69%) | -0.294     | 0.646 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][29]/D  |
| Path #11  | 10.000      | 8.938      | 2.743(31%)  | 6.195(69%) | -0.292     | 0.654 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][29]/D  |
| Path #12  | 10.000      | 8.934      | 2.743(31%)  | 6.191(69%) | -0.293     | 0.657 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][29]/D  |
| Path #13  | 10.000      | 8.953      | 2.743(31%)  | 6.210(69%) | -0.292     | 0.657 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][29]/D  |
| Path #14  | 10.000      | 8.922      | 2.743(31%)  | 6.179(69%) | -0.293     | 0.669 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][29]/D  |
| Path #15  | 10.000      | 8.937      | 2.799(32%)  | 6.138(68%) | -0.291     | 0.676 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][26]/D  |
| Path #16  | 10.000      | 8.925      | 3.163(36%)  | 5.762(64%) | -0.292     | 0.690 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][30]/D |
| Path #17  | 10.000      | 8.913      | 2.799(32%)  | 6.114(68%) | -0.292     | 0.693 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][26]/D |
| Path #18  | 10.000      | 8.919      | 2.799(32%)  | 6.120(68%) | -0.291     | 0.694 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][26]/D  |
| Path #19  | 10.000      | 8.912      | 3.163(36%)  | 5.749(64%) | -0.291     | 0.700 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][30]/D |
| Path #20  | 10.000      | 8.887      | 2.743(31%)  | 6.144(69%) | -0.292     | 0.705 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][29]/D |
| Path #21  | 10.000      | 8.928      | 2.743(31%)  | 6.185(69%) | -0.294     | 0.714 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][29]/D |
| Path #22  | 10.000      | 6.397      | 1.014(16%)  | 5.383(84%) | -2.473     | 0.715 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][28]/CE |
| Path #23  | 10.000      | 6.397      | 1.014(16%)  | 5.383(84%) | -2.473     | 0.715 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][29]/CE |
| Path #24  | 10.000      | 8.893      | 2.743(31%)  | 6.150(69%) | -0.294     | 0.719 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][29]/D  |
| Path #25  | 10.000      | 6.390      | 1.014(16%)  | 5.376(84%) | -2.473     | 0.722 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][26]/CE |
| Path #26  | 10.000      | 8.888      | 3.163(36%)  | 5.725(64%) | -0.291     | 0.723 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][30]/D  |
| Path #27  | 10.000      | 8.913      | 3.163(36%)  | 5.750(64%) | -0.295     | 0.725 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][30]/D  |
| Path #28  | 10.000      | 8.886      | 2.743(31%)  | 6.143(69%) | -0.292     | 0.726 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][29]/D |
| Path #29  | 10.000      | 8.864      | 2.799(32%)  | 6.065(68%) | -0.293     | 0.726 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][26]/D  |
| Path #30  | 10.000      | 8.869      | 2.743(31%)  | 6.126(69%) | -0.292     | 0.736 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][29]/D  |
| Path #31  | 10.000      | 8.899      | 3.163(36%)  | 5.736(64%) | -0.292     | 0.746 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][30]/D |
| Path #32  | 10.000      | 8.855      | 2.799(32%)  | 6.056(68%) | -0.292     | 0.751 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][26]/D  |
| Path #33  | 10.000      | 8.862      | 2.763(32%)  | 6.099(68%) | -0.288     | 0.754 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][23]/D  |
| Path #34  | 10.000      | 6.358      | 1.014(16%)  | 5.344(84%) | -2.469     | 0.757 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][24]/CE |
| Path #35  | 10.000      | 8.831      | 3.163(36%)  | 5.668(64%) | -0.292     | 0.761 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][30]/D  |
| Path #36  | 10.000      | 8.879      | 2.799(32%)  | 6.080(68%) | -0.293     | 0.762 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][26]/D |
| Path #37  | 10.000      | 8.864      | 2.799(32%)  | 6.065(68%) | -0.293     | 0.762 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][26]/D |
| Path #38  | 10.000      | 8.838      | 2.799(32%)  | 6.039(68%) | -0.290     | 0.776 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][26]/D  |
| Path #39  | 10.000      | 8.803      | 2.799(32%)  | 6.004(68%) | -0.291     | 0.777 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][26]/D |
| Path #40  | 10.000      | 8.829      | 2.743(32%)  | 6.086(68%) | -0.293     | 0.814 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][29]/D |
| Path #41  | 10.000      | 8.803      | 2.743(32%)  | 6.060(68%) | -0.291     | 0.824 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][29]/D |
| Path #42  | 10.000      | 8.779      | 2.799(32%)  | 5.980(68%) | -0.291     | 0.834 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][26]/D  |
| Path #43  | 10.000      | 6.276      | 1.014(17%)  | 5.262(83%) | -2.472     | 0.836 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][25]/CE |
| Path #44  | 10.000      | 8.749      | 2.991(35%)  | 5.758(65%) | -0.291     | 0.843 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][31]/D  |
| Path #45  | 10.000      | 9.000      | 2.333(26%)  | 6.667(74%) | -0.040     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][4]/D   |
| Path #46  | 10.000      | 8.760      | 3.163(37%)  | 5.597(63%) | -0.291     | 0.847 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][30]/D |
| Path #47  | 10.000      | 8.760      | 2.991(35%)  | 5.769(65%) | -0.290     | 0.848 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][31]/D |
| Path #48  | 10.000      | 8.761      | 2.763(32%)  | 5.998(68%) | -0.288     | 0.849 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][23]/D  |
| Path #49  | 10.000      | 8.742      | 2.991(35%)  | 5.751(65%) | -0.292     | 0.850 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][31]/D  |
| Path #50  | 10.000      | 8.753      | 3.163(37%)  | 5.590(63%) | -0.293     | 0.857 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][30]/D  |
| Path #51  | 10.000      | 8.751      | 3.163(37%)  | 5.588(63%) | -0.291     | 0.862 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][30]/D  |
| Path #52  | 10.000      | 8.737      | 3.163(37%)  | 5.574(63%) | -0.292     | 0.869 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][30]/D  |
| Path #53  | 10.000      | 8.989      | 2.333(26%)  | 6.656(74%) | -0.040     | 0.869 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][4]/D   |
| Path #54  | 10.000      | 8.757      | 3.163(37%)  | 5.594(63%) | -0.295     | 0.881 | 0.035             | Safely Timed       | Same Clock        | 15           | 16     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][30]/D  |
| Path #55  | 10.000      | 8.723      | 2.991(35%)  | 5.732(65%) | -0.291     | 0.884 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][31]/D  |
| Path #56  | 10.000      | 8.719      | 2.799(33%)  | 5.920(67%) | -0.294     | 0.885 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][26]/D  |
| Path #57  | 10.000      | 8.717      | 2.991(35%)  | 5.726(65%) | -0.292     | 0.889 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][31]/D  |
| Path #58  | 10.000      | 8.751      | 2.991(35%)  | 5.760(65%) | -0.292     | 0.893 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][31]/D |
| Path #59  | 10.000      | 8.709      | 2.799(33%)  | 5.910(67%) | -0.294     | 0.895 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][26]/D |
| Path #60  | 10.000      | 8.694      | 2.991(35%)  | 5.703(65%) | -0.291     | 0.899 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][31]/D |
| Path #61  | 10.000      | 8.714      | 2.799(33%)  | 5.915(67%) | -0.290     | 0.903 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][26]/D  |
| Path #62  | 10.000      | 6.210      | 1.014(17%)  | 5.196(83%) | -2.470     | 0.904 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][22]/CE |
| Path #63  | 10.000      | 8.738      | 2.991(35%)  | 5.747(65%) | -0.291     | 0.904 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][31]/D  |
| Path #64  | 10.000      | 8.939      | 2.697(31%)  | 6.242(69%) | -0.040     | 0.905 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][13]/D  |
| Path #65  | 10.000      | 8.696      | 2.991(35%)  | 5.705(65%) | -0.290     | 0.911 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][31]/D  |
| Path #66  | 10.000      | 8.945      | 2.333(27%)  | 6.612(73%) | -0.040     | 0.913 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][4]/D   |
| Path #67  | 10.000      | 6.229      | 1.014(17%)  | 5.215(83%) | -2.468     | 0.924 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][21]/CE |
| Path #68  | 10.000      | 6.229      | 1.014(17%)  | 5.215(83%) | -2.468     | 0.924 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][27]/CE |
| Path #69  | 10.000      | 8.918      | 2.333(27%)  | 6.585(73%) | -0.042     | 0.924 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][4]/D   |
| Path #70  | 10.000      | 8.677      | 2.793(33%)  | 5.884(67%) | -0.290     | 0.926 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][24]/D  |
| Path #71  | 10.000      | 8.704      | 2.991(35%)  | 5.713(65%) | -0.291     | 0.926 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][31]/D |
| Path #72  | 10.000      | 8.707      | 2.799(33%)  | 5.908(67%) | -0.294     | 0.933 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][26]/D |
| Path #73  | 10.000      | 6.175      | 1.014(17%)  | 5.161(83%) | -2.471     | 0.939 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][30]/CE |
| Path #74  | 10.000      | 6.175      | 1.014(17%)  | 5.161(83%) | -2.471     | 0.939 | 0.211             | Safely Timed       | Same Group        | 4            | 5      | FDRE/C-(39)-LUT2-(22)-LUT6-(2)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][31]/CE |
| Path #75  | 10.000      | 8.903      | 2.697(31%)  | 6.206(69%) | -0.040     | 0.940 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][13]/D |
| Path #76  | 10.000      | 8.903      | 2.697(31%)  | 6.206(69%) | -0.040     | 0.940 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][13]/D |
| Path #77  | 10.000      | 8.916      | 2.545(29%)  | 6.371(71%) | -0.040     | 0.942 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][11]/D  |
| Path #78  | 10.000      | 8.661      | 2.771(32%)  | 5.890(68%) | -0.293     | 0.944 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][25]/D  |
| Path #79  | 10.000      | 8.907      | 2.545(29%)  | 6.362(71%) | -0.040     | 0.951 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][11]/D |
| Path #80  | 10.000      | 8.901      | 2.545(29%)  | 6.356(71%) | -0.042     | 0.954 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][11]/D  |
| Path #81  | 10.000      | 8.651      | 2.799(33%)  | 5.852(67%) | -0.291     | 0.956 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][26]/D  |
| Path #82  | 10.000      | 8.885      | 2.697(31%)  | 6.188(69%) | -0.040     | 0.959 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][13]/D |
| Path #83  | 10.000      | 8.888      | 2.545(29%)  | 6.343(71%) | -0.039     | 0.971 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][11]/D  |
| Path #84  | 10.000      | 8.978      | 2.611(30%)  | 6.367(70%) | -0.044     | 0.972 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_zero_flag_reg/D        |
| Path #85  | 10.000      | 8.621      | 2.763(33%)  | 5.858(67%) | -0.288     | 0.974 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][23]/D |
| Path #86  | 10.000      | 6.133      | 1.282(21%)  | 4.851(79%) | -2.469     | 0.982 | 0.211             | Safely Timed       | Same Group        | 4            | 4      | FDRE/C-(39)-LUT2-(22)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/CE                                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[5][22]/CE |
| Path #87  | 10.000      | 6.133      | 1.282(21%)  | 4.851(79%) | -2.469     | 0.982 | 0.211             | Safely Timed       | Same Group        | 4            | 4      | FDRE/C-(39)-LUT2-(22)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/CE                                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[5][24]/CE |
| Path #88  | 10.000      | 6.133      | 1.282(21%)  | 4.851(79%) | -2.469     | 0.982 | 0.211             | Safely Timed       | Same Group        | 4            | 4      | FDRE/C-(39)-LUT2-(22)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/CE                                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[5][25]/CE |
| Path #89  | 10.000      | 6.133      | 1.282(21%)  | 4.851(79%) | -2.469     | 0.982 | 0.211             | Safely Timed       | Same Group        | 4            | 4      | FDRE/C-(39)-LUT2-(22)-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/CE                                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[5][26]/CE |
| Path #90  | 10.000      | 8.658      | 2.793(33%)  | 5.865(67%) | -0.291     | 0.988 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][24]/D |
| Path #91  | 10.000      | 8.854      | 2.545(29%)  | 6.309(71%) | -0.041     | 0.989 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][11]/D |
| Path #92  | 10.000      | 8.849      | 2.333(27%)  | 6.516(73%) | -0.043     | 0.992 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][4]/D   |
| Path #93  | 10.000      | 8.601      | 2.991(35%)  | 5.610(65%) | -0.290     | 0.992 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT5-(15)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][31]/D |
| Path #94  | 10.000      | 8.860      | 2.545(29%)  | 6.315(71%) | -0.039     | 0.998 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][11]/D |
| Path #95  | 10.000      | 8.579      | 2.793(33%)  | 5.786(67%) | -0.291     | 1.000 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][24]/D |
| Path #96  | 10.000      | 8.841      | 2.697(31%)  | 6.144(69%) | -0.041     | 1.002 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(162)-LUT6-(1)-LUT6-(33)-LUT1-(3)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][13]/D  |
| Path #97  | 10.000      | 8.591      | 2.771(33%)  | 5.820(67%) | -0.291     | 1.002 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][25]/D |
| Path #98  | 10.000      | 8.856      | 2.545(29%)  | 6.311(71%) | -0.040     | 1.002 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][11]/D  |
| Path #99  | 10.000      | 8.854      | 2.545(29%)  | 6.309(71%) | -0.039     | 1.004 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][11]/D |
| Path #100 | 10.000      | 8.835      | 2.333(27%)  | 6.502(73%) | -0.043     | 1.006 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(162)-LUT6-(3)-LUT6-(31)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT5-(14)-FDRE/D                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 162         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][4]/D  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+---+----+-----+-----+----+----+----+----+-----+----+----+----+----+----+
|  End Point Clock  | Requirement | 0 | 1 |  2 |  3  |  4  |  5 |  6 |  8 |  9 |  10 | 11 | 12 | 13 | 14 | 15 |
+-------------------+-------------+---+---+----+-----+-----+----+----+----+----+-----+----+----+----+----+----+
| (none)            | 5.000ns     | 1 | 0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 8 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 | 0 | 18 | 157 | 273 | 29 | 16 | 64 | 64 | 112 | 98 | 64 | 64 | 16 | 16 |
+-------------------+-------------+---+---+----+-----+-----+----+----+----+----+-----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


