TimeQuest Timing Analyzer report for orpsoc_top
Mon Jan 19 17:50:34 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Slow 1200mV 0C Model Metastability Report
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. Fast 1200mV 0C Model Metastability Report
 93. Multicorner Timing Analysis Summary
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Board Trace Model Assignments
 99. Input Transition Times
100. Signal Integrity Metrics (Slow 1200mv 0c Model)
101. Signal Integrity Metrics (Slow 1200mv 85c Model)
102. Signal Integrity Metrics (Fast 1200mv 0c Model)
103. Setup Transfers
104. Hold Transfers
105. Recovery Transfers
106. Removal Transfers
107. Report TCCS
108. Report RSKM
109. Unconstrained Paths
110. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; orpsoc_top                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processor 3            ;  12.0%      ;
;     Processor 4            ;   8.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; orpsoc_top.sdc ; OK     ; Mon Jan 19 17:50:12 2015 ;
+----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { altera_reserved_tck }                                      ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk_pad_i                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { sys_clk_pad_i }                                            ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 42.84 MHz ; 42.84 MHz       ; altera_reserved_tck                                      ;      ;
; 54.73 MHz ; 54.73 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 104.2 MHz ; 104.2 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.729  ; 0.000         ;
; altera_reserved_tck                                      ; 38.330 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.217 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.242 ; 0.000         ;
; altera_reserved_tck                                      ; 0.392 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.786 ; 0.000         ;
; altera_reserved_tck                                      ; 48.017 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.411 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.759 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.618  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.616  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.815  ; 0.000         ;
; altera_reserved_tck                                      ; 49.721 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.403 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.500      ;
; 0.403 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.500      ;
; 0.403 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.500      ;
; 0.403 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.500      ;
; 0.403 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.500      ;
; 0.403 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.500      ;
; 0.522 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.362      ;
; 0.522 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.362      ;
; 0.522 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.362      ;
; 0.522 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.362      ;
; 0.522 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.362      ;
; 0.522 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.362      ;
; 0.536 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.367      ;
; 0.536 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.367      ;
; 0.536 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.367      ;
; 0.536 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.367      ;
; 0.536 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.367      ;
; 0.536 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.367      ;
; 0.580 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.323      ;
; 0.580 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.323      ;
; 0.580 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.323      ;
; 0.580 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.323      ;
; 0.580 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.323      ;
; 0.580 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.323      ;
; 0.581 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.331      ;
; 0.630 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.664      ;
; 0.630 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.664      ;
; 0.630 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.664      ;
; 0.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 9.241      ;
; 0.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 9.241      ;
; 0.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 9.241      ;
; 0.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 9.241      ;
; 0.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 9.241      ;
; 0.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 9.241      ;
; 0.655 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.257      ;
; 0.666 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.220      ;
; 0.666 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.220      ;
; 0.666 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.220      ;
; 0.669 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.234      ;
; 0.669 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.234      ;
; 0.669 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.234      ;
; 0.700 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 9.193      ;
; 0.714 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.198      ;
; 0.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 9.526      ;
; 0.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 9.526      ;
; 0.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 9.526      ;
; 0.758 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.154      ;
; 0.763 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.531      ;
; 0.763 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.531      ;
; 0.763 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.531      ;
; 0.774 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 9.119      ;
; 0.777 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.114      ;
; 0.777 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.114      ;
; 0.777 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.114      ;
; 0.777 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.114      ;
; 0.777 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.114      ;
; 0.777 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.114      ;
; 0.785 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 9.082      ;
; 0.785 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 9.082      ;
; 0.785 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 9.082      ;
; 0.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.124      ;
; 0.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.096      ;
; 0.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.096      ;
; 0.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 9.096      ;
; 0.797 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.094      ;
; 0.797 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.094      ;
; 0.797 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.094      ;
; 0.797 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.094      ;
; 0.797 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.094      ;
; 0.797 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 9.094      ;
; 0.799 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.087      ;
; 0.799 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.087      ;
; 0.799 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.087      ;
; 0.802 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.101      ;
; 0.802 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.101      ;
; 0.802 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.101      ;
; 0.807 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.487      ;
; 0.807 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.487      ;
; 0.807 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 9.487      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.812 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 9.076      ;
; 0.822 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 9.072      ;
; 0.832 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.080      ;
; 0.843 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.043      ;
; 0.843 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.043      ;
; 0.843 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 9.043      ;
; 0.846 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.057      ;
; 0.846 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.057      ;
; 0.846 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 9.057      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.729 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 18.147     ;
; 1.729 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 18.147     ;
; 1.729 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 18.147     ;
; 1.729 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 18.147     ;
; 1.729 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 18.147     ;
; 1.803 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.762     ;
; 1.803 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.762     ;
; 1.803 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.762     ;
; 1.803 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.762     ;
; 1.803 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.762     ;
; 1.855 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 18.028     ;
; 1.855 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 18.028     ;
; 1.855 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 18.028     ;
; 1.855 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 18.028     ;
; 1.855 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 18.028     ;
; 1.881 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 17.678     ;
; 1.881 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 17.678     ;
; 1.881 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 17.678     ;
; 1.881 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 17.678     ;
; 1.881 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.439     ; 17.678     ;
; 1.890 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.986     ;
; 1.890 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.986     ;
; 1.890 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.986     ;
; 1.890 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.986     ;
; 1.890 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.986     ;
; 1.943 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 17.981     ;
; 2.036 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.385     ; 17.577     ;
; 2.051 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.892     ;
; 2.051 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.892     ;
; 2.051 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.892     ;
; 2.051 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.892     ;
; 2.051 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.892     ;
; 2.051 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.892     ;
; 2.062 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.814     ;
; 2.062 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.814     ;
; 2.062 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.814     ;
; 2.062 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.814     ;
; 2.062 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.814     ;
; 2.084 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 17.847     ;
; 2.095 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 17.512     ;
; 2.097 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 17.809     ;
; 2.097 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 17.809     ;
; 2.097 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 17.809     ;
; 2.097 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 17.809     ;
; 2.097 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 17.809     ;
; 2.104 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 17.820     ;
; 2.106 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.526     ;
; 2.106 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.526     ;
; 2.106 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.526     ;
; 2.106 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.526     ;
; 2.106 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.526     ;
; 2.106 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.526     ;
; 2.120 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 17.821     ;
; 2.120 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.368     ; 17.510     ;
; 2.120 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 17.821     ;
; 2.120 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.368     ; 17.510     ;
; 2.130 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.746     ;
; 2.130 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.746     ;
; 2.130 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.746     ;
; 2.130 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.746     ;
; 2.130 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 17.746     ;
; 2.142 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 18.203     ;
; 2.142 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 18.203     ;
; 2.142 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 18.203     ;
; 2.142 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 18.203     ;
; 2.142 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 18.203     ;
; 2.142 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 18.203     ;
; 2.158 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 17.792     ;
; 2.158 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 17.792     ;
; 2.158 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 17.792     ;
; 2.158 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 17.792     ;
; 2.158 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 17.792     ;
; 2.158 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 17.792     ;
; 2.172 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.776     ;
; 2.172 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.776     ;
; 2.197 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.743     ;
; 2.198 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.367     ;
; 2.198 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.367     ;
; 2.198 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.367     ;
; 2.198 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.367     ;
; 2.198 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 17.367     ;
; 2.200 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 17.363     ;
; 2.200 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 17.363     ;
; 2.200 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 17.363     ;
; 2.200 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 17.363     ;
; 2.200 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 17.363     ;
; 2.203 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.372     ; 17.423     ;
; 2.203 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.372     ; 17.423     ;
; 2.203 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.372     ; 17.423     ;
; 2.203 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.372     ; 17.423     ;
; 2.203 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.372     ; 17.423     ;
; 2.203 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.372     ; 17.423     ;
; 2.207 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 17.664     ;
; 2.207 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 17.664     ;
; 2.207 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 17.664     ;
; 2.207 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 17.664     ;
; 2.207 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 17.664     ;
; 2.212 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.731     ;
; 2.212 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.731     ;
; 2.212 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.731     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 38.330 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 11.642     ;
; 38.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.058     ; 11.505     ;
; 38.681 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 11.288     ;
; 38.761 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 11.208     ;
; 38.801 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 11.168     ;
; 38.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 11.121     ;
; 38.943 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 11.035     ;
; 38.965 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 11.004     ;
; 38.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 10.943     ;
; 39.014 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 10.964     ;
; 39.040 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 10.929     ;
; 39.054 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.911     ;
; 39.080 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 10.889     ;
; 39.092 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 10.886     ;
; 39.108 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 10.864     ;
; 39.148 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 10.821     ;
; 39.153 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.817     ;
; 39.171 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 10.801     ;
; 39.213 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.757     ;
; 39.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.591     ;
; 39.398 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.577     ;
; 39.427 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.548     ;
; 39.430 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 10.539     ;
; 39.437 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.533     ;
; 39.461 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 10.520     ;
; 39.473 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 10.505     ;
; 39.485 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 10.496     ;
; 39.582 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.388     ;
; 39.595 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.380     ;
; 39.596 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.374     ;
; 39.618 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.352     ;
; 39.622 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.348     ;
; 39.629 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.025     ; 10.344     ;
; 39.639 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.331     ;
; 39.658 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.317     ;
; 39.667 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 10.314     ;
; 39.668 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 10.301     ;
; 39.696 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.274     ;
; 39.704 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 10.274     ;
; 39.706 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 10.272     ;
; 39.715 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.250     ;
; 39.731 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 10.250     ;
; 39.736 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.229     ;
; 39.742 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.233     ;
; 39.762 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.203     ;
; 39.779 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.186     ;
; 39.781 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.189     ;
; 39.796 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 10.185     ;
; 39.796 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 10.182     ;
; 39.799 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 10.182     ;
; 39.804 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.171     ;
; 39.805 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 10.165     ;
; 39.812 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.153     ;
; 39.829 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.136     ;
; 39.831 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 10.141     ;
; 39.866 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 10.112     ;
; 39.883 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.010     ; 10.105     ;
; 39.896 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.079     ;
; 39.917 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.058     ;
; 39.925 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 10.053     ;
; 39.930 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.045     ;
; 39.936 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.029     ;
; 39.943 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.022     ;
; 39.979 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.986      ;
; 40.015 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 9.963      ;
; 40.018 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 9.960      ;
; 40.029 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.941      ;
; 40.040 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.925      ;
; 40.054 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.916      ;
; 40.078 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 9.891      ;
; 40.118 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.847      ;
; 40.135 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.835      ;
; 40.139 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.836      ;
; 40.193 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 9.776      ;
; 40.242 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.020     ; 9.736      ;
; 40.289 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.029     ; 9.680      ;
; 40.436 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.539      ;
; 40.541 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 9.440      ;
; 40.580 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.399      ;
; 40.658 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.321      ;
; 40.721 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.254      ;
; 40.722 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.253      ;
; 40.829 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.150      ;
; 40.892 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.083      ;
; 40.933 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.037      ;
; 40.962 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.017      ;
; 40.975 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.000      ;
; 41.052 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 8.923      ;
; 41.099 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.010     ; 8.889      ;
; 41.099 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 8.876      ;
; 41.137 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.010     ; 8.851      ;
; 41.224 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 8.751      ;
; 41.301 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.010     ; 8.687      ;
; 41.314 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 8.665      ;
; 41.422 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 8.557      ;
; 41.473 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.010     ; 8.515      ;
; 41.514 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 8.467      ;
; 41.519 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.017     ; 8.462      ;
; 41.530 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.010     ; 8.458      ;
; 41.547 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 8.428      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][932]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.908      ;
; 0.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1081] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.912      ;
; 0.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.914      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][737]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 0.931      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1146] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.908      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1144] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.913      ;
; 0.248 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][366]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 0.943      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 0.944      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][553]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.914      ;
; 0.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1468] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.937      ;
; 0.263 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1]                            ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.691      ;
; 0.265 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]                            ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.693      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1467] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.945      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1455] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.002      ;
; 0.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1222] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 0.978      ;
; 0.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][698]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 0.988      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][954]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.981      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][370]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.982      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 0.983      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][918]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.985      ;
; 0.297 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_adr[6]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[6]                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.713      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 0.991      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1056] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.985      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][790]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.984      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][649]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.984      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][655]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.984      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][623]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.985      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][327]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.984      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 0.987      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][876]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.984      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][654]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.991      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][494]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.984      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][409]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.991      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 0.998      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.986      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][690]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.986      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][584]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.985      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1055] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.988      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][933]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.991      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][771]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.991      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][583]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.986      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][571]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.985      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][548]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 0.990      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1374] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.992      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1276] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.980      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][869]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.993      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][564]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.986      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][258]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.001      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1061] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.990      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][410]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.995      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.990      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][891]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.988      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][871]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.989      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][555]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.995      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][389]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.988      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.990      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.984      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.005      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1307] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.991      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1225] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.984      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1227] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.984      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1029] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.984      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][762]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.991      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][554]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.996      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.985      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.985      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][594]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.997      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][572]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.990      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.992      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1387] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 0.996      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.992      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1318] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.992      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1171] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.985      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1157] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.001      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1158] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.997      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1006] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.991      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][908]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.988      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][783]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.993      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][758]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.997      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][264]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.983      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.985      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1205] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.991      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1135] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.981      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][577]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.993      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][569]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.992      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.994      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][299]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.988      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.984      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][245]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.985      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1347] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1332~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.994      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1312] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.995      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1238] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.988      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1211] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.981      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1048] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.996      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1031] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.988      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1036] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.988      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][682]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.991      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][493]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.994      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][316]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.990      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.989      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.242 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 0.922      ;
; 0.252 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 0.932      ;
; 0.257 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 0.937      ;
; 0.261 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.692      ;
; 0.263 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.694      ;
; 0.268 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.944      ;
; 0.268 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.944      ;
; 0.286 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.714      ;
; 0.288 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.691      ;
; 0.288 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.964      ;
; 0.288 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.964      ;
; 0.289 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.965      ;
; 0.289 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.965      ;
; 0.291 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 0.966      ;
; 0.291 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 0.966      ;
; 0.293 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.969      ;
; 0.293 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.969      ;
; 0.302 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.978      ;
; 0.302 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.978      ;
; 0.307 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.710      ;
; 0.310 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 0.989      ;
; 0.312 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[19]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 0.991      ;
; 0.313 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.989      ;
; 0.313 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 0.989      ;
; 0.314 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 0.994      ;
; 0.315 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 0.995      ;
; 0.315 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[20]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 0.994      ;
; 0.317 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 0.997      ;
; 0.319 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[0]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 0.994      ;
; 0.319 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.000      ;
; 0.320 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[24]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 0.999      ;
; 0.320 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[6]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.001      ;
; 0.324 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[6]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.009      ;
; 0.325 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.004      ;
; 0.326 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[1]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.001      ;
; 0.326 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[23]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.005      ;
; 0.327 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.007      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[2]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.002      ;
; 0.329 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[0]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 1.019      ;
; 0.329 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[8]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.004      ;
; 0.331 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.011      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[21]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.010      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[27]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.006      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[28]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.012      ;
; 0.334 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.009      ;
; 0.334 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.013      ;
; 0.336 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[3]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.011      ;
; 0.338 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.023      ;
; 0.340 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[1]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.025      ;
; 0.343 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.009      ;
; 0.344 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[4]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.029      ;
; 0.345 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[17]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.020      ;
; 0.345 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[30]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.024      ;
; 0.347 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[16]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.028      ;
; 0.348 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.014      ;
; 0.348 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[5]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.029      ;
; 0.349 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[7]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.030      ;
; 0.350 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[11]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.035      ;
; 0.351 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[1]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.032      ;
; 0.353 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.028      ;
; 0.353 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[25]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.028      ;
; 0.356 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[26]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.031      ;
; 0.360 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[4]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.041      ;
; 0.361 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.028      ;
; 0.363 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[29]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.042      ;
; 0.364 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[0]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.049      ;
; 0.365 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[13]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.050      ;
; 0.366 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.033      ;
; 0.368 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.037      ;
; 0.370 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.034      ;
; 0.370 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[22]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.049      ;
; 0.376 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.043      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.379 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.669      ;
; 0.381 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.056      ;
; 0.382 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.051      ;
; 0.389 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[2]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.074      ;
; 0.390 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[14]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.075      ;
; 0.391 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                      ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2|DataOut[0]                          ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2|DataOut[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxc                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxc                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxe                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxe                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_registers:ethreg1|irq_txb                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_txb                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|RxEn_needed                                               ; ethmac:ethmac0|eth_wishbone:wishbone|RxEn_needed                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|WbEn                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|WbEn                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                            ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDAddress[1]                                            ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDAddress[1]                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxBDRead                                          ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxBDRead                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacket_NotCleared                                  ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacket_NotCleared                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacketBlocked                                      ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacketBlocked                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|StartOccured                                              ; ethmac:ethmac0|eth_wishbone:wishbone|StartOccured                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|TxEndFrm_wb                                               ; ethmac:ethmac0|eth_wishbone:wishbone|TxEndFrm_wb                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|TxStartFrm_wb                                             ; ethmac:ethmac0|eth_wishbone:wishbone|TxStartFrm_wb                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_en                                               ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_en                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|cnt[0]                                   ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|cnt[0]                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[2]                                           ; ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[1]                                           ; ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[0]                                           ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[0]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[2]                                           ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[1]                                           ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.399 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.402 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.684      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1294] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1293] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1348] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1347] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3097] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3096] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1041]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1040]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1141] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2638] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2637] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[931]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[930]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1414]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1413]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1415]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1414]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1327] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1326] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1480] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1479] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1510] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1509] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1558] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1557] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2170] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2863] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2862] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2986] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2985] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3220] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3219] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3264] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3835] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3834] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3853] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3852] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[9]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.786 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 9.032      ;
; 10.798 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 9.028      ;
; 10.798 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 9.028      ;
; 10.798 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 9.028      ;
; 10.798 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 9.028      ;
; 10.798 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 9.028      ;
; 10.798 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 9.028      ;
; 10.798 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 9.028      ;
; 10.798 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 9.028      ;
; 10.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[20]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 9.006      ;
; 10.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 9.006      ;
; 10.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 9.006      ;
; 10.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 9.006      ;
; 10.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 9.006      ;
; 10.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 9.006      ;
; 10.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 9.006      ;
; 10.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 9.006      ;
; 10.827 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.014      ;
; 10.827 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.014      ;
; 10.827 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.014      ;
; 10.827 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.014      ;
; 10.827 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.014      ;
; 10.827 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.014      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.216      ; 9.154      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 10.984 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.211      ; 9.149      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 8.638      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[14]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 8.611      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 8.611      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 8.611      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 8.611      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 8.611      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[4]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 8.621      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[3]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 8.621      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 8.621      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 8.621      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|new_bw                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 8.621      ;
; 11.200 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 8.621      ;
; 11.201 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 8.601      ;
; 11.201 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 8.601      ;
; 11.201 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 8.601      ;
; 11.201 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 8.601      ;
; 11.201 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 8.601      ;
; 11.201 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 8.601      ;
; 11.208 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 8.723      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 8.662      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.667      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.667      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.667      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.667      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.667      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 8.662      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 8.662      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 8.662      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 8.662      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 8.662      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 8.662      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.667      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.667      ;
; 11.210 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[16] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.667      ;
; 11.211 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|rd             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 8.628      ;
; 11.211 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.646      ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.058     ; 1.923      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 8.784      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.158     ; 8.519      ;
; 91.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.493      ;
; 91.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.493      ;
; 91.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.493      ;
; 91.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.493      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 8.399      ;
; 91.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.421      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 8.231      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 8.112      ;
; 91.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.105      ;
; 91.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.105      ;
; 91.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.105      ;
; 91.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.105      ;
; 91.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 8.037      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 7.966      ;
; 91.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.940      ;
; 91.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.940      ;
; 91.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.940      ;
; 91.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.940      ;
; 91.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.923      ;
; 91.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.923      ;
; 91.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.923      ;
; 91.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.923      ;
; 91.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.923      ;
; 91.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.923      ;
; 91.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.923      ;
; 91.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.923      ;
; 92.011 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[13]                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.908      ;
; 92.011 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[13]                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.908      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.696      ;
; 1.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.696      ;
; 1.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.954      ;
; 1.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.954      ;
; 1.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.954      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.959      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.998      ;
; 1.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.020      ;
; 1.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.020      ;
; 1.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.020      ;
; 1.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.020      ;
; 1.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.083      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.216      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.234      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.236      ;
; 1.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.253      ;
; 1.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.253      ;
; 1.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.253      ;
; 1.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.253      ;
; 1.978 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.257      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.297      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.306      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.406      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.406      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.406      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.406      ;
; 2.202 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.486      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.759 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.055      ;
; 1.759 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.055      ;
; 1.759 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.055      ;
; 1.759 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 2.055      ;
; 1.972 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 2.269      ;
; 1.980 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.260      ;
; 1.980 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.260      ;
; 2.234 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.128      ; 2.548      ;
; 3.057 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 3.347      ;
; 3.057 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 3.347      ;
; 3.057 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 3.347      ;
; 3.057 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 3.347      ;
; 3.466 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.764      ;
; 3.466 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.764      ;
; 3.473 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.129      ; 3.788      ;
; 3.702 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.908      ;
; 3.702 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.908      ;
; 3.702 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.908      ;
; 3.702 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.908      ;
; 3.737 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 4.069      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p1[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.527      ; 4.668      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.955 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 4.669      ;
; 3.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 4.631      ;
; 3.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 4.631      ;
; 3.964 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 4.650      ;
; 3.976 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 4.663      ;
; 3.976 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 4.663      ;
; 3.976 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 4.663      ;
; 3.976 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 4.663      ;
; 3.976 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 4.663      ;
; 3.976 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 4.663      ;
; 3.987 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[11]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.626      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[26] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[29] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[30] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[61] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[60] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[63] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[62] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[53] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[52] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[54] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[55] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[59] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[56] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[57] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[58] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[49] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[51] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[50] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.680      ;
; 3.990 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[32] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 4.689      ;
; 3.995 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[20]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 4.650      ;
; 3.995 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[22]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 4.650      ;
; 3.995 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[24]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 4.650      ;
; 3.995 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[12]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 4.650      ;
; 3.998 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 4.621      ;
; 4.003 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 4.667      ;
; 4.003 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 4.667      ;
; 4.003 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[0]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 4.666      ;
; 4.003 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 4.666      ;
; 4.003 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 4.666      ;
; 4.010 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[23]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 4.664      ;
; 4.025 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 4.652      ;
; 4.025 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed2_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 4.652      ;
; 4.367 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 4.581      ;
; 4.367 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 4.581      ;
; 4.374 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 4.605      ;
; 4.384 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cyc_o                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.681      ;
; 4.384 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[2]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.674      ;
; 4.384 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[3]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.674      ;
; 4.384 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|temp_wb_dat_o_reg[15]                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.680      ;
; 4.384 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|temp_wb_dat_o_reg[13]                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.680      ;
; 4.384 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|temp_wb_dat_o_reg[14]                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.680      ;
; 4.384 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:MIITX_DATA_0|DataOut[4]                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.129      ; 4.699      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1503]                                                                                                                                                                                                                                                                                            ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1504]                                                                                                                                                                                                                                                                                            ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1508]                                                                                                                                                                                                                                                                                            ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1508]                                                                                                                                                                                                                                                                                         ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1503]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1504]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1508]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1509]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1503]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1504]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1508]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1509]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1503]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1504]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1508]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1509]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1503]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1504]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1508]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1509]                                                                                                                                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1508:sm1|holdff   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1508:sm1|regoutff ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[10]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[11]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1]                                                                                                                                                                                                                                     ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[22]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[23]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[24]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[26]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2]                                                                                                                                                                                                                                     ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[34]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[39]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3]                                                                                                                                                                                                                                     ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[40]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[43]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[44]                                                                                                                                                                                                                                    ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5]                                                                                                                                                                                                                                     ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]                                                                                                                                                                                                                                     ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[8]                                                                                                                                                                                                                                     ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[9]                                                                                                                                                                                                                                     ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1321]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1328]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1330]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1332]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1345]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1346]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1349]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1350]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1356]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1397]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1430]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1461]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1462]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1463]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1465]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1466]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1467]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1468]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1470]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1471]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1474]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1499]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1507]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1513]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1515]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1517]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1522]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1546]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                              ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[333]                                                                                                                                                                                                                                                                                             ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[334]                                                                                                                                                                                                                                                                                             ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[335]                                                                                                                                                                                                                                                                                             ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[344]                                                                                                                                                                                                                                                                                             ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                                                                                                                                              ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[600]                                                                                                                                                                                                                                                                                             ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[626]                                                                                                                                                                                                                                                                                             ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[809]                                                                                                                                                                                                                                                                                             ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[823]                                                                                                                                                                                                                                                                                             ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1220]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1221]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1296]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1297]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1314]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1315]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1316]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1318]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1328]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1329]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1330]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1331]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1332]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1333]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1337]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1346]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1347]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1349]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1350]                                                                                                                                                                                                                                                                                         ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1351]                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[10] ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[12] ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[2]  ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[4]  ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[6]  ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[8]  ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                      ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[12]                              ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~167                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~172                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~175                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~177                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~178                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~179                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~47                                ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~52                                ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~55                                ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~57                                ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~58                                ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~59                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[30]                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_du:or1200_du|dbg_dat_o[11]                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[13]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[14]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[2]                                                   ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[4]                                                   ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[10]                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[15]                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[3]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[5]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[7]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[8]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[9]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[10]                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[15]                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[2]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[3]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[5]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[7]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[8]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[9]                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[10]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[12]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[2]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[8]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[9]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[10]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[11]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[12]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[13]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[14]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[15]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[16]                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[2]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[3]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[4]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[5]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[6]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[7]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[8]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[9]                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_we_o                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[2]                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[3]                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[4]                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[5]                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[6]                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[7]                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[8]                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|wb_free                                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~106                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~107                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~108                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~109                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~111                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~112                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~114                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~115                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~116                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~117                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~118                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~119                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~165                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~170                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~171                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~173                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~174                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~176                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~225                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~227                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~230                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~231                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~232                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~233                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~portb_address_reg0                                                          ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~portb_address_reg0                                                         ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1008~portb_address_reg0                                                        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~portb_address_reg0                                                        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a270~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1278~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~portb_address_reg0                                                        ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~portb_address_reg0                                                        ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~portb_address_reg0                                                        ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~portb_address_reg0                                                        ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a126~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~portb_address_reg0                                                        ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~portb_address_reg0                                                        ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~portb_address_reg0                                                        ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a972~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1062~portb_address_reg0                                                        ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~portb_address_reg0                                                        ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~portb_address_reg0                                                        ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a414~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a54~portb_address_reg0                                                          ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a792~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~portb_address_reg0                                                         ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1404~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1422~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1530~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~portb_address_reg0                                                         ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~portb_address_reg0                                                         ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~portb_address_reg0                                                         ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1494~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1512~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1548~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a18~portb_address_reg0                                                          ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~portb_address_reg0                                                         ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~portb_address_reg0                                                         ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1332~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~portb_address_reg0                                                         ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a630~portb_address_reg0                                                         ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~portb_address_reg0                                                         ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3951] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3952] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1307] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.663 ; 3.698 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 5.193 ; 5.312 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 5.395 ; 5.879 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 5.058 ; 5.486 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.150 ; 5.664 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 4.964 ; 5.458 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 4.973 ; 5.481 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 5.188 ; 5.660 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 5.128 ; 5.620 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 5.022 ; 5.528 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 5.198 ; 5.721 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 5.395 ; 5.879 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.997 ; 5.469 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.922 ; 5.406 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 5.008 ; 5.473 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 5.137 ; 5.641 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 5.187 ; 5.703 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 4.959 ; 5.463 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 5.004 ; 5.511 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 6.721 ; 7.220 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 7.934 ; 8.506 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 6.509 ; 7.035 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 6.860 ; 7.376 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 7.078 ; 7.644 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 6.498 ; 7.015 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 7.468 ; 8.051 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 7.934 ; 8.506 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 6.897 ; 7.410 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 7.262 ; 7.826 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 5.392 ; 5.768 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 4.976 ; 5.478 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.082  ; 0.998  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.379  ; 0.295  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -4.037 ; -4.498 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -4.168 ; -4.575 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -4.271 ; -4.770 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -4.077 ; -4.548 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -4.085 ; -4.570 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -4.292 ; -4.742 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -4.249 ; -4.728 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -4.134 ; -4.616 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -4.317 ; -4.824 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -4.506 ; -4.977 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -4.125 ; -4.583 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -4.037 ; -4.498 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -4.135 ; -4.587 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -4.259 ; -4.748 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -4.307 ; -4.808 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -4.073 ; -4.553 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -4.117 ; -4.599 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -5.135 ; -5.564 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -5.549 ; -6.041 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -5.560 ; -6.061 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -5.897 ; -6.388 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -6.058 ; -6.564 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -5.549 ; -6.041 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -6.435 ; -6.952 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -6.899 ; -7.419 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -5.933 ; -6.421 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -6.283 ; -6.822 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -4.402 ; -4.781 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -4.083 ; -4.580 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.074 ; 13.847 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 8.803  ; 8.753  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 7.510  ; 7.308  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 7.736  ; 7.587  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 7.473  ; 7.347  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 7.238  ; 7.097  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 7.628  ; 7.586  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 6.697  ; 6.688  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 8.803  ; 8.753  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.879  ; 6.800  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 6.445  ; 6.456  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 7.287  ; 7.260  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 6.071  ; 6.005  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.290  ; 6.918  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 6.553  ; 6.542  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.809  ; 6.754  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.787  ; 5.676  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.809  ; 6.754  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 5.289  ; 5.234  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.563  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 7.715  ; 7.650  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 6.696  ; 6.651  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.858  ; 5.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.662  ; 6.674  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.901  ; 5.903  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.845  ; 6.782  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 7.715  ; 7.650  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 6.141  ; 6.080  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.859  ; 5.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 6.349  ; 6.232  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.945  ; 4.903  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 6.685  ; 6.533  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.226  ; 5.185  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.715  ; 5.614  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.929  ; 5.804  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.445  ; 5.364  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 6.479  ; 6.367  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 8.442  ; 8.237  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.961  ; 5.959  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 8.442  ; 8.237  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.545  ; 5.472  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.846  ; 5.750  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.463  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 6.693  ; 6.673  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 7.889  ; 7.888  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 9.149  ; 9.018  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 8.407  ; 8.031  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 7.139  ; 7.121  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 5.722  ; 5.715  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 7.896  ; 7.798  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 5.960  ; 5.922  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 7.393  ; 7.344  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 9.149  ; 9.018  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.294  ; 7.300  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 6.952  ; 6.712  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 7.345  ; 7.214  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 11.145 ; 11.917 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 5.108  ; 5.078  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.758  ; 6.561  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.976  ; 6.829  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.723  ; 6.597  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.497  ; 6.357  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 6.869  ; 6.825  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 5.975  ; 5.962  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 7.998  ; 7.945  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.150  ; 6.070  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 5.733  ; 5.740  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 6.542  ; 6.511  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 5.108  ; 5.078  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 6.629  ; 6.255  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.837  ; 5.822  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 5.103  ; 4.993  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.103  ; 4.993  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.083  ; 6.026  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.626  ; 4.570  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.096  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 4.294  ; 4.249  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.975  ; 5.927  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.170  ; 5.113  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.941  ; 5.948  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.211  ; 5.208  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.117  ; 6.053  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 6.953  ; 6.886  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.442  ; 5.379  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.170  ; 5.120  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.642  ; 5.525  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.294  ; 4.249  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.964  ; 5.813  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 4.564  ; 4.520  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.032  ; 4.931  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.239  ; 5.114  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 4.773  ; 4.691  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.767  ; 5.654  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.268  ; 5.262  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.268  ; 5.262  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 7.651  ; 7.450  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.872  ; 4.798  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.161  ; 5.065  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.004 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 5.975  ; 5.953  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 7.124  ; 7.121  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 5.040  ; 5.029  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 7.700  ; 7.322  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 6.400  ; 6.378  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 5.040  ; 5.029  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 7.126  ; 7.027  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 5.268  ; 5.228  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.643  ; 6.593  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 8.329  ; 8.199  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 6.548  ; 6.550  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 6.221  ; 5.986  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 6.193  ; 6.133  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 7.581 ; 7.428 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 7.581 ; 7.428 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 7.581 ; 7.428 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.919 ; 7.766 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.877 ; 7.724 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.877 ; 7.724 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.907 ; 7.754 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.907 ; 7.754 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.919 ; 7.766 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 8.512 ; 8.359 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 7.609 ; 7.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 7.720 ; 7.567 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 7.720 ; 7.567 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 8.512 ; 8.359 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 8.220 ; 8.067 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 8.220 ; 8.067 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 8.653 ; 8.500 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 7.262 ; 7.165 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 6.415 ; 6.262 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 8.552 ; 8.076 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 8.438 ; 8.285 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 9.162 ; 9.009 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.907 ; 6.754 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 6.415 ; 6.262 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 7.727 ; 7.574 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 7.277 ; 7.124 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.811 ; 7.658 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.763 ; 6.610 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.763 ; 6.610 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.763 ; 6.610 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.087 ; 6.934 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.047 ; 6.894 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.047 ; 6.894 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.076 ; 6.923 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.076 ; 6.923 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.087 ; 6.934 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 7.657 ; 7.504 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.790 ; 6.637 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.896 ; 6.743 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.896 ; 6.743 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 7.657 ; 7.504 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 7.376 ; 7.223 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 7.376 ; 7.223 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 7.793 ; 7.640 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 6.460 ; 6.363 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.644 ; 5.491 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.780 ; 7.304 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.586 ; 7.433 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 8.281 ; 8.128 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.116 ; 5.963 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.644 ; 5.491 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.904 ; 6.751 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.471 ; 6.318 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.984 ; 6.831 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 7.379     ; 7.532     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 7.379     ; 7.532     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 7.379     ; 7.532     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.727     ; 7.880     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.685     ; 7.838     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.685     ; 7.838     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.717     ; 7.870     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.717     ; 7.870     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.727     ; 7.880     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 8.253     ; 8.406     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 7.394     ; 7.547     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 7.515     ; 7.668     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 7.515     ; 7.668     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 8.253     ; 8.406     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 7.970     ; 8.123     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 7.970     ; 8.123     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 8.438     ; 8.591     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 7.088     ; 7.185     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 6.328     ; 6.481     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 8.200     ; 8.676     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 8.182     ; 8.335     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 9.000     ; 9.153     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.924     ; 7.077     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 6.328     ; 6.481     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 7.647     ; 7.800     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 7.180     ; 7.333     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.696     ; 7.849     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.563     ; 6.716     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.563     ; 6.716     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.563     ; 6.716     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.897     ; 7.050     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.856     ; 7.009     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.856     ; 7.009     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.887     ; 7.040     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.887     ; 7.040     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.897     ; 7.050     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 7.402     ; 7.555     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.577     ; 6.730     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.694     ; 6.847     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.694     ; 6.847     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 7.402     ; 7.555     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 7.131     ; 7.284     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 7.131     ; 7.284     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 7.579     ; 7.732     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 6.289     ; 6.386     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.554     ; 5.707     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.423     ; 7.899     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.334     ; 7.487     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 8.119     ; 8.272     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.126     ; 6.279     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.554     ; 5.707     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.821     ; 6.974     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.371     ; 6.524     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.868     ; 7.021     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 46.16 MHz  ; 46.16 MHz       ; altera_reserved_tck                                      ;      ;
; 59.83 MHz  ; 59.83 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 113.92 MHz ; 113.92 MHz      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.222  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.286  ; 0.000         ;
; altera_reserved_tck                                      ; 39.168 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.221 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.246 ; 0.000         ;
; altera_reserved_tck                                      ; 0.344 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 11.642 ; 0.000         ;
; altera_reserved_tck                                      ; 48.204 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.298 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.604 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.604  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.606  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.824  ; 0.000         ;
; altera_reserved_tck                                      ; 49.718 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.688      ;
; 1.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.688      ;
; 1.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.688      ;
; 1.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.688      ;
; 1.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.688      ;
; 1.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.688      ;
; 1.338 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.572      ;
; 1.338 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.572      ;
; 1.338 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.572      ;
; 1.338 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.572      ;
; 1.338 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.572      ;
; 1.338 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.572      ;
; 1.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.559      ;
; 1.363 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.531      ;
; 1.363 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.531      ;
; 1.363 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.531      ;
; 1.363 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.531      ;
; 1.363 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.531      ;
; 1.363 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.531      ;
; 1.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.529      ;
; 1.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.529      ;
; 1.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.529      ;
; 1.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.529      ;
; 1.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.529      ;
; 1.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.529      ;
; 1.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.475      ;
; 1.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.475      ;
; 1.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.475      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.458      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.458      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.458      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.458      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.458      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.458      ;
; 1.438 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.482      ;
; 1.448 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.823      ;
; 1.448 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.823      ;
; 1.448 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.823      ;
; 1.450 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.460      ;
; 1.450 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.460      ;
; 1.450 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.460      ;
; 1.477 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.443      ;
; 1.502 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.402      ;
; 1.520 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.400      ;
; 1.528 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.372      ;
; 1.528 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.372      ;
; 1.528 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.372      ;
; 1.528 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.372      ;
; 1.528 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.372      ;
; 1.528 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.372      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.359      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.359      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.359      ;
; 1.554 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.366      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.318      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.318      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.318      ;
; 1.564 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.707      ;
; 1.564 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.707      ;
; 1.564 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.707      ;
; 1.566 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.344      ;
; 1.566 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.344      ;
; 1.566 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.344      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.572 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 8.323      ;
; 1.576 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 8.329      ;
; 1.577 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.316      ;
; 1.577 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.316      ;
; 1.577 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.316      ;
; 1.579 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.325      ;
; 1.589 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.256      ; 8.666      ;
; 1.589 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.256      ; 8.666      ;
; 1.589 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.256      ; 8.666      ;
; 1.591 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.303      ;
; 1.591 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.303      ;
; 1.591 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.303      ;
; 1.592 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.308      ;
; 1.592 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.308      ;
; 1.592 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.308      ;
; 1.592 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.308      ;
; 1.592 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.308      ;
; 1.592 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.308      ;
; 1.597 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 8.323      ;
; 1.607 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.664      ;
; 1.607 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.664      ;
; 1.607 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.664      ;
; 1.609 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.301      ;
; 1.609 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.301      ;
; 1.609 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.301      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.286 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.600     ;
; 3.286 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.600     ;
; 3.286 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.600     ;
; 3.286 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.600     ;
; 3.286 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.600     ;
; 3.354 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 16.254     ;
; 3.354 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 16.254     ;
; 3.354 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 16.254     ;
; 3.354 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 16.254     ;
; 3.354 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 16.254     ;
; 3.427 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 16.176     ;
; 3.427 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 16.176     ;
; 3.427 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 16.176     ;
; 3.427 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 16.176     ;
; 3.427 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 16.176     ;
; 3.429 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.457     ;
; 3.429 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.457     ;
; 3.429 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.457     ;
; 3.429 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.457     ;
; 3.429 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.457     ;
; 3.433 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 16.459     ;
; 3.433 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 16.459     ;
; 3.433 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 16.459     ;
; 3.433 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 16.459     ;
; 3.433 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 16.459     ;
; 3.495 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 16.440     ;
; 3.554 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.342     ; 16.103     ;
; 3.564 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.324     ; 16.111     ;
; 3.564 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.324     ; 16.111     ;
; 3.574 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.321     ; 16.104     ;
; 3.574 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.321     ; 16.104     ;
; 3.574 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.321     ; 16.104     ;
; 3.574 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.321     ; 16.104     ;
; 3.574 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.321     ; 16.104     ;
; 3.574 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.321     ; 16.104     ;
; 3.615 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.271     ;
; 3.615 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.271     ;
; 3.615 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.271     ;
; 3.615 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.271     ;
; 3.615 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.271     ;
; 3.623 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 16.293     ;
; 3.623 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 16.293     ;
; 3.623 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 16.293     ;
; 3.623 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 16.293     ;
; 3.623 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                                  ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 16.293     ;
; 3.624 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[0]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.326     ; 16.049     ;
; 3.624 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[2]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.326     ; 16.049     ;
; 3.624 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[1]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.326     ; 16.049     ;
; 3.624 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_dslot                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.326     ; 16.049     ;
; 3.627 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[4]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.367     ; 16.005     ;
; 3.635 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 16.318     ;
; 3.635 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 16.318     ;
; 3.636 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.347     ; 16.016     ;
; 3.638 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                          ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 16.297     ;
; 3.642 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 16.299     ;
; 3.645 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 16.311     ;
; 3.645 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 16.311     ;
; 3.645 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 16.311     ;
; 3.645 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 16.311     ;
; 3.645 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 16.311     ;
; 3.645 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 16.311     ;
; 3.646 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[13]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.338     ; 16.015     ;
; 3.650 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.236     ;
; 3.650 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.236     ;
; 3.650 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.236     ;
; 3.650 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.236     ;
; 3.650 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 16.236     ;
; 3.677 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.327      ; 16.649     ;
; 3.677 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.327      ; 16.649     ;
; 3.677 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.327      ; 16.649     ;
; 3.677 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.327      ; 16.649     ;
; 3.677 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.327      ; 16.649     ;
; 3.677 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.327      ; 16.649     ;
; 3.695 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[0]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 16.256     ;
; 3.695 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[2]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 16.256     ;
; 3.695 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[1]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 16.256     ;
; 3.695 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_dslot                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 16.256     ;
; 3.698 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[4]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 16.212     ;
; 3.703 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 16.179     ;
; 3.703 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 16.179     ;
; 3.703 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 16.179     ;
; 3.703 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 16.179     ;
; 3.703 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 16.179     ;
; 3.705 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 15.903     ;
; 3.705 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 15.903     ;
; 3.705 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 15.903     ;
; 3.705 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 15.903     ;
; 3.705 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 15.903     ;
; 3.707 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[20]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.353     ; 15.939     ;
; 3.707 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[22]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.353     ; 15.939     ;
; 3.716 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.348     ; 15.935     ;
; 3.717 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                                         ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[13]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 16.222     ;
; 3.718 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 16.241     ;
; 3.718 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 16.241     ;
; 3.722 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.356     ; 15.921     ;
; 3.728 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 16.234     ;
; 3.728 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 16.234     ;
; 3.728 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 16.234     ;
; 3.728 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 16.234     ;
; 3.728 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 16.234     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 39.168 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.030     ; 10.801     ;
; 39.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.672     ;
; 39.477 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 10.491     ;
; 39.553 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 10.415     ;
; 39.570 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 10.398     ;
; 39.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 10.196     ;
; 39.746 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 10.222     ;
; 39.755 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.221     ;
; 39.809 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.167     ;
; 39.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 10.091     ;
; 39.846 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 10.122     ;
; 39.850 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 10.113     ;
; 39.854 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 10.114     ;
; 39.902 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.030     ; 10.067     ;
; 39.921 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 10.045     ;
; 39.933 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 10.043     ;
; 39.938 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 10.030     ;
; 39.958 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.030     ; 10.011     ;
; 40.029 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.937      ;
; 40.157 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 9.811      ;
; 40.157 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.814      ;
; 40.175 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.796      ;
; 40.202 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.769      ;
; 40.216 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.750      ;
; 40.233 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.743      ;
; 40.250 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.730      ;
; 40.251 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.729      ;
; 40.350 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.616      ;
; 40.370 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.596      ;
; 40.379 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.592      ;
; 40.389 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.582      ;
; 40.396 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.584      ;
; 40.409 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.557      ;
; 40.411 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.555      ;
; 40.418 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.548      ;
; 40.424 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.547      ;
; 40.435 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 9.533      ;
; 40.457 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.519      ;
; 40.461 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.515      ;
; 40.475 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.488      ;
; 40.475 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.505      ;
; 40.481 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.482      ;
; 40.483 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.488      ;
; 40.490 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.476      ;
; 40.521 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.445      ;
; 40.528 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.452      ;
; 40.530 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.441      ;
; 40.530 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.433      ;
; 40.535 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.428      ;
; 40.538 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.438      ;
; 40.543 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.420      ;
; 40.546 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 9.434      ;
; 40.561 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.402      ;
; 40.576 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.390      ;
; 40.577 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.399      ;
; 40.594 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.030     ; 9.375      ;
; 40.644 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.015     ; 9.340      ;
; 40.653 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.318      ;
; 40.658 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.318      ;
; 40.658 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.305      ;
; 40.663 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.300      ;
; 40.671 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.300      ;
; 40.686 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.285      ;
; 40.686 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.277      ;
; 40.733 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.243      ;
; 40.737 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.239      ;
; 40.768 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.198      ;
; 40.776 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 9.192      ;
; 40.796 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.167      ;
; 40.808 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.158      ;
; 40.814 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.036     ; 9.149      ;
; 40.867 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 9.099      ;
; 40.874 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 9.097      ;
; 40.891 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 9.077      ;
; 40.940 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 9.036      ;
; 40.978 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.031     ; 8.990      ;
; 41.121 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 8.850      ;
; 41.238 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 8.742      ;
; 41.351 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 8.625      ;
; 41.419 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 8.557      ;
; 41.439 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 8.534      ;
; 41.445 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 8.528      ;
; 41.553 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 8.423      ;
; 41.578 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 8.388      ;
; 41.591 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 8.382      ;
; 41.630 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 8.341      ;
; 41.677 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 8.299      ;
; 41.737 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 8.236      ;
; 41.769 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.015     ; 8.215      ;
; 41.773 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 8.198      ;
; 41.812 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.015     ; 8.172      ;
; 41.915 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 8.058      ;
; 41.952 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.015     ; 8.032      ;
; 42.003 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 7.973      ;
; 42.094 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.015     ; 7.890      ;
; 42.106 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.023     ; 7.870      ;
; 42.154 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 7.826      ;
; 42.158 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.015     ; 7.826      ;
; 42.180 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.019     ; 7.800      ;
; 42.183 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.026     ; 7.790      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][932]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.844      ;
; 0.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1081] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 0.850      ;
; 0.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.853      ;
; 0.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][737]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.861      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1146] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.842      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][366]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.873      ;
; 0.246 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1]                            ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.633      ;
; 0.248 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]                            ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.635      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.877      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1144] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.851      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][553]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.850      ;
; 0.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1468] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.867      ;
; 0.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1467] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.873      ;
; 0.274 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_adr[6]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[6]                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.653      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][954]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 0.917      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1455] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.936      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][933]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.916      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][370]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.917      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][698]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.927      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.918      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1222] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.918      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][918]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.921      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][871]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.919      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.921      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.918      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1157] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.931      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 0.929      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][690]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.920      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.922      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1374] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.926      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1061] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.922      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][691]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.921      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][409]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.929      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.933      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][258]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.933      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1158] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.929      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.922      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][969]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.921      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][908]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.917      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][876]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.923      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][327]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.923      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1056] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.924      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][869]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.930      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][790]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.923      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][649]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.923      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][654]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 0.929      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][655]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.923      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][623]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.924      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][584]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.922      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][572]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.922      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][494]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.923      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][410]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.931      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][577]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.923      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][548]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.927      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1055] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.926      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][583]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.924      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][571]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.924      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][389]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.922      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.939      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1387] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.928      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1179] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.925      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1006] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.924      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][891]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.925      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][771]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.929      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][720]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.929      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][558]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 0.932      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][564]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.925      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][555]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.931      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.927      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][277]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a270~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.919      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1307] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.925      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1276] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.919      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][676]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.932      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][594]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.932      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][385]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.931      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][264]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.917      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.926      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1347] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1332~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.926      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1318] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.926      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][872]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.929      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][783]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.928      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][762]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.927      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][687]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.928      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][693]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.928      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][554]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.933      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.927      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.918      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1502] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1494~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.928      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1205] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.927      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1048] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.930      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][758]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.932      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][603]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.936      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][363]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.928      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.923      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1512] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1512~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.924      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1317] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.928      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1312] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.928      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1227] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.922      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1211] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.916      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1135] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.917      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.246 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.634      ;
; 0.247 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.635      ;
; 0.250 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.861      ;
; 0.256 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.867      ;
; 0.261 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.872      ;
; 0.264 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.633      ;
; 0.266 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.654      ;
; 0.275 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.884      ;
; 0.275 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.884      ;
; 0.284 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.652      ;
; 0.290 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.899      ;
; 0.290 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.899      ;
; 0.293 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.902      ;
; 0.293 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.902      ;
; 0.294 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.902      ;
; 0.294 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.902      ;
; 0.298 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.907      ;
; 0.298 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.907      ;
; 0.304 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.913      ;
; 0.304 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.913      ;
; 0.314 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.925      ;
; 0.315 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.926      ;
; 0.316 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[19]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.927      ;
; 0.317 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.926      ;
; 0.317 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.926      ;
; 0.318 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.929      ;
; 0.319 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[20]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.930      ;
; 0.320 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.931      ;
; 0.320 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[0]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.927      ;
; 0.321 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.932      ;
; 0.322 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.933      ;
; 0.322 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.935      ;
; 0.323 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[24]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.934      ;
; 0.324 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[2]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.931      ;
; 0.324 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[6]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.937      ;
; 0.326 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[6]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.943      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[1]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.934      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[8]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.934      ;
; 0.328 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.939      ;
; 0.330 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[27]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.937      ;
; 0.333 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 0.930      ;
; 0.333 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.939      ;
; 0.333 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.597      ;
; 0.333 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[23]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.944      ;
; 0.333 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[28]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.946      ;
; 0.337 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[21]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.948      ;
; 0.338 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[3]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.945      ;
; 0.338 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.949      ;
; 0.339 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 0.939      ;
; 0.339 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 0.936      ;
; 0.340 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[0]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 0.959      ;
; 0.340 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.957      ;
; 0.342 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[1]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.959      ;
; 0.342 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[4]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.959      ;
; 0.342 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[5]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.955      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                      ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2|DataOut[0]                          ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2|DataOut[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxb                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxb                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxc                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxc                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_registers:ethreg1|irq_busy                                                  ; ethmac:ethmac0|eth_registers:ethreg1|irq_busy                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxe                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxe                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_registers:ethreg1|irq_txe                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_txe                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_registers:ethreg1|irq_txc                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_txc                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|RxEn_needed                                               ; ethmac:ethmac0|eth_wishbone:wishbone|RxEn_needed                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|WbEn                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|WbEn                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                            ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|rxstartfrm_occurred                                       ; ethmac:ethmac0|eth_wishbone:wishbone|rxstartfrm_occurred                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|rx_waiting_for_bd_to_become_free                          ; ethmac:ethmac0|eth_wishbone:wishbone|rx_waiting_for_bd_to_become_free                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxBDRead                                          ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxBDRead                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacket_NotCleared                                  ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacket_NotCleared                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockReadTxDataFromMemory                                 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockReadTxDataFromMemory                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacketBlocked                                      ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacketBlocked                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|ReadTxDataFromMemory                                      ; ethmac:ethmac0|eth_wishbone:wishbone|ReadTxDataFromMemory                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|StartOccured                                              ; ethmac:ethmac0|eth_wishbone:wishbone|StartOccured                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxEndFrm_wb                                               ; ethmac:ethmac0|eth_wishbone:wishbone|TxEndFrm_wb                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDReady                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDReady                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxStartFrm_wb                                             ; ethmac:ethmac0|eth_wishbone:wishbone|TxStartFrm_wb                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacket_NotCleared                                   ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacket_NotCleared                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacketBlocked                                       ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacketBlocked                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxStatusWrite                                     ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxStatusWrite                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_en                                               ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_en                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacket_NotCleared                                  ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacket_NotCleared                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|cnt[0]                                   ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo|cnt[0]                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxPointerRead                                             ; ethmac:ethmac0|eth_wishbone:wishbone|TxPointerRead                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDReady                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDReady                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|RxPointerRead                                             ; ethmac:ethmac0|eth_wishbone:wishbone|RxPointerRead                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|RxStatusWriteLatched                                      ; ethmac:ethmac0|eth_wishbone:wishbone|RxStatusWriteLatched                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbTX                                                ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbTX                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|m_wb_cyc_o                                                ; ethmac:ethmac0|eth_wishbone:wishbone|m_wb_cyc_o                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|IncrTxPointer                                             ; ethmac:ethmac0|eth_wishbone:wishbone|IncrTxPointer                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbRX                                                ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbRX                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[0]                                           ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[0]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[2]                                           ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[1]                                           ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingIncrementTxPointer                                ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingIncrementTxPointer                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacketBlocked                                      ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacketBlocked                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.IDLE          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.IDLE                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.READ          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.READ                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.REFILL        ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.REFILL                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.608      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.359 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.618      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.624      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.625      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.626      ;
; 0.375 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.626      ;
; 0.376 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync_tff2                                                                                                                                                                                            ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.625      ;
; 0.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.627      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2638] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2637] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1294] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1293] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1348] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1347] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[664]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[663]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[964]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[963]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1165] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2365] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2364] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2902] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2901] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3736] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3735] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.632      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.632      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[931]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[930]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1039] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1038] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1414]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1413]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1415]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1414]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1327] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1326] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1480] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1479] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1510] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1509] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1558] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1557] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                              ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[9]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.642 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 8.190      ;
; 11.650 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 8.187      ;
; 11.650 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 8.187      ;
; 11.650 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 8.187      ;
; 11.650 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 8.187      ;
; 11.650 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 8.187      ;
; 11.650 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 8.187      ;
; 11.650 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 8.187      ;
; 11.650 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 8.187      ;
; 11.672 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[20]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.162      ;
; 11.672 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.162      ;
; 11.672 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.162      ;
; 11.672 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.162      ;
; 11.672 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.162      ;
; 11.672 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.162      ;
; 11.672 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.162      ;
; 11.672 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.162      ;
; 11.681 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 8.170      ;
; 11.681 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 8.170      ;
; 11.681 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 8.170      ;
; 11.681 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 8.170      ;
; 11.681 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 8.170      ;
; 11.681 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 8.170      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.186      ; 8.300      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 11.817 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.182      ; 8.296      ;
; 12.022 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.147     ; 7.830      ;
; 12.023 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[4]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 7.811      ;
; 12.023 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[3]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 7.811      ;
; 12.023 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 7.811      ;
; 12.023 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 7.811      ;
; 12.023 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|new_bw                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 7.811      ;
; 12.023 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 7.811      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 7.791      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 7.791      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 7.791      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 7.791      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 7.791      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 7.791      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[14]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.801      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.801      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.801      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.801      ;
; 12.024 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.801      ;
; 12.029 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 7.915      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 7.853      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 7.858      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 7.858      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 7.858      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 7.858      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 7.858      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 7.853      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 7.853      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 7.853      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 7.853      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 7.853      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 7.853      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 7.858      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 7.858      ;
; 12.030 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[16] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 7.858      ;
; 12.031 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 7.838      ;
; 12.031 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 7.840      ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 1.730      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 91.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 8.039      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 7.822      ;
; 92.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.779      ;
; 92.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.779      ;
; 92.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.779      ;
; 92.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.779      ;
; 92.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.707      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.655      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.551      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 7.371      ;
; 92.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.380      ;
; 92.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.380      ;
; 92.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.380      ;
; 92.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.380      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.154     ; 7.267      ;
; 92.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.313      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.267      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.267      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.267      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.267      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.267      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.267      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.267      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.267      ;
; 92.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.276      ;
; 92.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.276      ;
; 92.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.276      ;
; 92.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.276      ;
; 92.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.209      ;
; 92.724 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[13]                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.208      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.558      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.558      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.770      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.793      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.793      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.793      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.830      ;
; 1.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.851      ;
; 1.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.851      ;
; 1.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.851      ;
; 1.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.851      ;
; 1.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.894      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.997      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.026      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.028      ;
; 1.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.050      ;
; 1.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.050      ;
; 1.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.050      ;
; 1.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.050      ;
; 1.795 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.050      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.861 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.100      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.106      ;
; 1.905 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.167      ;
; 1.905 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.167      ;
; 1.905 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.167      ;
; 1.905 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.167      ;
; 1.999 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.259      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.604 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.879      ;
; 1.604 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.879      ;
; 1.604 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.879      ;
; 1.604 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.879      ;
; 1.771 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.032      ;
; 1.771 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.032      ;
; 1.777 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 2.052      ;
; 2.015 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 2.308      ;
; 2.744 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.014      ;
; 2.744 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.014      ;
; 2.744 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.014      ;
; 2.744 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.014      ;
; 3.096 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.378      ;
; 3.096 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.378      ;
; 3.102 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.125      ; 3.398      ;
; 3.340 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.143      ; 3.654      ;
; 3.397 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 3.580      ;
; 3.397 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 3.580      ;
; 3.397 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 3.580      ;
; 3.397 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.012      ; 3.580      ;
; 3.516 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 4.141      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p1[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 4.169      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.520 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 4.170      ;
; 3.523 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 4.127      ;
; 3.523 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 4.127      ;
; 3.528 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 4.155      ;
; 3.528 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 4.155      ;
; 3.528 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 4.155      ;
; 3.528 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 4.155      ;
; 3.528 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 4.155      ;
; 3.528 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 4.155      ;
; 3.540 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[11]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 4.120      ;
; 3.548 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[20]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 4.144      ;
; 3.548 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[22]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 4.144      ;
; 3.548 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[24]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 4.144      ;
; 3.548 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[12]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 4.144      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[61] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[60] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[63] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[62] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[53] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[52] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[54] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[55] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[59] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[56] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[57] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[58] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[49] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[51] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.550 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[50] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 4.174      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[26] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[29] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[30] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.551 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[32] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 4.186      ;
; 3.555 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[0]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 4.159      ;
; 3.555 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 4.159      ;
; 3.555 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 4.159      ;
; 3.556 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 4.161      ;
; 3.556 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 4.161      ;
; 3.558 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 4.116      ;
; 3.563 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[23]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 4.159      ;
; 3.575 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 4.145      ;
; 3.575 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed2_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 4.145      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[2]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.178      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[3]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.178      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[3]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.178      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[1]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.178      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[0]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.178      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[2]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.178      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[2]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.178      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_en                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 4.200      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|TxStatus[12]                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 4.203      ;
; 3.910 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|TxStatus[11]                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 4.203      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.604 ; 4.822        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]                                                                                                                                                                                                                                                                                         ;
; 4.604 ; 4.822        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]                                                                                                                                                                                                                                                                                         ;
; 4.604 ; 4.822        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]                                                                                                                                                                                                                                                                                         ;
; 4.607 ; 4.825        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                                                                                                                                         ;
; 4.607 ; 4.825        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]                                                                                                                                                                                                                                                                                         ;
; 4.607 ; 4.825        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]                                                                                                                                                                                                                                                                                         ;
; 4.613 ; 4.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1395]                                                                                                                                                                                                                                                                                            ;
; 4.613 ; 4.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1395]                                                                                                                                                                                                                                                                                         ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[55]                                                                                                                                                                                                                                    ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[215]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[216]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[217]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[219]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[220]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[221]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[227]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[251]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[252]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[253]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[254]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[255]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[256]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[269]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[821]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[887]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[911]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[912]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[913]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[949]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[950]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                               ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1233:sm1|holdff   ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1233:sm1|regoutff ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:821:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:821:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:887:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:887:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:911:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:911:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:912:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:912:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:913:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:913:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:949:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:949:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:950:sm1|holdff    ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:950:sm1|regoutff  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[0]                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 9.606 ; 9.824        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[30]                              ;
; 9.606 ; 9.824        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_du:or1200_du|dbg_dat_o[11]                                                                             ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[23]                                            ;
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[10] ;
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[12] ;
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[2]  ;
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[4]  ;
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[6]  ;
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[8]  ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                      ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[12]                              ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48]        ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p1[31]        ;
; 9.614 ; 9.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                           ;
; 9.614 ; 9.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed2_ex_dslot                                           ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[0]                                           ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[1]                                           ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[2]                                           ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                       ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[21]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[24]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[25]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[26]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[28]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[29]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[30]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[31]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[32]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[49]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[50]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[51]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[52]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[53]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[54]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[55]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[56]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[57]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[58]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[59]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[60]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[61]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[62]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[63]        ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[12]                                                   ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[20]                                                   ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[22]                                                   ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[24]                                                   ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[0]  ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[11] ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[1]  ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[20] ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[3]  ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[5]  ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[7]  ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[9]  ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[13] ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                                                          ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                     ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                                     ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                                      ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                                      ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                                      ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                                      ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[11]                                            ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                          ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~200                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~207                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~277                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~278                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~279                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~280                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~281                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~282                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~283                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~284                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~portb_address_reg0                                                        ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~portb_address_reg0                                                        ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~portb_address_reg0                                                        ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~portb_address_reg0                                                        ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~portb_address_reg0                                                        ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1062~portb_address_reg0                                                        ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~portb_address_reg0                                                        ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~portb_address_reg0                                                        ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a792~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1332~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a270~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a972~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~portb_address_reg0                                                        ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~portb_address_reg0                                                        ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a126~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1422~portb_address_reg0                                                        ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a630~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1008~portb_address_reg0                                                        ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~portb_address_reg0                                                        ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1404~portb_address_reg0                                                        ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a18~portb_address_reg0                                                          ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a414~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~portb_address_reg0                                                          ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1278~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1494~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1512~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1530~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1548~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~portb_address_reg0                                                         ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a54~portb_address_reg0                                                          ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~portb_address_reg0                                                         ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~portb_address_reg0                                                         ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]  ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]  ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]  ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2389] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]   ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]   ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]   ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]   ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]   ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]   ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]   ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]   ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]   ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.699 ; 3.631 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 5.174 ; 5.158 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 4.719 ; 5.096 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 4.415 ; 4.718 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 4.490 ; 4.898 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 4.322 ; 4.702 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 4.337 ; 4.724 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 4.540 ; 4.876 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 4.468 ; 4.864 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 4.380 ; 4.770 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 4.542 ; 4.953 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 4.719 ; 5.096 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.354 ; 4.731 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.290 ; 4.661 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 4.371 ; 4.725 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 4.481 ; 4.883 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 4.528 ; 4.938 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 4.320 ; 4.709 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 4.363 ; 4.755 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 5.963 ; 6.270 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 7.117 ; 7.428 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 5.782 ; 6.111 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 6.112 ; 6.411 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 6.303 ; 6.654 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 5.770 ; 6.093 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 6.670 ; 7.012 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 7.117 ; 7.428 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 6.150 ; 6.448 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 6.492 ; 6.821 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 4.719 ; 4.979 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 4.337 ; 4.731 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 0.821  ; 0.767  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.120  ; 0.066  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -3.500 ; -3.855 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -3.620 ; -3.910 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -3.706 ; -4.105 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -3.529 ; -3.894 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -3.543 ; -3.915 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -3.739 ; -4.061 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -3.684 ; -4.071 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -3.586 ; -3.960 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -3.755 ; -4.156 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -3.926 ; -4.294 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -3.576 ; -3.945 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -3.500 ; -3.855 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -3.592 ; -3.939 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -3.696 ; -4.090 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -3.743 ; -4.143 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -3.528 ; -3.901 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -3.570 ; -3.946 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -4.522 ; -4.788 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -4.920 ; -5.228 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -4.930 ; -5.245 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -5.249 ; -5.533 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -5.380 ; -5.696 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -4.920 ; -5.228 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -5.735 ; -6.039 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -6.184 ; -6.464 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -5.286 ; -5.569 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -5.613 ; -5.927 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -3.841 ; -4.100 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -3.542 ; -3.934 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 12.118 ; 12.605 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 8.194  ; 7.968  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.993  ; 6.672  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 7.192  ; 6.925  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.946  ; 6.705  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.736  ; 6.477  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 7.094  ; 6.918  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 6.231  ; 6.109  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 8.194  ; 7.968  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.401  ; 6.214  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 5.998  ; 5.902  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 6.774  ; 6.626  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 5.645  ; 5.483  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 6.671  ; 6.191  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 6.116  ; 5.955  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.351  ; 6.157  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.392  ; 5.199  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.351  ; 6.157  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.927  ; 4.799  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.629  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 7.193  ; 6.965  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 6.237  ; 6.057  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.449  ; 5.297  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.206  ; 6.082  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.495  ; 5.385  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.365  ; 6.186  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 7.193  ; 6.965  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.722  ; 5.551  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.445  ; 5.306  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.905  ; 5.693  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.597  ; 4.498  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 6.215  ; 5.976  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 4.861  ; 4.751  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.313  ; 5.134  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.520  ; 5.303  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.061  ; 4.908  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 6.032  ; 5.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 7.852  ; 7.508  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.553  ; 5.439  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 7.852  ; 7.508  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.164  ; 5.014  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.446  ; 5.264  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.537  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 6.186  ; 6.050  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 7.297  ; 7.170  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 8.515  ; 8.192  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 7.708  ; 7.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 6.655  ; 6.478  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 5.331  ; 5.223  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 7.359  ; 7.090  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 5.557  ; 5.411  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.895  ; 6.680  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 8.515  ; 8.192  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 6.794  ; 6.649  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 6.475  ; 6.130  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 6.785  ; 6.601  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 10.223 ; 10.712 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.760  ; 4.652  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.306  ; 5.994  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.497  ; 6.237  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.260  ; 6.025  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.059  ; 5.806  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 6.401  ; 6.227  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 5.572  ; 5.451  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 7.457  ; 7.236  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 5.736  ; 5.552  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 5.349  ; 5.253  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 6.094  ; 5.948  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 4.760  ; 4.652  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 6.067  ; 5.589  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.461  ; 5.302  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 4.768  ; 4.579  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 4.768  ; 4.579  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 5.688  ; 5.498  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.323  ; 4.196  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.202  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 4.005  ; 3.905  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.579  ; 5.402  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 4.822  ; 4.673  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.548  ; 5.425  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 4.865  ; 4.756  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 5.701  ; 5.525  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 6.496  ; 6.273  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.085  ; 4.916  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 4.818  ; 4.680  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.260  ; 5.053  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.005  ; 3.905  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.557  ; 5.324  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 4.259  ; 4.149  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 4.692  ; 4.515  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 4.890  ; 4.679  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 4.449  ; 4.299  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.382  ; 5.158  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 4.921  ; 4.807  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 4.921  ; 4.807  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 7.128  ; 6.794  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.551  ; 4.403  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 4.821  ; 4.643  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.110  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 5.530  ; 5.399  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 6.598  ; 6.475  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 4.709  ; 4.601  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 7.062  ; 6.540  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 5.980  ; 5.806  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.709  ; 4.601  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 6.655  ; 6.393  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.926  ; 4.782  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.210  ; 6.000  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 7.765  ; 7.451  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 6.113  ; 5.970  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 5.807  ; 5.472  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 5.786  ; 5.577  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 7.042 ; 6.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 7.042 ; 6.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 7.042 ; 6.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.360 ; 7.215 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.321 ; 7.176 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.321 ; 7.176 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.352 ; 7.207 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.352 ; 7.207 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.360 ; 7.215 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 7.895 ; 7.750 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 7.062 ; 6.917 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 7.155 ; 7.010 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 7.155 ; 7.010 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 7.895 ; 7.750 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 7.624 ; 7.479 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 7.624 ; 7.479 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 8.028 ; 7.883 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 6.704 ; 6.635 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.961 ; 5.816 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.830 ; 7.331 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.849 ; 7.704 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 8.516 ; 8.371 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.412 ; 6.267 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.961 ; 5.816 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 7.187 ; 7.042 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.755 ; 6.610 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.269 ; 7.124 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.295 ; 6.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.295 ; 6.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.295 ; 6.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.601 ; 6.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.564 ; 6.419 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.564 ; 6.419 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.593 ; 6.448 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.593 ; 6.448 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.601 ; 6.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 7.114 ; 6.969 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.315 ; 6.170 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.404 ; 6.259 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.404 ; 6.259 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 7.114 ; 6.969 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.854 ; 6.709 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.854 ; 6.709 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 7.242 ; 7.097 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.972 ; 5.903 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.257 ; 5.112 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.126 ; 6.627 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.070 ; 6.925 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 7.710 ; 7.565 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 5.691 ; 5.546 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.257 ; 5.112 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.434 ; 6.289 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.020 ; 5.875 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.513 ; 6.368 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.722     ; 6.867     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.722     ; 6.867     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.722     ; 6.867     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.032     ; 7.177     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.993     ; 7.138     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.993     ; 7.138     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.022     ; 7.167     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.022     ; 7.167     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.032     ; 7.177     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 7.509     ; 7.654     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.735     ; 6.880     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.848     ; 6.993     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.848     ; 6.993     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 7.509     ; 7.654     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 7.253     ; 7.398     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 7.253     ; 7.398     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 7.672     ; 7.817     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 6.421     ; 6.490     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.759     ; 5.904     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.320     ; 7.819     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.413     ; 7.558     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 8.167     ; 8.312     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.288     ; 6.433     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.759     ; 5.904     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.948     ; 7.093     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.523     ; 6.668     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.987     ; 7.132     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.982     ; 6.127     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.982     ; 6.127     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.982     ; 6.127     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.280     ; 6.425     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.243     ; 6.388     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.243     ; 6.388     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.271     ; 6.416     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.271     ; 6.416     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.280     ; 6.425     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.738     ; 6.883     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 5.995     ; 6.140     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.104     ; 6.249     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.104     ; 6.249     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.738     ; 6.883     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.492     ; 6.637     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.492     ; 6.637     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.895     ; 7.040     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.698     ; 5.767     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.058     ; 5.203     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 6.616     ; 7.115     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 6.645     ; 6.790     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 7.369     ; 7.514     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 5.566     ; 5.711     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.058     ; 5.203     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.200     ; 6.345     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.791     ; 5.936     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.237     ; 6.382     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.232  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 8.064  ; 0.000         ;
; altera_reserved_tck                                      ; 44.307 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.059 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.080 ; 0.000         ;
; altera_reserved_tck                                      ; 0.174 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 15.119 ; 0.000         ;
; altera_reserved_tck                                      ; 49.331 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.678 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.832 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.728  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.449  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.729  ; 0.000         ;
; altera_reserved_tck                                      ; 49.417 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.232 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.697      ;
; 5.232 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.697      ;
; 5.232 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.697      ;
; 5.232 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.697      ;
; 5.232 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.697      ;
; 5.232 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.697      ;
; 5.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.645      ;
; 5.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.645      ;
; 5.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.645      ;
; 5.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.645      ;
; 5.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.645      ;
; 5.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.645      ;
; 5.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.628      ;
; 5.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.628      ;
; 5.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.628      ;
; 5.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.628      ;
; 5.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.628      ;
; 5.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.628      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.636      ;
; 5.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.626      ;
; 5.314 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.615      ;
; 5.314 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.615      ;
; 5.314 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.615      ;
; 5.314 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.615      ;
; 5.314 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.615      ;
; 5.314 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.615      ;
; 5.329 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.791      ;
; 5.329 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.791      ;
; 5.329 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.791      ;
; 5.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.576      ;
; 5.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.576      ;
; 5.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.576      ;
; 5.339 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.590      ;
; 5.339 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.590      ;
; 5.339 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.590      ;
; 5.342 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.584      ;
; 5.352 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.574      ;
; 5.369 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 4.739      ;
; 5.369 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 4.739      ;
; 5.369 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 4.739      ;
; 5.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.567      ;
; 5.376 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.524      ;
; 5.376 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.524      ;
; 5.376 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 4.524      ;
; 5.379 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.538      ;
; 5.379 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.538      ;
; 5.379 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.538      ;
; 5.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.557      ;
; 5.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.554      ;
; 5.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.526      ;
; 5.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.526      ;
; 5.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.526      ;
; 5.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.526      ;
; 5.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.526      ;
; 5.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.526      ;
; 5.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.544      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.518      ;
; 5.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.722      ;
; 5.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.722      ;
; 5.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.722      ;
; 5.405 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.507      ;
; 5.405 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.507      ;
; 5.405 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.507      ;
; 5.408 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.521      ;
; 5.408 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.521      ;
; 5.408 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.521      ;
; 5.411 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.709      ;
; 5.411 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.709      ;
; 5.411 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 4.709      ;
; 5.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.494      ;
; 5.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.494      ;
; 5.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.494      ;
; 5.421 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.508      ;
; 5.421 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.508      ;
; 5.421 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.508      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.493      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.493      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.493      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.493      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.493      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.493      ;
; 5.431 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.489      ;
; 5.431 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.489      ;
; 5.431 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.489      ;
; 5.431 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.489      ;
; 5.431 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.489      ;
; 5.431 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 4.489      ;
; 5.436 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 4.466      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.064  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 1.812      ;
; 8.123  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 1.754      ;
; 8.126  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 1.751      ;
; 8.214  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 1.663      ;
; 8.233  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 1.644      ;
; 8.236  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 1.641      ;
; 8.244  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 1.633      ;
; 8.337  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 1.530      ;
; 8.401  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 1.466      ;
; 8.498  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 1.369      ;
; 8.698  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 1.183      ;
; 8.769  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 1.108      ;
; 8.842  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 1.025      ;
; 8.959  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.906      ;
; 9.093  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.140     ; 0.754      ;
; 9.114  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.763      ;
; 9.130  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 0.751      ;
; 9.147  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 0.732      ;
; 9.153  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.724      ;
; 9.177  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.700      ;
; 9.184  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.693      ;
; 9.195  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 0.694      ;
; 9.213  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.140     ; 0.634      ;
; 9.231  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.646      ;
; 9.236  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.139     ; 0.612      ;
; 9.241  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 0.638      ;
; 9.244  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 0.634      ;
; 9.245  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 0.625      ;
; 9.246  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 0.632      ;
; 9.250  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.627      ;
; 9.252  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 0.637      ;
; 9.260  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 0.619      ;
; 9.265  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.612      ;
; 9.267  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 0.622      ;
; 9.362  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.503      ;
; 9.417  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.448      ;
; 9.417  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.123     ; 0.447      ;
; 9.424  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.441      ;
; 9.429  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.436      ;
; 9.430  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.435      ;
; 9.432  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.433      ;
; 9.442  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 0.437      ;
; 9.476  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 0.391      ;
; 9.496  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 0.384      ;
; 9.496  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 0.371      ;
; 9.506  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 0.374      ;
; 9.508  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 0.372      ;
; 10.943 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.975      ;
; 10.943 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.975      ;
; 10.943 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.975      ;
; 10.943 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.975      ;
; 10.943 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.975      ;
; 11.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.898      ;
; 11.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.898      ;
; 11.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.898      ;
; 11.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.898      ;
; 11.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.898      ;
; 11.034 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 8.886      ;
; 11.034 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 8.886      ;
; 11.034 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 8.886      ;
; 11.034 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 8.886      ;
; 11.034 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 8.886      ;
; 11.047 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[13]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 8.918      ;
; 11.099 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.012     ; 8.876      ;
; 11.099 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.012     ; 8.876      ;
; 11.099 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.012     ; 8.876      ;
; 11.099 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_dslot                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.012     ; 8.876      ;
; 11.103 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.815      ;
; 11.103 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.815      ;
; 11.103 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.815      ;
; 11.103 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.815      ;
; 11.103 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.815      ;
; 11.112 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 8.849      ;
; 11.119 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[4]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 8.816      ;
; 11.124 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[13]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 8.841      ;
; 11.130 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[20]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 8.819      ;
; 11.130 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[22]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 8.819      ;
; 11.137 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 8.775      ;
; 11.137 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 8.775      ;
; 11.137 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 8.775      ;
; 11.137 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 8.775      ;
; 11.137 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 8.775      ;
; 11.141 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[2]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 8.813      ;
; 11.147 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 8.829      ;
; 11.147 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 8.829      ;
; 11.147 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 8.829      ;
; 11.147 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 8.829      ;
; 11.147 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 8.829      ;
; 11.147 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 8.829      ;
; 11.152 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.009     ; 8.826      ;
; 11.152 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.009     ; 8.826      ;
; 11.153 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 8.784      ;
; 11.153 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.765      ;
; 11.153 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.765      ;
; 11.153 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.765      ;
; 11.153 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.765      ;
; 11.153 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 8.765      ;
; 11.160 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 8.787      ;
; 11.171 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[8]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 8.765      ;
; 11.171 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[8]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 8.765      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.307 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 6.039      ;
; 44.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 5.970      ;
; 44.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 5.753      ;
; 44.584 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.761      ;
; 44.605 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.744      ;
; 44.652 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.693      ;
; 44.656 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.693      ;
; 44.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 5.646      ;
; 44.657 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.688      ;
; 44.704 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.641      ;
; 44.736 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.607      ;
; 44.738 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.607      ;
; 44.740 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.609      ;
; 44.756 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 5.590      ;
; 44.791 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 5.555      ;
; 44.797 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.543      ;
; 44.809 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.536      ;
; 44.815 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.528      ;
; 44.859 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.490      ;
; 44.876 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.469      ;
; 44.904 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.445      ;
; 44.917 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.432      ;
; 44.940 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.409      ;
; 44.960 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.383      ;
; 44.977 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 5.375      ;
; 45.006 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.337      ;
; 45.007 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.336      ;
; 45.009 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.334      ;
; 45.012 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.331      ;
; 45.021 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.322      ;
; 45.022 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.327      ;
; 45.025 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.318      ;
; 45.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.313      ;
; 45.034 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.311      ;
; 45.048 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 5.304      ;
; 45.069 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.271      ;
; 45.073 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.276      ;
; 45.077 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.272      ;
; 45.078 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 5.278      ;
; 45.084 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.265      ;
; 45.088 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.261      ;
; 45.089 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.254      ;
; 45.096 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 5.256      ;
; 45.118 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.225      ;
; 45.121 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.222      ;
; 45.121 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.219      ;
; 45.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 5.230      ;
; 45.134 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.215      ;
; 45.134 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.206      ;
; 45.155 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.194      ;
; 45.157 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 5.189      ;
; 45.157 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.192      ;
; 45.164 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.176      ;
; 45.171 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.178      ;
; 45.188 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.152      ;
; 45.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 5.162      ;
; 45.199 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.141      ;
; 45.202 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.147      ;
; 45.204 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 5.148      ;
; 45.222 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.127      ;
; 45.224 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.125      ;
; 45.229 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.120      ;
; 45.232 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.117      ;
; 45.237 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.106      ;
; 45.249 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.094      ;
; 45.266 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.074      ;
; 45.268 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.072      ;
; 45.278 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.062      ;
; 45.296 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.047      ;
; 45.301 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 5.039      ;
; 45.323 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.022      ;
; 45.323 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.026      ;
; 45.363 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 4.986      ;
; 45.364 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 4.976      ;
; 45.379 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 4.970      ;
; 45.405 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 4.940      ;
; 45.449 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 4.903      ;
; 45.468 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 4.877      ;
; 45.622 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.731      ;
; 45.623 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.730      ;
; 45.696 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 4.647      ;
; 45.713 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 4.633      ;
; 45.714 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 4.632      ;
; 45.717 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.636      ;
; 45.758 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 4.591      ;
; 45.759 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 4.597      ;
; 45.790 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 4.559      ;
; 45.791 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.562      ;
; 45.798 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 4.548      ;
; 45.831 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 4.525      ;
; 45.855 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 4.501      ;
; 45.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 4.476      ;
; 45.888 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 4.458      ;
; 45.952 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 4.404      ;
; 45.960 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.393      ;
; 46.015 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.338      ;
; 46.024 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 4.328      ;
; 46.031 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 4.325      ;
; 46.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 4.320      ;
; 46.039 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[1]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 4.317      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][932]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.414      ;
; 0.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1081] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.416      ;
; 0.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.417      ;
; 0.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][737]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.423      ;
; 0.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.430      ;
; 0.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][366]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.429      ;
; 0.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1146] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.413      ;
; 0.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1468] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.427      ;
; 0.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1144] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.417      ;
; 0.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][553]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.417      ;
; 0.089 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1]                            ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 0.313      ;
; 0.090 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]                            ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 0.314      ;
; 0.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1467] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.431      ;
; 0.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1455] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.469      ;
; 0.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][698]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.461      ;
; 0.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1222] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.457      ;
; 0.106 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_adr[6]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[6]                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 0.324      ;
; 0.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1374] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.458      ;
; 0.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][954]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.459      ;
; 0.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][370]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.460      ;
; 0.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.467      ;
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][258]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.468      ;
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.459      ;
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.471      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][918]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.462      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][327]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.459      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.465      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1080] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 0.488      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][690]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.459      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][649]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.459      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][654]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.465      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][655]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.459      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][623]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.459      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][409]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.465      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1056] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.460      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][933]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.464      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][869]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.465      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][790]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.459      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.463      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.462      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][876]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.459      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][771]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.464      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][548]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.464      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][494]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.459      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][410]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.467      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.462      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1157] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 0.471      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1055] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.462      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1061] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.462      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][583]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.460      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][584]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.460      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][555]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.467      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][389]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.461      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][355]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.473      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.462      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1158] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.468      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1006] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][871]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.461      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][762]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][694]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.474      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][594]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.468      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][564]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.460      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][571]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.460      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][554]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.468      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1524] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1512~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.462      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1307] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.464      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.464      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1119] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.474      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.457      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][686]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.471      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1205] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.463      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.476      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][891]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.462      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][783]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.464      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][758]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.468      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][691]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.465      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][676]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.469      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][652]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.465      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][632]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a630~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.466      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][603]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.472      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][577]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.463      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][558]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.469      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][572]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.462      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][386]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.457      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][373]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.470      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a72~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.465      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1387] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.469      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.464      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1318] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.465      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1312] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.466      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1276] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.457      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1179] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.466      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1048] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.466      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1029] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.459      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][922]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.470      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][756]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.472      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][661]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.472      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][595]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.471      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.466      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][324]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.467      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.080 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.422      ;
; 0.085 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.427      ;
; 0.088 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 0.313      ;
; 0.088 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.430      ;
; 0.090 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 0.315      ;
; 0.094 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.437      ;
; 0.094 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.437      ;
; 0.098 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.441      ;
; 0.098 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.441      ;
; 0.099 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.442      ;
; 0.099 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.442      ;
; 0.100 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 0.325      ;
; 0.100 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.442      ;
; 0.100 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.442      ;
; 0.102 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.313      ;
; 0.102 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.445      ;
; 0.102 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.445      ;
; 0.107 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.450      ;
; 0.107 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.450      ;
; 0.114 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.457      ;
; 0.114 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.457      ;
; 0.115 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.325      ;
; 0.120 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.462      ;
; 0.121 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[19]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.463      ;
; 0.122 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[20]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.464      ;
; 0.125 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.467      ;
; 0.125 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.467      ;
; 0.125 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[24]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.467      ;
; 0.126 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[6]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.474      ;
; 0.126 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[21]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.468      ;
; 0.127 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.469      ;
; 0.127 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.471      ;
; 0.127 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[23]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.469      ;
; 0.127 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[6]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.471      ;
; 0.127 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.469      ;
; 0.128 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[0]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.466      ;
; 0.129 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[0]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 0.478      ;
; 0.130 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.472      ;
; 0.132 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[4]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.480      ;
; 0.132 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.480      ;
; 0.132 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.474      ;
; 0.132 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[1]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.470      ;
; 0.132 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[2]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.470      ;
; 0.133 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.474      ;
; 0.133 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[28]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.477      ;
; 0.134 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[1]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.482      ;
; 0.134 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.476      ;
; 0.134 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[8]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.472      ;
; 0.135 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[3]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.473      ;
; 0.135 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[27]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.473      ;
; 0.136 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[5]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.480      ;
; 0.137 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[30]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.479      ;
; 0.138 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[7]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.482      ;
; 0.139 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[11]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.487      ;
; 0.139 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[16]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.483      ;
; 0.139 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[17]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.477      ;
; 0.140 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[1]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.489      ;
; 0.142 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[0]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.490      ;
; 0.143 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.484      ;
; 0.143 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[4]                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.487      ;
; 0.143 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[29]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.485      ;
; 0.144 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[25]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.482      ;
; 0.144 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[26]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.482      ;
; 0.146 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[13]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.494      ;
; 0.146 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.148 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[22]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.490      ;
; 0.149 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.485      ;
; 0.149 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.483      ;
; 0.150 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[4]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 0.374      ;
; 0.154 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.495      ;
; 0.155 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[2]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.503      ;
; 0.155 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[14]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.503      ;
; 0.161 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.371      ;
; 0.161 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.372      ;
; 0.163 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.373      ;
; 0.167 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.377      ;
; 0.169 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.307      ;
; 0.170 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.307      ;
; 0.171 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.381      ;
; 0.172 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.381      ;
; 0.173 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                      ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxe                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxe                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxBDRead                                          ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxBDRead                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacket_NotCleared                                  ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacket_NotCleared                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockReadTxDataFromMemory                                 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockReadTxDataFromMemory                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacketBlocked                                      ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacketBlocked                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|ReadTxDataFromMemory                                      ; ethmac:ethmac0|eth_wishbone:wishbone|ReadTxDataFromMemory                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDReady                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDReady                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacket_NotCleared                                   ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacket_NotCleared                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacketBlocked                                       ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacketBlocked                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxStatusWrite                                     ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxStatusWrite                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacket_NotCleared                                  ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacket_NotCleared                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|TxPointerRead                                             ; ethmac:ethmac0|eth_wishbone:wishbone|TxPointerRead                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|RxStatusWriteLatched                                      ; ethmac:ethmac0|eth_wishbone:wishbone|RxStatusWriteLatched                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacketBlocked                                      ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacketBlocked                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3097] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3096] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[931]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[930]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1415]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1414]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1294] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1293] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1348] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1347] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1459] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1458] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1510] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1509] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1558] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1557] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3262] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3261] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3264] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3307] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3306] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3643] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3642] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3961] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3960] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[307]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[306]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[608]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[607]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[820]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[819]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[823]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[822]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[736]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[735]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[886]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[885]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[913]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[912]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1321] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1320] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2341] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2340] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2365] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2364] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2680] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2679] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2782] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2781] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2878] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2877] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2902] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2901] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2935] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2934] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3457] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3456] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3736] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3735] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                              ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[9]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 4.736      ;
; 15.128 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 4.731      ;
; 15.128 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 4.731      ;
; 15.128 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 4.731      ;
; 15.128 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 4.731      ;
; 15.128 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 4.731      ;
; 15.128 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 4.731      ;
; 15.128 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 4.731      ;
; 15.128 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.128     ; 4.731      ;
; 15.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[20]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 4.718      ;
; 15.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 4.718      ;
; 15.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 4.718      ;
; 15.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 4.718      ;
; 15.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 4.718      ;
; 15.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 4.718      ;
; 15.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 4.718      ;
; 15.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 4.718      ;
; 15.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.729      ;
; 15.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.729      ;
; 15.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.729      ;
; 15.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.729      ;
; 15.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.729      ;
; 15.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.729      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.237 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.812      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.238 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.094      ; 4.811      ;
; 15.320 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 4.555      ;
; 15.321 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[4]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 4.536      ;
; 15.321 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[3]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 4.536      ;
; 15.321 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 4.536      ;
; 15.321 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 4.536      ;
; 15.321 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|new_bw                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 4.536      ;
; 15.321 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 4.536      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 4.522      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 4.522      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 4.522      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 4.522      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 4.522      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 4.522      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[14]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 4.531      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 4.531      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 4.531      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 4.531      ;
; 15.322 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 4.531      ;
; 15.325 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 4.647      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.576      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.581      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.581      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.581      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.581      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.581      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.576      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.576      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.576      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.576      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.576      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.576      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.581      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.581      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[16] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.581      ;
; 15.327 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[27]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.572      ;
; 15.328 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 4.565      ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 0.973      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.470      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.376      ;
; 95.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.319      ;
; 95.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.319      ;
; 95.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.319      ;
; 95.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.319      ;
; 95.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.290      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.274      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.253      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.164      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.159      ;
; 95.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.107      ;
; 95.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.107      ;
; 95.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.107      ;
; 95.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.107      ;
; 95.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.102      ;
; 95.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.102      ;
; 95.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.102      ;
; 95.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.102      ;
; 95.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.073      ;
; 95.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.066      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.030      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.030      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.030      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.030      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.030      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.030      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.030      ;
; 95.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.030      ;
; 95.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 3.856      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.814      ;
; 0.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.814      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.920      ;
; 0.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.930      ;
; 0.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.930      ;
; 0.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.930      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.971      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.971      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.971      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.971      ;
; 0.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.993      ;
; 0.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.050      ;
; 0.927 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.057      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.069      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.070      ;
; 0.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.074      ;
; 0.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.074      ;
; 0.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.074      ;
; 0.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.074      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.967 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.086      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.091      ;
; 0.997 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.133      ;
; 0.997 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.133      ;
; 1.050 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.185      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.832 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.990      ;
; 0.832 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.990      ;
; 0.832 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.990      ;
; 0.832 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.990      ;
; 0.927 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.085      ;
; 0.936 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.078      ;
; 0.936 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.078      ;
; 1.061 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.237      ;
; 1.439 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.585      ;
; 1.439 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.585      ;
; 1.439 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.585      ;
; 1.439 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.585      ;
; 1.647 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.819      ;
; 1.656 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.812      ;
; 1.656 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.812      ;
; 1.781 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 1.971      ;
; 1.891 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.018     ; 1.957      ;
; 1.891 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.018     ; 1.957      ;
; 1.891 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.018     ; 1.957      ;
; 1.891 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.018     ; 1.957      ;
; 2.081 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.363      ;
; 2.081 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.363      ;
; 2.084 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.393      ;
; 2.084 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.393      ;
; 2.084 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.393      ;
; 2.084 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.393      ;
; 2.084 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.393      ;
; 2.084 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.393      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.091 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.414      ;
; 2.092 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p1[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 2.413      ;
; 2.093 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[16]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 2.380      ;
; 2.094 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[11]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 2.358      ;
; 2.095 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 2.356      ;
; 2.098 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 2.399      ;
; 2.098 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 2.399      ;
; 2.099 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[0]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 2.398      ;
; 2.099 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 2.398      ;
; 2.099 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 2.398      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[23]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 2.395      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[61] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[60] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[63] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[62] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[53] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[52] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[54] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[55] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[59] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[56] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[57] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[58] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[49] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[51] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.101 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[50] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.414      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[26] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[29] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[30] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.102 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[32] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 2.425      ;
; 2.103 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[20]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 2.382      ;
; 2.103 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[22]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 2.382      ;
; 2.103 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[24]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 2.382      ;
; 2.103 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[12]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 2.382      ;
; 2.116 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 2.383      ;
; 2.116 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed2_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 2.383      ;
; 2.190 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.008      ; 2.282      ;
; 2.194 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.008     ; 2.270      ;
; 2.194 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.008     ; 2.270      ;
; 2.277 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxc                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.449      ;
; 2.277 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:IPGR1_0|DataOut[3]                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.451      ;
; 2.277 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[0]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.452      ;
; 2.277 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[4]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.451      ;
; 2.277 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[5]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.452      ;
; 2.277 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[2]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.451      ;
; 2.277 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:PACKETLEN_0|DataOut[3]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.451      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1425]                                                                                      ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1458]                                                                                      ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1481]                                                                                      ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1425] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1455] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1457] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1458] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1481] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1483] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1485] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1487] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1488] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1425] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1457] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1458] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1483] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1485] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1487] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1488] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1457] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1485] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1487] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1488] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1485] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1487] ;
; 4.728 ; 4.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1488] ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1424]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1457]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1461]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1462]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1463]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1464]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1465]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1469]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1471]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1476]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1477]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1478]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1480]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1482]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1483]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1485]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1486]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1488]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1490]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1492]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1494]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1496]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1498]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1501]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1502]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1505]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1506]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1510]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1511]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1525]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1527]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1529]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1549]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1550]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1551]                                                                                      ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[334]                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[335]                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                        ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1203]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1461]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1463]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1469]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1478]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1480]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1483]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1485]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1486]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1488]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1494]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[150]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1511]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1512]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1515]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1525]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1530]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1531]                                                                                   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[153]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[154]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[155]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[157]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[158]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[159]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[852]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[853]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[854]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[855]                                                                                    ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1424] ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1461] ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1462] ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1463] ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1465] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|CIDAT                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[2]                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[5]                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|ack_transfer                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|internal_transm_complete                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.STOP                                                            ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_done                                                            ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_failed                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|transm_complete_q                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~103                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~107                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~111                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~114                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~115                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~119                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~123                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~67                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~71                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~75                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~79                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~82                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~83                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~87                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~91                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~99                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~200                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~207                             ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[0]                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[1]                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0|DataOut[5]                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[0]                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1|DataOut[5]                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|cmd_resp_1[13]                                                                                     ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|cmd_resp_1[14]                                                                                     ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|cmd_resp_1[17]                                                                                     ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|cmd_resp_1[19]                                                                                     ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|cmd_resp_1[6]                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|cmd_resp_1[7]                                                                                      ;
; 9.730 ; 9.960        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[0]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[10]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[14]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[15]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[16]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[17]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[18]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[19]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[1]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[20]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[21]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[2]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[3]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[4]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[5]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[6]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[7]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[8]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[9]                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~1                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~10                                                                              ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~11                                                                              ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~12                                                                              ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~13                                                                              ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~14                                                                              ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~15                                                                              ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~2                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~3                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~4                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~5                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~6                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~7                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~8                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~9                                                                               ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[10]                                                                          ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[3]                                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[4]                                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[5]                                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[6]                                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[7]                                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[8]                                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|dat_out_s[9]                                                                           ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[1]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[2]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[3]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[4]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|new_bw                                                                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[0]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[1]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[2]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[3]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[4]                                                                            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[11]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[12]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[13]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[17]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[18]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[19]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[20]                                                                ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[21]                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~portb_address_reg0  ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1278~portb_address_reg0 ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~portb_address_reg0  ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~portb_address_reg0  ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~portb_address_reg0  ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a72~portb_address_reg0   ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a792~portb_address_reg0  ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~portb_address_reg0   ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1008~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1062~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~portb_address_reg0 ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a270~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~portb_address_reg0  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1332~portb_address_reg0 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a216~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a468~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~portb_address_reg0  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1404~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1512~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1548~portb_address_reg0 ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a36~portb_address_reg0   ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a504~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a54~portb_address_reg0   ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a630~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~portb_address_reg0  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a972~portb_address_reg0  ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a126~portb_address_reg0  ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~portb_address_reg0 ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1422~portb_address_reg0 ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~portb_address_reg0 ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~portb_address_reg0 ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a18~portb_address_reg0   ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~portb_address_reg0  ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a414~portb_address_reg0  ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~portb_address_reg0  ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~portb_address_reg0  ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~portb_address_reg0  ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~portb_address_reg0    ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~portb_address_reg0 ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1494~portb_address_reg0 ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1530~portb_address_reg0 ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~portb_address_reg0  ;
; 49.432 ; 49.648       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                             ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[10]                                                                                                                                                             ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[11]                                                                                                                                                             ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[12]                                                                                                                                                             ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[13]                                                                                                                                                             ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[14]                                                                                                                                                             ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[15]                                                                                                                                                             ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[16]                                                                                                                                                             ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[6]                                                                                                                                                              ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[7]                                                                                                                                                              ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[8]                                                                                                                                                              ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[9]                                                                                                                                                              ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[14]                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.564 ; 2.021 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 2.123 ; 2.655 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 2.863 ; 3.690 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 2.665 ; 3.470 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 2.730 ; 3.554 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 2.650 ; 3.475 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 2.657 ; 3.490 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 2.745 ; 3.571 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 2.733 ; 3.540 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 2.693 ; 3.527 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 2.757 ; 3.594 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 2.863 ; 3.690 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 2.656 ; 3.457 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 2.631 ; 3.459 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 2.653 ; 3.442 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 2.734 ; 3.555 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 2.762 ; 3.589 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 2.653 ; 3.483 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 2.693 ; 3.527 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 3.575 ; 4.341 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 4.118 ; 5.147 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 3.383 ; 4.322 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 3.571 ; 4.518 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 3.674 ; 4.635 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 3.397 ; 4.319 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 3.871 ; 4.859 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 4.118 ; 5.147 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 3.593 ; 4.550 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 3.802 ; 4.786 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 2.975 ; 3.601 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 2.687 ; 3.494 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 0.721  ; 0.341  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.514  ; 0.134  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -2.257 ; -3.066 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -2.290 ; -3.081 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -2.358 ; -3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -2.274 ; -3.085 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -2.281 ; -3.100 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -2.366 ; -3.178 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -2.360 ; -3.160 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -2.317 ; -3.137 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -2.382 ; -3.211 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -2.485 ; -3.305 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -2.286 ; -3.081 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -2.257 ; -3.071 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -2.284 ; -3.066 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -2.361 ; -3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -2.388 ; -3.208 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -2.278 ; -3.094 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -2.317 ; -3.137 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -2.876 ; -3.590 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -2.975 ; -3.895 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -2.975 ; -3.896 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -3.156 ; -4.086 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -3.237 ; -4.153 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -2.990 ; -3.895 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -3.426 ; -4.366 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -3.670 ; -4.661 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -3.179 ; -4.117 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -3.379 ; -4.343 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -2.544 ; -3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -2.307 ; -3.114 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 7.075 ; 7.711 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.427 ; 4.723 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.762 ; 3.950 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 3.904 ; 4.137 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.759 ; 3.977 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.632 ; 3.826 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 3.825 ; 4.040 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.359 ; 3.509 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 4.427 ; 4.723 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.431 ; 3.586 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 3.241 ; 3.383 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.658 ; 3.853 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 3.051 ; 3.109 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 4.099 ; 3.933 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 3.257 ; 3.428 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 3.416 ; 3.595 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.899 ; 2.994 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 3.416 ; 3.595 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.660 ; 2.736 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.169 ;       ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 3.862 ; 4.113 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 3.337 ; 3.514 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.908 ; 3.024 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 3.330 ; 3.537 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.943 ; 3.069 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 3.419 ; 3.609 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 3.862 ; 4.113 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 3.059 ; 3.194 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.909 ; 3.021 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 3.157 ; 3.280 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.465 ; 2.522 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 3.333 ; 3.493 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.611 ; 2.685 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.828 ; 2.915 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.935 ; 3.031 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.696 ; 2.769 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 3.207 ; 3.341 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 4.224 ; 4.484 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.976 ; 3.107 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 4.224 ; 4.484 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.797 ; 2.874 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.937 ; 3.029 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;       ; 0.112 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 3.242 ; 3.452 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 3.908 ; 4.201 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 4.676 ; 4.899 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.676 ; 4.569 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 3.581 ; 3.787 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.897 ; 3.007 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.962 ; 4.197 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 3.006 ; 3.123 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.717 ; 3.925 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.593 ; 4.899 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.698 ; 3.923 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 3.460 ; 3.591 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 3.690 ; 3.709 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 6.067  ; 6.697  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 2.602  ; 2.690  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.445  ; 3.623  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 3.581  ; 3.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.442  ; 3.648  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.320  ; 3.503  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 3.502  ; 3.707  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.055  ; 3.197  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 4.081  ; 4.363  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.124  ; 3.270  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.941  ; 3.076  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.342  ; 3.528  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 2.602  ; 2.690  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 3.826  ; 3.655  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.957  ; 3.119  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.615  ; 2.704  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.615  ; 2.704  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 3.110  ; 3.279  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.386  ; 2.458  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.002 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.197  ; 2.249  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 3.035  ; 3.203  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.623  ; 2.732  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 3.027  ; 3.222  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.655  ; 2.773  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 3.112  ; 3.292  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 3.538  ; 3.776  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.768  ; 2.895  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.624  ; 2.729  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.862  ; 2.978  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.197  ; 2.249  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 3.030  ; 3.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.338  ; 2.406  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.546  ; 2.627  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.648  ; 2.738  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.419  ; 2.487  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.910  ; 3.035  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.687  ; 2.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.687  ; 2.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 3.886  ; 4.133  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.518  ; 2.590  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.653  ; 2.739  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.059 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 2.941  ; 3.143  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 3.581  ; 3.862  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 2.612  ; 2.716  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.380  ; 4.265  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 3.269  ; 3.464  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.612  ; 2.716  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.634  ; 3.857  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.717  ; 2.827  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.399  ; 3.597  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.240  ; 4.531  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.380  ; 3.594  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 3.153  ; 3.277  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 3.118  ; 3.272  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.805 ; 3.731 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.805 ; 3.731 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.805 ; 3.731 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.967 ; 3.893 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.951 ; 3.877 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.951 ; 3.877 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.965 ; 3.891 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.965 ; 3.891 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.967 ; 3.893 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 4.268 ; 4.194 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.822 ; 3.748 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.884 ; 3.810 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.884 ; 3.810 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 4.268 ; 4.194 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 4.119 ; 4.045 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 4.119 ; 4.045 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 4.344 ; 4.270 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 3.519 ; 3.505 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.233 ; 3.159 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.786 ; 4.470 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.181 ; 4.107 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.613 ; 4.539 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.493 ; 3.419 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.233 ; 3.159 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.914 ; 3.840 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.665 ; 3.591 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.936 ; 3.862 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.470 ; 3.396 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.470 ; 3.396 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.470 ; 3.396 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.625 ; 3.551 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.610 ; 3.536 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.610 ; 3.536 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.624 ; 3.550 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.624 ; 3.550 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.625 ; 3.551 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.914 ; 3.840 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.486 ; 3.412 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.546 ; 3.472 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.546 ; 3.472 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.914 ; 3.840 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.771 ; 3.697 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.771 ; 3.697 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.987 ; 3.913 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 3.194 ; 3.180 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.921 ; 2.847 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.473 ; 4.157 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.831 ; 3.757 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.246 ; 4.172 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.171 ; 3.097 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.921 ; 2.847 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.575 ; 3.501 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.335 ; 3.261 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.595 ; 3.521 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 4.002     ; 4.076     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 4.002     ; 4.076     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 4.002     ; 4.076     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 4.188     ; 4.262     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 4.167     ; 4.241     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 4.167     ; 4.241     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 4.186     ; 4.260     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 4.186     ; 4.260     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 4.188     ; 4.262     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 4.514     ; 4.588     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 4.014     ; 4.088     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 4.095     ; 4.169     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 4.095     ; 4.169     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 4.514     ; 4.588     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 4.348     ; 4.422     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 4.348     ; 4.422     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 4.620     ; 4.694     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 3.702     ; 3.716     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.360     ; 3.434     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.682     ; 4.998     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.392     ; 4.466     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.913     ; 4.987     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.674     ; 3.748     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.360     ; 3.434     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 4.120     ; 4.194     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.849     ; 3.923     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.134     ; 4.208     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.656     ; 3.730     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.656     ; 3.730     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.656     ; 3.730     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.835     ; 3.909     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.814     ; 3.888     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.814     ; 3.888     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.833     ; 3.907     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.833     ; 3.907     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.835     ; 3.909     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 4.148     ; 4.222     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.667     ; 3.741     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.746     ; 3.820     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.746     ; 3.820     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 4.148     ; 4.222     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.988     ; 4.062     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.988     ; 4.062     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 4.250     ; 4.324     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 3.369     ; 3.383     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.040     ; 3.114     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.360     ; 4.676     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.031     ; 4.105     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.530     ; 4.604     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.342     ; 3.416     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.040     ; 3.114     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.770     ; 3.844     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.509     ; 3.583     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.783     ; 3.857     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 0.403  ; 0.059 ; 10.786   ; 0.678   ; 4.604               ;
;  altera_reserved_tck                                      ; 38.330 ; 0.174 ; 48.017   ; 0.678   ; 49.417              ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.059 ; N/A      ; N/A     ; 4.604               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.729  ; 0.080 ; 10.786   ; 0.832   ; 9.606               ;
;  sys_clk_pad_i                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.449               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk_pad_i                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.699 ; 3.698 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 5.193 ; 5.312 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 5.395 ; 5.879 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 5.058 ; 5.486 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.150 ; 5.664 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 4.964 ; 5.458 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 4.973 ; 5.481 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 5.188 ; 5.660 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 5.128 ; 5.620 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 5.022 ; 5.528 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 5.198 ; 5.721 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 5.395 ; 5.879 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.997 ; 5.469 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.922 ; 5.406 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 5.008 ; 5.473 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 5.137 ; 5.641 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 5.187 ; 5.703 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 4.959 ; 5.463 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 5.004 ; 5.511 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 6.721 ; 7.220 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 7.934 ; 8.506 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 6.509 ; 7.035 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 6.860 ; 7.376 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 7.078 ; 7.644 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 6.498 ; 7.015 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 7.468 ; 8.051 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 7.934 ; 8.506 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 6.897 ; 7.410 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 7.262 ; 7.826 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 5.392 ; 5.768 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 4.976 ; 5.478 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.082  ; 0.998  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.514  ; 0.295  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -2.257 ; -3.066 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -2.290 ; -3.081 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -2.358 ; -3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -2.274 ; -3.085 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -2.281 ; -3.100 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -2.366 ; -3.178 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -2.360 ; -3.160 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -2.317 ; -3.137 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -2.382 ; -3.211 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -2.485 ; -3.305 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -2.286 ; -3.081 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -2.257 ; -3.071 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -2.284 ; -3.066 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -2.361 ; -3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -2.388 ; -3.208 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -2.278 ; -3.094 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -2.317 ; -3.137 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -2.876 ; -3.590 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -2.975 ; -3.895 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -2.975 ; -3.896 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -3.156 ; -4.086 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -3.237 ; -4.153 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -2.990 ; -3.895 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -3.426 ; -4.366 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -3.670 ; -4.661 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -3.179 ; -4.117 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -3.379 ; -4.343 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -2.544 ; -3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -2.307 ; -3.114 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.074 ; 13.847 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 8.803  ; 8.753  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 7.510  ; 7.308  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 7.736  ; 7.587  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 7.473  ; 7.347  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 7.238  ; 7.097  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 7.628  ; 7.586  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 6.697  ; 6.688  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 8.803  ; 8.753  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.879  ; 6.800  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 6.445  ; 6.456  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 7.287  ; 7.260  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 6.071  ; 6.005  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.290  ; 6.918  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 6.553  ; 6.542  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.809  ; 6.754  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.787  ; 5.676  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.809  ; 6.754  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 5.289  ; 5.234  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.629  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 7.715  ; 7.650  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 6.696  ; 6.651  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.858  ; 5.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.662  ; 6.674  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.901  ; 5.903  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.845  ; 6.782  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 7.715  ; 7.650  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 6.141  ; 6.080  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.859  ; 5.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 6.349  ; 6.232  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.945  ; 4.903  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 6.685  ; 6.533  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.226  ; 5.185  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.715  ; 5.614  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.929  ; 5.804  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.445  ; 5.364  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 6.479  ; 6.367  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 8.442  ; 8.237  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.961  ; 5.959  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 8.442  ; 8.237  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.545  ; 5.472  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.846  ; 5.750  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.537  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 6.693  ; 6.673  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 7.889  ; 7.888  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 9.149  ; 9.018  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 8.407  ; 8.031  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 7.139  ; 7.121  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 5.722  ; 5.715  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 7.896  ; 7.798  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 5.960  ; 5.922  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 7.393  ; 7.344  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 9.149  ; 9.018  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.294  ; 7.300  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 6.952  ; 6.712  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 7.345  ; 7.214  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 6.067  ; 6.697  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 2.602  ; 2.690  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.445  ; 3.623  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 3.581  ; 3.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.442  ; 3.648  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.320  ; 3.503  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 3.502  ; 3.707  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.055  ; 3.197  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 4.081  ; 4.363  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.124  ; 3.270  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.941  ; 3.076  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.342  ; 3.528  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 2.602  ; 2.690  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 3.826  ; 3.655  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.957  ; 3.119  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.615  ; 2.704  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.615  ; 2.704  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 3.110  ; 3.279  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.386  ; 2.458  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.002 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.197  ; 2.249  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 3.035  ; 3.203  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.623  ; 2.732  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 3.027  ; 3.222  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.655  ; 2.773  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 3.112  ; 3.292  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 3.538  ; 3.776  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.768  ; 2.895  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.624  ; 2.729  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.862  ; 2.978  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.197  ; 2.249  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 3.030  ; 3.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.338  ; 2.406  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.546  ; 2.627  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.648  ; 2.738  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.419  ; 2.487  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.910  ; 3.035  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.687  ; 2.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.687  ; 2.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 3.886  ; 4.133  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.518  ; 2.590  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.653  ; 2.739  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.059 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 2.941  ; 3.143  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 3.581  ; 3.862  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 2.612  ; 2.716  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.380  ; 4.265  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 3.269  ; 3.464  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.612  ; 2.716  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.634  ; 3.857  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.717  ; 2.827  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.399  ; 3.597  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.240  ; 4.531  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.380  ; 3.594  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 3.153  ; 3.277  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 3.118  ; 3.272  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_en          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_er          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_md_pad_io      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; sdram_dq_pad_io[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[10]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[11]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[12]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[13]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[14]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[15]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; eth0_md_pad_io        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdc_cmd_pad_io        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n_pad_i           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk_pad_i         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; eth0_tx_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_col              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_crs              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_dv               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_er            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdc_card_detect_pad_i ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart0_srx_pad_i       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00923 V          ; 0.196 V                              ; 0.189 V                              ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00923 V         ; 0.196 V                             ; 0.189 V                             ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 171546     ; 0        ; 247      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 270677     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 40042      ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 496874878  ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 171546     ; 0        ; 247      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 270677     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 40042      ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 496874878  ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 9702       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3293       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 9702       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3293       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 492   ; 492  ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 95    ; 95   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Mon Jan 19 17:50:06 2015
Info: Command: quartus_sta orpsoc_top -c orpsoc_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'orpsoc_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net
Warning (332049): Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection
    Info (332050): set_false_path -through [get_nets {rst_n_pad_i}]
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_o[1] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_registers:ethreg1|SetRxCIrq_rxclk is being clocked by eth0_rx_clk
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_txethmac:txethmac1|MTxEn is being clocked by eth0_tx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.729               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.330               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.217               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.242               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.392               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 10.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.786               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.017               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.411               0.000 altera_reserved_tck 
    Info (332119):     1.759               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.618               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.616               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.815               0.000 sys_clk_pad_i 
    Info (332119):    49.721               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_o[1] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_registers:ethreg1|SetRxCIrq_rxclk is being clocked by eth0_rx_clk
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_txethmac:txethmac1|MTxEn is being clocked by eth0_tx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.222               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.286               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.168               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.221               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.246               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.344               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.642               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.204               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.298               0.000 altera_reserved_tck 
    Info (332119):     1.604               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.604               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.606               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.824               0.000 sys_clk_pad_i 
    Info (332119):    49.718               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_o[1] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_registers:ethreg1|SetRxCIrq_rxclk is being clocked by eth0_rx_clk
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_txethmac:txethmac1|MTxEn is being clocked by eth0_tx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.232               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.064               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.307               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.059               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.080               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.174               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.119               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.331               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.678
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.678               0.000 altera_reserved_tck 
    Info (332119):     0.832               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.728               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.449               0.000 sys_clk_pad_i 
    Info (332119):     9.729               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.417               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1460 megabytes
    Info: Processing ended: Mon Jan 19 17:50:34 2015
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:37


