These are some of the snapshots of the day-01, which covers the simulation and Synthesis of some basic verilog modules :
