
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 11:59:55 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61689 ; free virtual = 63712
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61688 ; free virtual = 63711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61632 ; free virtual = 63656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:405) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61626 ; free virtual = 63651
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:405) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 61592 ; free virtual = 63617
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_Node' to '__dst_alloc_malloc__' (<stdin>:79:10)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:405:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 61545 ; free virtual = 63573
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.45 seconds; current allocated memory: 108.955 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 109.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 110.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 110.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 111.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 112.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 112.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 112.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 113.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 113.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SortedMerge'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 117.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MergeSort'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 123.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'printList'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 128.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 129.970 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_76_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 626.949 ; gain = 192.000 ; free physical = 61325 ; free virtual = 63387
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.797 ; gain = 33.016 ; free physical = 59759 ; free virtual = 62385
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:01:10 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.156 ; gain = 2.016 ; free physical = 59390 ; free virtual = 62038
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.156 ; gain = 0.000 ; free physical = 59216 ; free virtual = 61917
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.223 ; gain = 115.156 ; free physical = 58587 ; free virtual = 61304
[Wed Feb  5 12:01:46 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 12:01:46 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 12:01:46 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1374.160 ; gain = 0.000 ; free physical = 51136 ; free virtual = 54238
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2320270 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.094 ; gain = 78.000 ; free physical = 51720 ; free virtual = 54822
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-2319783-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-2319783-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.844 ; gain = 131.750 ; free physical = 51822 ; free virtual = 54926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.844 ; gain = 131.750 ; free physical = 51831 ; free virtual = 54936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.844 ; gain = 131.750 ; free physical = 51831 ; free virtual = 54936
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.914 ; gain = 0.000 ; free physical = 51627 ; free virtual = 54730
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.914 ; gain = 0.000 ; free physical = 51625 ; free virtual = 54727
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2523.914 ; gain = 0.000 ; free physical = 51617 ; free virtual = 54720
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.914 ; gain = 1107.820 ; free physical = 51414 ; free virtual = 54505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.914 ; gain = 1107.820 ; free physical = 51414 ; free virtual = 54506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.914 ; gain = 1107.820 ; free physical = 51413 ; free virtual = 54504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.914 ; gain = 1107.820 ; free physical = 51410 ; free virtual = 54502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.914 ; gain = 1107.820 ; free physical = 51373 ; free virtual = 54470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:58 . Memory (MB): peak = 2813.414 ; gain = 1397.320 ; free physical = 45334 ; free virtual = 48373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:58 . Memory (MB): peak = 2813.414 ; gain = 1397.320 ; free physical = 45333 ; free virtual = 48373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:58 . Memory (MB): peak = 2822.430 ; gain = 1406.336 ; free physical = 45332 ; free virtual = 48371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2822.430 ; gain = 1406.336 ; free physical = 45355 ; free virtual = 48400
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2822.430 ; gain = 1406.336 ; free physical = 45355 ; free virtual = 48399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2822.430 ; gain = 1406.336 ; free physical = 45355 ; free virtual = 48399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2822.430 ; gain = 1406.336 ; free physical = 45354 ; free virtual = 48399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2822.430 ; gain = 1406.336 ; free physical = 45354 ; free virtual = 48399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2822.430 ; gain = 1406.336 ; free physical = 45354 ; free virtual = 48398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2822.430 ; gain = 1406.336 ; free physical = 45353 ; free virtual = 48398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 2822.430 ; gain = 430.266 ; free physical = 45363 ; free virtual = 48408
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2822.438 ; gain = 1406.336 ; free physical = 45373 ; free virtual = 48418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.344 ; gain = 0.000 ; free physical = 45203 ; free virtual = 48248
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2887.344 ; gain = 1513.184 ; free physical = 45252 ; free virtual = 48296
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.344 ; gain = 0.000 ; free physical = 45251 ; free virtual = 48296
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:07:25 2020...
[Wed Feb  5 12:07:26 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:08 ; elapsed = 00:05:40 . Memory (MB): peak = 1614.223 ; gain = 4.000 ; free physical = 48596 ; free virtual = 51614
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.922 ; gain = 0.000 ; free physical = 47674 ; free virtual = 50728
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 2592.922 ; gain = 978.699 ; free physical = 47669 ; free virtual = 50722
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 12:08:12 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 2654 |     0 |   1182240 |  0.22 |
|   LUT as Logic             | 2520 |     0 |   1182240 |  0.21 |
|   LUT as Memory            |  134 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   35 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 2948 |     0 |   2364480 |  0.12 |
|   Register as Flip Flop    | 2948 |     0 |   2364480 |  0.12 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   84 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 10    |          Yes |         Set |            - |
| 2938  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   31 |     0 |      2160 |  1.44 |
|   RAMB36/FIFO*    |   22 |     0 |      2160 |  1.02 |
|     RAMB36E2 only |   22 |       |           |       |
|   RAMB18          |   18 |     0 |      4320 |  0.42 |
|     RAMB18E2 only |   18 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2938 |            Register |
| LUT3     |  841 |                 CLB |
| LUT4     |  732 |                 CLB |
| LUT6     |  587 |                 CLB |
| LUT5     |  538 |                 CLB |
| LUT2     |  266 |                 CLB |
| LUT1     |  118 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   84 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB36E2 |   22 |           Block Ram |
| RAMB18E2 |   18 |           Block Ram |
| FDSE     |   10 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:59 ; elapsed = 00:01:41 . Memory (MB): peak = 4133.301 ; gain = 1540.379 ; free physical = 43858 ; free virtual = 47030
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 12:09:53 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.955        0.000                      0                 7862        0.057        0.000                      0                 7862        1.155        0.000                       0                  3140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.955        0.000                      0                 7862        0.057        0.000                      0                 7862        1.155        0.000                       0                  3140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.034ns (52.782%)  route 0.925ns (47.218%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[7])
                                                      0.797     0.797 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0/DOUTADOUT[7]
                         net (fo=3, unplaced)         0.187     0.984    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/q0[7]
                         LUT4 (Prop_LUT4_I0_O)        0.090     1.074 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_i_77/O
                         net (fo=1, unplaced)         0.187     1.261    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_i_77_n_3
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.293 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_i_73/O
                         net (fo=1, unplaced)         0.149     1.442    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_i_73_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.083     1.525 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_i_60__2/O
                         net (fo=2, unplaced)         0.187     1.712    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/tmp_8_i_i_fu_292_p2
                         LUT5 (Prop_LUT5_I2_O)        0.032     1.744 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_i_31__6/O
                         net (fo=8, unplaced)         0.215     1.959    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/WEA[0]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/Q
                         net (fo=26, unplaced)        0.080     0.119    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/A3
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4133.301 ; gain = 0.000 ; free physical = 43858 ; free virtual = 47029
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4165.316 ; gain = 0.000 ; free physical = 43849 ; free virtual = 47024
[Wed Feb  5 12:09:57 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/runme.log
[Wed Feb  5 12:09:57 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1372.152 ; gain = 0.000 ; free physical = 42975 ; free virtual = 46149
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2595.980 ; gain = 0.000 ; free physical = 39102 ; free virtual = 42272
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2595.980 ; gain = 1223.828 ; free physical = 39099 ; free virtual = 42269
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.695 ; gain = 88.031 ; free physical = 38667 ; free virtual = 41814

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1dec4b28

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.695 ; gain = 0.000 ; free physical = 38661 ; free virtual = 41808

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1204 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b764790

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2810.691 ; gain = 24.012 ; free physical = 38587 ; free virtual = 41734
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ac9559b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2810.691 ; gain = 24.012 ; free physical = 38586 ; free virtual = 41733
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c00bdd05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2810.691 ; gain = 24.012 ; free physical = 38581 ; free virtual = 41727
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c00bdd05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2810.691 ; gain = 24.012 ; free physical = 38582 ; free virtual = 41728
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 5f15aff7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.691 ; gain = 24.012 ; free physical = 38561 ; free virtual = 41708
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5f15aff7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.691 ; gain = 24.012 ; free physical = 38556 ; free virtual = 41704
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2810.691 ; gain = 0.000 ; free physical = 38567 ; free virtual = 41716
Ending Logic Optimization Task | Checksum: 5f15aff7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.691 ; gain = 24.012 ; free physical = 38566 ; free virtual = 41715

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.955 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: 5f15aff7

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34690 ; free virtual = 36010
Ending Power Optimization Task | Checksum: 5f15aff7

Time (s): cpu = 00:01:07 ; elapsed = 00:01:42 . Memory (MB): peak = 4380.672 ; gain = 1569.980 ; free physical = 34697 ; free virtual = 36017

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5f15aff7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34696 ; free virtual = 36016

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34696 ; free virtual = 36016
Ending Netlist Obfuscation Task | Checksum: 5f15aff7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34697 ; free virtual = 36017
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:52 . Memory (MB): peak = 4380.672 ; gain = 1757.941 ; free physical = 34696 ; free virtual = 36016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34696 ; free virtual = 36016
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34669 ; free virtual = 35994
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34356 ; free virtual = 35686
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34242 ; free virtual = 35452
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3d565ce2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34241 ; free virtual = 35452
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34242 ; free virtual = 35452

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c6a57308

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 34183 ; free virtual = 35394

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1414dab88

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 33964 ; free virtual = 34474

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1414dab88

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 33961 ; free virtual = 34471
Phase 1 Placer Initialization | Checksum: 1414dab88

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 33966 ; free virtual = 34470

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11ea95fec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 33073 ; free virtual = 33500

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 32086 ; free virtual = 32715

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 26eb40bb6

Time (s): cpu = 00:00:56 ; elapsed = 00:01:55 . Memory (MB): peak = 4380.672 ; gain = 0.000 ; free physical = 32074 ; free virtual = 32711
Phase 2 Global Placement | Checksum: 1aa2e5338

Time (s): cpu = 00:01:02 ; elapsed = 00:01:57 . Memory (MB): peak = 4396.680 ; gain = 16.008 ; free physical = 32232 ; free virtual = 32874

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 231cb54dd

Time (s): cpu = 00:01:03 ; elapsed = 00:01:57 . Memory (MB): peak = 4396.680 ; gain = 16.008 ; free physical = 32154 ; free virtual = 32802

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 272ec86de

Time (s): cpu = 00:01:04 ; elapsed = 00:01:58 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32177 ; free virtual = 32844

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 293f46213

Time (s): cpu = 00:01:05 ; elapsed = 00:01:58 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32159 ; free virtual = 32838

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 27768c140

Time (s): cpu = 00:01:07 ; elapsed = 00:01:59 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32179 ; free virtual = 32851

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 251268f07

Time (s): cpu = 00:01:07 ; elapsed = 00:01:59 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32142 ; free virtual = 32815

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 227b3b745

Time (s): cpu = 00:01:08 ; elapsed = 00:02:00 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32084 ; free virtual = 32741

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1c1007963

Time (s): cpu = 00:01:11 ; elapsed = 00:02:01 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32298 ; free virtual = 32955

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2807164f8

Time (s): cpu = 00:01:12 ; elapsed = 00:02:02 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32393 ; free virtual = 33050

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 24b2299d2

Time (s): cpu = 00:01:12 ; elapsed = 00:02:02 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32394 ; free virtual = 33051
Phase 3 Detail Placement | Checksum: 24b2299d2

Time (s): cpu = 00:01:12 ; elapsed = 00:02:02 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32394 ; free virtual = 33051

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21a254e89

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 21a254e89

Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32371 ; free virtual = 33028

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 21a254e89

Time (s): cpu = 00:01:17 ; elapsed = 00:02:04 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32368 ; free virtual = 33026
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.519. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.519. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 253762489

Time (s): cpu = 00:01:18 ; elapsed = 00:02:05 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32338 ; free virtual = 33019
Phase 4.1.1 Post Placement Optimization | Checksum: 253762489

Time (s): cpu = 00:01:18 ; elapsed = 00:02:05 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32343 ; free virtual = 33023
Phase 4.1 Post Commit Optimization | Checksum: 253762489

Time (s): cpu = 00:01:18 ; elapsed = 00:02:05 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32343 ; free virtual = 33023

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 253762489

Time (s): cpu = 00:01:19 ; elapsed = 00:02:06 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 32393 ; free virtual = 33073

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 253762489

Time (s): cpu = 00:01:51 ; elapsed = 00:02:38 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 38706 ; free virtual = 39496

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38706 ; free virtual = 39496
Phase 4.4 Final Placement Cleanup | Checksum: 24ba8b61c

Time (s): cpu = 00:01:51 ; elapsed = 00:02:38 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 38706 ; free virtual = 39496
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24ba8b61c

Time (s): cpu = 00:01:51 ; elapsed = 00:02:38 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 38707 ; free virtual = 39497
Ending Placer Task | Checksum: 14bab3490

Time (s): cpu = 00:01:51 ; elapsed = 00:02:38 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 38959 ; free virtual = 39749
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:44 . Memory (MB): peak = 4460.711 ; gain = 80.039 ; free physical = 38959 ; free virtual = 39749
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38959 ; free virtual = 39749
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38939 ; free virtual = 39730
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38907 ; free virtual = 39707
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38743 ; free virtual = 39547
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38582 ; free virtual = 39386
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38618 ; free virtual = 39423
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38613 ; free virtual = 39419
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4460.711 ; gain = 0.000 ; free physical = 38461 ; free virtual = 39280
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8bdff242 ConstDB: 0 ShapeSum: bfcb424e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10754c6ba

Time (s): cpu = 00:04:06 ; elapsed = 00:03:00 . Memory (MB): peak = 5450.418 ; gain = 989.707 ; free physical = 37338 ; free virtual = 38319
Post Restoration Checksum: NetGraph: 777f3e1c NumContArr: 8fd5889e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10754c6ba

Time (s): cpu = 00:04:06 ; elapsed = 00:03:00 . Memory (MB): peak = 5450.418 ; gain = 989.707 ; free physical = 37326 ; free virtual = 38307

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10754c6ba

Time (s): cpu = 00:04:06 ; elapsed = 00:03:00 . Memory (MB): peak = 5450.418 ; gain = 989.707 ; free physical = 37176 ; free virtual = 38157

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10754c6ba

Time (s): cpu = 00:04:06 ; elapsed = 00:03:00 . Memory (MB): peak = 5450.418 ; gain = 989.707 ; free physical = 37176 ; free virtual = 38156

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 10754c6ba

Time (s): cpu = 00:04:13 ; elapsed = 00:03:07 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 37366 ; free virtual = 38346

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1621111dc

Time (s): cpu = 00:04:16 ; elapsed = 00:03:08 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 37361 ; free virtual = 38341
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.528  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 147f09090

Time (s): cpu = 00:04:18 ; elapsed = 00:03:09 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 37342 ; free virtual = 38322

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14778c41f

Time (s): cpu = 00:04:37 ; elapsed = 00:03:19 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 37240 ; free virtual = 38233

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 677
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.456  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 55f95142

Time (s): cpu = 00:04:53 ; elapsed = 00:03:29 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36761 ; free virtual = 37757

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: d6a5bc15

Time (s): cpu = 00:04:53 ; elapsed = 00:03:29 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36752 ; free virtual = 37754
Phase 4 Rip-up And Reroute | Checksum: d6a5bc15

Time (s): cpu = 00:04:53 ; elapsed = 00:03:29 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36749 ; free virtual = 37751

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d6a5bc15

Time (s): cpu = 00:04:53 ; elapsed = 00:03:29 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36737 ; free virtual = 37740

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d6a5bc15

Time (s): cpu = 00:04:53 ; elapsed = 00:03:30 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36730 ; free virtual = 37732
Phase 5 Delay and Skew Optimization | Checksum: d6a5bc15

Time (s): cpu = 00:04:53 ; elapsed = 00:03:30 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36725 ; free virtual = 37728

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1080ad995

Time (s): cpu = 00:04:55 ; elapsed = 00:03:30 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36717 ; free virtual = 37720
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.456  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1080ad995

Time (s): cpu = 00:04:55 ; elapsed = 00:03:30 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36717 ; free virtual = 37719
Phase 6 Post Hold Fix | Checksum: 1080ad995

Time (s): cpu = 00:04:55 ; elapsed = 00:03:30 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36716 ; free virtual = 37719

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0718093 %
  Global Horizontal Routing Utilization  = 0.0922459 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 971d650b

Time (s): cpu = 00:04:59 ; elapsed = 00:03:32 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36703 ; free virtual = 37706

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 971d650b

Time (s): cpu = 00:04:59 ; elapsed = 00:03:32 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36701 ; free virtual = 37704

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 971d650b

Time (s): cpu = 00:05:00 ; elapsed = 00:03:32 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36696 ; free virtual = 37699

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.456  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 971d650b

Time (s): cpu = 00:05:00 ; elapsed = 00:03:32 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36704 ; free virtual = 37706
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:00 ; elapsed = 00:03:32 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36895 ; free virtual = 37897

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:06 ; elapsed = 00:03:38 . Memory (MB): peak = 5566.461 ; gain = 1105.750 ; free physical = 36895 ; free virtual = 37897
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5566.461 ; gain = 0.000 ; free physical = 36895 ; free virtual = 37897
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5566.461 ; gain = 0.000 ; free physical = 36890 ; free virtual = 37894
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5566.461 ; gain = 0.000 ; free physical = 36804 ; free virtual = 37818
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 5654.504 ; gain = 88.043 ; free physical = 36715 ; free virtual = 37723
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5654.504 ; gain = 0.000 ; free physical = 36486 ; free virtual = 37491
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5654.504 ; gain = 0.000 ; free physical = 39180 ; free virtual = 40188
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:20:16 2020...
[Wed Feb  5 12:20:21 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:10:24 . Memory (MB): peak = 4165.316 ; gain = 0.000 ; free physical = 45135 ; free virtual = 46199
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4197.332 ; gain = 0.000 ; free physical = 44825 ; free virtual = 46005
Restored from archive | CPU: 0.390000 secs | Memory: 6.310135 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4197.332 ; gain = 0.000 ; free physical = 44825 ; free virtual = 46005
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4197.332 ; gain = 0.000 ; free physical = 44831 ; free virtual = 46023
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4197.332 ; gain = 32.016 ; free physical = 44831 ; free virtual = 46023
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        7983 :
       # of nets not needing routing.......... :        2090 :
           # of internally routed nets........ :        1925 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        5893 :
           # of fully routed nets............. :        5893 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 12:20:31 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.982ns (39.046%)  route 1.533ns (60.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[7])
                                                      0.779     0.779 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[7]
                         net (fo=5, routed)           0.632     1.411    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[7]
    SLICE_X30Y19         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.115     1.526 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_40/O
                         net (fo=1, routed)           0.149     1.675    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_40_n_3
    SLICE_X30Y25         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.763 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_5__10/O
                         net (fo=4, routed)           0.752     2.515    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[7]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.054ns (43.917%)  route 1.346ns (56.083%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[1])
                                                      0.805     0.805 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.525     1.330    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[1]
    SLICE_X31Y18         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.135     1.465 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_52/O
                         net (fo=1, routed)           0.144     1.609    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_52_n_3
    SLICE_X31Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.114     1.723 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_11__10/O
                         net (fo=4, routed)           0.677     2.400    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[1]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_printList_fu_199/p_dmemclass_Node_da_7_reg_184_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.798ns (29.231%)  route 1.932ns (70.769%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.798     0.798 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_2/DOUTADOUT[5]
                         net (fo=6, routed)           1.932     2.730    bd_0_i/hls_inst/inst/grp_printList_fu_199/q0[41]
    SLICE_X51Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_printList_fu_199/p_dmemclass_Node_da_7_reg_184_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_printList_fu_199/ap_clk
    SLICE_X51Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_printList_fu_199/p_dmemclass_Node_da_7_reg_184_reg[41]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X51Y16         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_printList_fu_199/p_dmemclass_Node_da_7_reg_184_reg[41]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.946ns (38.207%)  route 1.530ns (61.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.827     0.827 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=7, routed)           0.830     1.657    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0[1]
    SLICE_X43Y16         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.119     1.776 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0_i_15__0/O
                         net (fo=1, routed)           0.700     2.476    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/DINADIN[1]
    RAMB18_X1Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X1Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X1Y7          RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[1])
                                                     -0.223     3.042    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.899ns (36.844%)  route 1.541ns (63.156%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[8])
                                                      0.762     0.762 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[8]
                         net (fo=5, routed)           0.661     1.423    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[8]
    SLICE_X30Y18         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.511 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_38/O
                         net (fo=1, routed)           0.134     1.645    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_38_n_3
    SLICE_X30Y21         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.049     1.694 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_4__11/O
                         net (fo=4, routed)           0.746     2.440    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[8]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.913ns (37.311%)  route 1.534ns (62.689%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[3])
                                                      0.793     0.793 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[3]
                         net (fo=5, routed)           0.666     1.459    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[3]
    SLICE_X30Y18         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.089     1.548 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_48/O
                         net (fo=1, routed)           0.146     1.694    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_48_n_3
    SLICE_X30Y23         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.031     1.725 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_9__8/O
                         net (fo=4, routed)           0.722     2.447    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[3]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.966ns (39.819%)  route 1.460ns (60.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[5])
                                                      0.786     0.786 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[5]
                         net (fo=5, routed)           0.592     1.378    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[5]
    SLICE_X30Y19         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     1.511 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_44/O
                         net (fo=1, routed)           0.132     1.643    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_44_n_3
    SLICE_X30Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     1.690 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_7__9/O
                         net (fo=4, routed)           0.736     2.426    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[5]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.245     3.020    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.983ns (40.839%)  route 1.424ns (59.161%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[4])
                                                      0.788     0.788 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[4]
                         net (fo=5, routed)           0.668     1.456    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[4]
    SLICE_X31Y19         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     1.537 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_46/O
                         net (fo=1, routed)           0.089     1.626    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_46_n_3
    SLICE_X31Y20         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.114     1.740 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_8__9/O
                         net (fo=4, routed)           0.667     2.407    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[4]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.964ns (40.251%)  route 1.431ns (59.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[2])
                                                      0.799     0.799 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[2]
                         net (fo=5, routed)           0.590     1.389    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[2]
    SLICE_X30Y18         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.134     1.523 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_50/O
                         net (fo=1, routed)           0.150     1.673    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_50_n_3
    SLICE_X30Y24         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.031     1.704 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_10__10/O
                         net (fo=4, routed)           0.691     2.395    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[2]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.928ns (39.658%)  route 1.412ns (60.342%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=5, routed)           0.554     1.370    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[0]
    SLICE_X30Y20         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.081     1.451 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.089     1.540    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_54_n_3
    SLICE_X30Y22         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.031     1.571 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_12__8/O
                         net (fo=4, routed)           0.769     2.340    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[0]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.284     2.981    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -2.340    
  -------------------------------------------------------------------
                         slack                                  0.641    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 12:20:32 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2584 |     0 |   1182240 |  0.22 |
|   LUT as Logic             | 2511 |     0 |   1182240 |  0.21 |
|   LUT as Memory            |   73 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   18 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 2948 |     0 |   2364480 |  0.12 |
|   Register as Flip Flop    | 2948 |     0 |   2364480 |  0.12 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   84 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 10    |          Yes |         Set |            - |
| 2938  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  631 |     0 |    147780 |  0.43 |
|   CLBL                                     |  335 |     0 |           |       |
|   CLBM                                     |  296 |     0 |           |       |
| LUT as Logic                               | 2511 |     0 |   1182240 |  0.21 |
|   using O5 output only                     |   22 |       |           |       |
|   using O6 output only                     | 1921 |       |           |       |
|   using O5 and O6                          |  568 |       |           |       |
| LUT as Memory                              |   73 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   18 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    1 |       |           |       |
|     using O5 and O6                        |   17 |       |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 2948 |     0 |   2364480 |  0.12 |
|   Register driven from within the CLB      | 1540 |       |           |       |
|   Register driven from outside the CLB     | 1408 |       |           |       |
|     LUT in front of the register is unused | 1054 |       |           |       |
|     LUT in front of the register is used   |  354 |       |           |       |
| Unique Control Sets                        |   93 |       |    295560 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   31 |     0 |      2160 |  1.44 |
|   RAMB36/FIFO*    |   22 |     0 |      2160 |  1.02 |
|     RAMB36E2 only |   22 |       |           |       |
|   RAMB18          |   18 |     0 |      4320 |  0.42 |
|     RAMB18E2 only |   18 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2938 |            Register |
| LUT3     |  841 |                 CLB |
| LUT4     |  732 |                 CLB |
| LUT6     |  587 |                 CLB |
| LUT5     |  538 |                 CLB |
| LUT2     |  266 |                 CLB |
| LUT1     |  115 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   84 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB36E2 |   22 |           Block Ram |
| RAMB18E2 |   18 |           Block Ram |
| FDSE     |   10 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |  631 |    0 |    0 |   1.28 |   0.00 |   0.00 |
|   CLBL                     |  335 |    0 |    0 |   1.36 |   0.00 |   0.00 |
|   CLBM                     |  296 |    0 |    0 |   1.20 |   0.00 |   0.00 |
| CLB LUTs                   | 2584 |    0 |    0 |   0.66 |   0.00 |   0.00 |
|   LUT as Logic             | 2511 |    0 |    0 |   0.64 |   0.00 |   0.00 |
|   LUT as Memory            |   73 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |   18 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
|     LUT as Shift Register  |   55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              | 2948 |    0 |    0 |   0.37 |   0.00 |   0.00 |
| CARRY8                     |   84 |    0 |    0 |   0.17 |   0.00 |   0.00 |
| F7 Muxes                   |    2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   31 |    0 |    0 |   4.31 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   22 |    0 |    0 |   3.06 |   0.00 |   0.00 |
|   RAMB18                   |   18 |    0 |    0 |   1.25 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   93 |    0 |    0 |   0.09 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 12:20:32 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.491        0.000                      0                 7862        0.039        0.000                      0                 7862        1.155        0.000                       0                  3140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.491        0.000                      0                 7862        0.039        0.000                      0                 7862        1.155        0.000                       0                  3140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.982ns (39.046%)  route 1.533ns (60.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[7])
                                                      0.779     0.779 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[7]
                         net (fo=5, routed)           0.632     1.411    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/q0[7]
    SLICE_X30Y19         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.115     1.526 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_40/O
                         net (fo=1, routed)           0.149     1.675    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_40_n_3
    SLICE_X30Y25         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.763 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_5__10/O
                         net (fo=4, routed)           0.752     2.515    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[7]
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_237_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_return_preg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_clk
    SLICE_X34Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_237_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_237_reg[24]/Q
                         net (fo=3, routed)           0.046     0.085    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_0_reg_237[24]
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_return_preg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3139, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_clk
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_return_preg_reg[24]/C
                         clock pessimism              0.000     0.000    
    SLICE_X34Y38         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.046    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_return_preg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB18_X3Y24  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB18_X3Y24  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB18_X3Y24  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=0.490645, worst hold slack (WHS)=0.039000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (18 bram18) + 2 * (22 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 2584 2948 0 62 0 55 631 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 12:20:32 PST 2020

#=== Post-Implementation Resource usage ===
CLB:            631
LUT:           2584
FF:            2948
DSP:              0
BRAM:            62
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.345
CP achieved post-implementation:    2.809
Timing met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:20:33 2020...
INFO: [HLS 200-112] Total elapsed time: 1238.88 seconds; peak allocated memory: 129.970 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 12:20:34 2020...
