# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do my_cpu_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/rom_128x8_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rom_128x8_sync
# -- Compiling architecture Behavioral of rom_128x8_sync
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/rw_96x8_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rw_96x8_sync
# -- Compiling architecture Behavioral of rw_96x8_sync
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/Output_Ports.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Output_Ports
# -- Compiling architecture Behavioral of Output_Ports
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity data_path
# -- Compiling architecture Behavioral of data_path
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/control_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/cpu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu
# -- Compiling architecture Behavioral of cpu
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_cpu
# -- Compiling architecture Behavioral of my_cpu
# 
# vcom -93 -work work {C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/test_bench_02.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_bench_02
# -- Compiling architecture test_bench_02_arch of test_bench_02
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  test_bench_02
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test_bench_02 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_bench_02(test_bench_02_arch)
# Loading work.my_cpu(behavioral)
# Loading work.cpu(behavioral)
# Loading work.control_unit(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.data_path(behavioral)
# Loading work.alu(behavioral)
# Loading work.memory(behavioral)
# Loading work.rom_128x8_sync(behavioral)
# Loading work.rw_96x8_sync(behavioral)
# Loading work.output_ports(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/memory_unit/rw_96x8_sync_u
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/memory_unit/rw_96x8_sync_u
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u/ALU_unit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u/ALU_unit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u/ALU_unit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u/ALU_unit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u/ALU_unit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u/ALU_unit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u/ALU_unit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /test_bench_02/micrococontroller_unit/cpu_u/data_path_u/ALU_unit
# Break key hit 
# Break in Process line__43 at C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/Output_Ports.vhd line 43
