###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx06.ecn.purdue.edu)
#  Generated on:      Tue Dec 15 23:35:44 2015
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Recovery                      0.029
+ Phase Shift                   6.000
= Required Time                 6.868
- Arrival Time                  4.332
= Slack Time                    2.536
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    3.636 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    3.799 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.708 | 
     | I0/FE_OFC4_nn_rst                          | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.587 | 
     | I0/FE_OFC8_nn_rst                          | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    6.845 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | S ^            | DFFSR  | 0.777 | 0.024 |   4.332 |    6.868 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -2.436 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.291 | 
     | nclk__L1_I1                                | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -1.974 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.276 | 0.312 |   0.874 |   -1.662 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | CLK ^          | DFFSR  | 0.283 | 0.023 |   0.897 |   -1.639 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Recovery                      0.029
+ Phase Shift                   6.000
= Required Time                 6.870
- Arrival Time                  4.333
= Slack Time                    2.537
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.637 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    3.800 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.709 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.588 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    6.846 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] | S ^            | DFFSR  | 0.777 | 0.025 |   4.333 |    6.870 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.437 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.292 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -1.975 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.276 | 0.312 |   0.874 |   -1.663 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] | CLK ^          | DFFSR  | 0.283 | 0.025 |   0.899 |   -1.638 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.952
- Recovery                      0.028
+ Phase Shift                   6.000
= Required Time                 6.924
- Arrival Time                  4.336
= Slack Time                    2.588
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.688 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    3.851 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.760 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.639 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    6.897 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] | S ^            | DFFSR  | 0.777 | 0.028 |   4.336 |    6.924 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.488 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.343 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -1.979 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -1.658 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] | CLK ^          | DFFSR  | 0.301 | 0.022 |   0.952 |   -1.636 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.953
- Recovery                      0.028
+ Phase Shift                   6.000
= Required Time                 6.925
- Arrival Time                  4.335
= Slack Time                    2.590
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.690 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    3.853 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.762 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.641 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    6.899 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] | S ^            | DFFSR  | 0.777 | 0.027 |   4.335 |    6.925 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.490 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.345 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -1.981 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -1.660 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] | CLK ^          | DFFSR  | 0.301 | 0.023 |   0.953 |   -1.637 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.950
- Recovery                      0.028
+ Phase Shift                   6.000
= Required Time                 6.922
- Arrival Time                  4.325
= Slack Time                    2.597
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.697 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    3.860 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.769 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.648 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    6.905 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] | S ^            | DFFSR  | 0.777 | 0.016 |   4.325 |    6.922 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.497 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.352 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -1.987 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -1.667 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] | CLK ^          | DFFSR  | 0.301 | 0.020 |   0.950 |   -1.648 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.953
- Recovery                      0.028
+ Phase Shift                   6.000
= Required Time                 6.926
- Arrival Time                  4.328
= Slack Time                    2.598
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.698 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    3.861 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.770 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.649 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    6.907 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] | S ^            | DFFSR  | 0.777 | 0.019 |   4.328 |    6.926 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.498 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.353 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -1.988 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -1.668 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] | CLK ^          | DFFSR  | 0.301 | 0.023 |   0.953 |   -1.645 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.954
- Recovery                      0.028
+ Phase Shift                   6.000
= Required Time                 6.926
- Arrival Time                  4.325
= Slack Time                    2.601
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    3.701 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    3.864 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.773 | 
     | I0/FE_OFC4_nn_rst                          | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.652 | 
     | I0/FE_OFC8_nn_rst                          | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    6.910 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] | S ^            | DFFSR  | 0.777 | 0.016 |   4.325 |    6.926 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -2.501 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.356 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -1.991 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -1.671 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] | CLK ^          | DFFSR  | 0.301 | 0.023 |   0.954 |   -1.648 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.948
- Recovery                     -0.132
+ Phase Shift                   6.000
= Required Time                 7.080
- Arrival Time                  4.338
= Slack Time                    2.742
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    3.842 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.005 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.915 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.793 | 
     | I0/FE_OFC8_nn_rst                       | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    7.051 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] | R ^            | DFFSR  | 0.776 | 0.030 |   4.338 |    7.080 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -2.642 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.497 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.132 | 
     | nclk__L2_I3                             | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -1.812 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.301 | 0.018 |   0.948 |   -1.794 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] /CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.953
- Recovery                     -0.132
+ Phase Shift                   6.000
= Required Time                 7.085
- Arrival Time                  4.337
= Slack Time                    2.747
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    3.847 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.010 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.920 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.799 | 
     | I0/FE_OFC8_nn_rst                      | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    7.056 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] | R ^            | DFFSR  | 0.776 | 0.029 |   4.337 |    7.085 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -2.647 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.502 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.138 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -1.817 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.301 | 0.023 |   0.953 |   -1.795 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.953
- Recovery                     -0.132
+ Phase Shift                   6.000
= Required Time                 7.085
- Arrival Time                  4.337
= Slack Time                    2.748
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    3.848 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.011 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    4.920 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    5.799 | 
     | I0/FE_OFC8_nn_rst                      | A ^ -> Y ^     | BUFX2  | 0.774 | 1.257 |   4.308 |    7.057 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] | R ^            | DFFSR  | 0.776 | 0.028 |   4.337 |    7.085 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -2.648 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -2.503 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.138 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -1.818 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.301 | 0.023 |   0.953 |   -1.795 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_
reg[1] /CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
- Recovery                      0.155
+ Phase Shift                   6.000
= Required Time                 6.694
- Arrival Time                  3.393
= Slack Time                    3.301
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | n_rst ^        |        | 0.161 |       |   1.100 |    4.401 | 
     | U10                                          | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.564 | 
     | I0/FE_OFC0_nn_rst                            | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.473 | 
     | I0/FE_OFC3_nn_rst                            | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.161 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[1] | R ^            | DFFSR  | 1.568 | 0.533 |   3.393 |    6.694 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -3.201 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.056 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.738 | 
     | nclk__L2_I7                                  | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.458 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.007 |   0.849 |   -2.451 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin I0/receiveTOP/RCU/\cur_state_reg[5] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
- Recovery                      0.155
+ Phase Shift                   6.000
= Required Time                 6.694
- Arrival Time                  3.391
= Slack Time                    3.303
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |    4.403 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.566 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.476 | 
     | I0/FE_OFC3_nn_rst                   | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.164 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | R ^            | DFFSR  | 1.568 | 0.530 |   3.391 |    6.694 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -3.203 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.058 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.741 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.461 | 
     | I0/receiveTOP/RCU/\cur_state_reg[5] | CLK ^          | DFFSR  | 0.280 | 0.007 |   0.849 |   -2.454 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_
reg[5] /CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
- Recovery                      0.155
+ Phase Shift                   6.000
= Required Time                 6.698
- Arrival Time                  3.395
= Slack Time                    3.303
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | n_rst ^        |        | 0.161 |       |   1.100 |    4.403 | 
     | U10                                          | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.566 | 
     | I0/FE_OFC0_nn_rst                            | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.476 | 
     | I0/FE_OFC3_nn_rst                            | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.164 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[5] | R ^            | DFFSR  | 1.567 | 0.534 |   3.395 |    6.698 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -3.203 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.058 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.741 | 
     | nclk__L2_I7                                  | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.461 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.280 | 0.011 |   0.853 |   -2.450 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[1] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
- Recovery                      0.156
+ Phase Shift                   6.000
= Required Time                 6.693
- Arrival Time                  3.374
= Slack Time                    3.319
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.419 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.582 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.491 | 
     | I0/FE_OFC3_nn_rst                             | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.180 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[1] | R ^            | DFFSR  | 1.570 | 0.513 |   3.374 |    6.693 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.219 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.074 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.757 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.477 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.006 |   0.849 |   -2.470 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[0] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.850
- Recovery                      0.156
+ Phase Shift                   6.000
= Required Time                 6.694
- Arrival Time                  3.373
= Slack Time                    3.320
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.420 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.583 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.492 | 
     | I0/FE_OFC3_nn_rst                             | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.181 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[0] | R ^            | DFFSR  | 1.570 | 0.513 |   3.373 |    6.694 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.220 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.075 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.758 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.478 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.280 | 0.007 |   0.850 |   -2.471 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[2] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
- Recovery                      0.156
+ Phase Shift                   6.000
= Required Time                 6.696
- Arrival Time                  3.372
= Slack Time                    3.325
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.425 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.588 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.497 | 
     | I0/FE_OFC3_nn_rst                             | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.186 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[2] | R ^            | DFFSR  | 1.570 | 0.511 |   3.372 |    6.696 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.225 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.080 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.763 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.482 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.280 | 0.010 |   0.853 |   -2.472 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[3] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.855
- Recovery                      0.156
+ Phase Shift                   6.000
= Required Time                 6.699
- Arrival Time                  3.369
= Slack Time                    3.329
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.429 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.592 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.501 | 
     | I0/FE_OFC3_nn_rst                             | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.190 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[3] | R ^            | DFFSR  | 1.571 | 0.509 |   3.369 |    6.699 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.229 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.084 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.767 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.487 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.281 | 0.012 |   0.855 |   -2.474 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[9] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[9] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.856
- Recovery                      0.156
+ Phase Shift                   6.000
= Required Time                 6.700
- Arrival Time                  3.370
= Slack Time                    3.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.430 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.593 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.502 | 
     | I0/FE_OFC3_nn_rst                             | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.191 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[9] | R ^            | DFFSR  | 1.571 | 0.509 |   3.370 |    6.700 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.230 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.085 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.768 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.488 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.281 | 0.014 |   0.856 |   -2.474 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin I0/SD/SDController/\state_reg[2] /CLK 
Endpoint:   I0/SD/SDController/\state_reg[2] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Recovery                      0.152
+ Phase Shift                   6.000
= Required Time                 6.752
- Arrival Time                  3.421
= Slack Time                    3.331
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |    4.431 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.594 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.503 | 
     | I0/FE_OFC3_nn_rst                | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.191 | 
     | I0/SD/SDController/\state_reg[2] | R ^            | DFFSR  | 1.561 | 0.561 |   3.421 |    6.752 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |   -3.231 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.086 | 
     | nclk__L1_I0                      | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.721 | 
     | nclk__L2_I4                      | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |   -2.437 | 
     | I0/SD/SDController/\state_reg[2] | CLK ^          | DFFSR  | 0.285 | 0.010 |   0.904 |   -2.427 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[3] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.938
- Recovery                      0.088
+ Phase Shift                   6.000
= Required Time                 6.851
- Arrival Time                  3.520
= Slack Time                    3.331
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.431 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.594 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.503 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.382 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[3] | R ^            | DFFSR  | 1.409 | 0.469 |   3.520 |    6.851 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -3.231 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.086 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.721 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -2.401 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.297 | 0.009 |   0.938 |   -2.392 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[4] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[4] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.940
- Recovery                      0.088
+ Phase Shift                   6.000
= Required Time                 6.852
- Arrival Time                  3.518
= Slack Time                    3.334
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.434 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.597 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.507 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.385 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[4] | R ^            | DFFSR  | 1.410 | 0.467 |   3.518 |    6.852 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -3.234 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.089 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.724 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -2.404 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.298 | 0.010 |   0.940 |   -2.394 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin I0/SD/SDController/\state_reg[1] /CLK 
Endpoint:   I0/SD/SDController/\state_reg[1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Recovery                      0.152
+ Phase Shift                   6.000
= Required Time                 6.751
- Arrival Time                  3.416
= Slack Time                    3.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |    4.435 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.598 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.507 | 
     | I0/FE_OFC3_nn_rst                | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.196 | 
     | I0/SD/SDController/\state_reg[1] | R ^            | DFFSR  | 1.562 | 0.556 |   3.416 |    6.751 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |   -3.235 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.090 | 
     | nclk__L1_I0                      | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.725 | 
     | nclk__L2_I4                      | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |   -2.442 | 
     | I0/SD/SDController/\state_reg[1] | CLK ^          | DFFSR  | 0.284 | 0.010 |   0.904 |   -2.431 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin I0/MCU/\state_reg[3] /CLK 
Endpoint:   I0/MCU/\state_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Recovery                      0.153
+ Phase Shift                   6.000
= Required Time                 6.748
- Arrival Time                  3.411
= Slack Time                    3.338
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | n_rst ^        |        | 0.161 |       |   1.100 |    4.438 | 
     | U10                  | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.601 | 
     | I0/FE_OFC0_nn_rst    | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.510 | 
     | I0/FE_OFC3_nn_rst    | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.198 | 
     | I0/MCU/\state_reg[3] | R ^            | DFFSR  | 1.564 | 0.550 |   3.411 |    6.748 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -3.238 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.092 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.728 | 
     | nclk__L2_I4          | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |   -2.444 | 
     | I0/MCU/\state_reg[3] | CLK ^          | DFFSR  | 0.284 | 0.008 |   0.902 |   -2.436 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[6] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[6] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.945
- Recovery                      0.087
+ Phase Shift                   6.000
= Required Time                 6.857
- Arrival Time                  3.520
= Slack Time                    3.338
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.438 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.601 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.510 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.389 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[6] | R ^            | DFFSR  | 1.409 | 0.468 |   3.520 |    6.857 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -3.238 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.093 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.728 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.292 | 0.320 |   0.930 |   -2.408 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.300 | 0.014 |   0.944 |   -2.393 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_
reg[11] /CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Recovery                      0.156
+ Phase Shift                   6.000
= Required Time                 6.701
- Arrival Time                  3.360
= Slack Time                    3.340
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.440 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.603 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.513 | 
     | I0/FE_OFC3_nn_rst                             | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.201 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[11] | R ^            | DFFSR  | 1.571 | 0.500 |   3.360 |    6.701 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.240 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.095 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.778 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.498 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.281 | 0.015 |   0.857 |   -2.483 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin I0/receiveTOP/RCU/\cur_state_reg[4] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[4] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Recovery                      0.154
+ Phase Shift                   6.000
= Required Time                 6.748
- Arrival Time                  3.408
= Slack Time                    3.341
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |    4.441 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.604 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.513 | 
     | I0/FE_OFC3_nn_rst                   | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.201 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | R ^            | DFFSR  | 1.564 | 0.547 |   3.408 |    6.748 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -3.241 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.095 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.731 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |   -2.447 | 
     | I0/receiveTOP/RCU/\cur_state_reg[4] | CLK ^          | DFFSR  | 0.284 | 0.008 |   0.902 |   -2.439 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[5] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.945
- Recovery                      0.089
+ Phase Shift                   6.000
= Required Time                 6.856
- Arrival Time                  3.514
= Slack Time                    3.342
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.442 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.605 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.514 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.393 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[5] | R ^            | DFFSR  | 1.412 | 0.463 |   3.514 |    6.856 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -3.242 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.097 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.732 | 
     | nclk__L2_I1                            | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.403 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.299 | 0.006 |   0.945 |   -2.397 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[5] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.945
- Recovery                      0.089
+ Phase Shift                   6.000
= Required Time                 6.856
- Arrival Time                  3.512
= Slack Time                    3.343
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.443 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.606 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.516 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.394 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[5] | R ^            | DFFSR  | 1.413 | 0.461 |   3.512 |    6.856 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.243 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.098 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.734 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.404 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.299 | 0.005 |   0.945 |   -2.398 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_
reg[4] /CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Recovery                      0.157
+ Phase Shift                   6.000
= Required Time                 6.701
- Arrival Time                  3.357
= Slack Time                    3.344
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | n_rst ^        |        | 0.161 |       |   1.100 |    4.443 | 
     | U10                                          | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.606 | 
     | I0/FE_OFC0_nn_rst                            | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.516 | 
     | I0/FE_OFC3_nn_rst                            | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.204 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[4] | R ^            | DFFSR  | 1.571 | 0.497 |   3.357 |    6.701 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -3.244 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.098 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.781 | 
     | nclk__L2_I7                                  | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.501 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.281 | 0.015 |   0.857 |   -2.486 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[3] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.945
- Recovery                      0.089
+ Phase Shift                   6.000
= Required Time                 6.856
- Arrival Time                  3.511
= Slack Time                    3.345
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.445 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.608 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.517 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.396 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[3] | R ^            | DFFSR  | 1.414 | 0.460 |   3.511 |    6.856 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.245 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.100 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.735 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.406 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.299 | 0.006 |   0.945 |   -2.400 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[6] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.947
- Recovery                      0.089
+ Phase Shift                   6.000
= Required Time                 6.857
- Arrival Time                  3.510
= Slack Time                    3.348
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.448 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.611 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.520 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.399 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[6] | R ^            | DFFSR  | 1.414 | 0.458 |   3.510 |    6.857 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.248 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.103 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.738 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.408 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.300 | 0.007 |   0.947 |   -2.401 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin I0/receiveTOP/RCU/\cur_state_reg[2] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[2] /S (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.850
- Recovery                      0.102
+ Phase Shift                   6.000
= Required Time                 6.748
- Arrival Time                  3.399
= Slack Time                    3.348
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |    4.448 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.611 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.520 | 
     | I0/FE_OFC3_nn_rst                   | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.209 | 
     | I0/receiveTOP/RCU/\cur_state_reg[2] | S ^            | DFFSR  | 1.566 | 0.539 |   3.399 |    6.748 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -3.248 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.103 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.786 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.506 | 
     | I0/receiveTOP/RCU/\cur_state_reg[2] | CLK ^          | DFFSR  | 0.280 | 0.007 |   0.850 |   -2.498 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[11] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.950
- Recovery                      0.090
+ Phase Shift                   6.000
= Required Time                 6.860
- Arrival Time                  3.507
= Slack Time                    3.353
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    4.453 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.616 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.526 | 
     | I0/FE_OFC4_nn_rst                        | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.405 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[11] | R ^            | DFFSR  | 1.416 | 0.456 |   3.507 |    6.860 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -3.253 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.108 | 
     | nclk__L1_I0                              | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.744 | 
     | nclk__L2_I1                              | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.414 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.301 | 0.010 |   0.950 |   -2.404 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin I0/receiveTOP/RCU/\cur_state_reg[0] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[0] /S (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
- Recovery                      0.103
+ Phase Shift                   6.000
= Required Time                 6.746
- Arrival Time                  3.390
= Slack Time                    3.356
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |    4.456 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.619 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.528 | 
     | I0/FE_OFC3_nn_rst                   | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.217 | 
     | I0/receiveTOP/RCU/\cur_state_reg[0] | S ^            | DFFSR  | 1.568 | 0.529 |   3.390 |    6.746 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -3.256 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.111 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.794 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.513 | 
     | I0/receiveTOP/RCU/\cur_state_reg[0] | CLK ^          | DFFSR  | 0.280 | 0.006 |   0.849 |   -2.507 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[14] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Recovery                      0.073
+ Phase Shift                   6.000
= Required Time                 6.837
- Arrival Time                  3.478
= Slack Time                    3.359
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.459 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.622 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.531 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.091 | 0.864 |   3.036 |    6.395 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | R ^            | DFFSR  | 1.373 | 0.441 |   3.478 |    6.837 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.259 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.114 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.749 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |   -2.462 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.295 | 0.013 |   0.909 |   -2.449 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[12] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Recovery                      0.073
+ Phase Shift                   6.000
= Required Time                 6.837
- Arrival Time                  3.478
= Slack Time                    3.359
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.459 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.622 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.531 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.091 | 0.864 |   3.036 |    6.396 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | R ^            | DFFSR  | 1.373 | 0.441 |   3.478 |    6.837 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.259 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.114 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.749 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |   -2.463 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.295 | 0.013 |   0.910 |   -2.449 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin I0/receiveTOP/RCU/\cur_state_reg[1] /CLK 
Endpoint:   I0/receiveTOP/RCU/\cur_state_reg[1] /S (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
- Recovery                      0.103
+ Phase Shift                   6.000
= Required Time                 6.746
- Arrival Time                  3.384
= Slack Time                    3.362
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | n_rst ^        |        | 0.161 |       |   1.100 |    4.462 | 
     | U10                                 | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.625 | 
     | I0/FE_OFC0_nn_rst                   | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.534 | 
     | I0/FE_OFC3_nn_rst                   | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.222 | 
     | I0/receiveTOP/RCU/\cur_state_reg[1] | S ^            | DFFSR  | 1.569 | 0.523 |   3.384 |    6.746 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -3.262 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.117 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.799 | 
     | nclk__L2_I7                         | A v -> Y ^     | INVX8  | 0.277 | 0.280 |   0.842 |   -2.519 | 
     | I0/receiveTOP/RCU/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.006 |   0.849 |   -2.513 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin I0/receiveTOP/OFIF/ReadCnt/\cur_count_
reg[2] /CLK 
Endpoint:   I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
- Recovery                      0.155
+ Phase Shift                   6.000
= Required Time                 6.758
- Arrival Time                  3.394
= Slack Time                    3.364
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | n_rst ^        |        | 0.161 |       |   1.100 |    4.464 | 
     | U10                                          | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.627 | 
     | I0/FE_OFC0_nn_rst                            | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.536 | 
     | I0/FE_OFC3_nn_rst                            | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.225 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[2] | R ^            | DFFSR  | 1.567 | 0.533 |   3.394 |    6.758 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -3.264 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.119 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.754 | 
     | nclk__L2_I4                                  | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |   -2.471 | 
     | I0/receiveTOP/OFIF/ReadCnt/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.286 | 0.019 |   0.912 |   -2.452 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin I0/MCU/\state_reg[4] /CLK 
Endpoint:   I0/MCU/\state_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
- Recovery                      0.155
+ Phase Shift                   6.000
= Required Time                 6.758
- Arrival Time                  3.392
= Slack Time                    3.366
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | n_rst ^        |        | 0.161 |       |   1.100 |    4.466 | 
     | U10                  | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.629 | 
     | I0/FE_OFC0_nn_rst    | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.538 | 
     | I0/FE_OFC3_nn_rst    | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.227 | 
     | I0/MCU/\state_reg[4] | R ^            | DFFSR  | 1.568 | 0.531 |   3.392 |    6.758 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -3.266 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.121 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.756 | 
     | nclk__L2_I4          | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |   -2.473 | 
     | I0/MCU/\state_reg[4] | CLK ^          | DFFSR  | 0.286 | 0.019 |   0.913 |   -2.453 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[7] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[7] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.953
- Recovery                      0.091
+ Phase Shift                   6.000
= Required Time                 6.862
- Arrival Time                  3.494
= Slack Time                    3.368
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.468 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.631 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.540 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.419 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[7] | R ^            | DFFSR  | 1.421 | 0.443 |   3.494 |    6.862 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.268 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.123 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.758 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.429 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.302 | 0.014 |   0.954 |   -2.414 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[4] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.955
- Recovery                      0.091
+ Phase Shift                   6.000
= Required Time                 6.864
- Arrival Time                  3.495
= Slack Time                    3.370
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.470 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.633 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.542 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.421 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[4] | R ^            | DFFSR  | 1.421 | 0.444 |   3.495 |    6.864 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.270 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.124 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.760 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.430 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.303 | 0.016 |   0.955 |   -2.414 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Recovery                      0.076
+ Phase Shift                   6.000
= Required Time                 6.835
- Arrival Time                  3.464
= Slack Time                    3.371
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.471 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.634 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.543 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.091 | 0.864 |   3.036 |    6.407 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | R ^            | DFFSR  | 1.379 | 0.428 |   3.464 |    6.835 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.271 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.126 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.761 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |   -2.474 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.911 |   -2.460 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[8] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.956
- Recovery                      0.092
+ Phase Shift                   6.000
= Required Time                 6.864
- Arrival Time                  3.493
= Slack Time                    3.371
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.471 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.634 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.544 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.423 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[8] | R ^            | DFFSR  | 1.422 | 0.442 |   3.493 |    6.864 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.271 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.126 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.762 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.432 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.303 | 0.017 |   0.956 |   -2.415 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[8] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Recovery                      0.076
+ Phase Shift                   6.000
= Required Time                 6.835
- Arrival Time                  3.464
= Slack Time                    3.371
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.471 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.634 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.544 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.091 | 0.864 |   3.036 |    6.408 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[8] | R ^            | DFFSR  | 1.379 | 0.427 |   3.464 |    6.835 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.271 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.126 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.762 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.289 | 0.287 |   0.897 |   -2.475 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.911 |   -2.461 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[9] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[9] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.956
- Recovery                      0.092
+ Phase Shift                   6.000
= Required Time                 6.865
- Arrival Time                  3.492
= Slack Time                    3.372
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.472 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.635 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.544 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.423 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[9] | R ^            | DFFSR  | 1.422 | 0.441 |   3.492 |    6.865 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.272 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.127 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.762 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.433 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.303 | 0.017 |   0.956 |   -2.416 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[10] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.957
- Recovery                      0.092
+ Phase Shift                   6.000
= Required Time                 6.865
- Arrival Time                  3.491
= Slack Time                    3.374
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    4.474 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.637 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.546 | 
     | I0/FE_OFC4_nn_rst                        | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.425 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[10] | R ^            | DFFSR  | 1.422 | 0.440 |   3.491 |    6.865 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -3.274 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.129 | 
     | nclk__L1_I0                              | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.764 | 
     | nclk__L2_I1                              | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.434 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.303 | 0.018 |   0.957 |   -2.417 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin I0/transmit/TCU/\reg_data_reg[6] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[6] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Recovery                      0.100
+ Phase Shift                   6.000
= Required Time                 6.800
- Arrival Time                  3.425
= Slack Time                    3.375
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |    4.475 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.638 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.547 | 
     | I0/FE_OFC4_nn_rst                | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.426 | 
     | I0/transmit/TCU/\reg_data_reg[6] | R ^            | DFFSR  | 1.433 | 0.374 |   3.425 |    6.800 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |   -3.275 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.130 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.813 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8  | 0.276 | 0.312 |   0.874 |   -2.500 | 
     | I0/transmit/TCU/\reg_data_reg[6] | CLK ^          | DFFSR  | 0.283 | 0.026 |   0.901 |   -2.474 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[10] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.957
- Recovery                      0.093
+ Phase Shift                   6.000
= Required Time                 6.865
- Arrival Time                  3.487
= Slack Time                    3.377
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.477 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.640 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.550 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.429 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[10] | R ^            | DFFSR  | 1.424 | 0.436 |   3.487 |    6.865 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.277 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.132 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.768 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.294 | 0.330 |   0.939 |   -2.438 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.303 | 0.018 |   0.957 |   -2.420 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin I0/transmit/TCU/\reg_data_reg[1] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Recovery                      0.100
+ Phase Shift                   6.000
= Required Time                 6.800
- Arrival Time                  3.421
= Slack Time                    3.379
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |    4.479 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.642 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.552 | 
     | I0/FE_OFC4_nn_rst                | A v -> Y ^     | INVX8  | 1.101 | 0.879 |   3.051 |    6.431 | 
     | I0/transmit/TCU/\reg_data_reg[1] | R ^            | DFFSR  | 1.433 | 0.370 |   3.421 |    6.800 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |   -3.279 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.134 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.348 | 0.317 |   0.562 |   -2.817 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8  | 0.276 | 0.312 |   0.874 |   -2.505 | 
     | I0/transmit/TCU/\reg_data_reg[1] | CLK ^          | DFFSR  | 0.283 | 0.026 |   0.901 |   -2.478 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin I0/MCU/\state_reg[2] /CLK 
Endpoint:   I0/MCU/\state_reg[2] /S (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Recovery                      0.099
+ Phase Shift                   6.000
= Required Time                 6.801
- Arrival Time                  3.421
= Slack Time                    3.380
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | n_rst ^        |        | 0.161 |       |   1.100 |    4.480 | 
     | U10                  | YPAD ^ -> DI ^ | PADINC | 0.111 | 0.163 |   1.263 |    4.643 | 
     | I0/FE_OFC0_nn_rst    | A ^ -> Y v     | INVX2  | 1.221 | 0.909 |   2.172 |    5.553 | 
     | I0/FE_OFC3_nn_rst    | A v -> Y ^     | INVX8  | 0.952 | 0.689 |   2.861 |    6.241 | 
     | I0/MCU/\state_reg[2] | S ^            | DFFSR  | 1.561 | 0.560 |   3.421 |    6.801 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -3.280 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.104 | 0.145 |   0.245 |   -3.135 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.384 | 0.365 |   0.610 |   -2.770 | 
     | nclk__L2_I4          | A v -> Y ^     | INVX8  | 0.279 | 0.284 |   0.893 |   -2.487 | 
     | I0/MCU/\state_reg[2] | CLK ^          | DFFSR  | 0.284 | 0.007 |   0.901 |   -2.480 | 
     +-------------------------------------------------------------------------------------+ 

