{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.95525",
   "Default View_TopLeft":"-126,-242",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXI_B -pg 1 -lvl 3 -x 770 -y 280 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 3 -x 770 -y 300 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port S01_AXI -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_led_pcie_link_up -pg 1 -lvl 3 -x 770 -y 340 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 3 -x 770 -y 440 -defaultsOSRD
preplace portBus axi_aresetn -pg 1 -lvl 3 -x 770 -y 60 -defaultsOSRD
preplace inst reset_extender -pg 1 -lvl 2 -x 550 -y 60 -swap {4 9 0 2 3 5 6 7 8 1} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 100L -pinDir ext_reset_in right -pinY ext_reset_in 100R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst bridge_input_clock -pg 1 -lvl 1 -x 170 -y 540 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst pcie_bridge -pg 1 -lvl 2 -x 550 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 95 101 93 99 97 98 96 100 94 102 103 104 105} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 0L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 260L -pinDir sys_clk_gt left -pinY sys_clk_gt 280L -pinDir sys_rst_n left -pinY sys_rst_n 40L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 180R -pinDir user_lnk_up right -pinY user_lnk_up 60R -pinDir axi_aclk right -pinY axi_aclk 160R -pinDir axi_aresetn right -pinY axi_aresetn 40R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 200R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 60L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 220R -pinDir msi_enable right -pinY msi_enable 240R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 260R -pinDir interrupt_out right -pinY interrupt_out 280R
preplace inst one -pg 1 -lvl 1 -x 170 -y 180 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst axi_crossbar -pg 1 -lvl 1 -x 170 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 117 116} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir aclk right -pinY aclk 40R -pinDir aresetn right -pinY aresetn 20R
preplace inst pcie_abm_ila -pg 1 -lvl 1 -x 170 -y 420 -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk right -pinY clk 0R -pinDir resetn left -pinY resetn 20L
preplace netloc bridge_input_clock_IBUF_DS_ODIV2 1 1 1 N 540
preplace netloc bridge_input_clock_IBUF_OUT 1 1 1 N 560
preplace netloc one_dout 1 1 1 340 180n
preplace netloc pcie_bridge_axi_aresetn 1 2 1 730 160n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 360J 220 750
preplace netloc xdma_0_axi_aclk 1 1 2 320 620 750
preplace netloc xdma_0_user_lnk_up 1 2 1 NJ 340
preplace netloc ABM_AXI 1 0 1 20 320n
preplace netloc Conn1 1 0 1 NJ 540
preplace netloc Conn2 1 0 1 NJ 300
preplace netloc axi_crossbar_M00_AXI 1 1 1 N 280
preplace netloc xdma_0_M_AXI_B 1 2 1 NJ 280
preplace netloc xdma_0_pcie_mgt 1 2 1 NJ 300
levelinfo -pg 1 0 170 550 770
pagesize -pg 1 -db -bbox -sgen -130 0 940 630
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-246,-35",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXI_B -pg 1 -lvl 4 -x 900 -y 80 -defaultsOSRD
preplace port S_AXI_LITE -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 900 -y 100 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_led_pcie_link_up -pg 1 -lvl 4 -x 900 -y 140 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 900 -y 160 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 900 -y 180 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 510 -y 180 -defaultsOSRD
preplace inst one -pg 1 -lvl 3 -x 800 -y 250 -defaultsOSRD
preplace inst bridge_input_clock -pg 1 -lvl 1 -x 170 -y 70 -defaultsOSRD
preplace netloc xdma_0_user_lnk_up 1 2 2 NJ 140 N
preplace netloc xdma_0_axi_aclk 1 2 2 NJ 160 N
preplace netloc xdma_0_axi_aresetn 1 2 2 NJ 180 N
preplace netloc one_dout 1 1 3 320J 340 N 340 880
preplace netloc bridge_input_clock_IBUF_DS_ODIV2 1 1 1 320 80n
preplace netloc bridge_input_clock_IBUF_OUT 1 1 1 330 60n
preplace netloc xdma_0_M_AXI_B 1 2 2 NJ 80 N
preplace netloc smartconnect_0_M01_AXI 1 0 2 NJ 140 NJ
preplace netloc xdma_0_pcie_mgt 1 2 2 NJ 100 N
preplace netloc Conn1 1 0 1 NJ 70
levelinfo -pg 1 0 170 510 800 900
pagesize -pg 1 -db -bbox -sgen -130 0 1070 350
"
}
0
