-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv13_1FFE : STD_LOGIC_VECTOR (12 downto 0) := "1111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_FFFFFFFC : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_FFFFFFFA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_FFFFFFF9 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_6A : STD_LOGIC_VECTOR (15 downto 0) := "0000000001101010";
    constant ap_const_lv15_31 : STD_LOGIC_VECTOR (14 downto 0) := "000000000110001";
    constant ap_const_lv18_17C : STD_LOGIC_VECTOR (17 downto 0) := "000000000101111100";
    constant ap_const_lv18_1EA : STD_LOGIC_VECTOR (17 downto 0) := "000000000111101010";
    constant ap_const_lv17_B1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010110001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv16_89 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010001001";
    constant ap_const_lv17_89 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010001001";
    constant ap_const_lv20_54F : STD_LOGIC_VECTOR (19 downto 0) := "00000000010101001111";
    constant ap_const_lv20_41D : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000011101";
    constant ap_const_lv19_330 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001100110000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond460_i_reg_4197 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_4206 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_4130 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4121 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal or_cond_i_reg_4274 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4274_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_2_reg_639 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_read_cas_fu_650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_read_cas_reg_4044 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_fu_654_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_reg_4050 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_fu_668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_reg_4070 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_cast_fu_682_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_cast_reg_4075 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_706_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_reg_4080 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_712_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_reg_4091 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_14_cast_fu_736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_cast_reg_4102 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_740_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_reg_4107 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond461_i_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_751_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_4116 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_209_0_not_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_209_0_not_reg_4125 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_4135 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_1_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_1_reg_4139 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_2_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_2_reg_4143 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_3_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_3_reg_4147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_4151 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_8_0_t_fu_1278_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_0_t_reg_4162 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_1_t_fu_1310_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_1_t_reg_4167 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_2_t_fu_1342_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_2_t_reg_4172 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_3_t_fu_1374_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_3_t_reg_4177 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_4_t_fu_1406_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_4_t_reg_4182 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_5_t_fu_1438_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_5_t_reg_4187 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_6_t_fu_1470_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_6_t_reg_4192 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond460_i_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op341_read_state4 : BOOLEAN;
    signal ap_predicate_op374_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond460_i_reg_4197_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_4210 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_7_addr_reg_4221 : STD_LOGIC_VECTOR (8 downto 0);
    signal col_assign_1_t_fu_1609_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_1_t_reg_4227 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_buf_0_val_8_addr_reg_4238 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_9_addr_reg_4244 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_add_reg_4250 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_add_reg_4256 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_add_reg_4262 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_add_reg_4268 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_cond_i_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4274_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4274_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_0_va_42_fu_2080_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_42_reg_4278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_42_reg_4278_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_42_reg_4278_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_43_fu_2106_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_43_reg_4285 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_44_fu_2132_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_44_reg_4291 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_45_fu_2158_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_45_reg_4297 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_46_fu_2184_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_46_reg_4303 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_47_fu_2210_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_47_reg_4309 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_48_fu_2236_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_48_reg_4315 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_62_reg_4322 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_64_reg_4327 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_V_0_5_fu_2451_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sum_V_0_5_reg_4332 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_41_0_6_fu_2479_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_41_0_6_reg_4337 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3482_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp24_reg_4342 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal grp_fu_3427_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp26_reg_4347 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_3492_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp28_reg_4352 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_3386_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp33_reg_4357 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3403_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp36_reg_4362 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3502_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp38_reg_4367 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp45_fu_2758_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp45_reg_4372 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3420_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp47_reg_4377 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3465_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp49_reg_4382 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3523_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp55_reg_4387 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp60_fu_2776_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp60_reg_4392 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_V_6_5_fu_3228_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sum_V_6_5_reg_4397 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal k_buf_0_val_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_7_ce0 : STD_LOGIC;
    signal k_buf_0_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_7_ce1 : STD_LOGIC;
    signal k_buf_0_val_7_we1 : STD_LOGIC;
    signal k_buf_0_val_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_8_ce0 : STD_LOGIC;
    signal k_buf_0_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_8_ce1 : STD_LOGIC;
    signal k_buf_0_val_8_we1 : STD_LOGIC;
    signal k_buf_0_val_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_0_val_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_ce0 : STD_LOGIC;
    signal k_buf_0_val_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_ce1 : STD_LOGIC;
    signal k_buf_0_val_10_we1 : STD_LOGIC;
    signal k_buf_0_val_10_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_ce0 : STD_LOGIC;
    signal k_buf_0_val_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_ce1 : STD_LOGIC;
    signal k_buf_0_val_11_we1 : STD_LOGIC;
    signal k_buf_0_val_11_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_ce0 : STD_LOGIC;
    signal k_buf_0_val_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_ce1 : STD_LOGIC;
    signal k_buf_0_val_12_we1 : STD_LOGIC;
    signal k_buf_0_val_12_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_ce0 : STD_LOGIC;
    signal k_buf_0_val_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_ce1 : STD_LOGIC;
    signal k_buf_0_val_13_we1 : STD_LOGIC;
    signal k_buf_0_val_13_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_48_fu_1598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_13_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_14_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_15_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_17_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_25_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_26_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_27_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_28_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_29_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_30_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_31_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_32_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_33_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_34_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_35_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_36_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_37_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_38_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_39_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_40_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_41_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_6_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_7_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1748_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_8_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_9_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_10_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_11_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_6_0_fu_1878_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_12_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_13_fu_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_14_fu_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1774_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_15_fu_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_16_fu_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_17_fu_406 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_18_fu_410 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_19_fu_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_5_0_fu_1852_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_20_fu_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_21_fu_422 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_fu_1800_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_22_fu_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_23_fu_430 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_24_fu_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_25_fu_438 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_26_fu_442 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_27_fu_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_fu_1826_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_cols_V_read_cas_fu_650_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_rows_V_read_cas_fu_654_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_cols_V_read_cas_1_fu_658_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_cols_V_read_cas_1_fu_658_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_662_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_src_rows_V_read_cas_1_fu_672_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_rows_V_read_cas_1_fu_672_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_676_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_686_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_fu_690_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_16_fu_694_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_16_fu_694_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_686_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_240_s_fu_698_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_718_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_fu_718_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_cast_fu_726_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_730_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_690_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_768_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_19_fu_817_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_fu_862_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_fu_879_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_885_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_1_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_1_fu_918_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_1_fu_924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_fu_941_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_2_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_972_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_fu_980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_2_fu_986_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_3_fu_1003_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_1009_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_3_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_3_fu_1042_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_3_fu_1048_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_4_fu_1065_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_1071_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_4_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev4_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_4_fu_1104_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_4_fu_1110_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_5_fu_1127_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_fu_1133_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_5_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev5_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_1158_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_5_fu_1166_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_5_fu_1172_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_6_fu_1189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_fu_1195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_6_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev6_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_6_fu_1228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i497_i_6_fu_1234_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_875_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_23_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1251_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_813_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i496_i_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1264_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_37_fu_1256_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_1270_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_27_fu_937_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_288_1_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1283_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i496_i_1_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1296_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_41_fu_1288_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_43_fu_1302_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_30_fu_999_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_288_2_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1315_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i496_i_2_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1328_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1320_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_47_fu_1334_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_33_fu_1061_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_288_3_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1347_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i496_i_3_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_1360_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_58_fu_1352_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_fu_1366_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_1123_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_288_4_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_1379_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i496_i_4_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1392_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_62_fu_1384_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_65_fu_1398_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_83_fu_1185_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_288_5_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1411_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i496_i_5_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1424_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_67_fu_1416_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_70_fu_1430_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_86_fu_1247_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_288_6_fu_1242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_1443_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i496_i_6_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1456_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_72_fu_1448_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_1462_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ImagLoc_x_fu_1492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_87_fu_1498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev7_fu_1506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_1523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1531_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_fu_1537_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_2_fu_1550_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_not_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_1555_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fu_1581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_fu_1589_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_1703_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1729_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1755_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_1781_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_1807_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1833_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1859_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_2061_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_2087_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_2113_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_2139_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_2165_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_2191_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_2217_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_2369_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl2_fu_2381_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_2377_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl2_cast_fu_2389_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_s_fu_2393_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_41_0_cast_fu_2399_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_41_0_2_fu_2415_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_0_4_fu_2429_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3366_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_295_0_cast_fu_2403_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp62_cast_fu_2439_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3375_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_2442_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp63_cast_fu_2448_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl3_fu_2457_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl4_fu_2468_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl3_cast_fu_2464_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl4_cast_fu_2475_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_41_1_fu_2489_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_1_fu_2489_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_41_1_4_fu_2515_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_2_fu_2532_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_3_1_fu_2569_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_3_5_fu_2591_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_3_5_fu_2591_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_41_4_6_fu_2623_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_4_6_fu_2623_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_41_5_1_fu_2641_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_5_3_fu_2655_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_5_4_fu_2665_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_5_6_fu_2678_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_5_6_fu_2678_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl5_fu_2688_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl6_fu_2700_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl5_cast_fu_2696_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl6_cast_fu_2708_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_41_6_fu_2712_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_41_6_cast_fu_2718_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3394_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3411_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3456_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3512_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp88_cast_fu_2752_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp89_cast_fu_2755_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3473_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3533_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3544_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3555_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp102_cast_fu_2770_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp104_cast_fu_2773_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_41_0_6_cast_fu_3093_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_295_0_6_cast_fu_3096_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sum_V_0_5_cast_fu_3090_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp22_fu_3106_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp69_cast_fu_3112_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp72_cast_fu_3121_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp73_cast_fu_3124_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp29_fu_3127_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp25_fu_3115_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp71_cast_fu_3133_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3566_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp81_cast_fu_3149_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp83_cast_fu_3152_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp39_fu_3155_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp76_cast_fu_3146_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp80_cast_fu_3161_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp40_fu_3165_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp30_fu_3137_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp75_cast_fu_3171_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp92_cast_fu_3184_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp94_cast_fu_3187_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp50_fu_3190_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp87_cast_fu_3181_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp91_cast_fu_3196_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp101_cast_fu_3206_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp61_fu_3209_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp61_fu_3209_p2 : signal is "no";
    signal tmp51_fu_3200_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp96_cast_fu_3214_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp62_fu_3218_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp41_fu_3175_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp85_cast_fu_3224_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl_fu_3237_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl7_fu_3248_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_3244_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl7_cast_fu_3255_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_41_6_6_fu_3259_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_41_6_6_cast_fu_3265_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_295_6_6_cast_fu_3269_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sum_V_6_5_cast_fu_3234_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_s_fu_3273_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_92_fu_3289_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i_cast_fu_3297_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_3279_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_3307_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_93_fu_3323_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_3301_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_3337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev8_fu_3331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_3317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_carry_1_fu_3345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3366_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3366_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3375_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3375_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3375_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3375_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3386_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3386_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3386_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3394_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3394_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3394_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3403_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3403_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3403_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3411_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3411_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3411_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3420_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3420_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3441_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3427_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3427_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_41_3_4_fu_3434_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_41_3_4_fu_3434_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_41_3_4_fu_3434_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3441_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3441_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3441_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_41_4_3_fu_3450_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_41_4_3_fu_3450_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3456_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3456_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3456_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3465_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3465_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3465_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3473_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3473_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3482_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3482_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3482_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3482_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3492_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3492_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3492_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_41_4_3_fu_3450_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_3502_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3502_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3502_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3502_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3512_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3512_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3512_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3512_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3523_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3523_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3523_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3523_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3533_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3533_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3533_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3533_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3544_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3544_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3544_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3555_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3555_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3555_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3555_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_3566_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3566_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3566_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3566_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_259 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_320 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op354_store_state4 : BOOLEAN;
    signal ap_enable_operation_354 : BOOLEAN;
    signal ap_predicate_op375_store_state4 : BOOLEAN;
    signal ap_enable_operation_375 : BOOLEAN;
    signal ap_enable_operation_262 : BOOLEAN;
    signal ap_enable_operation_323 : BOOLEAN;
    signal ap_predicate_op352_store_state4 : BOOLEAN;
    signal ap_enable_operation_352 : BOOLEAN;
    signal ap_predicate_op373_store_state4 : BOOLEAN;
    signal ap_enable_operation_373 : BOOLEAN;
    signal ap_enable_operation_264 : BOOLEAN;
    signal ap_enable_operation_326 : BOOLEAN;
    signal ap_predicate_op350_store_state4 : BOOLEAN;
    signal ap_enable_operation_350 : BOOLEAN;
    signal ap_predicate_op372_store_state4 : BOOLEAN;
    signal ap_enable_operation_372 : BOOLEAN;
    signal ap_enable_operation_266 : BOOLEAN;
    signal ap_enable_operation_329 : BOOLEAN;
    signal ap_predicate_op348_store_state4 : BOOLEAN;
    signal ap_enable_operation_348 : BOOLEAN;
    signal ap_predicate_op371_store_state4 : BOOLEAN;
    signal ap_enable_operation_371 : BOOLEAN;
    signal ap_enable_operation_268 : BOOLEAN;
    signal ap_enable_operation_332 : BOOLEAN;
    signal ap_predicate_op346_store_state4 : BOOLEAN;
    signal ap_enable_operation_346 : BOOLEAN;
    signal ap_predicate_op370_store_state4 : BOOLEAN;
    signal ap_enable_operation_370 : BOOLEAN;
    signal ap_enable_operation_270 : BOOLEAN;
    signal ap_enable_operation_335 : BOOLEAN;
    signal ap_predicate_op344_store_state4 : BOOLEAN;
    signal ap_enable_operation_344 : BOOLEAN;
    signal ap_predicate_op369_store_state4 : BOOLEAN;
    signal ap_enable_operation_369 : BOOLEAN;
    signal ap_enable_operation_272 : BOOLEAN;
    signal ap_enable_operation_338 : BOOLEAN;
    signal ap_predicate_op342_store_state4 : BOOLEAN;
    signal ap_enable_operation_342 : BOOLEAN;
    signal ap_predicate_op368_store_state4 : BOOLEAN;
    signal ap_enable_operation_368 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_3366_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3375_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3375_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3386_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3386_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3394_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3403_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3403_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3411_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3420_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3427_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_3441_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3456_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3465_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3465_p20 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3473_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3482_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3482_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3482_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3492_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3492_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3502_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3502_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3502_p30 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3512_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3512_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3523_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3523_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3523_p30 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3533_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3533_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3533_p30 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3544_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3544_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3544_p30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3555_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3555_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3555_p30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3566_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3566_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3566_p30 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_41_0_2_fu_2415_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_41_0_4_fu_2429_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_41_1_4_fu_2515_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_41_1_fu_2489_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_41_2_fu_2532_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_41_3_1_fu_2569_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_41_3_4_fu_3434_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_41_3_5_fu_2591_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_41_4_3_fu_3450_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_41_4_6_fu_2623_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_41_5_1_fu_2641_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_41_5_3_fu_2655_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_41_5_4_fu_2665_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_41_5_6_fu_2678_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_condition_2461 : BOOLEAN;

    component image_filter_mux_ibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component image_filter_mac_jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_ama_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_mac_lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component image_filter_mac_mb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component image_filter_mac_ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component image_filter_mac_ocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component image_filter_mul_pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component image_filter_mac_qcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component image_filter_ama_rcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component image_filter_ama_sc4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component image_filter_ama_tde IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component image_filter_ama_udo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component image_filter_ama_vdy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component image_filter_ama_wdI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component image_filter_ama_xdS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component image_filter_ama_yd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_7_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_7_address0,
        ce0 => k_buf_0_val_7_ce0,
        q0 => k_buf_0_val_7_q0,
        address1 => k_buf_0_val_7_address1,
        ce1 => k_buf_0_val_7_ce1,
        we1 => k_buf_0_val_7_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_8_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_8_address0,
        ce0 => k_buf_0_val_8_ce0,
        q0 => k_buf_0_val_8_q0,
        address1 => k_buf_0_val_8_address1,
        ce1 => k_buf_0_val_8_ce1,
        we1 => k_buf_0_val_8_we1,
        d1 => k_buf_0_val_8_d1);

    k_buf_0_val_9_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        q0 => k_buf_0_val_9_q0,
        address1 => k_buf_0_val_9_address1,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => k_buf_0_val_9_d1);

    k_buf_0_val_10_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_10_address0,
        ce0 => k_buf_0_val_10_ce0,
        q0 => k_buf_0_val_10_q0,
        address1 => k_buf_0_val_10_address1,
        ce1 => k_buf_0_val_10_ce1,
        we1 => k_buf_0_val_10_we1,
        d1 => k_buf_0_val_10_d1);

    k_buf_0_val_11_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_11_address0,
        ce0 => k_buf_0_val_11_ce0,
        q0 => k_buf_0_val_11_q0,
        address1 => k_buf_0_val_11_address1,
        ce1 => k_buf_0_val_11_ce1,
        we1 => k_buf_0_val_11_we1,
        d1 => k_buf_0_val_11_d1);

    k_buf_0_val_12_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_12_address0,
        ce0 => k_buf_0_val_12_ce0,
        q0 => k_buf_0_val_12_q0,
        address1 => k_buf_0_val_12_address1,
        ce1 => k_buf_0_val_12_ce1,
        we1 => k_buf_0_val_12_we1,
        d1 => k_buf_0_val_12_d1);

    k_buf_0_val_13_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_13_address0,
        ce0 => k_buf_0_val_13_ce0,
        q0 => k_buf_0_val_13_q0,
        address1 => k_buf_0_val_13_address1,
        ce1 => k_buf_0_val_13_ce1,
        we1 => k_buf_0_val_13_we1,
        d1 => k_buf_0_val_13_d1);

    image_filter_mux_ibs_U15 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_338,
        din1 => right_border_buf_0_1_fu_342,
        din2 => right_border_buf_0_2_fu_346,
        din3 => right_border_buf_0_3_fu_350,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => col_assign_1_t_reg_4227,
        dout => tmp_51_fu_1703_p9);

    image_filter_mux_ibs_U16 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_7_fu_366,
        din1 => right_border_buf_0_8_fu_370,
        din2 => right_border_buf_0_9_fu_374,
        din3 => right_border_buf_0_10_fu_378,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => col_assign_1_t_reg_4227,
        dout => tmp_52_fu_1729_p9);

    image_filter_mux_ibs_U17 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_14_fu_394,
        din1 => right_border_buf_0_15_fu_398,
        din2 => right_border_buf_0_16_fu_402,
        din3 => right_border_buf_0_17_fu_406,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => col_assign_1_t_reg_4227,
        dout => tmp_53_fu_1755_p9);

    image_filter_mux_ibs_U18 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_21_fu_422,
        din1 => right_border_buf_0_22_fu_426,
        din2 => right_border_buf_0_23_fu_430,
        din3 => right_border_buf_0_24_fu_434,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => col_assign_1_t_reg_4227,
        dout => tmp_54_fu_1781_p9);

    image_filter_mux_ibs_U19 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_27_fu_446,
        din1 => right_border_buf_0_26_fu_442,
        din2 => right_border_buf_0_25_fu_438,
        din3 => right_border_buf_0_20_fu_418,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => col_assign_1_t_reg_4227,
        dout => tmp_55_fu_1807_p9);

    image_filter_mux_ibs_U20 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_19_fu_414,
        din1 => right_border_buf_0_18_fu_410,
        din2 => right_border_buf_0_13_fu_390,
        din3 => right_border_buf_0_12_fu_386,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => col_assign_1_t_reg_4227,
        dout => tmp_56_fu_1833_p9);

    image_filter_mux_ibs_U21 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_11_fu_382,
        din1 => right_border_buf_0_6_fu_362,
        din2 => right_border_buf_0_5_fu_358,
        din3 => right_border_buf_0_4_fu_354,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => col_assign_1_t_reg_4227,
        dout => tmp_57_fu_1859_p9);

    image_filter_mux_ibs_U22 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1722_p3,
        din1 => col_buf_0_val_1_0_fu_1748_p3,
        din2 => col_buf_0_val_2_0_fu_1774_p3,
        din3 => col_buf_0_val_3_0_fu_1800_p3,
        din4 => col_buf_0_val_4_0_fu_1826_p3,
        din5 => col_buf_0_val_5_0_fu_1852_p3,
        din6 => col_buf_0_val_6_0_fu_1878_p3,
        din7 => row_assign_8_0_t_reg_4162,
        dout => tmp_63_fu_2061_p9);

    image_filter_mux_ibs_U23 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1722_p3,
        din1 => col_buf_0_val_1_0_fu_1748_p3,
        din2 => col_buf_0_val_2_0_fu_1774_p3,
        din3 => col_buf_0_val_3_0_fu_1800_p3,
        din4 => col_buf_0_val_4_0_fu_1826_p3,
        din5 => col_buf_0_val_5_0_fu_1852_p3,
        din6 => col_buf_0_val_6_0_fu_1878_p3,
        din7 => row_assign_8_1_t_reg_4167,
        dout => tmp_69_fu_2087_p9);

    image_filter_mux_ibs_U24 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1722_p3,
        din1 => col_buf_0_val_1_0_fu_1748_p3,
        din2 => col_buf_0_val_2_0_fu_1774_p3,
        din3 => col_buf_0_val_3_0_fu_1800_p3,
        din4 => col_buf_0_val_4_0_fu_1826_p3,
        din5 => col_buf_0_val_5_0_fu_1852_p3,
        din6 => col_buf_0_val_6_0_fu_1878_p3,
        din7 => row_assign_8_2_t_reg_4172,
        dout => tmp_75_fu_2113_p9);

    image_filter_mux_ibs_U25 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1722_p3,
        din1 => col_buf_0_val_1_0_fu_1748_p3,
        din2 => col_buf_0_val_2_0_fu_1774_p3,
        din3 => col_buf_0_val_3_0_fu_1800_p3,
        din4 => col_buf_0_val_4_0_fu_1826_p3,
        din5 => col_buf_0_val_5_0_fu_1852_p3,
        din6 => col_buf_0_val_6_0_fu_1878_p3,
        din7 => row_assign_8_3_t_reg_4177,
        dout => tmp_76_fu_2139_p9);

    image_filter_mux_ibs_U26 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1722_p3,
        din1 => col_buf_0_val_1_0_fu_1748_p3,
        din2 => col_buf_0_val_2_0_fu_1774_p3,
        din3 => col_buf_0_val_3_0_fu_1800_p3,
        din4 => col_buf_0_val_4_0_fu_1826_p3,
        din5 => col_buf_0_val_5_0_fu_1852_p3,
        din6 => col_buf_0_val_6_0_fu_1878_p3,
        din7 => row_assign_8_4_t_reg_4182,
        dout => tmp_77_fu_2165_p9);

    image_filter_mux_ibs_U27 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1722_p3,
        din1 => col_buf_0_val_1_0_fu_1748_p3,
        din2 => col_buf_0_val_2_0_fu_1774_p3,
        din3 => col_buf_0_val_3_0_fu_1800_p3,
        din4 => col_buf_0_val_4_0_fu_1826_p3,
        din5 => col_buf_0_val_5_0_fu_1852_p3,
        din6 => col_buf_0_val_6_0_fu_1878_p3,
        din7 => row_assign_8_5_t_reg_4187,
        dout => tmp_78_fu_2191_p9);

    image_filter_mux_ibs_U28 : component image_filter_mux_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1722_p3,
        din1 => col_buf_0_val_1_0_fu_1748_p3,
        din2 => col_buf_0_val_2_0_fu_1774_p3,
        din3 => col_buf_0_val_3_0_fu_1800_p3,
        din4 => col_buf_0_val_4_0_fu_1826_p3,
        din5 => col_buf_0_val_5_0_fu_1852_p3,
        din6 => col_buf_0_val_6_0_fu_1878_p3,
        din7 => row_assign_8_6_t_reg_4192,
        dout => tmp_79_fu_2217_p9);

    image_filter_mac_jbC_U29 : component image_filter_mac_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_3366_p0,
        din1 => grp_fu_3366_p1,
        din2 => grp_fu_3366_p2,
        dout => grp_fu_3366_p3);

    image_filter_ama_kbM_U30 : component image_filter_ama_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 7,
        din3_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_3375_p0,
        din1 => grp_fu_3375_p1,
        din2 => grp_fu_3375_p2,
        din3 => grp_fu_3375_p3,
        dout => grp_fu_3375_p4);

    image_filter_mac_lbW_U31 : component image_filter_mac_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_3386_p0,
        din1 => grp_fu_3386_p1,
        din2 => grp_fu_3386_p2,
        dout => grp_fu_3386_p3);

    image_filter_mac_mb6_U32 : component image_filter_mac_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_3394_p0,
        din1 => grp_fu_3394_p1,
        din2 => grp_fu_3394_p2,
        dout => grp_fu_3394_p3);

    image_filter_mac_lbW_U33 : component image_filter_mac_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_3403_p0,
        din1 => grp_fu_3403_p1,
        din2 => grp_fu_3403_p2,
        dout => grp_fu_3403_p3);

    image_filter_mac_mb6_U34 : component image_filter_mac_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_3411_p0,
        din1 => grp_fu_3411_p1,
        din2 => grp_fu_3411_p2,
        dout => grp_fu_3411_p3);

    image_filter_mac_ncg_U35 : component image_filter_mac_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_3420_p0,
        din1 => grp_fu_3420_p1,
        din2 => grp_fu_3441_p3,
        dout => grp_fu_3420_p3);

    image_filter_mac_ocq_U36 : component image_filter_mac_ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_3427_p0,
        din1 => grp_fu_3427_p1,
        din2 => r_V_41_3_4_fu_3434_p2,
        dout => grp_fu_3427_p3);

    image_filter_mul_pcA_U37 : component image_filter_mul_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => r_V_41_3_4_fu_3434_p0,
        din1 => r_V_41_3_4_fu_3434_p1,
        dout => r_V_41_3_4_fu_3434_p2);

    image_filter_mac_ncg_U38 : component image_filter_mac_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_3441_p0,
        din1 => grp_fu_3441_p1,
        din2 => grp_fu_3441_p2,
        dout => grp_fu_3441_p3);

    image_filter_mul_pcA_U39 : component image_filter_mul_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => r_V_41_4_3_fu_3450_p0,
        din1 => r_V_41_4_3_fu_3450_p1,
        dout => r_V_41_4_3_fu_3450_p2);

    image_filter_mac_mb6_U40 : component image_filter_mac_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_3456_p0,
        din1 => grp_fu_3456_p1,
        din2 => grp_fu_3456_p2,
        dout => grp_fu_3456_p3);

    image_filter_mac_qcK_U41 : component image_filter_mac_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_3465_p0,
        din1 => grp_fu_3465_p1,
        din2 => grp_fu_3465_p2,
        dout => grp_fu_3465_p3);

    image_filter_mac_jbC_U42 : component image_filter_mac_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_3473_p0,
        din1 => grp_fu_3473_p1,
        din2 => grp_fu_3473_p2,
        dout => grp_fu_3473_p3);

    image_filter_ama_rcU_U43 : component image_filter_ama_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_3482_p0,
        din1 => grp_fu_3482_p1,
        din2 => grp_fu_3482_p2,
        din3 => grp_fu_3482_p3,
        dout => grp_fu_3482_p4);

    image_filter_ama_sc4_U44 : component image_filter_ama_sc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_3492_p0,
        din1 => grp_fu_3492_p1,
        din2 => grp_fu_3492_p2,
        din3 => r_V_41_4_3_fu_3450_p2,
        dout => grp_fu_3492_p4);

    image_filter_ama_tde_U45 : component image_filter_ama_tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        din3_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_3502_p0,
        din1 => grp_fu_3502_p1,
        din2 => grp_fu_3502_p2,
        din3 => grp_fu_3502_p3,
        dout => grp_fu_3502_p4);

    image_filter_ama_udo_U46 : component image_filter_ama_udo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        din3_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_3512_p0,
        din1 => grp_fu_3512_p1,
        din2 => grp_fu_3512_p2,
        din3 => grp_fu_3512_p3,
        dout => grp_fu_3512_p4);

    image_filter_ama_vdy_U47 : component image_filter_ama_vdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_3523_p0,
        din1 => grp_fu_3523_p1,
        din2 => grp_fu_3523_p2,
        din3 => grp_fu_3523_p3,
        dout => grp_fu_3523_p4);

    image_filter_ama_wdI_U48 : component image_filter_ama_wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_3533_p0,
        din1 => grp_fu_3533_p1,
        din2 => grp_fu_3533_p2,
        din3 => grp_fu_3533_p3,
        dout => grp_fu_3533_p4);

    image_filter_ama_xdS_U49 : component image_filter_ama_xdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 7,
        din3_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_3544_p0,
        din1 => grp_fu_3544_p1,
        din2 => grp_fu_3544_p2,
        din3 => grp_fu_3544_p3,
        dout => grp_fu_3544_p4);

    image_filter_ama_xdS_U50 : component image_filter_ama_xdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 7,
        din3_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_3555_p0,
        din1 => grp_fu_3555_p1,
        din2 => grp_fu_3555_p2,
        din3 => grp_fu_3555_p3,
        dout => grp_fu_3555_p4);

    image_filter_ama_yd2_U51 : component image_filter_ama_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_3566_p0,
        din1 => grp_fu_3566_p1,
        din2 => grp_fu_3566_p2,
        din3 => grp_fu_3566_p3,
        dout => grp_fu_3566_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond460_i_fu_1475_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond461_i_fu_746_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((exitcond461_i_fu_746_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_639_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_639 <= j_V_fu_1480_p2;
            elsif (((exitcond461_i_fu_746_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_2_reg_639 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                t_V_reg_628 <= i_V_reg_4116;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_628 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_4210 <= brmerge_fu_1593_p2;
                col_assign_1_t_reg_4227 <= col_assign_1_t_fu_1609_p2;
                k_buf_0_val_10_add_reg_4250 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
                k_buf_0_val_11_add_reg_4256 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
                k_buf_0_val_12_add_reg_4262 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
                k_buf_0_val_13_add_reg_4268 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
                k_buf_0_val_7_addr_reg_4221 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
                k_buf_0_val_8_addr_reg_4238 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
                k_buf_0_val_9_addr_reg_4244 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
                or_cond_i_i_reg_4206 <= or_cond_i_i_fu_1517_p2;
                or_cond_i_reg_4274 <= or_cond_i_fu_1614_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond460_i_reg_4197 <= exitcond460_i_fu_1475_p2;
                exitcond460_i_reg_4197_pp0_iter1_reg <= exitcond460_i_reg_4197;
                or_cond_i_reg_4274_pp0_iter1_reg <= or_cond_i_reg_4274;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_4116 <= i_V_fu_751_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_746_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_4130 <= icmp_fu_778_p2;
                row_assign_8_0_t_reg_4162 <= row_assign_8_0_t_fu_1278_p2;
                row_assign_8_1_t_reg_4167 <= row_assign_8_1_t_fu_1310_p2;
                row_assign_8_2_t_reg_4172 <= row_assign_8_2_t_fu_1342_p2;
                row_assign_8_3_t_reg_4177 <= row_assign_8_3_t_fu_1374_p2;
                row_assign_8_4_t_reg_4182 <= row_assign_8_4_t_fu_1406_p2;
                row_assign_8_5_t_reg_4187 <= row_assign_8_5_t_fu_1438_p2;
                row_assign_8_6_t_reg_4192 <= row_assign_8_6_t_fu_1470_p2;
                tmp_14_reg_4135 <= tmp_14_fu_784_p2;
                tmp_15_reg_4151 <= tmp_15_fu_808_p2;
                tmp_209_0_not_reg_4125 <= tmp_209_0_not_fu_762_p2;
                tmp_253_1_reg_4139 <= tmp_253_1_fu_790_p2;
                tmp_253_2_reg_4143 <= tmp_253_2_fu_796_p2;
                tmp_253_3_reg_4147 <= tmp_253_3_fu_802_p2;
                tmp_6_reg_4121 <= tmp_6_fu_757_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                or_cond_i_reg_4274_pp0_iter2_reg <= or_cond_i_reg_4274_pp0_iter1_reg;
                or_cond_i_reg_4274_pp0_iter3_reg <= or_cond_i_reg_4274_pp0_iter2_reg;
                src_kernel_win_0_va_42_reg_4278_pp0_iter2_reg <= src_kernel_win_0_va_42_reg_4278;
                src_kernel_win_0_va_42_reg_4278_pp0_iter3_reg <= src_kernel_win_0_va_42_reg_4278_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_src_cols_V_read_cas_reg_4044 <= p_src_cols_V_read_cas_fu_650_p1;
                p_src_rows_V_read_cas_reg_4050 <= p_src_rows_V_read_cas_fu_654_p1;
                tmp_13_reg_4107 <= tmp_13_fu_740_p2;
                    tmp_14_cast_reg_4102(31 downto 1) <= tmp_14_cast_fu_736_p1(31 downto 1);
                tmp_1_reg_4080 <= tmp_1_fu_706_p2;
                    tmp_2_reg_4091(2 downto 1) <= tmp_2_fu_712_p2(2 downto 1);
                tmp_5_cast_reg_4075 <= tmp_5_cast_fu_682_p1;
                tmp_cast_reg_4070 <= tmp_cast_fu_668_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_4274_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    r_V_41_0_6_reg_4337(12 downto 1) <= r_V_41_0_6_fu_2479_p2(12 downto 1);
                src_kernel_win_0_va_62_reg_4322 <= src_kernel_win_0_va_13_fu_222;
                src_kernel_win_0_va_64_reg_4327 <= src_kernel_win_0_va_15_fu_230;
                sum_V_0_5_reg_4332 <= sum_V_0_5_fu_2451_p2;
                tmp45_reg_4372 <= tmp45_fu_2758_p2;
                tmp60_reg_4392 <= tmp60_fu_2776_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_10_fu_378 <= right_border_buf_0_9_fu_374;
                right_border_buf_0_11_fu_382 <= col_buf_0_val_6_0_fu_1878_p3;
                right_border_buf_0_12_fu_386 <= right_border_buf_0_13_fu_390;
                right_border_buf_0_13_fu_390 <= right_border_buf_0_18_fu_410;
                right_border_buf_0_14_fu_394 <= col_buf_0_val_2_0_fu_1774_p3;
                right_border_buf_0_15_fu_398 <= right_border_buf_0_14_fu_394;
                right_border_buf_0_16_fu_402 <= right_border_buf_0_15_fu_398;
                right_border_buf_0_17_fu_406 <= right_border_buf_0_16_fu_402;
                right_border_buf_0_18_fu_410 <= right_border_buf_0_19_fu_414;
                right_border_buf_0_19_fu_414 <= col_buf_0_val_5_0_fu_1852_p3;
                right_border_buf_0_1_fu_342 <= right_border_buf_0_s_fu_338;
                right_border_buf_0_20_fu_418 <= right_border_buf_0_25_fu_438;
                right_border_buf_0_21_fu_422 <= col_buf_0_val_3_0_fu_1800_p3;
                right_border_buf_0_22_fu_426 <= right_border_buf_0_21_fu_422;
                right_border_buf_0_23_fu_430 <= right_border_buf_0_22_fu_426;
                right_border_buf_0_24_fu_434 <= right_border_buf_0_23_fu_430;
                right_border_buf_0_25_fu_438 <= right_border_buf_0_26_fu_442;
                right_border_buf_0_26_fu_442 <= right_border_buf_0_27_fu_446;
                right_border_buf_0_27_fu_446 <= col_buf_0_val_4_0_fu_1826_p3;
                right_border_buf_0_2_fu_346 <= right_border_buf_0_1_fu_342;
                right_border_buf_0_3_fu_350 <= right_border_buf_0_2_fu_346;
                right_border_buf_0_4_fu_354 <= right_border_buf_0_5_fu_358;
                right_border_buf_0_5_fu_358 <= right_border_buf_0_6_fu_362;
                right_border_buf_0_6_fu_362 <= right_border_buf_0_11_fu_382;
                right_border_buf_0_7_fu_366 <= col_buf_0_val_1_0_fu_1748_p3;
                right_border_buf_0_8_fu_370 <= right_border_buf_0_7_fu_366;
                right_border_buf_0_9_fu_374 <= right_border_buf_0_8_fu_370;
                right_border_buf_0_s_fu_338 <= col_buf_0_val_0_0_fu_1722_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_reg_4197_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_10_fu_210 <= src_kernel_win_0_va_9_fu_206;
                src_kernel_win_0_va_11_fu_214 <= src_kernel_win_0_va_10_fu_210;
                src_kernel_win_0_va_12_fu_218 <= src_kernel_win_0_va_44_reg_4291;
                src_kernel_win_0_va_13_fu_222 <= src_kernel_win_0_va_12_fu_218;
                src_kernel_win_0_va_14_fu_226 <= src_kernel_win_0_va_13_fu_222;
                src_kernel_win_0_va_15_fu_230 <= src_kernel_win_0_va_14_fu_226;
                src_kernel_win_0_va_16_fu_234 <= src_kernel_win_0_va_15_fu_230;
                src_kernel_win_0_va_17_fu_238 <= src_kernel_win_0_va_16_fu_234;
                src_kernel_win_0_va_18_fu_242 <= src_kernel_win_0_va_45_reg_4297;
                src_kernel_win_0_va_19_fu_246 <= src_kernel_win_0_va_18_fu_242;
                src_kernel_win_0_va_1_fu_174 <= src_kernel_win_0_va_fu_170;
                src_kernel_win_0_va_20_fu_250 <= src_kernel_win_0_va_19_fu_246;
                src_kernel_win_0_va_21_fu_254 <= src_kernel_win_0_va_20_fu_250;
                src_kernel_win_0_va_22_fu_258 <= src_kernel_win_0_va_21_fu_254;
                src_kernel_win_0_va_23_fu_262 <= src_kernel_win_0_va_22_fu_258;
                src_kernel_win_0_va_24_fu_266 <= src_kernel_win_0_va_46_reg_4303;
                src_kernel_win_0_va_25_fu_270 <= src_kernel_win_0_va_24_fu_266;
                src_kernel_win_0_va_26_fu_274 <= src_kernel_win_0_va_25_fu_270;
                src_kernel_win_0_va_27_fu_278 <= src_kernel_win_0_va_26_fu_274;
                src_kernel_win_0_va_28_fu_282 <= src_kernel_win_0_va_27_fu_278;
                src_kernel_win_0_va_29_fu_286 <= src_kernel_win_0_va_28_fu_282;
                src_kernel_win_0_va_2_fu_178 <= src_kernel_win_0_va_1_fu_174;
                src_kernel_win_0_va_30_fu_290 <= src_kernel_win_0_va_47_reg_4309;
                src_kernel_win_0_va_31_fu_294 <= src_kernel_win_0_va_30_fu_290;
                src_kernel_win_0_va_32_fu_298 <= src_kernel_win_0_va_31_fu_294;
                src_kernel_win_0_va_33_fu_302 <= src_kernel_win_0_va_32_fu_298;
                src_kernel_win_0_va_34_fu_306 <= src_kernel_win_0_va_33_fu_302;
                src_kernel_win_0_va_35_fu_310 <= src_kernel_win_0_va_34_fu_306;
                src_kernel_win_0_va_36_fu_314 <= src_kernel_win_0_va_48_reg_4315;
                src_kernel_win_0_va_37_fu_318 <= src_kernel_win_0_va_36_fu_314;
                src_kernel_win_0_va_38_fu_322 <= src_kernel_win_0_va_37_fu_318;
                src_kernel_win_0_va_39_fu_326 <= src_kernel_win_0_va_38_fu_322;
                src_kernel_win_0_va_3_fu_182 <= src_kernel_win_0_va_2_fu_178;
                src_kernel_win_0_va_40_fu_330 <= src_kernel_win_0_va_39_fu_326;
                src_kernel_win_0_va_41_fu_334 <= src_kernel_win_0_va_40_fu_330;
                src_kernel_win_0_va_4_fu_186 <= src_kernel_win_0_va_3_fu_182;
                src_kernel_win_0_va_5_fu_190 <= src_kernel_win_0_va_4_fu_186;
                src_kernel_win_0_va_6_fu_194 <= src_kernel_win_0_va_43_reg_4285;
                src_kernel_win_0_va_7_fu_198 <= src_kernel_win_0_va_6_fu_194;
                src_kernel_win_0_va_8_fu_202 <= src_kernel_win_0_va_7_fu_198;
                src_kernel_win_0_va_9_fu_206 <= src_kernel_win_0_va_8_fu_202;
                src_kernel_win_0_va_fu_170 <= src_kernel_win_0_va_42_reg_4278;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_42_reg_4278 <= src_kernel_win_0_va_42_fu_2080_p3;
                src_kernel_win_0_va_43_reg_4285 <= src_kernel_win_0_va_43_fu_2106_p3;
                src_kernel_win_0_va_44_reg_4291 <= src_kernel_win_0_va_44_fu_2132_p3;
                src_kernel_win_0_va_45_reg_4297 <= src_kernel_win_0_va_45_fu_2158_p3;
                src_kernel_win_0_va_46_reg_4303 <= src_kernel_win_0_va_46_fu_2184_p3;
                src_kernel_win_0_va_47_reg_4309 <= src_kernel_win_0_va_47_fu_2210_p3;
                src_kernel_win_0_va_48_reg_4315 <= src_kernel_win_0_va_48_fu_2236_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_4274_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                sum_V_6_5_reg_4397 <= sum_V_6_5_fu_3228_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_4274_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp24_reg_4342 <= grp_fu_3482_p4;
                tmp26_reg_4347 <= grp_fu_3427_p3;
                tmp28_reg_4352 <= grp_fu_3492_p4;
                tmp33_reg_4357 <= grp_fu_3386_p3;
                tmp36_reg_4362 <= grp_fu_3403_p3;
                tmp38_reg_4367 <= grp_fu_3502_p4;
                tmp47_reg_4377 <= grp_fu_3420_p3;
                tmp49_reg_4382 <= grp_fu_3465_p3;
                tmp55_reg_4387 <= grp_fu_3523_p4;
            end if;
        end if;
    end process;
    tmp_2_reg_4091(0) <= '0';
    tmp_14_cast_reg_4102(0) <= '0';
    r_V_41_0_6_reg_4337(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, exitcond461_i_fu_746_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond461_i_fu_746_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_1492_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_2_reg_639));
    Range1_all_zeros_fu_3317_p2 <= "1" when (tmp_80_fu_3307_p4 = ap_const_lv5_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state8 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, or_cond_i_reg_4274_pp0_iter3_reg, ap_predicate_op341_read_state4, ap_predicate_op374_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond_i_reg_4274_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op374_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op341_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, or_cond_i_reg_4274_pp0_iter3_reg, ap_predicate_op341_read_state4, ap_predicate_op374_read_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond_i_reg_4274_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op374_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op341_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, or_cond_i_reg_4274_pp0_iter3_reg, ap_predicate_op341_read_state4, ap_predicate_op374_read_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond_i_reg_4274_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op374_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op341_read_state4 = ap_const_boolean_1)))));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op341_read_state4, ap_predicate_op374_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op374_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op341_read_state4 = ap_const_boolean_1)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter4_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_reg_4274_pp0_iter3_reg)
    begin
                ap_block_state7_pp0_stage0_iter4 <= ((or_cond_i_reg_4274_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_2461_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond460_i_reg_4197, or_cond_i_i_reg_4206)
    begin
                ap_condition_2461 <= ((or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter1_state4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond461_i_fu_746_p2, ap_CS_fsm_state2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond461_i_fu_746_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_259_assign_proc : process(exitcond460_i_fu_1475_p2)
    begin
                ap_enable_operation_259 <= (exitcond460_i_fu_1475_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_262_assign_proc : process(exitcond460_i_fu_1475_p2)
    begin
                ap_enable_operation_262 <= (exitcond460_i_fu_1475_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_264_assign_proc : process(exitcond460_i_fu_1475_p2)
    begin
                ap_enable_operation_264 <= (exitcond460_i_fu_1475_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_266_assign_proc : process(exitcond460_i_fu_1475_p2)
    begin
                ap_enable_operation_266 <= (exitcond460_i_fu_1475_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_268_assign_proc : process(exitcond460_i_fu_1475_p2)
    begin
                ap_enable_operation_268 <= (exitcond460_i_fu_1475_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_270_assign_proc : process(exitcond460_i_fu_1475_p2)
    begin
                ap_enable_operation_270 <= (exitcond460_i_fu_1475_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_272_assign_proc : process(exitcond460_i_fu_1475_p2)
    begin
                ap_enable_operation_272 <= (exitcond460_i_fu_1475_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_320_assign_proc : process(exitcond460_i_reg_4197)
    begin
                ap_enable_operation_320 <= (exitcond460_i_reg_4197 = ap_const_lv1_0);
    end process;


    ap_enable_operation_323_assign_proc : process(exitcond460_i_reg_4197)
    begin
                ap_enable_operation_323 <= (exitcond460_i_reg_4197 = ap_const_lv1_0);
    end process;


    ap_enable_operation_326_assign_proc : process(exitcond460_i_reg_4197)
    begin
                ap_enable_operation_326 <= (exitcond460_i_reg_4197 = ap_const_lv1_0);
    end process;


    ap_enable_operation_329_assign_proc : process(exitcond460_i_reg_4197)
    begin
                ap_enable_operation_329 <= (exitcond460_i_reg_4197 = ap_const_lv1_0);
    end process;


    ap_enable_operation_332_assign_proc : process(exitcond460_i_reg_4197)
    begin
                ap_enable_operation_332 <= (exitcond460_i_reg_4197 = ap_const_lv1_0);
    end process;


    ap_enable_operation_335_assign_proc : process(exitcond460_i_reg_4197)
    begin
                ap_enable_operation_335 <= (exitcond460_i_reg_4197 = ap_const_lv1_0);
    end process;


    ap_enable_operation_338_assign_proc : process(exitcond460_i_reg_4197)
    begin
                ap_enable_operation_338 <= (exitcond460_i_reg_4197 = ap_const_lv1_0);
    end process;


    ap_enable_operation_342_assign_proc : process(ap_predicate_op342_store_state4)
    begin
                ap_enable_operation_342 <= (ap_predicate_op342_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_344_assign_proc : process(ap_predicate_op344_store_state4)
    begin
                ap_enable_operation_344 <= (ap_predicate_op344_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_346_assign_proc : process(ap_predicate_op346_store_state4)
    begin
                ap_enable_operation_346 <= (ap_predicate_op346_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_348_assign_proc : process(ap_predicate_op348_store_state4)
    begin
                ap_enable_operation_348 <= (ap_predicate_op348_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_350_assign_proc : process(ap_predicate_op350_store_state4)
    begin
                ap_enable_operation_350 <= (ap_predicate_op350_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_352_assign_proc : process(ap_predicate_op352_store_state4)
    begin
                ap_enable_operation_352 <= (ap_predicate_op352_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_354_assign_proc : process(ap_predicate_op354_store_state4)
    begin
                ap_enable_operation_354 <= (ap_predicate_op354_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_368_assign_proc : process(ap_predicate_op368_store_state4)
    begin
                ap_enable_operation_368 <= (ap_predicate_op368_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_369_assign_proc : process(ap_predicate_op369_store_state4)
    begin
                ap_enable_operation_369 <= (ap_predicate_op369_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_370_assign_proc : process(ap_predicate_op370_store_state4)
    begin
                ap_enable_operation_370 <= (ap_predicate_op370_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_371_assign_proc : process(ap_predicate_op371_store_state4)
    begin
                ap_enable_operation_371 <= (ap_predicate_op371_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_372_assign_proc : process(ap_predicate_op372_store_state4)
    begin
                ap_enable_operation_372 <= (ap_predicate_op372_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_373_assign_proc : process(ap_predicate_op373_store_state4)
    begin
                ap_enable_operation_373 <= (ap_predicate_op373_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_375_assign_proc : process(ap_predicate_op375_store_state4)
    begin
                ap_enable_operation_375 <= (ap_predicate_op375_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op341_read_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130)
    begin
                ap_predicate_op341_read_state4 <= ((or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op342_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_14_reg_4135)
    begin
                ap_predicate_op342_store_state4 <= ((tmp_14_reg_4135 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op344_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_253_1_reg_4139)
    begin
                ap_predicate_op344_store_state4 <= ((tmp_253_1_reg_4139 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op346_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_253_2_reg_4143)
    begin
                ap_predicate_op346_store_state4 <= ((tmp_253_2_reg_4143 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op348_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_253_3_reg_4147)
    begin
                ap_predicate_op348_store_state4 <= ((tmp_253_3_reg_4147 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op350_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_253_2_reg_4143)
    begin
                ap_predicate_op350_store_state4 <= ((tmp_253_2_reg_4143 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op352_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_253_1_reg_4139)
    begin
                ap_predicate_op352_store_state4 <= ((tmp_253_1_reg_4139 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op354_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_14_reg_4135)
    begin
                ap_predicate_op354_store_state4 <= ((tmp_14_reg_4135 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op368_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
                ap_predicate_op368_store_state4 <= ((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op369_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
                ap_predicate_op369_store_state4 <= ((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op370_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
                ap_predicate_op370_store_state4 <= ((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op371_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
                ap_predicate_op371_store_state4 <= ((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op372_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
                ap_predicate_op372_store_state4 <= ((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op373_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
                ap_predicate_op373_store_state4 <= ((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op374_read_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
                ap_predicate_op374_read_state4 <= ((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_predicate_op375_store_state4_assign_proc : process(exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
                ap_predicate_op375_store_state4 <= ((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond461_i_fu_746_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond461_i_fu_746_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1593_p2 <= (tmp_209_0_not_reg_4125 or tmp_10_fu_1512_p2);
    col_assign_1_t_fu_1609_p2 <= std_logic_vector(unsigned(tmp_13_reg_4107) - unsigned(tmp_89_fu_1589_p1));
    col_buf_0_val_0_0_fu_1722_p3 <= 
        k_buf_0_val_7_q0 when (brmerge_reg_4210(0) = '1') else 
        tmp_51_fu_1703_p9;
    col_buf_0_val_1_0_fu_1748_p3 <= 
        k_buf_0_val_8_q0 when (brmerge_reg_4210(0) = '1') else 
        tmp_52_fu_1729_p9;
    col_buf_0_val_2_0_fu_1774_p3 <= 
        k_buf_0_val_9_q0 when (brmerge_reg_4210(0) = '1') else 
        tmp_53_fu_1755_p9;
    col_buf_0_val_3_0_fu_1800_p3 <= 
        k_buf_0_val_10_q0 when (brmerge_reg_4210(0) = '1') else 
        tmp_54_fu_1781_p9;
    col_buf_0_val_4_0_fu_1826_p3 <= 
        k_buf_0_val_11_q0 when (brmerge_reg_4210(0) = '1') else 
        tmp_55_fu_1807_p9;
    col_buf_0_val_5_0_fu_1852_p3 <= 
        k_buf_0_val_12_q0 when (brmerge_reg_4210(0) = '1') else 
        tmp_56_fu_1833_p9;
    col_buf_0_val_6_0_fu_1878_p3 <= 
        k_buf_0_val_13_q0 when (brmerge_reg_4210(0) = '1') else 
        tmp_57_fu_1859_p9;
    deleted_zeros_fu_3351_p2 <= (not_carry_1_fu_3345_p2 and Range1_all_zeros_fu_3317_p2);
    exitcond460_i_fu_1475_p2 <= "1" when (t_V_2_reg_639 = tmp_cast_reg_4070) else "0";
    exitcond461_i_fu_746_p2 <= "1" when (t_V_reg_628 = tmp_5_cast_reg_4075) else "0";
    grp_fu_3366_p0 <= ap_const_lv16_89(9 - 1 downto 0);
    grp_fu_3366_p1 <= grp_fu_3366_p10(8 - 1 downto 0);
    grp_fu_3366_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_38_fu_322),16));
    grp_fu_3366_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_6A) * unsigned(r_V_41_0_2_fu_2415_p1), 16));
    grp_fu_3375_p0 <= grp_fu_3375_p00(8 - 1 downto 0);
    grp_fu_3375_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_36_fu_314),9));
    grp_fu_3375_p1 <= grp_fu_3375_p10(8 - 1 downto 0);
    grp_fu_3375_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_40_fu_330),9));
    grp_fu_3375_p2 <= ap_const_lv15_31(7 - 1 downto 0);
    grp_fu_3375_p3 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_6A) * unsigned(r_V_41_0_4_fu_2429_p1), 16));
    grp_fu_3386_p0 <= ap_const_lv18_17C(10 - 1 downto 0);
    grp_fu_3386_p1 <= grp_fu_3386_p10(8 - 1 downto 0);
    grp_fu_3386_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_33_fu_302),18));
    grp_fu_3386_p2 <= grp_fu_3386_p20(18 - 1 downto 0);
    grp_fu_3386_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3394_p3),19));
    grp_fu_3394_p0 <= ap_const_lv18_1EA(10 - 1 downto 0);
    grp_fu_3394_p1 <= grp_fu_3394_p10(8 - 1 downto 0);
    grp_fu_3394_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_32_fu_298),18));
    grp_fu_3394_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_17C) * unsigned(r_V_41_1_4_fu_2515_p1), 18));
    grp_fu_3403_p0 <= ap_const_lv18_17C(10 - 1 downto 0);
    grp_fu_3403_p1 <= grp_fu_3403_p10(8 - 1 downto 0);
    grp_fu_3403_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_28_fu_282),18));
    grp_fu_3403_p2 <= grp_fu_3403_p20(18 - 1 downto 0);
    grp_fu_3403_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3411_p3),19));
    grp_fu_3411_p0 <= ap_const_lv18_17C(10 - 1 downto 0);
    grp_fu_3411_p1 <= grp_fu_3411_p10(8 - 1 downto 0);
    grp_fu_3411_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_24_fu_266),18));
    grp_fu_3411_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_1EA) * unsigned(r_V_41_3_1_fu_2569_p1), 18));
    grp_fu_3420_p0 <= ap_const_lv17_89(9 - 1 downto 0);
    grp_fu_3420_p1 <= grp_fu_3420_p10(8 - 1 downto 0);
    grp_fu_3420_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_23_fu_262),17));
    grp_fu_3427_p0 <= ap_const_lv20_54F(12 - 1 downto 0);
    grp_fu_3427_p1 <= grp_fu_3427_p10(8 - 1 downto 0);
    grp_fu_3427_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_20_fu_250),20));
    grp_fu_3441_p0 <= ap_const_lv17_89(9 - 1 downto 0);
    grp_fu_3441_p1 <= grp_fu_3441_p10(8 - 1 downto 0);
    grp_fu_3441_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_45_reg_4297),17));
    grp_fu_3441_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_B1) * unsigned(r_V_41_5_1_fu_2641_p1), 17));
    grp_fu_3456_p0 <= ap_const_lv18_17C(10 - 1 downto 0);
    grp_fu_3456_p1 <= grp_fu_3456_p10(8 - 1 downto 0);
    grp_fu_3456_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_9_fu_206),18));
    grp_fu_3456_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_1EA) * unsigned(r_V_41_5_3_fu_2655_p1), 18));
    grp_fu_3465_p0 <= ap_const_lv17_B1(9 - 1 downto 0);
    grp_fu_3465_p1 <= grp_fu_3465_p10(8 - 1 downto 0);
    grp_fu_3465_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_fu_194),17));
    grp_fu_3465_p2 <= grp_fu_3465_p20(16 - 1 downto 0);
    grp_fu_3465_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3473_p3),17));
    grp_fu_3473_p0 <= ap_const_lv16_89(9 - 1 downto 0);
    grp_fu_3473_p1 <= grp_fu_3473_p10(8 - 1 downto 0);
    grp_fu_3473_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_178),16));
    grp_fu_3473_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_6A) * unsigned(r_V_41_2_fu_2532_p1), 16));
    grp_fu_3482_p0 <= grp_fu_3482_p00(8 - 1 downto 0);
    grp_fu_3482_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_21_fu_254),9));
    grp_fu_3482_p1 <= grp_fu_3482_p10(8 - 1 downto 0);
    grp_fu_3482_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_26_fu_274),9));
    grp_fu_3482_p2 <= ap_const_lv20_41D(12 - 1 downto 0);
    grp_fu_3482_p3 <= grp_fu_3482_p30(24 - 1 downto 0);
    grp_fu_3482_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_41_6_cast_fu_2718_p1),25));
    grp_fu_3492_p0 <= grp_fu_3492_p00(8 - 1 downto 0);
    grp_fu_3492_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_25_fu_270),9));
    grp_fu_3492_p1 <= grp_fu_3492_p10(8 - 1 downto 0);
    grp_fu_3492_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_27_fu_278),9));
    grp_fu_3492_p2 <= ap_const_lv19_330(11 - 1 downto 0);
    grp_fu_3502_p0 <= grp_fu_3502_p00(8 - 1 downto 0);
    grp_fu_3502_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_12_fu_218),9));
    grp_fu_3502_p1 <= grp_fu_3502_p10(8 - 1 downto 0);
    grp_fu_3502_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_16_fu_234),9));
    grp_fu_3502_p2 <= ap_const_lv18_17C(10 - 1 downto 0);
    grp_fu_3502_p3 <= grp_fu_3502_p30(18 - 1 downto 0);
    grp_fu_3502_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_41_3_5_fu_2591_p2),19));
    grp_fu_3512_p0 <= grp_fu_3512_p00(8 - 1 downto 0);
    grp_fu_3512_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_30_fu_290),9));
    grp_fu_3512_p1 <= grp_fu_3512_p10(8 - 1 downto 0);
    grp_fu_3512_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_34_fu_306),9));
    grp_fu_3512_p2 <= ap_const_lv17_B1(9 - 1 downto 0);
    grp_fu_3512_p3 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_17C) * unsigned(r_V_41_5_4_fu_2665_p1), 18));
    grp_fu_3523_p0 <= grp_fu_3523_p00(8 - 1 downto 0);
    grp_fu_3523_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_17_fu_238),9));
    grp_fu_3523_p1 <= grp_fu_3523_p10(8 - 1 downto 0);
    grp_fu_3523_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_46_reg_4303),9));
    grp_fu_3523_p2 <= ap_const_lv16_6A(8 - 1 downto 0);
    grp_fu_3523_p3 <= grp_fu_3523_p30(17 - 1 downto 0);
    grp_fu_3523_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3533_p4),18));
    grp_fu_3533_p0 <= grp_fu_3533_p00(8 - 1 downto 0);
    grp_fu_3533_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_174),9));
    grp_fu_3533_p1 <= grp_fu_3533_p10(8 - 1 downto 0);
    grp_fu_3533_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_182),9));
    grp_fu_3533_p2 <= ap_const_lv16_6A(8 - 1 downto 0);
    grp_fu_3533_p3 <= grp_fu_3533_p30(16 - 1 downto 0);
    grp_fu_3533_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_41_4_6_fu_2623_p2),17));
    grp_fu_3544_p0 <= grp_fu_3544_p00(8 - 1 downto 0);
    grp_fu_3544_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_11_fu_214),9));
    grp_fu_3544_p1 <= grp_fu_3544_p10(8 - 1 downto 0);
    grp_fu_3544_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_47_reg_4309),9));
    grp_fu_3544_p2 <= ap_const_lv15_31(7 - 1 downto 0);
    grp_fu_3544_p3 <= grp_fu_3544_p30(15 - 1 downto 0);
    grp_fu_3544_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_41_1_fu_2489_p2),16));
    grp_fu_3555_p0 <= grp_fu_3555_p00(8 - 1 downto 0);
    grp_fu_3555_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_170),9));
    grp_fu_3555_p1 <= grp_fu_3555_p10(8 - 1 downto 0);
    grp_fu_3555_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_4_fu_186),9));
    grp_fu_3555_p2 <= ap_const_lv15_31(7 - 1 downto 0);
    grp_fu_3555_p3 <= grp_fu_3555_p30(15 - 1 downto 0);
    grp_fu_3555_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_41_5_6_fu_2678_p2),16));
    grp_fu_3566_p0 <= grp_fu_3566_p00(8 - 1 downto 0);
    grp_fu_3566_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_62_reg_4322),9));
    grp_fu_3566_p1 <= grp_fu_3566_p10(8 - 1 downto 0);
    grp_fu_3566_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_64_reg_4327),9));
    grp_fu_3566_p2 <= ap_const_lv19_330(11 - 1 downto 0);
    grp_fu_3566_p3 <= grp_fu_3566_p30(19 - 1 downto 0);
    grp_fu_3566_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp33_reg_4357),20));
    i_V_fu_751_p2 <= std_logic_vector(unsigned(t_V_reg_628) + unsigned(ap_const_lv32_1));
    icmp_fu_778_p2 <= "0" when (tmp_17_fu_768_p4 = ap_const_lv30_0) else "1";
    j_V_fu_1480_p2 <= std_logic_vector(unsigned(t_V_2_reg_639) + unsigned(ap_const_lv32_1));
    k_buf_0_val_10_address0 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
    k_buf_0_val_10_address1 <= k_buf_0_val_10_add_reg_4250;

    k_buf_0_val_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_10_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_3_reg_4147, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_3_reg_4147 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_10_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_10_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_4130, tmp_6_reg_4121, tmp_253_3_reg_4147, k_buf_0_val_9_q0, ap_condition_2461)
    begin
        if ((ap_const_boolean_1 = ap_condition_2461)) then
            if (((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1))) then 
                k_buf_0_val_10_d1 <= k_buf_0_val_9_q0;
            elsif (((tmp_253_3_reg_4147 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0))) then 
                k_buf_0_val_10_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_10_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_10_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_10_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_3_reg_4147, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_3_reg_4147 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_10_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_11_address0 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
    k_buf_0_val_11_address1 <= k_buf_0_val_11_add_reg_4256;

    k_buf_0_val_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_11_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_2_reg_4143, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_2_reg_4143 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_11_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_11_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_4130, tmp_6_reg_4121, tmp_253_2_reg_4143, k_buf_0_val_10_q0, ap_condition_2461)
    begin
        if ((ap_const_boolean_1 = ap_condition_2461)) then
            if (((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1))) then 
                k_buf_0_val_11_d1 <= k_buf_0_val_10_q0;
            elsif (((tmp_253_2_reg_4143 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0))) then 
                k_buf_0_val_11_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_11_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_11_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_11_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_2_reg_4143, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_2_reg_4143 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_11_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_12_address0 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
    k_buf_0_val_12_address1 <= k_buf_0_val_12_add_reg_4262;

    k_buf_0_val_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_12_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_1_reg_4139, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_1_reg_4139 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_12_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_12_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_4130, tmp_6_reg_4121, tmp_253_1_reg_4139, k_buf_0_val_11_q0, ap_condition_2461)
    begin
        if ((ap_const_boolean_1 = ap_condition_2461)) then
            if (((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1))) then 
                k_buf_0_val_12_d1 <= k_buf_0_val_11_q0;
            elsif (((tmp_253_1_reg_4139 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0))) then 
                k_buf_0_val_12_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_12_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_12_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_12_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_1_reg_4139, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_1_reg_4139 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_12_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_13_address0 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
    k_buf_0_val_13_address1 <= k_buf_0_val_13_add_reg_4268;

    k_buf_0_val_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_13_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_14_reg_4135, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_14_reg_4135 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_13_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_13_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_4130, tmp_6_reg_4121, tmp_14_reg_4135, k_buf_0_val_12_q0, ap_condition_2461)
    begin
        if ((ap_const_boolean_1 = ap_condition_2461)) then
            if (((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1))) then 
                k_buf_0_val_13_d1 <= k_buf_0_val_12_q0;
            elsif (((tmp_14_reg_4135 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0))) then 
                k_buf_0_val_13_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_13_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_13_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_13_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_14_reg_4135, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_14_reg_4135 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_13_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_7_address0 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
    k_buf_0_val_7_address1 <= k_buf_0_val_7_addr_reg_4221;

    k_buf_0_val_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_14_reg_4135, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_14_reg_4135 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_14_reg_4135, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_14_reg_4135 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_8_address0 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
    k_buf_0_val_8_address1 <= k_buf_0_val_8_addr_reg_4238;

    k_buf_0_val_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_1_reg_4139, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_1_reg_4139 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_4130, tmp_6_reg_4121, tmp_253_1_reg_4139, k_buf_0_val_7_q0, ap_condition_2461)
    begin
        if ((ap_const_boolean_1 = ap_condition_2461)) then
            if (((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1))) then 
                k_buf_0_val_8_d1 <= k_buf_0_val_7_q0;
            elsif (((tmp_253_1_reg_4139 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0))) then 
                k_buf_0_val_8_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_8_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_8_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_1_reg_4139, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_1_reg_4139 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= tmp_48_fu_1598_p1(9 - 1 downto 0);
    k_buf_0_val_9_address1 <= k_buf_0_val_9_addr_reg_4244;

    k_buf_0_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_2_reg_4143, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_2_reg_4143 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_4130, tmp_6_reg_4121, tmp_253_2_reg_4143, k_buf_0_val_8_q0, ap_condition_2461)
    begin
        if ((ap_const_boolean_1 = ap_condition_2461)) then
            if (((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1))) then 
                k_buf_0_val_9_d1 <= k_buf_0_val_8_q0;
            elsif (((tmp_253_2_reg_4143 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0))) then 
                k_buf_0_val_9_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_9_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121, tmp_253_2_reg_4143, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_253_2_reg_4143 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_carry_1_fu_3345_p2 <= (tmp_94_fu_3337_p3 or rev8_fu_3331_p2);
    or_cond_i496_i_1_fu_904_p2 <= (tmp_279_1_fu_899_p2 and rev1_fu_893_p2);
    or_cond_i496_i_2_fu_966_p2 <= (tmp_279_2_fu_961_p2 and rev2_fu_955_p2);
    or_cond_i496_i_3_fu_1028_p2 <= (tmp_279_3_fu_1023_p2 and rev3_fu_1017_p2);
    or_cond_i496_i_4_fu_1090_p2 <= (tmp_279_4_fu_1085_p2 and rev4_fu_1079_p2);
    or_cond_i496_i_5_fu_1152_p2 <= (tmp_279_5_fu_1147_p2 and rev5_fu_1141_p2);
    or_cond_i496_i_6_fu_1214_p2 <= (tmp_279_6_fu_1209_p2 and rev6_fu_1203_p2);
    or_cond_i496_i_fu_842_p2 <= (tmp_21_fu_837_p2 and rev_fu_831_p2);
    or_cond_i_fu_1614_p2 <= (tmp_8_fu_1486_p2 and icmp_reg_4130);
    or_cond_i_i_fu_1517_p2 <= (tmp_10_fu_1512_p2 and rev7_fu_1506_p2);
    p_Val2_1_fu_3279_p4 <= p_Val2_s_fu_3273_p2(21 downto 14);
    p_Val2_2_fu_3301_p2 <= std_logic_vector(unsigned(tmp_2_i_i_cast_fu_3297_p1) + unsigned(p_Val2_1_fu_3279_p4));
    p_Val2_s_fu_3273_p2 <= std_logic_vector(unsigned(tmp_295_6_6_cast_fu_3269_p1) + unsigned(sum_V_6_5_cast_fu_3234_p1));
    p_assign_1_fu_1531_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_2_reg_639));
    p_assign_2_fu_1550_p2 <= std_logic_vector(signed(tmp_14_cast_reg_4102) - signed(p_p2_i_i_fu_1537_p3));
    p_assign_3_fu_1555_p3 <= 
        ImagLoc_x_fu_1492_p2 when (or_cond_i_i_fu_1517_p2(0) = '1') else 
        p_assign_2_fu_1550_p2;
    p_assign_6_1_fu_879_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_628));
    p_assign_6_2_fu_941_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_628));
    p_assign_6_3_fu_1003_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFC) + signed(t_V_reg_628));
    p_assign_6_4_fu_1065_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFB) + signed(t_V_reg_628));
    p_assign_6_5_fu_1127_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFA) + signed(t_V_reg_628));
    p_assign_6_6_fu_1189_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFF9) + signed(t_V_reg_628));
    p_assign_7_1_fu_918_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_628));
    p_assign_7_2_fu_980_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_628));
    p_assign_7_3_fu_1042_p2 <= std_logic_vector(unsigned(ap_const_lv32_4) - unsigned(t_V_reg_628));
    p_assign_7_4_fu_1104_p2 <= std_logic_vector(unsigned(ap_const_lv32_5) - unsigned(t_V_reg_628));
    p_assign_7_5_fu_1166_p2 <= std_logic_vector(unsigned(ap_const_lv32_6) - unsigned(t_V_reg_628));
    p_assign_7_6_fu_1228_p2 <= std_logic_vector(unsigned(ap_const_lv32_7) - unsigned(t_V_reg_628));
    p_assign_7_fu_856_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_628));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_4274_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_4274_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        p_Val2_2_fu_3301_p2 when (deleted_zeros_fu_3351_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_4274_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_4274_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_p2_i497_i_1_fu_924_p3 <= 
        p_assign_7_1_fu_918_p2 when (tmp_26_fu_910_p3(0) = '1') else 
        p_assign_6_1_fu_879_p2;
    p_p2_i497_i_2_fu_986_p3 <= 
        p_assign_7_2_fu_980_p2 when (tmp_29_fu_972_p3(0) = '1') else 
        p_assign_6_2_fu_941_p2;
    p_p2_i497_i_3_fu_1048_p3 <= 
        p_assign_7_3_fu_1042_p2 when (tmp_32_fu_1034_p3(0) = '1') else 
        p_assign_6_3_fu_1003_p2;
    p_p2_i497_i_4_fu_1110_p3 <= 
        p_assign_7_4_fu_1104_p2 when (tmp_35_fu_1096_p3(0) = '1') else 
        p_assign_6_4_fu_1065_p2;
    p_p2_i497_i_5_fu_1172_p3 <= 
        p_assign_7_5_fu_1166_p2 when (tmp_82_fu_1158_p3(0) = '1') else 
        p_assign_6_5_fu_1127_p2;
    p_p2_i497_i_6_fu_1234_p3 <= 
        p_assign_7_6_fu_1228_p2 when (tmp_85_fu_1220_p3(0) = '1') else 
        p_assign_6_6_fu_1189_p2;
    p_p2_i497_i_fu_862_p3 <= 
        p_assign_7_fu_856_p2 when (tmp_22_fu_848_p3(0) = '1') else 
        tmp_19_fu_817_p2;
    p_p2_i_i_fu_1537_p3 <= 
        p_assign_1_fu_1531_p2 when (tmp_88_fu_1523_p3(0) = '1') else 
        ImagLoc_x_fu_1492_p2;
    p_shl1_cast_fu_2377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_2369_p3),13));
    p_shl1_fu_2369_p3 <= (src_kernel_win_0_va_41_fu_334 & ap_const_lv4_0);
    p_shl2_cast_fu_2389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_2381_p3),13));
    p_shl2_fu_2381_p3 <= (src_kernel_win_0_va_41_fu_334 & ap_const_lv1_0);
    p_shl3_cast_fu_2464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_2457_p3),13));
    p_shl3_fu_2457_p3 <= (src_kernel_win_0_va_48_reg_4315 & ap_const_lv4_0);
    p_shl4_cast_fu_2475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_2468_p3),13));
    p_shl4_fu_2468_p3 <= (src_kernel_win_0_va_48_reg_4315 & ap_const_lv1_0);
    p_shl5_cast_fu_2696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_2688_p3),13));
    p_shl5_fu_2688_p3 <= (src_kernel_win_0_va_5_fu_190 & ap_const_lv4_0);
    p_shl6_cast_fu_2708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_2700_p3),13));
    p_shl6_fu_2700_p3 <= (src_kernel_win_0_va_5_fu_190 & ap_const_lv1_0);
    p_shl7_cast_fu_3255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_3248_p3),13));
    p_shl7_fu_3248_p3 <= (src_kernel_win_0_va_42_reg_4278_pp0_iter3_reg & ap_const_lv1_0);
    p_shl_cast_fu_3244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_3237_p3),13));
    p_shl_fu_3237_p3 <= (src_kernel_win_0_va_42_reg_4278_pp0_iter3_reg & ap_const_lv4_0);
    p_src_cols_V_read_cas_1_fu_658_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_1_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_1_fu_658_p0),12));

    p_src_cols_V_read_cas_fu_650_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_fu_650_p0),32));


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond460_i_reg_4197, or_cond_i_i_reg_4206, icmp_reg_4130, tmp_6_reg_4121)
    begin
        if ((((tmp_6_reg_4121 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_1) and (or_cond_i_i_reg_4206 = ap_const_lv1_1) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_i_i_reg_4206 = ap_const_lv1_1) and (icmp_reg_4130 = ap_const_lv1_0) and (exitcond460_i_reg_4197 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op341_read_state4, ap_predicate_op374_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op374_read_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op341_read_state4 = ap_const_boolean_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_src_rows_V_read_cas_1_fu_672_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_1_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_1_fu_672_p0),12));

    p_src_rows_V_read_cas_fu_654_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_fu_654_p0),32));

    r_V_41_0_2_fu_2415_p1 <= r_V_41_0_2_fu_2415_p10(8 - 1 downto 0);
    r_V_41_0_2_fu_2415_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_39_fu_326),16));
    r_V_41_0_4_fu_2429_p1 <= r_V_41_0_4_fu_2429_p10(8 - 1 downto 0);
    r_V_41_0_4_fu_2429_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_37_fu_318),16));
        r_V_41_0_6_cast_fu_3093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_41_0_6_reg_4337),24));

    r_V_41_0_6_fu_2479_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_2464_p1) - unsigned(p_shl4_cast_fu_2475_p1));
        r_V_41_0_cast_fu_2399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_s_fu_2393_p2),24));

    r_V_41_1_4_fu_2515_p1 <= r_V_41_1_4_fu_2515_p10(8 - 1 downto 0);
    r_V_41_1_4_fu_2515_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_31_fu_294),18));
    r_V_41_1_fu_2489_p1 <= r_V_41_1_fu_2489_p10(8 - 1 downto 0);
    r_V_41_1_fu_2489_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_35_fu_310),15));
    r_V_41_1_fu_2489_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_31) * unsigned(r_V_41_1_fu_2489_p1), 15));
    r_V_41_2_fu_2532_p1 <= r_V_41_2_fu_2532_p10(8 - 1 downto 0);
    r_V_41_2_fu_2532_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_29_fu_286),16));
    r_V_41_3_1_fu_2569_p1 <= r_V_41_3_1_fu_2569_p10(8 - 1 downto 0);
    r_V_41_3_1_fu_2569_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_22_fu_258),18));
    r_V_41_3_4_fu_3434_p0 <= ap_const_lv20_41D(12 - 1 downto 0);
    r_V_41_3_4_fu_3434_p1 <= r_V_41_3_4_fu_3434_p10(8 - 1 downto 0);
    r_V_41_3_4_fu_3434_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_19_fu_246),20));
    r_V_41_3_5_fu_2591_p1 <= r_V_41_3_5_fu_2591_p10(8 - 1 downto 0);
    r_V_41_3_5_fu_2591_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_18_fu_242),18));
    r_V_41_3_5_fu_2591_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv18_1EA) * unsigned(r_V_41_3_5_fu_2591_p1), 18));
    r_V_41_4_3_fu_3450_p0 <= ap_const_lv20_41D(12 - 1 downto 0);
    r_V_41_4_3_fu_3450_p1 <= r_V_41_4_3_fu_3450_p10(8 - 1 downto 0);
    r_V_41_4_3_fu_3450_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_14_fu_226),20));
    r_V_41_4_6_fu_2623_p1 <= r_V_41_4_6_fu_2623_p10(8 - 1 downto 0);
    r_V_41_4_6_fu_2623_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_44_reg_4291),16));
    r_V_41_4_6_fu_2623_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv16_6A) * unsigned(r_V_41_4_6_fu_2623_p1), 16));
    r_V_41_5_1_fu_2641_p1 <= r_V_41_5_1_fu_2641_p10(8 - 1 downto 0);
    r_V_41_5_1_fu_2641_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_10_fu_210),17));
    r_V_41_5_3_fu_2655_p1 <= r_V_41_5_3_fu_2655_p10(8 - 1 downto 0);
    r_V_41_5_3_fu_2655_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_fu_202),18));
    r_V_41_5_4_fu_2665_p1 <= r_V_41_5_4_fu_2665_p10(8 - 1 downto 0);
    r_V_41_5_4_fu_2665_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_7_fu_198),18));
    r_V_41_5_6_fu_2678_p1 <= r_V_41_5_6_fu_2678_p10(8 - 1 downto 0);
    r_V_41_5_6_fu_2678_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_43_reg_4285),15));
    r_V_41_5_6_fu_2678_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv15_31) * unsigned(r_V_41_5_6_fu_2678_p1), 15));
        r_V_41_6_6_cast_fu_3265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_41_6_6_fu_3259_p2),24));

    r_V_41_6_6_fu_3259_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_3244_p1) - unsigned(p_shl7_cast_fu_3255_p1));
        r_V_41_6_cast_fu_2718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_41_6_fu_2712_p2),24));

    r_V_41_6_fu_2712_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_2696_p1) - unsigned(p_shl6_cast_fu_2708_p1));
    r_V_s_fu_2393_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_2377_p1) - unsigned(p_shl2_cast_fu_2389_p1));
    rev1_fu_893_p2 <= (tmp_25_fu_885_p3 xor ap_const_lv1_1);
    rev2_fu_955_p2 <= (tmp_28_fu_947_p3 xor ap_const_lv1_1);
    rev3_fu_1017_p2 <= (tmp_31_fu_1009_p3 xor ap_const_lv1_1);
    rev4_fu_1079_p2 <= (tmp_34_fu_1071_p3 xor ap_const_lv1_1);
    rev5_fu_1141_p2 <= (tmp_81_fu_1133_p3 xor ap_const_lv1_1);
    rev6_fu_1203_p2 <= (tmp_84_fu_1195_p3 xor ap_const_lv1_1);
    rev7_fu_1506_p2 <= (tmp_87_fu_1498_p3 xor ap_const_lv1_1);
    rev8_fu_3331_p2 <= (tmp_93_fu_3323_p3 xor ap_const_lv1_1);
    rev_fu_831_p2 <= (tmp_20_fu_823_p3 xor ap_const_lv1_1);
    row_assign_8_0_t_fu_1278_p2 <= std_logic_vector(unsigned(tmp_1_reg_4080) - unsigned(tmp_39_fu_1270_p3));
    row_assign_8_1_t_fu_1310_p2 <= std_logic_vector(unsigned(tmp_1_reg_4080) - unsigned(tmp_43_fu_1302_p3));
    row_assign_8_2_t_fu_1342_p2 <= std_logic_vector(unsigned(tmp_1_reg_4080) - unsigned(tmp_47_fu_1334_p3));
    row_assign_8_3_t_fu_1374_p2 <= std_logic_vector(unsigned(tmp_1_reg_4080) - unsigned(tmp_60_fu_1366_p3));
    row_assign_8_4_t_fu_1406_p2 <= std_logic_vector(unsigned(tmp_1_reg_4080) - unsigned(tmp_65_fu_1398_p3));
    row_assign_8_5_t_fu_1438_p2 <= std_logic_vector(unsigned(tmp_1_reg_4080) - unsigned(tmp_70_fu_1430_p3));
    row_assign_8_6_t_fu_1470_p2 <= std_logic_vector(unsigned(tmp_1_reg_4080) - unsigned(tmp_74_fu_1462_p3));
    sel_tmp1_fu_1575_p2 <= (tmp_12_fu_1545_p2 and sel_tmp_fu_1569_p2);
    sel_tmp_fu_1569_p2 <= (tmp_87_fu_1498_p3 or tmp_10_not_fu_1563_p2);
    src_kernel_win_0_va_42_fu_2080_p3 <= 
        tmp_63_fu_2061_p9 when (tmp_15_reg_4151(0) = '1') else 
        col_buf_0_val_0_0_fu_1722_p3;
    src_kernel_win_0_va_43_fu_2106_p3 <= 
        tmp_69_fu_2087_p9 when (tmp_15_reg_4151(0) = '1') else 
        col_buf_0_val_1_0_fu_1748_p3;
    src_kernel_win_0_va_44_fu_2132_p3 <= 
        tmp_75_fu_2113_p9 when (tmp_15_reg_4151(0) = '1') else 
        col_buf_0_val_2_0_fu_1774_p3;
    src_kernel_win_0_va_45_fu_2158_p3 <= 
        tmp_76_fu_2139_p9 when (tmp_15_reg_4151(0) = '1') else 
        col_buf_0_val_3_0_fu_1800_p3;
    src_kernel_win_0_va_46_fu_2184_p3 <= 
        tmp_77_fu_2165_p9 when (tmp_15_reg_4151(0) = '1') else 
        col_buf_0_val_4_0_fu_1826_p3;
    src_kernel_win_0_va_47_fu_2210_p3 <= 
        tmp_78_fu_2191_p9 when (tmp_15_reg_4151(0) = '1') else 
        col_buf_0_val_5_0_fu_1852_p3;
    src_kernel_win_0_va_48_fu_2236_p3 <= 
        tmp_79_fu_2217_p9 when (tmp_15_reg_4151(0) = '1') else 
        col_buf_0_val_6_0_fu_1878_p3;
    sum_V_0_5_cast_fu_3090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_V_0_5_reg_4332),26));
    sum_V_0_5_fu_2451_p2 <= std_logic_vector(unsigned(tmp19_fu_2442_p2) + unsigned(tmp63_cast_fu_2448_p1));
    sum_V_6_5_cast_fu_3234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_V_6_5_reg_4397),27));
    sum_V_6_5_fu_3228_p2 <= std_logic_vector(unsigned(tmp41_fu_3175_p2) + unsigned(tmp85_cast_fu_3224_p1));
    tmp101_cast_fu_3206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp60_reg_4392),18));
    tmp102_cast_fu_2770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3544_p4),17));
    tmp104_cast_fu_2773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3555_p4),17));
    tmp19_fu_2442_p2 <= std_logic_vector(unsigned(tmp_295_0_cast_fu_2403_p1) + unsigned(tmp62_cast_fu_2439_p1));
    tmp22_fu_3106_p2 <= std_logic_vector(unsigned(tmp_295_0_6_cast_fu_3096_p1) + unsigned(sum_V_0_5_cast_fu_3090_p1));
    tmp25_fu_3115_p2 <= std_logic_vector(unsigned(tmp22_fu_3106_p2) + unsigned(tmp69_cast_fu_3112_p1));
    tmp29_fu_3127_p2 <= std_logic_vector(unsigned(tmp72_cast_fu_3121_p1) + unsigned(tmp73_cast_fu_3124_p1));
    tmp30_fu_3137_p2 <= std_logic_vector(unsigned(tmp25_fu_3115_p2) + unsigned(tmp71_cast_fu_3133_p1));
    tmp39_fu_3155_p2 <= std_logic_vector(unsigned(tmp81_cast_fu_3149_p1) + unsigned(tmp83_cast_fu_3152_p1));
    tmp40_fu_3165_p2 <= std_logic_vector(unsigned(tmp76_cast_fu_3146_p1) + unsigned(tmp80_cast_fu_3161_p1));
    tmp41_fu_3175_p2 <= std_logic_vector(unsigned(tmp30_fu_3137_p2) + unsigned(tmp75_cast_fu_3171_p1));
    tmp45_fu_2758_p2 <= std_logic_vector(unsigned(tmp88_cast_fu_2752_p1) + unsigned(tmp89_cast_fu_2755_p1));
    tmp50_fu_3190_p2 <= std_logic_vector(unsigned(tmp92_cast_fu_3184_p1) + unsigned(tmp94_cast_fu_3187_p1));
    tmp51_fu_3200_p2 <= std_logic_vector(unsigned(tmp87_cast_fu_3181_p1) + unsigned(tmp91_cast_fu_3196_p1));
    tmp60_fu_2776_p2 <= std_logic_vector(unsigned(tmp102_cast_fu_2770_p1) + unsigned(tmp104_cast_fu_2773_p1));
    tmp61_fu_3209_p2 <= std_logic_vector(unsigned(tmp55_reg_4387) + unsigned(tmp101_cast_fu_3206_p1));
    tmp62_cast_fu_2439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3366_p3),25));
    tmp62_fu_3218_p2 <= std_logic_vector(unsigned(tmp51_fu_3200_p2) + unsigned(tmp96_cast_fu_3214_p1));
    tmp63_cast_fu_2448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3375_p4),25));
    tmp69_cast_fu_3112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp24_reg_4342),26));
    tmp71_cast_fu_3133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp29_fu_3127_p2),26));
    tmp72_cast_fu_3121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp26_reg_4347),21));
    tmp73_cast_fu_3124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp28_reg_4352),21));
    tmp75_cast_fu_3171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp40_fu_3165_p2),26));
    tmp76_cast_fu_3146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3566_p4),21));
    tmp80_cast_fu_3161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp39_fu_3155_p2),21));
    tmp81_cast_fu_3149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp36_reg_4362),20));
    tmp83_cast_fu_3152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp38_reg_4367),20));
    tmp85_cast_fu_3224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp62_fu_3218_p2),26));
    tmp87_cast_fu_3181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp45_reg_4372),20));
    tmp88_cast_fu_2752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3456_p3),19));
    tmp89_cast_fu_2755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3512_p4),19));
    tmp91_cast_fu_3196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp50_fu_3190_p2),20));
    tmp92_cast_fu_3184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp47_reg_4377),18));
    tmp94_cast_fu_3187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp49_reg_4382),18));
    tmp96_cast_fu_3214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp61_fu_3209_p2),20));
    tmp_10_fu_1512_p2 <= "1" when (signed(ImagLoc_x_fu_1492_p2) < signed(p_src_cols_V_read_cas_reg_4044)) else "0";
    tmp_10_not_fu_1563_p2 <= (tmp_10_fu_1512_p2 xor ap_const_lv1_1);
    tmp_11_fu_690_p0 <= p_src_cols_V_read;
    tmp_11_fu_690_p1 <= tmp_11_fu_690_p0(3 - 1 downto 0);
    tmp_12_fu_1545_p2 <= "1" when (signed(p_p2_i_i_fu_1537_p3) < signed(p_src_cols_V_read_cas_reg_4044)) else "0";
        tmp_13_cast_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_718_p3),13));

    tmp_13_fu_740_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(tmp_11_fu_690_p1));
        tmp_14_cast_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_730_p2),32));

    tmp_14_fu_784_p2 <= "1" when (t_V_reg_628 = ap_const_lv32_3) else "0";
    tmp_15_fu_808_p2 <= "1" when (unsigned(t_V_reg_628) > unsigned(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_16_fu_694_p0 <= p_src_rows_V_read;
    tmp_16_fu_694_p1 <= tmp_16_fu_694_p0(2 - 1 downto 0);
    tmp_17_fu_768_p4 <= t_V_reg_628(31 downto 2);
    tmp_18_fu_813_p1 <= t_V_reg_628(3 - 1 downto 0);
    tmp_19_fu_817_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_628));
    tmp_1_fu_706_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(tmp_9_fu_686_p1));
    tmp_209_0_not_fu_762_p2 <= (tmp_6_fu_757_p2 xor ap_const_lv1_1);
    tmp_20_fu_823_p3 <= tmp_19_fu_817_p2(31 downto 31);
    tmp_21_fu_837_p2 <= "1" when (signed(tmp_19_fu_817_p2) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_22_fu_848_p3 <= tmp_19_fu_817_p2(31 downto 31);
    tmp_23_fu_870_p2 <= "1" when (signed(p_p2_i497_i_fu_862_p3) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_240_s_fu_698_p3 <= (tmp_16_fu_694_p1 & ap_const_lv1_0);
    tmp_24_fu_875_p1 <= p_p2_i497_i_fu_862_p3(3 - 1 downto 0);
    tmp_253_1_fu_790_p2 <= "1" when (t_V_reg_628 = ap_const_lv32_2) else "0";
    tmp_253_2_fu_796_p2 <= "1" when (t_V_reg_628 = ap_const_lv32_1) else "0";
    tmp_253_3_fu_802_p2 <= "1" when (t_V_reg_628 = ap_const_lv32_0) else "0";
    tmp_25_fu_885_p3 <= p_assign_6_1_fu_879_p2(31 downto 31);
    tmp_26_fu_910_p3 <= p_assign_6_1_fu_879_p2(31 downto 31);
    tmp_279_1_fu_899_p2 <= "1" when (signed(p_assign_6_1_fu_879_p2) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_279_2_fu_961_p2 <= "1" when (signed(p_assign_6_2_fu_941_p2) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_279_3_fu_1023_p2 <= "1" when (signed(p_assign_6_3_fu_1003_p2) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_279_4_fu_1085_p2 <= "1" when (signed(p_assign_6_4_fu_1065_p2) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_279_5_fu_1147_p2 <= "1" when (signed(p_assign_6_5_fu_1127_p2) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_279_6_fu_1209_p2 <= "1" when (signed(p_assign_6_6_fu_1189_p2) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_27_fu_937_p1 <= p_p2_i497_i_1_fu_924_p3(3 - 1 downto 0);
    tmp_288_1_fu_932_p2 <= "1" when (signed(p_p2_i497_i_1_fu_924_p3) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_288_2_fu_994_p2 <= "1" when (signed(p_p2_i497_i_2_fu_986_p3) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_288_3_fu_1056_p2 <= "1" when (signed(p_p2_i497_i_3_fu_1048_p3) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_288_4_fu_1118_p2 <= "1" when (signed(p_p2_i497_i_4_fu_1110_p3) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_288_5_fu_1180_p2 <= "1" when (signed(p_p2_i497_i_5_fu_1172_p3) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_288_6_fu_1242_p2 <= "1" when (signed(p_p2_i497_i_6_fu_1234_p3) < signed(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_28_fu_947_p3 <= p_assign_6_2_fu_941_p2(31 downto 31);
    tmp_295_0_6_cast_fu_3096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_41_0_6_cast_fu_3093_p1),26));
    tmp_295_0_cast_fu_2403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_41_0_cast_fu_2399_p1),25));
    tmp_295_6_6_cast_fu_3269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_41_6_6_cast_fu_3265_p1),27));
    tmp_29_fu_972_p3 <= p_assign_6_2_fu_941_p2(31 downto 31);
    tmp_2_fu_712_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(tmp_240_s_fu_698_p3));
    tmp_2_i_i_cast_fu_3297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_92_fu_3289_p3),8));
    tmp_30_fu_999_p1 <= p_p2_i497_i_2_fu_986_p3(3 - 1 downto 0);
    tmp_31_fu_1009_p3 <= p_assign_6_3_fu_1003_p2(31 downto 31);
    tmp_32_fu_1034_p3 <= p_assign_6_3_fu_1003_p2(31 downto 31);
    tmp_33_fu_1061_p1 <= p_p2_i497_i_3_fu_1048_p3(3 - 1 downto 0);
    tmp_34_fu_1071_p3 <= p_assign_6_4_fu_1065_p2(31 downto 31);
    tmp_35_fu_1096_p3 <= p_assign_6_4_fu_1065_p2(31 downto 31);
    tmp_36_fu_1251_p2 <= std_logic_vector(unsigned(tmp_2_reg_4091) - unsigned(tmp_24_fu_875_p1));
    tmp_37_fu_1256_p3 <= 
        tmp_24_fu_875_p1 when (tmp_23_fu_870_p2(0) = '1') else 
        tmp_36_fu_1251_p2;
    tmp_38_fu_1264_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(tmp_18_fu_813_p1));
    tmp_39_fu_1270_p3 <= 
        tmp_38_fu_1264_p2 when (or_cond_i496_i_fu_842_p2(0) = '1') else 
        tmp_37_fu_1256_p3;
    tmp_3_fu_718_p1 <= p_src_cols_V_read;
    tmp_3_fu_718_p3 <= (tmp_3_fu_718_p1 & ap_const_lv1_0);
    tmp_40_fu_1283_p2 <= std_logic_vector(unsigned(tmp_2_reg_4091) - unsigned(tmp_27_fu_937_p1));
    tmp_41_fu_1288_p3 <= 
        tmp_27_fu_937_p1 when (tmp_288_1_fu_932_p2(0) = '1') else 
        tmp_40_fu_1283_p2;
    tmp_42_fu_1296_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(tmp_18_fu_813_p1));
    tmp_43_fu_1302_p3 <= 
        tmp_42_fu_1296_p2 when (or_cond_i496_i_1_fu_904_p2(0) = '1') else 
        tmp_41_fu_1288_p3;
    tmp_44_fu_1315_p2 <= std_logic_vector(unsigned(tmp_2_reg_4091) - unsigned(tmp_30_fu_999_p1));
    tmp_45_fu_1320_p3 <= 
        tmp_30_fu_999_p1 when (tmp_288_2_fu_994_p2(0) = '1') else 
        tmp_44_fu_1315_p2;
    tmp_46_fu_1328_p2 <= std_logic_vector(signed(ap_const_lv3_5) + signed(tmp_18_fu_813_p1));
    tmp_47_fu_1334_p3 <= 
        tmp_46_fu_1328_p2 when (or_cond_i496_i_2_fu_966_p2(0) = '1') else 
        tmp_45_fu_1320_p3;
    tmp_48_fu_1598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_1581_p3),64));
    tmp_49_fu_1347_p2 <= std_logic_vector(unsigned(tmp_2_reg_4091) - unsigned(tmp_33_fu_1061_p1));
    tmp_4_fu_730_p2 <= std_logic_vector(signed(ap_const_lv13_1FFE) + signed(tmp_13_cast_fu_726_p1));
    tmp_50_fu_1123_p1 <= p_p2_i497_i_4_fu_1110_p3(3 - 1 downto 0);
    tmp_58_fu_1352_p3 <= 
        tmp_33_fu_1061_p1 when (tmp_288_3_fu_1056_p2(0) = '1') else 
        tmp_49_fu_1347_p2;
    tmp_59_fu_1360_p2 <= (tmp_18_fu_813_p1 xor ap_const_lv3_4);
        tmp_5_cast_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_676_p2),32));

    tmp_5_fu_676_p2 <= std_logic_vector(unsigned(ap_const_lv12_4) + unsigned(p_src_rows_V_read_cas_1_fu_672_p1));
    tmp_60_fu_1366_p3 <= 
        tmp_59_fu_1360_p2 when (or_cond_i496_i_3_fu_1028_p2(0) = '1') else 
        tmp_58_fu_1352_p3;
    tmp_61_fu_1379_p2 <= std_logic_vector(unsigned(tmp_2_reg_4091) - unsigned(tmp_50_fu_1123_p1));
    tmp_62_fu_1384_p3 <= 
        tmp_50_fu_1123_p1 when (tmp_288_4_fu_1118_p2(0) = '1') else 
        tmp_61_fu_1379_p2;
    tmp_64_fu_1392_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(tmp_18_fu_813_p1));
    tmp_65_fu_1398_p3 <= 
        tmp_64_fu_1392_p2 when (or_cond_i496_i_4_fu_1090_p2(0) = '1') else 
        tmp_62_fu_1384_p3;
    tmp_66_fu_1411_p2 <= std_logic_vector(unsigned(tmp_2_reg_4091) - unsigned(tmp_83_fu_1185_p1));
    tmp_67_fu_1416_p3 <= 
        tmp_83_fu_1185_p1 when (tmp_288_5_fu_1180_p2(0) = '1') else 
        tmp_66_fu_1411_p2;
    tmp_68_fu_1424_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(tmp_18_fu_813_p1));
    tmp_6_fu_757_p2 <= "1" when (unsigned(t_V_reg_628) < unsigned(p_src_rows_V_read_cas_reg_4050)) else "0";
    tmp_70_fu_1430_p3 <= 
        tmp_68_fu_1424_p2 when (or_cond_i496_i_5_fu_1152_p2(0) = '1') else 
        tmp_67_fu_1416_p3;
    tmp_71_fu_1443_p2 <= std_logic_vector(unsigned(tmp_2_reg_4091) - unsigned(tmp_86_fu_1247_p1));
    tmp_72_fu_1448_p3 <= 
        tmp_86_fu_1247_p1 when (tmp_288_6_fu_1242_p2(0) = '1') else 
        tmp_71_fu_1443_p2;
    tmp_73_fu_1456_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(tmp_18_fu_813_p1));
    tmp_74_fu_1462_p3 <= 
        tmp_73_fu_1456_p2 when (or_cond_i496_i_6_fu_1214_p2(0) = '1') else 
        tmp_72_fu_1448_p3;
    tmp_80_fu_3307_p4 <= p_Val2_s_fu_3273_p2(26 downto 22);
    tmp_81_fu_1133_p3 <= p_assign_6_5_fu_1127_p2(31 downto 31);
    tmp_82_fu_1158_p3 <= p_assign_6_5_fu_1127_p2(31 downto 31);
    tmp_83_fu_1185_p1 <= p_p2_i497_i_5_fu_1172_p3(3 - 1 downto 0);
    tmp_84_fu_1195_p3 <= p_assign_6_6_fu_1189_p2(31 downto 31);
    tmp_85_fu_1220_p3 <= p_assign_6_6_fu_1189_p2(31 downto 31);
    tmp_86_fu_1247_p1 <= p_p2_i497_i_6_fu_1234_p3(3 - 1 downto 0);
    tmp_87_fu_1498_p3 <= ImagLoc_x_fu_1492_p2(31 downto 31);
    tmp_88_fu_1523_p3 <= ImagLoc_x_fu_1492_p2(31 downto 31);
    tmp_89_fu_1589_p1 <= x_fu_1581_p3(3 - 1 downto 0);
    tmp_8_fu_1486_p2 <= "1" when (unsigned(t_V_2_reg_639) > unsigned(ap_const_lv32_5)) else "0";
    tmp_92_fu_3289_p3 <= p_Val2_s_fu_3273_p2(13 downto 13);
    tmp_93_fu_3323_p3 <= p_Val2_s_fu_3273_p2(21 downto 21);
    tmp_94_fu_3337_p3 <= p_Val2_2_fu_3301_p2(7 downto 7);
    tmp_9_fu_686_p0 <= p_src_rows_V_read;
    tmp_9_fu_686_p1 <= tmp_9_fu_686_p0(3 - 1 downto 0);
        tmp_cast_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_662_p2),32));

    tmp_s_fu_662_p2 <= std_logic_vector(unsigned(ap_const_lv12_6) + unsigned(p_src_cols_V_read_cas_1_fu_658_p1));
    x_fu_1581_p3 <= 
        p_p2_i_i_fu_1537_p3 when (sel_tmp1_fu_1575_p2(0) = '1') else 
        p_assign_3_fu_1555_p3;
end behav;
