
*** Running vivado
    with args -log mig_7series.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mig_7series.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mig_7series.tcl -notrace
Command: synth_design -top mig_7series -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 726.070 ; gain = 177.383
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal init_calib_complete is not declared [c:/Users/ramon/Documents/GITHUB/UT_DRAM/UT_DRAM.srcs/sources_1/ip/mig_7series/mig_7series/user_design/rtl/mig_7series.vhd:150]
ERROR: [Synth 8-2029] formal sys_clk_i has no actual or default value [c:/Users/ramon/Documents/GITHUB/UT_DRAM/UT_DRAM.srcs/sources_1/ip/mig_7series/mig_7series/user_design/rtl/mig_7series.vhd:135]
INFO: [Synth 8-994] sys_clk_i is declared here [c:/Users/ramon/Documents/GITHUB/UT_DRAM/UT_DRAM.srcs/sources_1/ip/mig_7series/mig_7series/user_design/rtl/mig_7series.vhd:122]
INFO: [Synth 8-994] clk_ref_i is declared here [c:/Users/ramon/Documents/GITHUB/UT_DRAM/UT_DRAM.srcs/sources_1/ip/mig_7series/mig_7series/user_design/rtl/mig_7series.vhd:124]
INFO: [Synth 8-994] sys_rst is declared here [c:/Users/ramon/Documents/GITHUB/UT_DRAM/UT_DRAM.srcs/sources_1/ip/mig_7series/mig_7series/user_design/rtl/mig_7series.vhd:126]
INFO: [Synth 8-2810] unit arch_mig_7series ignored due to previous errors [c:/Users/ramon/Documents/GITHUB/UT_DRAM/UT_DRAM.srcs/sources_1/ip/mig_7series/mig_7series/user_design/rtl/mig_7series.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 804.070 ; gain = 255.383
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 13:15:05 2020...
