[{"q":"<p>In Verilog, you are given the following code statement. Which of the following can be used in place of X in the code to represent the provided logic design correctly:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>'timescale 1ns/100ps\n'default_nettype none\nmodule circuit(A, B, C, D, E);\n       output D, E;\n       input A, B, C;\n       wire d1;\n       X\nendmodule</code></pre>\n\n<p><strong>Logic design</strong></p>\n\n<p><strong><img alt=\"\" height=\"271\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/e9b37085-9ad8-4386-b69e-c4ec110a2b32.png\" width=\"809\"></strong></p>\n\n<p> </p>","a":[{"id":1210898,"option":"and #(50) G1 (d1, A, B);\r\nnot #(20) G2 (E, B);\r\nor #(30) G3 (D, d1, E);","correct":false},{"id":1210899,"option":"and #(50) G1 (d1, A, B);\r\nnot #(20) G2 (d1, C);\r\nor #(30) G3 (D, d1, E);","correct":false},{"id":1210900,"option":"and #(50) G1 (d1, A, B);\r\nnot #(20) G2 (E, C);\r\nor #(30) G3 (D, d1, E);","correct":true},{"id":1210901,"option":"or #(50) G1 (d1, A, B);\r\nnot #(20) G3 (E, C);\r\nand #(30) G2 (D, d1, E);","correct":false}]},{"q":"<p>In digital design, you are given the following block diagram that represents the relationship between the control logic and data-processing operations. Which of these statements about this relationship are correct: </p>\n\n<p><strong>Block diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"425\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/ec336851-390c-45c8-89d1-b32a924533eb.png\" width=\"873\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The data-processing path manipulates data in the registers in accordance with the system's requirements.</li>\n\t<li>An internal feedback path from the datapath unit to the control unit provides the status condition that determines the sequence of control signals. These signals direct the operation of the datapath unit.  </li>\n\t<li>The control unit provides a sequence of commands to the datapath unit.</li>\n</ol>","a":[{"id":1208806,"option":"1 and 3","correct":false},{"id":1208807,"option":"2 and 3","correct":false},{"id":1208808,"option":"1 and 2","correct":false},{"id":1208809,"option":"All of these","correct":true}]},{"q":"<p>In digital design, you are given the following circuit configuration. Which of these statements about this configuration are correct:</p>\n\n<p><strong>Circuit configuration</strong></p>\n\n<p><strong><img alt=\"\" height=\"450\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/942dfc15-b1a9-4001-b518-25e1a05c5d85.png\" width=\"552\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>It represents a basic DTL NAND gate as each input is associated with one diode. </li>\n\t<li>It represents a basic RTL NAND gate as each input is associated with one diode. </li>\n\t<li>The diode and the <span class=\"mathjax-latex\">\\(5\\ k\\Omega\\)</span> resistor forms an AND gate.</li>\n\t<li>The diode and the <span class=\"mathjax-latex\">\\(5\\ k\\Omega\\)</span> resistor forms an OR gate.</li>\n\t<li>The transistor serves as a current amplifier while inverting the digital signal.</li>\n\t<li>The transistor serves as a voltage amplifier while inverting the digital signal.</li>\n\t<li>The level of low voltage is 0.2 V and the level of high voltage is 4 and 5 V.</li>\n</ol>","a":[{"id":1210462,"option":"1, 2, 3, and 4","correct":false},{"id":1210463,"option":"2, 3, 4, and 6","correct":false},{"id":1210464,"option":"1, 3, 5, and 7","correct":true},{"id":1210465,"option":"2, 3, 6, and 7","correct":false}]},{"q":"<p>In RTL, which of these logical designs does the following ASMD chart represent:</p>\n\n<p><strong><img alt=\"\" height=\"766\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/8023f1b7-4a77-49d7-8f9a-3a60a63dd91f.png\" width=\"520\"></strong></p>","a":[{"id":1212925,"option":"Multiplexer","correct":false},{"id":1212926,"option":"Repetitive-subtraction divider","correct":false},{"id":1212927,"option":"Repetitive-addition multiplier","correct":true},{"id":1212928,"option":"Decoder","correct":false}]},{"q":"<p>In VHDL, you are given the following buffer model with a single input A and a single output B. The waveform corresponding to the buffer is given in the following diagram.</p>\n\n<p>From the waveform, the buffer predicts a new event of 0 value on B at <span class=\"mathjax-latex\">\\(40\\ ns\\)</span>. Also, the event scheduled on B at <span class=\"mathjax-latex\">\\(30\\ ns\\)</span> has still not occurred. This causes a clash and the simulator preempts the event to <span class=\"mathjax-latex\">\\(30\\ ns\\)</span>. Which of these describe the reason for this preemption?</p>\n\n<p><strong>Buffer model</strong></p>\n\n<p><strong><img alt=\"\" height=\"164\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/d241cfba-da9c-4afa-ade1-538a7a108a17.png\" width=\"388\"></strong></p>\n\n<p><strong>Waveform</strong></p>\n\n<p><strong><img alt=\"\" height=\"280\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/b5819061-59f6-49fd-ab72-813f2a33b8c7.png\" width=\"580\"></strong></p>\n\n<p><strong>Reasons</strong></p>\n\n<ol>\n\t<li>The effect of the preemption causes the pulse to be raised to value 1 because, according to the inertial delay model, the first event at <span class=\"mathjax-latex\">\\(40\\ ns\\)</span> exceeded its time limit to match the time of the output signal. </li>\n\t<li>The effect of the preemption causes the pulse to be swallowed because, according to the inertial delay model, the first event at <span class=\"mathjax-latex\">\\(30\\ ns\\)</span> did not have enough time to overcome the inertia of the output signal. </li>\n\t<li>The effect of the preemption causes the pulse to become flat with value x because, according to the inertial delay model, the first event at <span class=\"mathjax-latex\">\\(30\\ ns\\)</span> did not have enough time to overcome the inertia of the input signal.</li>\n\t<li>The effect of the preemption causes the pulse to be swallowed because, according to the inertial delay model, the first event at <span class=\"mathjax-latex\">\\(40\\ ns\\)</span> did not have enough time to overcome the inertia of the input signal. </li>\n</ol>","a":[{"id":1212585,"option":"1","correct":false},{"id":1212586,"option":"2","correct":true},{"id":1212587,"option":"3","correct":false},{"id":1212588,"option":"4","correct":false}]},{"q":"<p>In Verilog, which of these diagrams are represented in the following code:</p>\n\n<pre class=\"prettyprint\"><code>module design(out, a, b);\noutput out;\ninput a,b;\nwire c;\nsupply1 pwr;\nsupply0 gnd;\npmos(c, pwr, b);\npmos(out, c, a);\nnmos (out, gnd, a);\nnmos(out, gnd, b);\nendmodule\n</code></pre>\n\n<p><strong>Diagrams</strong></p>\n\n<ol>\n\t<li><strong><img alt=\"\" height=\"585\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/a95f82c8-17ab-4007-8f86-b04e2618ec76.png\" width=\"557\"></strong></li>\n\t<li><strong><img alt=\"\" height=\"585\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/3942ba3b-ba40-4f8c-9958-32fe1fd516f3.png\" width=\"573\"></strong></li>\n\t<li><strong><img alt=\"\" height=\"593\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/9fbf46c0-84bc-40e7-be9d-2036f96f8335.png\" width=\"541\"></strong></li>\n</ol>","a":[{"id":1212701,"option":"1","correct":true},{"id":1212702,"option":"2","correct":false},{"id":1212703,"option":"3","correct":false},{"id":1212704,"option":"None of these","correct":false}]},{"q":"<p>In digital logic design, if <span class=\"mathjax-latex\">\\(F_2 = AB+AC+BC\\)</span>, <span class=\"mathjax-latex\">\\(A=1\\)</span>, <span class=\"mathjax-latex\">\\(B=1\\)</span>, and <span class=\"mathjax-latex\">\\(C=1\\)</span> in the following logic diagram, then what is the value of <span class=\"mathjax-latex\">\\(F_1\\)</span>?</p>\n\n<p><strong><img alt=\"\" height=\"447\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/7180eee4-39f0-4c84-bb2a-89c02d0791f0.png\" width=\"792\"></strong>.</p>","a":[{"id":1193989,"option":"1","correct":true},{"id":1193990,"option":"0","correct":false},{"id":1193991,"option":"10","correct":false},{"id":1193992,"option":"01","correct":false}]},{"q":"<p>In digital logic design, you are given the following two-to-four-line decoder with an enable input <strong>E</strong>. If <span class=\"mathjax-latex\">\\(A = 1\\)</span>, <span class=\"mathjax-latex\">\\(B = 0\\)</span>, and <span class=\"mathjax-latex\">\\(E = 0\\)</span>, then what are the values of <span class=\"mathjax-latex\">\\(D0\\)</span>, <span class=\"mathjax-latex\">\\(D1\\)</span>, <span class=\"mathjax-latex\">\\(D2\\)</span>, and <span class=\"mathjax-latex\">\\(D3\\)</span>?</p>\n\n<p><strong>Two-to-four-line decoder</strong></p>\n\n<p><strong><img alt=\"\" height=\"260\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/43af7239-986b-43ff-9975-708e15bb328e.png\" width=\"482\"></strong></p>","a":[{"id":1194001,"option":"1111","correct":false},{"id":1194002,"option":"1101","correct":true},{"id":1194003,"option":"0111","correct":false},{"id":1194004,"option":"0111","correct":false}]},{"q":"<p>In the following digital logic design diagram, which of these gate designs represents <span class=\"mathjax-latex\">\\(F = (AB+CD)'\\)</span>?</p>\n\n<p><strong><img alt=\"\" height=\"298\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/3db4d019-00e4-4357-9567-42afeb44626f.png\" width=\"491\"></strong></p>","a":[{"id":1193981,"option":"Wired-OR in ECL gates","correct":false},{"id":1193982,"option":"Wired-AND in open-collector TTL NAND gates","correct":true},{"id":1193983,"option":"Wired-OR in TTL gates","correct":false},{"id":1193984,"option":"Wired-AND in open-collector ECL NAND gates","correct":false}]},{"q":"<p>In HDL, which of the following statements about <strong>Verilog</strong> are correct:</p>\n\n<ol>\n\t<li>It uses a four-value logic—0, 1, True, x. Here, x represents the output that is computed but cannot be displayed because of its large value.</li>\n\t<li>It uses a four-value logic—0, 1, z, None. Here, z represents a high-impedance value.</li>\n\t<li>It uses a four-value logic—0, 1, x, y. Here, x represents the output that Verilog is unable to compute and z represents a high-impedance value. </li>\n\t<li>x AND 1=x but x AND 0=0</li>\n</ol>","a":[{"id":1210894,"option":"1 and 2","correct":false},{"id":1210895,"option":"2 and 3","correct":false},{"id":1210896,"option":"3 and 4","correct":true},{"id":1210897,"option":"1 and 4","correct":false}]},{"q":"<p>In digital design, consider a standard TTL logic design.</p>\n\n<p>You are given a current source of <span class=\"mathjax-latex\">\\(400\\mu A\\)</span> and each gate requires a current of <span class=\"mathjax-latex\">\\(40 \\mu A\\)</span> the TTL logic design to operate correctly. Each gate input supplies a current of <span class=\"mathjax-latex\">\\(1.6 \\mu A\\)</span> and has a fan-out of 10.</p>\n\n<p>Determine the current sink value for all the gate inputs connected to the TTL logic design.</p>","a":[{"id":1208756,"option":"16 mA","correct":true},{"id":1208757,"option":"0.16mA","correct":false},{"id":1208758,"option":"100 mA","correct":false},{"id":1208759,"option":"0.1 mA","correct":false}]},{"q":"<p>In HDL, you are given code that represents the structural form of a network logic. Which of the following network logic is computed in this code?</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>or or1(z, x1, x2, x3, x4);\nand and1(x1,a,b);\nand and2(x2,a,c);\nnot not1(na,a);\nnot not2(ne,e);\nand and3(x3,na,d);\nand and4(x4,ne,d);</code></pre>\n\n<p> </p>","a":[{"id":1210886,"option":"z = a.b +a.c+ad+ed","correct":false},{"id":1210887,"option":"z = a.b' +a'.c+ad+ed","correct":false},{"id":1210888,"option":"z = a.b +a.c+a'd+e'd","correct":true},{"id":1210889,"option":"z = a.b +a.c'+a'd+ed'","correct":false}]},{"q":"<p>In digital design, which of the following statements about the <strong>Schottky</strong> transistor is correct:</p>\n\n<ol>\n\t<li>The use of the Schottky transistor in a TTL increases propagation delay without power dissipation loss.</li>\n\t<li>The use of the Schottky transistor in a TTL decreases propagation delay without power dissipation loss.</li>\n\t<li>The use of the Schottky transistor in a TTL decreases propagation delay with significant power dissipation loss.</li>\n\t<li>The use of the Schottky transistor in a TTL increases propagation delay with significant power dissipation loss.</li>\n</ol>\n\n<p> </p>","a":[{"id":1208802,"option":"1","correct":false},{"id":1208803,"option":"2","correct":true},{"id":1208804,"option":"3","correct":false},{"id":1208805,"option":"4","correct":false}]},{"q":"<p>In digital design, which of the following statements about the <strong>emitter-coupled logic</strong> are correct:</p>\n\n<ol>\n\t<li>It represents the non-saturated digital logic family. </li>\n\t<li>This logic family has the lowest propagation delay and is used mostly in systems that require a very high-speed operation.</li>\n\t<li>It has high noise immunity and low power dissipation.</li>\n</ol>\n\n<p> </p>","a":[{"id":1210454,"option":"1 and 2","correct":true},{"id":1210455,"option":"2 and 3","correct":false},{"id":1210456,"option":"1 and 3","correct":false},{"id":1210457,"option":"All of these","correct":false}]},{"q":"<p>In digital design, you are given a <strong>TTL open-collector</strong> gate with the following specifications. If you replace the passive pull-up resistor <span class=\"mathjax-latex\">\\(R_L\\)</span> with an active pull-up circuit, then which of the following statements about this scenario is correct?</p>\n\n<p><strong>Specifications</strong></p>\n\n<ol>\n\t<li>Total load capacitance <span class=\"mathjax-latex\">\\(C\\)</span> = <span class=\"mathjax-latex\">\\(15\\ pF\\)</span></li>\n\t<li>External resistor with <span class=\"mathjax-latex\">\\(R_L\\)</span> = <span class=\"mathjax-latex\">\\(4\\ k \\Omega\\)</span></li>\n\t<li>Propagation delay during turnoff time = <span class=\"mathjax-latex\">\\(35\\ ns\\)</span></li>\n</ol>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The propagation delay increases by <span class=\"mathjax-latex\">\\(10\\ ns\\)</span>, and therefore, the total propagation delay is <span class=\"mathjax-latex\">\\(45\\ ns\\)</span>.</li>\n\t<li>The propagation delay reduces to <span class=\"mathjax-latex\">\\(10\\ ns\\)</span>.</li>\n\t<li>The propagation delay reduces by <span class=\"mathjax-latex\">\\(10\\ ns\\)</span>, and therefore, the total propagation delay is <span class=\"mathjax-latex\">\\(25\\ ns\\)</span>.</li>\n</ol>","a":[{"id":1210397,"option":"1","correct":false},{"id":1210398,"option":"2","correct":true},{"id":1210399,"option":"3","correct":false},{"id":1210400,"option":"None of these","correct":false}]},{"q":"<p>In digital design, which of the following statements about <strong>noise margin</strong> is correct:</p>\n\n<ol>\n\t<li>It is the minimum noise voltage that is added to an input signal of a digital circuit such that it does not cause an undesirable change in the circuit's output.</li>\n\t<li>It is the maximum noise voltage that is added to an input signal of a digital circuit such that it does not cause an undesirable change in the circuit's output.</li>\n\t<li>It is the maximum noise voltage that is added to the output signal of a digital circuit such that it does not cause an undesirable change in the circuit's input.</li>\n\t<li>It is the maximum noise voltage that is added to the input signal of a digital circuit such that it causes an undesirable change in the circuit's input.</li>\n</ol>\n\n<p> </p>","a":[{"id":1208760,"option":"1","correct":false},{"id":1208761,"option":"2","correct":false},{"id":1208762,"option":"3","correct":true},{"id":1208763,"option":"4","correct":false}]},{"q":"<p>In digital logic design, which of the following statements about a <strong>decoder-demultiplexer</strong> is correct:</p>\n\n<ol>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a demultiplexer with an enable input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a decoder with an enable input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a decoder with a carry input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from different circuits, and therefore, a decoder cannot represent a decoder-demultiplexer.</li>\n</ol>","a":[{"id":1194005,"option":"1","correct":false},{"id":1194006,"option":"2","correct":true},{"id":1194007,"option":"3","correct":false},{"id":1194008,"option":"4","correct":false}]},{"q":"<p>In digital logic, you are given an <strong>SR</strong> latch with the following specifications. If <span class=\"mathjax-latex\">\\(S = 1\\)</span>, <span class=\"mathjax-latex\">\\(R = 1\\)</span>, and <span class=\"mathjax-latex\">\\(En = 1\\)</span>, then what is the next state of <strong>Q</strong>?</p>\n\n<p><strong>Specifications </strong></p>\n\n<ol>\n\t<li>En: Enable signal</li>\n\t<li>Q: Output</li>\n\t<li>Q': Complementary of the output</li>\n\t<li>S, R: Inputs</li>\n</ol>\n\n<p> </p>\n\n<ol>\n</ol>","a":[{"id":1171026,"option":"No change","correct":false},{"id":1171027,"option":"Reset state","correct":false},{"id":1171028,"option":"Set state","correct":false},{"id":1171029,"option":"Indeterminate","correct":true}]},{"q":"<p>In digital logic, you are given the following expression. If <span class=\"mathjax-latex\">\\(x = 1\\)</span>, <span class=\"mathjax-latex\">\\(y = 0\\)</span>, and <span class=\"mathjax-latex\">\\(z = 1\\)</span>, what is the value of <strong>B</strong>?</p>\n\n<p><strong>Expression</strong></p>\n\n<p><span class=\"mathjax-latex\">\\(B = x'z+x'y+yz\\)</span></p>","a":[{"id":1171010,"option":"1","correct":false},{"id":1171011,"option":"2","correct":false},{"id":1171012,"option":"0","correct":true},{"id":1171013,"option":"None of these","correct":false}]},{"q":"<p>In any combinational circuit, the signal must propagate through various gates before the correct output is available in the output terminal. Which of the following statements about this scenario is correct:</p>\n\n<ol>\n\t<li>The total propagation time is equal to the sum of the propagation delay of a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the propagation delay in a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the propagation delay of a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the sum of the propagation delay in a specific gate multiplied by the number of gate levels in the circuit.</li>\n</ol>\n\n<p> </p>","a":[{"id":1193997,"option":"1","correct":false},{"id":1193998,"option":"2","correct":false},{"id":1193999,"option":"3","correct":true},{"id":1194000,"option":"4","correct":false}]},{"q":"<p>In digital logic design, which of the following statements about <strong>fan-out</strong> is correct:</p>\n\n<ol>\n\t<li>It is the power consumed by a gate.</li>\n\t<li>It is the average transition-delay time taken by a signal to propagate from input to output.</li>\n\t<li>It is the number of standard loads that the output of a typical gate can drive without impairing its normal operation.</li>\n\t<li>It is the maximum external noise voltage.</li>\n</ol>\n\n<p> </p>","a":[{"id":1170958,"option":"1","correct":false},{"id":1170959,"option":"2","correct":false},{"id":1170960,"option":"3","correct":true},{"id":1170961,"option":"4","correct":false}]},{"q":"<p>In digital logic design, you are given the following truth table where<strong> x</strong> and <strong>y</strong> denote the inputs. Which of these combinational circuits is described in this scenario?</p>\n\n<p><strong>Truth table</strong></p>\n\n<table border=\"1\" style=\"height: 50px; width: 100px;\">\n\t<tbody>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\"><strong>x</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>y</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>A</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>B</strong></td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t</tr>\n\t</tbody>\n</table>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1170966,"option":"Binary multiplier","correct":false},{"id":1170967,"option":"Half subtractor","correct":false},{"id":1170968,"option":"Half adder","correct":true},{"id":1170969,"option":"None of these","correct":false}]},{"q":"<p>In this digital logic design circuit diagram, P = x⊕y⊕z. Which of these statements about this scenario are correct?</p>\n\n<p><strong>Circuit design</strong></p>\n\n<p><strong><img alt=\"\" height=\"208\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/cdb1813a-2e21-4993-87fc-2f231b8bf60b.png\" width=\"679\"></strong> </p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>It represents a three-bit even parity generator—x, y, and z contains the messages and are the inputs of the circuit and P represents the output.</li>\n\t<li>For even parity, bit P must be generated to make the total number of 0s (including P) even.</li>\n\t<li>The three bits in the message, excluding the parity bit, are transmitted to their destination where they are applied to a parity-check circuit to check for possible errors in the transmission.</li>\n\t<li>The three bits in the message, including the parity bit, are transmitted to their destination where they are applied to a parity-check circuit to check for possible errors in the transmission.</li>\n</ol>\n\n<p> </p>","a":[{"id":1193985,"option":"1 and 2","correct":false},{"id":1193986,"option":"2 and 3","correct":false},{"id":1193987,"option":"3 and 4","correct":false},{"id":1193988,"option":"1 and 4","correct":true}]},{"q":"<p>In digital design, you are given the following circuit diagram. Which of the following statements about this diagram are correct?</p>\n\n<p><strong>Circuit diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"418\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/897732a1-32c6-4cfe-a452-53d6a5e72e9a.png\" width=\"494\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The circuit represents a TTL with a totem-pole output.</li>\n\t<li>The circuit represents a Schottky TTL gate with a totem-pole output.</li>\n\t<li>The circuit configuration is called a totem-pole output because transistor Q4 is placed above Q3.</li>\n\t<li>This configuration reduces both the load capacity and switching speed.</li>\n</ol>","a":[{"id":1210450,"option":"1 and 2","correct":false},{"id":1210451,"option":"2 and 3","correct":false},{"id":1210452,"option":"2 and 4","correct":false},{"id":1210453,"option":"1 and 3","correct":true}]},{"q":"<p>In electronic devices and circuits, you are given the following diagram that represents an <strong><em>n</em>-channel MOS</strong>. Which of the following statements about this diagram are correct:</p>\n\n<p><strong>Diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"225\" src=\"https://he-s3.s3.amazonaws.com/media/uploads/a5055e2d-8a0d-4670-9b71-4089a01d6daa.png\" width=\"417\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>This is the NOR gate representation of an n-channel MOS. Here, the supply voltage <span class=\"mathjax-latex\">\\(V_{DD}\\)</span> allows positive current to flow from the drain to the source.</li>\n\t<li>The two voltage levels are a function of the threshold voltage <span class=\"mathjax-latex\">\\(V_T\\)</span>.</li>\n\t<li>The low level of <span class=\"mathjax-latex\">\\(V_T\\)</span> ranges from 0 to <span class=\"mathjax-latex\">\\(V_{DD}\\)</span>.</li>\n\t<li>The high level of <span class=\"mathjax-latex\">\\(V_T\\)</span> ranges from <span class=\"mathjax-latex\">\\(V_T\\)</span> to <span class=\"mathjax-latex\">\\(V_{DD}\\)</span>.</li>\n</ol>\n\n<p> </p>","a":[{"id":1210458,"option":"1, 2, and 3","correct":false},{"id":1210459,"option":"2, 3, and 4","correct":false},{"id":1210460,"option":"1, 2, and 4","correct":true},{"id":1210461,"option":"All of these","correct":false}]}]