#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f9ea571d320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x7f9ea5809e00 .param/l "AluOp_ADD" 1 3 9, C4<00000000000000000000000000000000>;
P_0x7f9ea5809e40 .param/l "AluOp_AND" 1 3 11, C4<00000000000000000000000000000010>;
P_0x7f9ea5809e80 .param/l "AluOp_DIV" 1 3 18, C4<00000000000000000000000000001001>;
P_0x7f9ea5809ec0 .param/l "AluOp_MUL" 1 3 17, C4<00000000000000000000000000001000>;
P_0x7f9ea5809f00 .param/l "AluOp_OR" 1 3 12, C4<00000000000000000000000000000011>;
P_0x7f9ea5809f40 .param/l "AluOp_SLL" 1 3 14, C4<00000000000000000000000000000101>;
P_0x7f9ea5809f80 .param/l "AluOp_SLTI" 1 3 19, C4<00000000000000000000000000001010>;
P_0x7f9ea5809fc0 .param/l "AluOp_SRA" 1 3 16, C4<00000000000000000000000000000111>;
P_0x7f9ea580a000 .param/l "AluOp_SRL" 1 3 15, C4<00000000000000000000000000000110>;
P_0x7f9ea580a040 .param/l "AluOp_SUB" 1 3 10, C4<00000000000000000000000000000001>;
P_0x7f9ea580a080 .param/l "AluOp_XOR" 1 3 13, C4<00000000000000000000000000000100>;
P_0x7f9ea580a0c0 .param/l "BR_BEQ" 1 3 21, C4<00000000000000000000000000000000>;
P_0x7f9ea580a100 .param/l "BR_BGE" 1 3 24, C4<00000000000000000000000000000011>;
P_0x7f9ea580a140 .param/l "BR_BGEU" 1 3 26, C4<00000000000000000000000000000101>;
P_0x7f9ea580a180 .param/l "BR_BLT" 1 3 23, C4<00000000000000000000000000000010>;
P_0x7f9ea580a1c0 .param/l "BR_BLTU" 1 3 25, C4<00000000000000000000000000000100>;
P_0x7f9ea580a200 .param/l "BR_BNE" 1 3 22, C4<00000000000000000000000000000001>;
P_0x7f9ea580a240 .param/l "BR_JAL" 1 3 27, C4<00000000000000000000000000000110>;
P_0x7f9ea580a280 .param/l "BR_JALR" 1 3 28, C4<00000000000000000000000000000111>;
P_0x7f9ea580a2c0 .param/l "InstFormat_I" 1 3 3, C4<001>;
P_0x7f9ea580a300 .param/l "InstFormat_R" 1 3 2, C4<000>;
P_0x7f9ea580a340 .param/l "InstFormat_S" 1 3 4, C4<010>;
P_0x7f9ea580a380 .param/l "InstFormat_SB" 1 3 5, C4<011>;
P_0x7f9ea580a3c0 .param/l "InstFormat_U" 1 3 6, C4<100>;
P_0x7f9ea580a400 .param/l "InstFormat_UJ" 1 3 7, C4<101>;
P_0x7f9ea580a440 .param/l "Wb_Imm" 1 3 32, C4<00000000000000000000000000000010>;
P_0x7f9ea580a480 .param/l "Wb_Mem" 1 3 31, C4<00000000000000000000000000000001>;
P_0x7f9ea580a4c0 .param/l "Wb_Pc4" 1 3 33, C4<00000000000000000000000000000011>;
P_0x7f9ea580a500 .param/l "Wb_Reg" 1 3 30, C4<00000000000000000000000000000000>;
S_0x7f9ea572a3a0 .scope module, "riscv_tb" "riscv_tb" 4 3;
 .timescale 0 0;
P_0x7f9ea572a510 .param/l "CLOCK_PERIOD" 1 4 10, +C4<00000000000000000000000000010100>;
P_0x7f9ea572a550 .param/l "INSTR_DURATION" 1 4 11, +C4<0000000000000000000000000000000000000000000000000000000000010100>;
P_0x7f9ea572a590 .param/l "NUM_STAGES" 1 4 9, +C4<00000000000000000000000000000001>;
v0x7f9ea5747b20_0 .var "clk", 0 0;
v0x7f9ea5747bb0_0 .var "rst", 0 0;
S_0x7f9ea572a790 .scope module, "uut" "riscv" 4 14, 5 1 0, S_0x7f9ea572a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x7f9ea5747ef0 .functor AND 1, v0x7f9ea573cb30_0, L_0x7f9ea5747dd0, C4<1>, C4<1>;
L_0x7f9ea5748350 .functor AND 1, L_0x7f9ea5747fe0, L_0x7f9ea57481e0, C4<1>, C4<1>;
L_0x7f9ea5748440 .functor OR 1, L_0x7f9ea5747ef0, L_0x7f9ea5748350, C4<0>, C4<0>;
L_0x7f9ea5748810 .functor AND 1, v0x7f9ea573cbe0_0, L_0x7f9ea57486b0, C4<1>, C4<1>;
L_0x7f9ea5748900 .functor OR 1, L_0x7f9ea5748440, L_0x7f9ea5748810, C4<0>, C4<0>;
L_0x7f9ea5748ce0 .functor AND 1, L_0x7f9ea57489f0, L_0x7f9ea5748ba0, C4<1>, C4<1>;
L_0x7f9ea5748dd0 .functor OR 1, L_0x7f9ea5748900, L_0x7f9ea5748ce0, C4<0>, C4<0>;
L_0x7f9ea57492f0 .functor AND 1, L_0x7f9ea5748f00, L_0x7f9ea57491a0, C4<1>, C4<1>;
L_0x7f9ea57493a0 .functor OR 1, L_0x7f9ea5748dd0, L_0x7f9ea57492f0, C4<0>, C4<0>;
L_0x7f9ea5749280 .functor AND 1, v0x7f9ea573cbe0_0, L_0x7f9ea5749580, C4<1>, C4<1>;
L_0x7f9ea5749780 .functor OR 1, L_0x7f9ea57493a0, L_0x7f9ea5749280, C4<0>, C4<0>;
L_0x7f9ea5749c00 .functor OR 1, L_0x7f9ea5749780, L_0x7f9ea5749a90, C4<0>, C4<0>;
L_0x7f9ea5749f50 .functor OR 1, L_0x7f9ea5749c00, L_0x7f9ea5749d70, C4<0>, C4<0>;
L_0x7f9ea574ccf0 .functor OR 1, L_0x7f9ea574cbd0, L_0x7f9ea574ce30, C4<0>, C4<0>;
v0x7f9ea5742ed0_0 .net "BrEq", 0 0, v0x7f9ea573cb30_0;  1 drivers
v0x7f9ea5742f90_0 .net "BrLt", 0 0, v0x7f9ea573cbe0_0;  1 drivers
v0x7f9ea5743020_0 .net "Imm", 31 0, v0x7f9ea572b610_0;  1 drivers
v0x7f9ea57430d0_0 .net *"_ivl_0", 31 0, L_0x7f9ea5747c40;  1 drivers
L_0x7f9ea80786c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743160_0 .net *"_ivl_101", 28 0, L_0x7f9ea80786c8;  1 drivers
L_0x7f9ea8078710 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743240_0 .net/2u *"_ivl_102", 31 0, L_0x7f9ea8078710;  1 drivers
v0x7f9ea57432f0_0 .net *"_ivl_104", 0 0, L_0x7f9ea5749eb0;  1 drivers
v0x7f9ea5743390_0 .net *"_ivl_106", 32 0, L_0x7f9ea574b7d0;  1 drivers
L_0x7f9ea8078758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743440_0 .net *"_ivl_109", 0 0, L_0x7f9ea8078758;  1 drivers
v0x7f9ea5743550_0 .net *"_ivl_11", 0 0, L_0x7f9ea5747fe0;  1 drivers
L_0x7f9ea80787a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57435f0_0 .net/2u *"_ivl_110", 0 0, L_0x7f9ea80787a0;  1 drivers
v0x7f9ea57436a0_0 .net *"_ivl_112", 32 0, L_0x7f9ea574b6a0;  1 drivers
v0x7f9ea5743750_0 .net *"_ivl_114", 32 0, L_0x7f9ea574b9f0;  1 drivers
L_0x7f9ea80787e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743800_0 .net *"_ivl_117", 0 0, L_0x7f9ea80787e8;  1 drivers
v0x7f9ea57438b0_0 .net *"_ivl_118", 32 0, L_0x7f9ea574b8b0;  1 drivers
v0x7f9ea5743960_0 .net *"_ivl_12", 31 0, L_0x7f9ea5748080;  1 drivers
v0x7f9ea5743a10_0 .net *"_ivl_120", 32 0, L_0x7f9ea574bca0;  1 drivers
v0x7f9ea5743ba0_0 .net *"_ivl_124", 31 0, L_0x7f9ea574bf00;  1 drivers
L_0x7f9ea8078830 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743c30_0 .net *"_ivl_127", 29 0, L_0x7f9ea8078830;  1 drivers
L_0x7f9ea8078878 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743ce0_0 .net/2u *"_ivl_128", 31 0, L_0x7f9ea8078878;  1 drivers
v0x7f9ea5743d90_0 .net *"_ivl_130", 0 0, L_0x7f9ea574bd40;  1 drivers
v0x7f9ea5743e30_0 .net *"_ivl_132", 31 0, L_0x7f9ea574c150;  1 drivers
L_0x7f9ea80788c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743ee0_0 .net *"_ivl_135", 29 0, L_0x7f9ea80788c0;  1 drivers
L_0x7f9ea8078908 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743f90_0 .net/2u *"_ivl_136", 31 0, L_0x7f9ea8078908;  1 drivers
v0x7f9ea5744040_0 .net *"_ivl_138", 0 0, L_0x7f9ea574bfe0;  1 drivers
v0x7f9ea57440e0_0 .net *"_ivl_140", 31 0, L_0x7f9ea574a9a0;  1 drivers
L_0x7f9ea8078950 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5744190_0 .net *"_ivl_143", 29 0, L_0x7f9ea8078950;  1 drivers
L_0x7f9ea8078998 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5744240_0 .net/2u *"_ivl_144", 31 0, L_0x7f9ea8078998;  1 drivers
v0x7f9ea57442f0_0 .net *"_ivl_146", 0 0, L_0x7f9ea574c1f0;  1 drivers
v0x7f9ea5744390_0 .net *"_ivl_148", 31 0, L_0x7f9ea574c700;  1 drivers
L_0x7f9ea8078098 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5744440_0 .net *"_ivl_15", 28 0, L_0x7f9ea8078098;  1 drivers
v0x7f9ea57444f0_0 .net *"_ivl_150", 31 0, L_0x7f9ea574c5f0;  1 drivers
v0x7f9ea57445a0_0 .net *"_ivl_154", 31 0, L_0x7f9ea574c820;  1 drivers
L_0x7f9ea80789e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5743ac0_0 .net *"_ivl_157", 28 0, L_0x7f9ea80789e0;  1 drivers
L_0x7f9ea8078a28 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5744830_0 .net/2u *"_ivl_158", 31 0, L_0x7f9ea8078a28;  1 drivers
L_0x7f9ea80780e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57448c0_0 .net/2u *"_ivl_16", 31 0, L_0x7f9ea80780e0;  1 drivers
v0x7f9ea5744960_0 .net *"_ivl_160", 0 0, L_0x7f9ea574cbd0;  1 drivers
v0x7f9ea5744a00_0 .net *"_ivl_162", 31 0, L_0x7f9ea574ca60;  1 drivers
L_0x7f9ea8078a70 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5744ab0_0 .net *"_ivl_165", 28 0, L_0x7f9ea8078a70;  1 drivers
L_0x7f9ea8078ab8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5744b60_0 .net/2u *"_ivl_166", 31 0, L_0x7f9ea8078ab8;  1 drivers
v0x7f9ea5744c10_0 .net *"_ivl_168", 0 0, L_0x7f9ea574ce30;  1 drivers
v0x7f9ea5744cb0_0 .net *"_ivl_18", 0 0, L_0x7f9ea57481e0;  1 drivers
v0x7f9ea5744d50_0 .net *"_ivl_21", 0 0, L_0x7f9ea5748350;  1 drivers
v0x7f9ea5744df0_0 .net *"_ivl_23", 0 0, L_0x7f9ea5748440;  1 drivers
v0x7f9ea5744e90_0 .net *"_ivl_24", 31 0, L_0x7f9ea5748530;  1 drivers
L_0x7f9ea8078128 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5744f40_0 .net *"_ivl_27", 28 0, L_0x7f9ea8078128;  1 drivers
L_0x7f9ea8078170 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5744ff0_0 .net/2u *"_ivl_28", 31 0, L_0x7f9ea8078170;  1 drivers
L_0x7f9ea8078008 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57450a0_0 .net *"_ivl_3", 28 0, L_0x7f9ea8078008;  1 drivers
v0x7f9ea5745150_0 .net *"_ivl_30", 0 0, L_0x7f9ea57486b0;  1 drivers
v0x7f9ea57451f0_0 .net *"_ivl_33", 0 0, L_0x7f9ea5748810;  1 drivers
v0x7f9ea5745290_0 .net *"_ivl_35", 0 0, L_0x7f9ea5748900;  1 drivers
v0x7f9ea5745330_0 .net *"_ivl_37", 0 0, L_0x7f9ea57489f0;  1 drivers
v0x7f9ea57453d0_0 .net *"_ivl_38", 31 0, L_0x7f9ea5748a90;  1 drivers
L_0x7f9ea8078050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5745480_0 .net/2u *"_ivl_4", 31 0, L_0x7f9ea8078050;  1 drivers
L_0x7f9ea80781b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5745530_0 .net *"_ivl_41", 28 0, L_0x7f9ea80781b8;  1 drivers
L_0x7f9ea8078200 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57455e0_0 .net/2u *"_ivl_42", 31 0, L_0x7f9ea8078200;  1 drivers
v0x7f9ea5745690_0 .net *"_ivl_44", 0 0, L_0x7f9ea5748ba0;  1 drivers
v0x7f9ea5745730_0 .net *"_ivl_47", 0 0, L_0x7f9ea5748ce0;  1 drivers
v0x7f9ea57457d0_0 .net *"_ivl_49", 0 0, L_0x7f9ea5748dd0;  1 drivers
v0x7f9ea5745870_0 .net *"_ivl_51", 0 0, L_0x7f9ea5748f00;  1 drivers
v0x7f9ea5745910_0 .net *"_ivl_52", 31 0, L_0x7f9ea5749080;  1 drivers
L_0x7f9ea8078248 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57459c0_0 .net *"_ivl_55", 28 0, L_0x7f9ea8078248;  1 drivers
L_0x7f9ea8078290 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5745a70_0 .net/2u *"_ivl_56", 31 0, L_0x7f9ea8078290;  1 drivers
v0x7f9ea5745b20_0 .net *"_ivl_58", 0 0, L_0x7f9ea57491a0;  1 drivers
v0x7f9ea5745bc0_0 .net *"_ivl_6", 0 0, L_0x7f9ea5747dd0;  1 drivers
v0x7f9ea5744640_0 .net *"_ivl_61", 0 0, L_0x7f9ea57492f0;  1 drivers
v0x7f9ea57446e0_0 .net *"_ivl_63", 0 0, L_0x7f9ea57493a0;  1 drivers
v0x7f9ea5744780_0 .net *"_ivl_64", 31 0, L_0x7f9ea57494e0;  1 drivers
L_0x7f9ea80782d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5745c50_0 .net *"_ivl_67", 28 0, L_0x7f9ea80782d8;  1 drivers
L_0x7f9ea8078320 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5745d00_0 .net/2u *"_ivl_68", 31 0, L_0x7f9ea8078320;  1 drivers
v0x7f9ea5745db0_0 .net *"_ivl_70", 0 0, L_0x7f9ea5749580;  1 drivers
v0x7f9ea5745e50_0 .net *"_ivl_73", 0 0, L_0x7f9ea5749280;  1 drivers
v0x7f9ea5745ef0_0 .net *"_ivl_75", 0 0, L_0x7f9ea5749780;  1 drivers
v0x7f9ea5745f90_0 .net *"_ivl_76", 31 0, L_0x7f9ea57498f0;  1 drivers
L_0x7f9ea8078368 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5746040_0 .net *"_ivl_79", 28 0, L_0x7f9ea8078368;  1 drivers
L_0x7f9ea80783b0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57460f0_0 .net/2u *"_ivl_80", 31 0, L_0x7f9ea80783b0;  1 drivers
v0x7f9ea57461a0_0 .net *"_ivl_82", 0 0, L_0x7f9ea5749a90;  1 drivers
v0x7f9ea5746240_0 .net *"_ivl_85", 0 0, L_0x7f9ea5749c00;  1 drivers
v0x7f9ea57462e0_0 .net *"_ivl_86", 31 0, L_0x7f9ea5749c70;  1 drivers
L_0x7f9ea80783f8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5746390_0 .net *"_ivl_89", 28 0, L_0x7f9ea80783f8;  1 drivers
v0x7f9ea5746440_0 .net *"_ivl_9", 0 0, L_0x7f9ea5747ef0;  1 drivers
L_0x7f9ea8078440 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57464e0_0 .net/2u *"_ivl_90", 31 0, L_0x7f9ea8078440;  1 drivers
v0x7f9ea5746590_0 .net *"_ivl_92", 0 0, L_0x7f9ea5749d70;  1 drivers
v0x7f9ea5746630_0 .net *"_ivl_98", 31 0, L_0x7f9ea574b600;  1 drivers
v0x7f9ea57466e0_0 .net "alu_result", 31 0, v0x7f9ea573c700_0;  1 drivers
v0x7f9ea5746780_0 .net "aluop", 3 0, v0x7f9ea573e060_0;  1 drivers
v0x7f9ea5746820_0 .net "asel", 0 0, v0x7f9ea573e0f0_0;  1 drivers
v0x7f9ea57468b0_0 .net "branch_instr", 2 0, v0x7f9ea573e1c0_0;  1 drivers
v0x7f9ea5746960_0 .net "brun", 0 0, L_0x7f9ea574ccf0;  1 drivers
v0x7f9ea5746a10_0 .net "bsel", 0 0, v0x7f9ea573e260_0;  1 drivers
v0x7f9ea5746ac0_0 .net "clk", 0 0, v0x7f9ea5747b20_0;  1 drivers
v0x7f9ea5746b50_0 .net "idata", 31 0, L_0x7f9ea574a350;  1 drivers
v0x7f9ea5746c60_0 .net "inst_format", 2 0, v0x7f9ea573e4d0_0;  1 drivers
v0x7f9ea5746cf0_0 .net "inst_undef", 0 0, v0x7f9ea573e560_0;  1 drivers
v0x7f9ea5746d80_0 .net "memsz", 1 0, v0x7f9ea573e5f0_0;  1 drivers
v0x7f9ea5746e10_0 .net "pc_out", 31 0, L_0x7f9ea574a070;  1 drivers
v0x7f9ea5746ec0_0 .net "pc_out_4", 31 0, v0x7f9ea5741320_0;  1 drivers
v0x7f9ea5746f70_0 .net "pcsel", 0 0, v0x7f9ea573e680_0;  1 drivers
v0x7f9ea5747040_0 .net "rdata1", 31 0, L_0x7f9ea574ad20;  1 drivers
v0x7f9ea5747110_0 .net "rdata1_out", 31 0, L_0x7f9ea574b460;  1 drivers
v0x7f9ea57471a0_0 .net "rdata2", 31 0, L_0x7f9ea574b300;  1 drivers
v0x7f9ea57472b0_0 .net "rdata2_out", 31 0, L_0x7f9ea574be20;  1 drivers
v0x7f9ea5747360_0 .net "reg1", 4 0, L_0x7f9ea574a6e0;  1 drivers
v0x7f9ea57473f0_0 .net "reg2", 4 0, L_0x7f9ea574a780;  1 drivers
v0x7f9ea57474d0_0 .net "regd", 4 0, L_0x7f9ea574a4a0;  1 drivers
v0x7f9ea57475a0_0 .net "rmem", 0 0, v0x7f9ea573e920_0;  1 drivers
v0x7f9ea5747630_0 .net "rmemdata", 31 0, L_0x7f9ea574d1e0;  1 drivers
v0x7f9ea5747700_0 .net "rst", 0 0, v0x7f9ea5747bb0_0;  1 drivers
v0x7f9ea5747810_0 .net "takebranch", 0 0, L_0x7f9ea5749f50;  1 drivers
v0x7f9ea57478a0_0 .net "wbsel", 1 0, v0x7f9ea573eb60_0;  1 drivers
v0x7f9ea5747930_0 .net "wmem", 0 0, v0x7f9ea573ec10_0;  1 drivers
v0x7f9ea57479c0_0 .net "wrdata", 31 0, L_0x7f9ea574c9c0;  1 drivers
v0x7f9ea5747a50_0 .net "wreg", 0 0, v0x7f9ea573ecb0_0;  1 drivers
L_0x7f9ea5747c40 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea8078008;
L_0x7f9ea5747dd0 .cmp/eq 32, L_0x7f9ea5747c40, L_0x7f9ea8078050;
L_0x7f9ea5747fe0 .reduce/nor v0x7f9ea573cb30_0;
L_0x7f9ea5748080 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea8078098;
L_0x7f9ea57481e0 .cmp/eq 32, L_0x7f9ea5748080, L_0x7f9ea80780e0;
L_0x7f9ea5748530 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea8078128;
L_0x7f9ea57486b0 .cmp/eq 32, L_0x7f9ea5748530, L_0x7f9ea8078170;
L_0x7f9ea57489f0 .reduce/nor v0x7f9ea573cbe0_0;
L_0x7f9ea5748a90 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea80781b8;
L_0x7f9ea5748ba0 .cmp/eq 32, L_0x7f9ea5748a90, L_0x7f9ea8078200;
L_0x7f9ea5748f00 .reduce/nor v0x7f9ea573cbe0_0;
L_0x7f9ea5749080 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea8078248;
L_0x7f9ea57491a0 .cmp/eq 32, L_0x7f9ea5749080, L_0x7f9ea8078290;
L_0x7f9ea57494e0 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea80782d8;
L_0x7f9ea5749580 .cmp/eq 32, L_0x7f9ea57494e0, L_0x7f9ea8078320;
L_0x7f9ea57498f0 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea8078368;
L_0x7f9ea5749a90 .cmp/eq 32, L_0x7f9ea57498f0, L_0x7f9ea80783b0;
L_0x7f9ea5749c70 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea80783f8;
L_0x7f9ea5749d70 .cmp/eq 32, L_0x7f9ea5749c70, L_0x7f9ea8078440;
L_0x7f9ea574b460 .functor MUXZ 32, L_0x7f9ea574ad20, L_0x7f9ea574a070, v0x7f9ea573e0f0_0, C4<>;
L_0x7f9ea574b600 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea80786c8;
L_0x7f9ea5749eb0 .cmp/eq 32, L_0x7f9ea574b600, L_0x7f9ea8078710;
L_0x7f9ea574b7d0 .concat [ 32 1 0 0], v0x7f9ea572b610_0, L_0x7f9ea8078758;
L_0x7f9ea574b6a0 .concat [ 1 32 0 0], L_0x7f9ea80787a0, v0x7f9ea572b610_0;
L_0x7f9ea574b9f0 .concat [ 32 1 0 0], L_0x7f9ea574b300, L_0x7f9ea80787e8;
L_0x7f9ea574b8b0 .functor MUXZ 33, L_0x7f9ea574b9f0, L_0x7f9ea574b6a0, v0x7f9ea573e260_0, C4<>;
L_0x7f9ea574bca0 .functor MUXZ 33, L_0x7f9ea574b8b0, L_0x7f9ea574b7d0, L_0x7f9ea5749eb0, C4<>;
L_0x7f9ea574be20 .part L_0x7f9ea574bca0, 0, 32;
L_0x7f9ea574bf00 .concat [ 2 30 0 0], v0x7f9ea573eb60_0, L_0x7f9ea8078830;
L_0x7f9ea574bd40 .cmp/eq 32, L_0x7f9ea574bf00, L_0x7f9ea8078878;
L_0x7f9ea574c150 .concat [ 2 30 0 0], v0x7f9ea573eb60_0, L_0x7f9ea80788c0;
L_0x7f9ea574bfe0 .cmp/eq 32, L_0x7f9ea574c150, L_0x7f9ea8078908;
L_0x7f9ea574a9a0 .concat [ 2 30 0 0], v0x7f9ea573eb60_0, L_0x7f9ea8078950;
L_0x7f9ea574c1f0 .cmp/eq 32, L_0x7f9ea574a9a0, L_0x7f9ea8078998;
L_0x7f9ea574c700 .functor MUXZ 32, v0x7f9ea573c700_0, L_0x7f9ea574d1e0, L_0x7f9ea574c1f0, C4<>;
L_0x7f9ea574c5f0 .functor MUXZ 32, L_0x7f9ea574c700, v0x7f9ea572b610_0, L_0x7f9ea574bfe0, C4<>;
L_0x7f9ea574c9c0 .functor MUXZ 32, L_0x7f9ea574c5f0, v0x7f9ea5741320_0, L_0x7f9ea574bd40, C4<>;
L_0x7f9ea574c820 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea80789e0;
L_0x7f9ea574cbd0 .cmp/eq 32, L_0x7f9ea574c820, L_0x7f9ea8078a28;
L_0x7f9ea574ca60 .concat [ 3 29 0 0], v0x7f9ea573e1c0_0, L_0x7f9ea8078a70;
L_0x7f9ea574ce30 .cmp/eq 32, L_0x7f9ea574ca60, L_0x7f9ea8078ab8;
S_0x7f9ea572a900 .scope module, "ImmGen" "ImmGen" 5 53, 6 1 0, S_0x7f9ea572a790;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "InstFormat";
    .port_info 1 /INPUT 32 "Inst";
    .port_info 2 /OUTPUT 32 "Imm";
P_0x7f9ea580a600 .param/l "AluOp_ADD" 1 7 9, C4<00000000000000000000000000000000>;
P_0x7f9ea580a640 .param/l "AluOp_AND" 1 7 11, C4<00000000000000000000000000000010>;
P_0x7f9ea580a680 .param/l "AluOp_DIV" 1 7 18, C4<00000000000000000000000000001001>;
P_0x7f9ea580a6c0 .param/l "AluOp_MUL" 1 7 17, C4<00000000000000000000000000001000>;
P_0x7f9ea580a700 .param/l "AluOp_OR" 1 7 12, C4<00000000000000000000000000000011>;
P_0x7f9ea580a740 .param/l "AluOp_SLL" 1 7 14, C4<00000000000000000000000000000101>;
P_0x7f9ea580a780 .param/l "AluOp_SLTI" 1 7 19, C4<00000000000000000000000000001010>;
P_0x7f9ea580a7c0 .param/l "AluOp_SRA" 1 7 16, C4<00000000000000000000000000000111>;
P_0x7f9ea580a800 .param/l "AluOp_SRL" 1 7 15, C4<00000000000000000000000000000110>;
P_0x7f9ea580a840 .param/l "AluOp_SUB" 1 7 10, C4<00000000000000000000000000000001>;
P_0x7f9ea580a880 .param/l "AluOp_XOR" 1 7 13, C4<00000000000000000000000000000100>;
P_0x7f9ea580a8c0 .param/l "BR_BEQ" 1 7 21, C4<00000000000000000000000000000000>;
P_0x7f9ea580a900 .param/l "BR_BGE" 1 7 24, C4<00000000000000000000000000000011>;
P_0x7f9ea580a940 .param/l "BR_BGEU" 1 7 26, C4<00000000000000000000000000000101>;
P_0x7f9ea580a980 .param/l "BR_BLT" 1 7 23, C4<00000000000000000000000000000010>;
P_0x7f9ea580a9c0 .param/l "BR_BLTU" 1 7 25, C4<00000000000000000000000000000100>;
P_0x7f9ea580aa00 .param/l "BR_BNE" 1 7 22, C4<00000000000000000000000000000001>;
P_0x7f9ea580aa40 .param/l "BR_JAL" 1 7 27, C4<00000000000000000000000000000110>;
P_0x7f9ea580aa80 .param/l "BR_JALR" 1 7 28, C4<00000000000000000000000000000111>;
P_0x7f9ea580aac0 .param/l "InstFormat_I" 1 7 3, C4<001>;
P_0x7f9ea580ab00 .param/l "InstFormat_R" 1 7 2, C4<000>;
P_0x7f9ea580ab40 .param/l "InstFormat_S" 1 7 4, C4<010>;
P_0x7f9ea580ab80 .param/l "InstFormat_SB" 1 7 5, C4<011>;
P_0x7f9ea580abc0 .param/l "InstFormat_U" 1 7 6, C4<100>;
P_0x7f9ea580ac00 .param/l "InstFormat_UJ" 1 7 7, C4<101>;
P_0x7f9ea580ac40 .param/l "Wb_Imm" 1 7 32, C4<00000000000000000000000000000010>;
P_0x7f9ea580ac80 .param/l "Wb_Mem" 1 7 31, C4<00000000000000000000000000000001>;
P_0x7f9ea580acc0 .param/l "Wb_Pc4" 1 7 33, C4<00000000000000000000000000000011>;
P_0x7f9ea580ad00 .param/l "Wb_Reg" 1 7 30, C4<00000000000000000000000000000000>;
v0x7f9ea572b610_0 .var "Imm", 31 0;
v0x7f9ea573b6d0_0 .net "Inst", 31 0, L_0x7f9ea574a350;  alias, 1 drivers
v0x7f9ea573b770_0 .net "InstFormat", 2 0, v0x7f9ea573e4d0_0;  alias, 1 drivers
E_0x7f9ea572b5c0 .event anyedge, v0x7f9ea573b770_0, v0x7f9ea573b6d0_0;
S_0x7f9ea573b810 .scope module, "alu" "alu" 5 85, 8 1 0, S_0x7f9ea572a790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluop";
    .port_info 1 /INPUT 32 "alu_a";
    .port_info 2 /INPUT 32 "alu_b";
    .port_info 3 /OUTPUT 32 "alu_result";
P_0x7f9ea580ae00 .param/l "AluOp_ADD" 1 7 9, C4<00000000000000000000000000000000>;
P_0x7f9ea580ae40 .param/l "AluOp_AND" 1 7 11, C4<00000000000000000000000000000010>;
P_0x7f9ea580ae80 .param/l "AluOp_DIV" 1 7 18, C4<00000000000000000000000000001001>;
P_0x7f9ea580aec0 .param/l "AluOp_MUL" 1 7 17, C4<00000000000000000000000000001000>;
P_0x7f9ea580af00 .param/l "AluOp_OR" 1 7 12, C4<00000000000000000000000000000011>;
P_0x7f9ea580af40 .param/l "AluOp_SLL" 1 7 14, C4<00000000000000000000000000000101>;
P_0x7f9ea580af80 .param/l "AluOp_SLTI" 1 7 19, C4<00000000000000000000000000001010>;
P_0x7f9ea580afc0 .param/l "AluOp_SRA" 1 7 16, C4<00000000000000000000000000000111>;
P_0x7f9ea580b000 .param/l "AluOp_SRL" 1 7 15, C4<00000000000000000000000000000110>;
P_0x7f9ea580b040 .param/l "AluOp_SUB" 1 7 10, C4<00000000000000000000000000000001>;
P_0x7f9ea580b080 .param/l "AluOp_XOR" 1 7 13, C4<00000000000000000000000000000100>;
P_0x7f9ea580b0c0 .param/l "BR_BEQ" 1 7 21, C4<00000000000000000000000000000000>;
P_0x7f9ea580b100 .param/l "BR_BGE" 1 7 24, C4<00000000000000000000000000000011>;
P_0x7f9ea580b140 .param/l "BR_BGEU" 1 7 26, C4<00000000000000000000000000000101>;
P_0x7f9ea580b180 .param/l "BR_BLT" 1 7 23, C4<00000000000000000000000000000010>;
P_0x7f9ea580b1c0 .param/l "BR_BLTU" 1 7 25, C4<00000000000000000000000000000100>;
P_0x7f9ea580b200 .param/l "BR_BNE" 1 7 22, C4<00000000000000000000000000000001>;
P_0x7f9ea580b240 .param/l "BR_JAL" 1 7 27, C4<00000000000000000000000000000110>;
P_0x7f9ea580b280 .param/l "BR_JALR" 1 7 28, C4<00000000000000000000000000000111>;
P_0x7f9ea580b2c0 .param/l "InstFormat_I" 1 7 3, C4<001>;
P_0x7f9ea580b300 .param/l "InstFormat_R" 1 7 2, C4<000>;
P_0x7f9ea580b340 .param/l "InstFormat_S" 1 7 4, C4<010>;
P_0x7f9ea580b380 .param/l "InstFormat_SB" 1 7 5, C4<011>;
P_0x7f9ea580b3c0 .param/l "InstFormat_U" 1 7 6, C4<100>;
P_0x7f9ea580b400 .param/l "InstFormat_UJ" 1 7 7, C4<101>;
P_0x7f9ea580b440 .param/l "Wb_Imm" 1 7 32, C4<00000000000000000000000000000010>;
P_0x7f9ea580b480 .param/l "Wb_Mem" 1 7 31, C4<00000000000000000000000000000001>;
P_0x7f9ea580b4c0 .param/l "Wb_Pc4" 1 7 33, C4<00000000000000000000000000000011>;
P_0x7f9ea580b500 .param/l "Wb_Reg" 1 7 30, C4<00000000000000000000000000000000>;
v0x7f9ea573c5a0_0 .net "alu_a", 31 0, L_0x7f9ea574b460;  alias, 1 drivers
v0x7f9ea573c660_0 .net "alu_b", 31 0, L_0x7f9ea574be20;  alias, 1 drivers
v0x7f9ea573c700_0 .var "alu_result", 31 0;
v0x7f9ea573c790_0 .net "aluop", 3 0, v0x7f9ea573e060_0;  alias, 1 drivers
E_0x7f9ea573c540 .event anyedge, v0x7f9ea573c790_0, v0x7f9ea573c5a0_0, v0x7f9ea573c660_0;
S_0x7f9ea573c860 .scope module, "branchcmp" "branchcmp" 5 95, 9 1 0, S_0x7f9ea572a790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /INPUT 1 "BrUn";
    .port_info 3 /OUTPUT 1 "BrEq";
    .port_info 4 /OUTPUT 1 "BrLt";
v0x7f9ea573cb30_0 .var "BrEq", 0 0;
v0x7f9ea573cbe0_0 .var "BrLt", 0 0;
v0x7f9ea573cc80_0 .net "BrUn", 0 0, L_0x7f9ea574ccf0;  alias, 1 drivers
v0x7f9ea573cd30_0 .net "rs1", 31 0, L_0x7f9ea574ad20;  alias, 1 drivers
v0x7f9ea573cde0_0 .net "rs2", 31 0, L_0x7f9ea574b300;  alias, 1 drivers
E_0x7f9ea573cad0 .event anyedge, v0x7f9ea573cd30_0, v0x7f9ea573cde0_0, v0x7f9ea573cc80_0;
S_0x7f9ea573cf50 .scope module, "ctl" "ctl" 5 31, 10 1 0, S_0x7f9ea572a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "idata";
    .port_info 3 /OUTPUT 5 "reg1";
    .port_info 4 /OUTPUT 5 "reg2";
    .port_info 5 /OUTPUT 5 "regd";
    .port_info 6 /OUTPUT 4 "aluop";
    .port_info 7 /OUTPUT 3 "inst_format";
    .port_info 8 /OUTPUT 1 "inst_undef";
    .port_info 9 /OUTPUT 1 "wreg";
    .port_info 10 /OUTPUT 1 "rmem";
    .port_info 11 /OUTPUT 1 "wmem";
    .port_info 12 /OUTPUT 2 "wbsel";
    .port_info 13 /OUTPUT 1 "pcsel";
    .port_info 14 /OUTPUT 1 "asel";
    .port_info 15 /OUTPUT 1 "bsel";
    .port_info 16 /OUTPUT 2 "memsz";
    .port_info 17 /OUTPUT 3 "branch_instr";
P_0x7f9ea580b600 .param/l "AluOp_ADD" 1 7 9, C4<00000000000000000000000000000000>;
P_0x7f9ea580b640 .param/l "AluOp_AND" 1 7 11, C4<00000000000000000000000000000010>;
P_0x7f9ea580b680 .param/l "AluOp_DIV" 1 7 18, C4<00000000000000000000000000001001>;
P_0x7f9ea580b6c0 .param/l "AluOp_MUL" 1 7 17, C4<00000000000000000000000000001000>;
P_0x7f9ea580b700 .param/l "AluOp_OR" 1 7 12, C4<00000000000000000000000000000011>;
P_0x7f9ea580b740 .param/l "AluOp_SLL" 1 7 14, C4<00000000000000000000000000000101>;
P_0x7f9ea580b780 .param/l "AluOp_SLTI" 1 7 19, C4<00000000000000000000000000001010>;
P_0x7f9ea580b7c0 .param/l "AluOp_SRA" 1 7 16, C4<00000000000000000000000000000111>;
P_0x7f9ea580b800 .param/l "AluOp_SRL" 1 7 15, C4<00000000000000000000000000000110>;
P_0x7f9ea580b840 .param/l "AluOp_SUB" 1 7 10, C4<00000000000000000000000000000001>;
P_0x7f9ea580b880 .param/l "AluOp_XOR" 1 7 13, C4<00000000000000000000000000000100>;
P_0x7f9ea580b8c0 .param/l "BR_BEQ" 1 7 21, C4<00000000000000000000000000000000>;
P_0x7f9ea580b900 .param/l "BR_BGE" 1 7 24, C4<00000000000000000000000000000011>;
P_0x7f9ea580b940 .param/l "BR_BGEU" 1 7 26, C4<00000000000000000000000000000101>;
P_0x7f9ea580b980 .param/l "BR_BLT" 1 7 23, C4<00000000000000000000000000000010>;
P_0x7f9ea580b9c0 .param/l "BR_BLTU" 1 7 25, C4<00000000000000000000000000000100>;
P_0x7f9ea580ba00 .param/l "BR_BNE" 1 7 22, C4<00000000000000000000000000000001>;
P_0x7f9ea580ba40 .param/l "BR_JAL" 1 7 27, C4<00000000000000000000000000000110>;
P_0x7f9ea580ba80 .param/l "BR_JALR" 1 7 28, C4<00000000000000000000000000000111>;
P_0x7f9ea580bac0 .param/l "InstFormat_I" 1 7 3, C4<001>;
P_0x7f9ea580bb00 .param/l "InstFormat_R" 1 7 2, C4<000>;
P_0x7f9ea580bb40 .param/l "InstFormat_S" 1 7 4, C4<010>;
P_0x7f9ea580bb80 .param/l "InstFormat_SB" 1 7 5, C4<011>;
P_0x7f9ea580bbc0 .param/l "InstFormat_U" 1 7 6, C4<100>;
P_0x7f9ea580bc00 .param/l "InstFormat_UJ" 1 7 7, C4<101>;
P_0x7f9ea580bc40 .param/l "Wb_Imm" 1 7 32, C4<00000000000000000000000000000010>;
P_0x7f9ea580bc80 .param/l "Wb_Mem" 1 7 31, C4<00000000000000000000000000000001>;
P_0x7f9ea580bcc0 .param/l "Wb_Pc4" 1 7 33, C4<00000000000000000000000000000011>;
P_0x7f9ea580bd00 .param/l "Wb_Reg" 1 7 30, C4<00000000000000000000000000000000>;
v0x7f9ea573de70_0 .net "Funct3", 2 0, L_0x7f9ea574a540;  1 drivers
v0x7f9ea573df30_0 .net "Funct7", 6 0, L_0x7f9ea574a820;  1 drivers
v0x7f9ea573dfd0_0 .net "OpCode", 6 0, L_0x7f9ea574a400;  1 drivers
v0x7f9ea573e060_0 .var "aluop", 3 0;
v0x7f9ea573e0f0_0 .var "asel", 0 0;
v0x7f9ea573e1c0_0 .var "branch_instr", 2 0;
v0x7f9ea573e260_0 .var "bsel", 0 0;
v0x7f9ea573e300_0 .net "clk", 0 0, v0x7f9ea5747b20_0;  alias, 1 drivers
v0x7f9ea573e3a0_0 .net "idata", 31 0, L_0x7f9ea574a350;  alias, 1 drivers
v0x7f9ea573e4d0_0 .var "inst_format", 2 0;
v0x7f9ea573e560_0 .var "inst_undef", 0 0;
v0x7f9ea573e5f0_0 .var "memsz", 1 0;
v0x7f9ea573e680_0 .var "pcsel", 0 0;
v0x7f9ea573e710_0 .net "reg1", 4 0, L_0x7f9ea574a6e0;  alias, 1 drivers
v0x7f9ea573e7c0_0 .net "reg2", 4 0, L_0x7f9ea574a780;  alias, 1 drivers
v0x7f9ea573e870_0 .net "regd", 4 0, L_0x7f9ea574a4a0;  alias, 1 drivers
v0x7f9ea573e920_0 .var "rmem", 0 0;
v0x7f9ea573eac0_0 .net "rst", 0 0, v0x7f9ea5747bb0_0;  alias, 1 drivers
v0x7f9ea573eb60_0 .var "wbsel", 1 0;
v0x7f9ea573ec10_0 .var "wmem", 0 0;
v0x7f9ea573ecb0_0 .var "wreg", 0 0;
E_0x7f9ea573de10 .event anyedge, v0x7f9ea573eac0_0, v0x7f9ea573dfd0_0, v0x7f9ea573de70_0, v0x7f9ea573df30_0;
L_0x7f9ea574a400 .part L_0x7f9ea574a350, 0, 7;
L_0x7f9ea574a4a0 .part L_0x7f9ea574a350, 7, 5;
L_0x7f9ea574a540 .part L_0x7f9ea574a350, 12, 3;
L_0x7f9ea574a6e0 .part L_0x7f9ea574a350, 15, 5;
L_0x7f9ea574a780 .part L_0x7f9ea574a350, 20, 5;
L_0x7f9ea574a820 .part L_0x7f9ea574a350, 25, 7;
S_0x7f9ea573ef00 .scope module, "dmem" "dmem" 5 104, 11 2 0, S_0x7f9ea572a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "wmem";
    .port_info 5 /INPUT 1 "rmem";
    .port_info 6 /INPUT 2 "memsz";
    .port_info 7 /OUTPUT 32 "rdata";
v0x7f9ea573ff10_0 .net "alu_result", 31 0, v0x7f9ea573c700_0;  alias, 1 drivers
v0x7f9ea573ffc0_0 .net "clk", 0 0, v0x7f9ea5747b20_0;  alias, 1 drivers
v0x7f9ea57400a0_0 .net "memsz", 1 0, v0x7f9ea573e5f0_0;  alias, 1 drivers
v0x7f9ea5740170_0 .net "rdata", 31 0, L_0x7f9ea574d1e0;  alias, 1 drivers
o0x7f9ea8040c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9ea5740200_0 .net "rmem", 0 0, o0x7f9ea8040c08;  0 drivers
v0x7f9ea57402d0_0 .net "rst", 0 0, v0x7f9ea5747bb0_0;  alias, 1 drivers
v0x7f9ea57403a0_0 .net "wdata", 31 0, L_0x7f9ea574b300;  alias, 1 drivers
v0x7f9ea5740470_0 .net "wmem", 0 0, v0x7f9ea573ec10_0;  alias, 1 drivers
S_0x7f9ea573f170 .scope module, "dram" "dram" 11 15, 12 1 0, S_0x7f9ea573ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "wmem";
    .port_info 5 /INPUT 1 "rmem";
    .port_info 6 /INPUT 2 "memsz";
    .port_info 7 /OUTPUT 32 "rdata";
L_0x7f9ea574d1e0 .functor BUFZ 32, L_0x7f9ea574d060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9ea573f6b0_0 .net *"_ivl_0", 31 0, L_0x7f9ea574d060;  1 drivers
v0x7f9ea573f770_0 .net *"_ivl_3", 29 0, L_0x7f9ea574d100;  1 drivers
v0x7f9ea573f810_0 .net "addr", 31 0, v0x7f9ea573c700_0;  alias, 1 drivers
v0x7f9ea573f8e0_0 .net "clk", 0 0, v0x7f9ea5747b20_0;  alias, 1 drivers
v0x7f9ea573f990 .array "mem", 1023 0, 31 0;
v0x7f9ea573fa60_0 .net "memsz", 1 0, v0x7f9ea573e5f0_0;  alias, 1 drivers
v0x7f9ea573faf0_0 .net "rdata", 31 0, L_0x7f9ea574d1e0;  alias, 1 drivers
v0x7f9ea573fb80_0 .net "rmem", 0 0, o0x7f9ea8040c08;  alias, 0 drivers
v0x7f9ea573fc20_0 .net "rst", 0 0, v0x7f9ea5747bb0_0;  alias, 1 drivers
v0x7f9ea573fd50_0 .net "wdata", 31 0, L_0x7f9ea574b300;  alias, 1 drivers
v0x7f9ea573fde0_0 .net "wmem", 0 0, v0x7f9ea573ec10_0;  alias, 1 drivers
E_0x7f9ea573f3e0 .event posedge, v0x7f9ea573eac0_0, v0x7f9ea573e300_0;
L_0x7f9ea574d060 .array/port v0x7f9ea573f990, L_0x7f9ea574d100;
L_0x7f9ea574d100 .part v0x7f9ea573c700_0, 2, 30;
S_0x7f9ea573f420 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 12 14, 12 14 0, S_0x7f9ea573f170;
 .timescale 0 0;
v0x7f9ea573f5f0_0 .var/i "i", 31 0;
S_0x7f9ea5740590 .scope module, "pc" "pc" 5 19, 13 1 0, S_0x7f9ea572a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pcsel";
    .port_info 3 /INPUT 1 "takebranch";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /OUTPUT 32 "iout";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "pc_out_4";
L_0x7f9ea574a070 .functor BUFZ 32, v0x7f9ea57410f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9ea5740e80_0 .net "alu_result", 31 0, v0x7f9ea573c700_0;  alias, 1 drivers
v0x7f9ea5740f10_0 .net "clk", 0 0, v0x7f9ea5747b20_0;  alias, 1 drivers
v0x7f9ea5740fa0_0 .net "iout", 31 0, L_0x7f9ea574a350;  alias, 1 drivers
v0x7f9ea5741050_0 .var "next_pc", 31 0;
v0x7f9ea57410f0_0 .var "pc", 31 0;
v0x7f9ea57411d0_0 .net "pc_out", 31 0, L_0x7f9ea574a070;  alias, 1 drivers
v0x7f9ea5741270_0 .net "pc_out_4", 31 0, v0x7f9ea5741320_0;  alias, 1 drivers
v0x7f9ea5741320_0 .var "pc_plus_4", 31 0;
v0x7f9ea57413d0_0 .net "pcsel", 0 0, v0x7f9ea573e680_0;  alias, 1 drivers
v0x7f9ea5741500_0 .net "rst", 0 0, v0x7f9ea5747bb0_0;  alias, 1 drivers
v0x7f9ea5741590_0 .net "takebranch", 0 0, L_0x7f9ea5749f50;  alias, 1 drivers
E_0x7f9ea5740810/0 .event anyedge, v0x7f9ea5740bf0_0, v0x7f9ea573e680_0, v0x7f9ea5741590_0, v0x7f9ea573c700_0;
E_0x7f9ea5740810/1 .event anyedge, v0x7f9ea5741320_0;
E_0x7f9ea5740810 .event/or E_0x7f9ea5740810/0, E_0x7f9ea5740810/1;
S_0x7f9ea5740880 .scope module, "imem" "imem" 13 37, 14 1 0, S_0x7f9ea5740590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "data";
L_0x7f9ea574a350 .functor BUFZ 32, L_0x7f9ea574a1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9ea5740a80_0 .net *"_ivl_0", 31 0, L_0x7f9ea574a1d0;  1 drivers
v0x7f9ea5740b40_0 .net *"_ivl_3", 29 0, L_0x7f9ea574a270;  1 drivers
v0x7f9ea5740bf0_0 .net "addr", 31 0, v0x7f9ea57410f0_0;  1 drivers
v0x7f9ea5740cb0_0 .net "data", 31 0, L_0x7f9ea574a350;  alias, 1 drivers
v0x7f9ea5740d90 .array "mem", 1023 0, 31 0;
L_0x7f9ea574a1d0 .array/port v0x7f9ea5740d90, L_0x7f9ea574a270;
L_0x7f9ea574a270 .part v0x7f9ea57410f0_0, 2, 30;
S_0x7f9ea57416a0 .scope module, "regfile" "regfile" 5 60, 15 2 0, S_0x7f9ea572a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wreg";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 5 "raddr1";
    .port_info 4 /INPUT 5 "raddr2";
    .port_info 5 /INPUT 32 "wrdata";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /OUTPUT 32 "rdata2";
v0x7f9ea5741c10_0 .net *"_ivl_0", 31 0, L_0x7f9ea574a8c0;  1 drivers
v0x7f9ea5741cd0_0 .net *"_ivl_10", 6 0, L_0x7f9ea574abe0;  1 drivers
L_0x7f9ea8078518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5741d80_0 .net *"_ivl_13", 1 0, L_0x7f9ea8078518;  1 drivers
L_0x7f9ea8078560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5741e40_0 .net/2u *"_ivl_14", 31 0, L_0x7f9ea8078560;  1 drivers
v0x7f9ea5741ef0_0 .net *"_ivl_18", 31 0, L_0x7f9ea574aeb0;  1 drivers
L_0x7f9ea80785a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5741fe0_0 .net *"_ivl_21", 26 0, L_0x7f9ea80785a8;  1 drivers
L_0x7f9ea80785f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5742090_0 .net/2u *"_ivl_22", 31 0, L_0x7f9ea80785f0;  1 drivers
v0x7f9ea5742140_0 .net *"_ivl_24", 0 0, L_0x7f9ea574afd0;  1 drivers
v0x7f9ea57421e0_0 .net *"_ivl_26", 31 0, L_0x7f9ea574b130;  1 drivers
v0x7f9ea57422f0_0 .net *"_ivl_28", 6 0, L_0x7f9ea574b1d0;  1 drivers
L_0x7f9ea8078488 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57423a0_0 .net *"_ivl_3", 26 0, L_0x7f9ea8078488;  1 drivers
L_0x7f9ea8078638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5742450_0 .net *"_ivl_31", 1 0, L_0x7f9ea8078638;  1 drivers
L_0x7f9ea8078680 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea5742500_0 .net/2u *"_ivl_32", 31 0, L_0x7f9ea8078680;  1 drivers
L_0x7f9ea80784d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9ea57425b0_0 .net/2u *"_ivl_4", 31 0, L_0x7f9ea80784d0;  1 drivers
v0x7f9ea5742660_0 .net *"_ivl_6", 0 0, L_0x7f9ea574aa60;  1 drivers
v0x7f9ea5742700_0 .net *"_ivl_8", 31 0, L_0x7f9ea574ab40;  1 drivers
v0x7f9ea57427b0_0 .net "clk", 0 0, v0x7f9ea5747b20_0;  alias, 1 drivers
v0x7f9ea5742940_0 .net "raddr1", 4 0, L_0x7f9ea574a6e0;  alias, 1 drivers
v0x7f9ea57429d0_0 .net "raddr2", 4 0, L_0x7f9ea574a780;  alias, 1 drivers
v0x7f9ea5742a60_0 .net "rdata1", 31 0, L_0x7f9ea574ad20;  alias, 1 drivers
v0x7f9ea5742af0_0 .net "rdata2", 31 0, L_0x7f9ea574b300;  alias, 1 drivers
v0x7f9ea5742b80 .array "registers", 31 0, 31 0;
v0x7f9ea5742c10_0 .net "waddr", 4 0, L_0x7f9ea574a4a0;  alias, 1 drivers
v0x7f9ea5742cd0_0 .net "wrdata", 31 0, L_0x7f9ea574c9c0;  alias, 1 drivers
v0x7f9ea5742d70_0 .net "wreg", 0 0, v0x7f9ea573ecb0_0;  alias, 1 drivers
E_0x7f9ea5741920 .event posedge, v0x7f9ea573e300_0;
L_0x7f9ea574a8c0 .concat [ 5 27 0 0], L_0x7f9ea574a6e0, L_0x7f9ea8078488;
L_0x7f9ea574aa60 .cmp/ne 32, L_0x7f9ea574a8c0, L_0x7f9ea80784d0;
L_0x7f9ea574ab40 .array/port v0x7f9ea5742b80, L_0x7f9ea574abe0;
L_0x7f9ea574abe0 .concat [ 5 2 0 0], L_0x7f9ea574a6e0, L_0x7f9ea8078518;
L_0x7f9ea574ad20 .functor MUXZ 32, L_0x7f9ea8078560, L_0x7f9ea574ab40, L_0x7f9ea574aa60, C4<>;
L_0x7f9ea574aeb0 .concat [ 5 27 0 0], L_0x7f9ea574a780, L_0x7f9ea80785a8;
L_0x7f9ea574afd0 .cmp/ne 32, L_0x7f9ea574aeb0, L_0x7f9ea80785f0;
L_0x7f9ea574b130 .array/port v0x7f9ea5742b80, L_0x7f9ea574b1d0;
L_0x7f9ea574b1d0 .concat [ 5 2 0 0], L_0x7f9ea574a780, L_0x7f9ea8078638;
L_0x7f9ea574b300 .functor MUXZ 32, L_0x7f9ea8078680, L_0x7f9ea574b130, L_0x7f9ea574afd0, C4<>;
S_0x7f9ea5741980 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 15 18, 15 18 0, S_0x7f9ea57416a0;
 .timescale 0 0;
v0x7f9ea5741b50_0 .var/i "i", 31 0;
    .scope S_0x7f9ea5740590;
T_0 ;
    %wait E_0x7f9ea573f3e0;
    %load/vec4 v0x7f9ea5741500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9ea57410f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9ea5741050_0;
    %assign/vec4 v0x7f9ea57410f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9ea5740590;
T_1 ;
    %wait E_0x7f9ea5740810;
    %load/vec4 v0x7f9ea57410f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f9ea5741320_0, 0, 32;
    %load/vec4 v0x7f9ea57413d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x7f9ea5741590_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f9ea5740e80_0;
    %store/vec4 v0x7f9ea5741050_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9ea5741320_0;
    %store/vec4 v0x7f9ea5741050_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9ea573cf50;
T_2 ;
    %wait E_0x7f9ea573de10;
    %load/vec4 v0x7f9ea573eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9ea573eb60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9ea573e5f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e0f0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573ec10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9ea573eb60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9ea573e5f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573e0f0_0, 0, 1;
    %load/vec4 v0x7f9ea573dfd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %load/vec4 v0x7f9ea573de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.21;
T_2.13 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.26;
T_2.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.26;
T_2.23 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.26;
T_2.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.26;
T_2.26 ;
    %pop/vec4 1;
    %jmp T_2.21;
T_2.14 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.30;
T_2.27 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.30;
T_2.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.30;
T_2.30 ;
    %pop/vec4 1;
    %jmp T_2.21;
T_2.15 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.33;
T_2.31 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.33;
T_2.33 ;
    %pop/vec4 1;
    %jmp T_2.21;
T_2.16 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.37;
T_2.34 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.37;
T_2.35 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.37;
T_2.37 ;
    %pop/vec4 1;
    %jmp T_2.21;
T_2.17 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.40;
T_2.38 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.40;
T_2.40 ;
    %pop/vec4 1;
    %jmp T_2.21;
T_2.18 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.44;
T_2.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.44;
T_2.42 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.21;
T_2.19 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.47;
T_2.45 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9ea573eb60_0, 0, 2;
    %load/vec4 v0x7f9ea573de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.52;
T_2.48 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9ea573e5f0_0, 0, 2;
    %jmp T_2.52;
T_2.49 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9ea573e5f0_0, 0, 2;
    %jmp T_2.52;
T_2.50 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9ea573e5f0_0, 0, 2;
    %jmp T_2.52;
T_2.52 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %load/vec4 v0x7f9ea573de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.55, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.56, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.57, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.58, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.59, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.61;
T_2.53 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.61;
T_2.54 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.62, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.64;
T_2.62 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.64;
T_2.64 ;
    %pop/vec4 1;
    %jmp T_2.61;
T_2.55 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.61;
T_2.56 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.61;
T_2.57 ;
    %load/vec4 v0x7f9ea573df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.65, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_2.66, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.68;
T_2.65 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.68;
T_2.66 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.68;
T_2.68 ;
    %pop/vec4 1;
    %jmp T_2.61;
T_2.58 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.61;
T_2.59 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %jmp T_2.61;
T_2.61 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573ec10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ea573e060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %load/vec4 v0x7f9ea573de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.69, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.70, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.71, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.72, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.73, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.74, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e560_0, 0, 1;
    %jmp T_2.76;
T_2.69 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %jmp T_2.76;
T_2.70 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %jmp T_2.76;
T_2.71 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %jmp T_2.76;
T_2.72 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %jmp T_2.76;
T_2.73 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %jmp T_2.76;
T_2.74 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %jmp T_2.76;
T_2.76 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9ea573eb60_0, 0, 2;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9ea573eb60_0, 0, 2;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9ea573e4d0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f9ea573e1c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea573e680_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9ea573eb60_0, 0, 2;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9ea572a900;
T_3 ;
    %wait E_0x7f9ea572b5c0;
    %load/vec4 v0x7f9ea573b770_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ea572b610_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_3.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_3.9;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9ea572b610_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9ea572b610_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9ea572b610_0, 0, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea572b610_0, 0, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7f9ea572b610_0, 0, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9ea573b6d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea572b610_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9ea57416a0;
T_4 ;
    %fork t_1, S_0x7f9ea5741980;
    %jmp t_0;
    .scope S_0x7f9ea5741980;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ea5741b50_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7f9ea5741b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9ea5741b50_0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %load/vec4 v0x7f9ea5741b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9ea5741b50_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x7f9ea57416a0;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0x7f9ea57416a0;
T_5 ;
    %wait E_0x7f9ea5741920;
    %load/vec4 v0x7f9ea5742d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x7f9ea5742c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f9ea5742cd0_0;
    %load/vec4 v0x7f9ea5742c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9ea573b810;
T_6 ;
    %wait E_0x7f9ea573c540;
    %load/vec4 v0x7f9ea573c790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.12;
T_6.0 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %load/vec4 v0x7f9ea573c660_0;
    %add;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.1 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %load/vec4 v0x7f9ea573c660_0;
    %sub;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.2 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %load/vec4 v0x7f9ea573c660_0;
    %and;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.3 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %load/vec4 v0x7f9ea573c660_0;
    %or;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.4 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %load/vec4 v0x7f9ea573c660_0;
    %xor;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.5 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %ix/getv 4, v0x7f9ea573c660_0;
    %shiftl 4;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.6 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %ix/getv 4, v0x7f9ea573c660_0;
    %shiftr 4;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.7 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %ix/getv 4, v0x7f9ea573c660_0;
    %shiftr/s 4;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.8 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %load/vec4 v0x7f9ea573c660_0;
    %mul;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.9 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %load/vec4 v0x7f9ea573c660_0;
    %div;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.10 ;
    %load/vec4 v0x7f9ea573c5a0_0;
    %load/vec4 v0x7f9ea573c660_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.14, 8;
T_6.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.14, 8;
 ; End of false expr.
    %blend;
T_6.14;
    %store/vec4 v0x7f9ea573c700_0, 0, 32;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9ea573c860;
T_7 ;
    %wait E_0x7f9ea573cad0;
    %load/vec4 v0x7f9ea573cd30_0;
    %load/vec4 v0x7f9ea573cde0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7f9ea573cb30_0, 0, 1;
    %load/vec4 v0x7f9ea573cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f9ea573cd30_0;
    %load/vec4 v0x7f9ea573cde0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x7f9ea573cbe0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9ea573cd30_0;
    %load/vec4 v0x7f9ea573cde0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x7f9ea573cbe0_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9ea573f170;
T_8 ;
    %wait E_0x7f9ea573f3e0;
    %load/vec4 v0x7f9ea573fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_3, S_0x7f9ea573f420;
    %jmp t_2;
    .scope S_0x7f9ea573f420;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9ea573f5f0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7f9ea573f5f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f9ea573f5f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ea573f990, 0, 4;
    %load/vec4 v0x7f9ea573f5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9ea573f5f0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x7f9ea573f170;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f9ea573fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7f9ea573fd50_0;
    %load/vec4 v0x7f9ea573f810_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9ea573f990, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9ea572a3a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747b20_0, 0, 1;
T_9.0 ;
    %delay 10, 0;
    %load/vec4 v0x7f9ea5747b20_0;
    %inv;
    %store/vec4 v0x7f9ea5747b20_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x7f9ea572a3a0;
T_10 ;
    %vpi_call/w 4 27 "$dumpfile", "out/riscv.vcd" {0 0 0};
    %vpi_call/w 4 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9ea572a3a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5740d90, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call/w 4 33 "$readmemb", "./mem/imem_alu.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 4294967281, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967284, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 4 38 "$error", "ADD Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111110100, v0x7f9ea5742cd0_0 {0 0 0};
T_10.1 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967278, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 4 40 "$error", "SUB Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111101110, v0x7f9ea5742cd0_0 {0 0 0};
T_10.3 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 4 42 "$error", "AND Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b00000000000000000000000000000001, v0x7f9ea5742cd0_0 {0 0 0};
T_10.5 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967283, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 4 44 "$error", "OR Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111110011, v0x7f9ea5742cd0_0 {0 0 0};
T_10.7 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967282, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 4 46 "$error", "XOR Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111110010, v0x7f9ea5742cd0_0 {0 0 0};
T_10.9 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967176, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 4 48 "$error", "SLL Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111110001000, v0x7f9ea5742cd0_0 {0 0 0};
T_10.11 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 536870910, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 4 50 "$error", "SRL Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b00011111111111111111111111111110, v0x7f9ea5742cd0_0 {0 0 0};
T_10.13 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967284, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 4 52 "$error", "SRA Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111110100, v0x7f9ea5742cd0_0 {0 0 0};
T_10.15 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967251, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %jmp T_10.17;
T_10.16 ;
    %vpi_call/w 4 54 "$error", "MUL Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111010011, v0x7f9ea5742cd0_0 {0 0 0};
T_10.17 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 1431655760, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call/w 4 56 "$error", "DIV Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b01010101010101010101010101010000, v0x7f9ea5742cd0_0 {0 0 0};
T_10.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call/w 4 60 "$readmemb", "./mem/imem_i.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967287, 0, 32;
    %jmp/0xz  T_10.20, 4;
    %jmp T_10.21;
T_10.20 ;
    %vpi_call/w 4 63 "$error", "ADDI Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111110111, v0x7f9ea5742cd0_0 {0 0 0};
T_10.21 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967056, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %jmp T_10.23;
T_10.22 ;
    %vpi_call/w 4 65 "$error", "SLLI Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111100010000, v0x7f9ea5742cd0_0 {0 0 0};
T_10.23 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %jmp T_10.25;
T_10.24 ;
    %vpi_call/w 4 67 "$error", "SLTI Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b00000000000000000000000000000001, v0x7f9ea5742cd0_0 {0 0 0};
T_10.25 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967287, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %jmp T_10.27;
T_10.26 ;
    %vpi_call/w 4 69 "$error", "xori Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111110111, v0x7f9ea5742cd0_0 {0 0 0};
T_10.27 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 268435455, 0, 32;
    %jmp/0xz  T_10.28, 4;
    %jmp T_10.29;
T_10.28 ;
    %vpi_call/w 4 71 "$error", "srli Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b00001111111111111111111111111111, v0x7f9ea5742cd0_0 {0 0 0};
T_10.29 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %jmp T_10.31;
T_10.30 ;
    %vpi_call/w 4 73 "$error", "srai Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111111111, v0x7f9ea5742cd0_0 {0 0 0};
T_10.31 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4294967287, 0, 32;
    %jmp/0xz  T_10.32, 4;
    %jmp T_10.33;
T_10.32 ;
    %vpi_call/w 4 75 "$error", "ori Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b11111111111111111111111111110111, v0x7f9ea5742cd0_0 {0 0 0};
T_10.33 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %jmp T_10.35;
T_10.34 ;
    %vpi_call/w 4 77 "$error", "andi Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b00000000000000000000000000000000, v0x7f9ea5742cd0_0 {0 0 0};
T_10.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %vpi_call/w 4 84 "$readmemb", "./mem/imem_st.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 40, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f9ea573f990, 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.36, 4;
    %jmp T_10.37;
T_10.36 ;
    %vpi_call/w 4 88 "$error", "ST Test Failed: Expected MEM = %h, Actual MEM = %h", 32'b00000000000000000000000000000001, &A<v0x7f9ea573f990, 1> {0 0 0};
T_10.37 ;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.38, 4;
    %jmp T_10.39;
T_10.38 ;
    %vpi_call/w 4 89 "$error", "LD Test Failed: Expected WRDATA = %h, Actual WRDATA = %h", 32'b00000000000000000000000000000001, v0x7f9ea5742cd0_0 {0 0 0};
T_10.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %vpi_call/w 4 96 "$readmemb", "./mem/br/imem_beq.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %delay 40, 0;
    %load/vec4 v0x7f9ea57410f0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_10.40, 4;
    %jmp T_10.41;
T_10.40 ;
    %vpi_call/w 4 100 "$error", "BEQ Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000000000000001100, v0x7f9ea57410f0_0 {0 0 0};
T_10.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %vpi_call/w 4 105 "$readmemb", "./mem/br/imem_bne.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %delay 40, 0;
    %load/vec4 v0x7f9ea57410f0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_10.42, 4;
    %jmp T_10.43;
T_10.42 ;
    %vpi_call/w 4 109 "$error", "BNE Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000000000000001100, v0x7f9ea57410f0_0 {0 0 0};
T_10.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %vpi_call/w 4 114 "$readmemb", "./mem/br/imem_blt.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %delay 40, 0;
    %load/vec4 v0x7f9ea57410f0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_10.44, 4;
    %jmp T_10.45;
T_10.44 ;
    %vpi_call/w 4 118 "$error", "BLT Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000000000000001100, v0x7f9ea57410f0_0 {0 0 0};
T_10.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %vpi_call/w 4 123 "$readmemb", "./mem/br/imem_bge.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %delay 40, 0;
    %load/vec4 v0x7f9ea57410f0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_10.46, 4;
    %jmp T_10.47;
T_10.46 ;
    %vpi_call/w 4 127 "$error", "BGE Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000000000000001100, v0x7f9ea57410f0_0 {0 0 0};
T_10.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %vpi_call/w 4 132 "$readmemb", "./mem/br/imem_bltu.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %delay 40, 0;
    %load/vec4 v0x7f9ea57410f0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_10.48, 4;
    %jmp T_10.49;
T_10.48 ;
    %vpi_call/w 4 136 "$error", "BTLU Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000000000000001100, v0x7f9ea57410f0_0 {0 0 0};
T_10.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %vpi_call/w 4 141 "$readmemb", "./mem/br/imem_bgeu.txt", v0x7f9ea5740d90 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %delay 40, 0;
    %load/vec4 v0x7f9ea57410f0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_10.50, 4;
    %jmp T_10.51;
T_10.50 ;
    %vpi_call/w 4 145 "$error", "BGEU Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000000000000001100, v0x7f9ea57410f0_0 {0 0 0};
T_10.51 ;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %pushi/vec4 4535, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5740d90, 4, 0;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 4096, 0, 32;
    %jmp/0xz  T_10.52, 4;
    %jmp T_10.53;
T_10.52 ;
    %vpi_call/w 4 154 "$error", "LUI Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000001000000000000, v0x7f9ea5742cd0_0 {0 0 0};
T_10.53 ;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %pushi/vec4 4194799, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5740d90, 4, 0;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_10.54, 4;
    %jmp T_10.55;
T_10.54 ;
    %vpi_call/w 4 165 "$error", "JAL Test Failed: Expected RD = %h, Actual RD = %h", 32'b00000000000000000000000000001000, v0x7f9ea5742cd0_0 {0 0 0};
T_10.55 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea57410f0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_10.56, 4;
    %jmp T_10.57;
T_10.56 ;
    %vpi_call/w 4 167 "$error", "JAL Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000000000000001100, v0x7f9ea57410f0_0 {0 0 0};
T_10.57 ;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9ea5747bb0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5742b80, 4, 0;
    %pushi/vec4 1081831, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9ea5740d90, 4, 0;
    %delay 20, 0;
    %load/vec4 v0x7f9ea5742cd0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_10.58, 4;
    %jmp T_10.59;
T_10.58 ;
    %vpi_call/w 4 179 "$error", "JALR Test Failed: Expected RD = %h, Actual RD = %h", 32'b00000000000000000000000000001000, v0x7f9ea5742cd0_0 {0 0 0};
T_10.59 ;
    %delay 20, 0;
    %load/vec4 v0x7f9ea57410f0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.60, 4;
    %jmp T_10.61;
T_10.60 ;
    %vpi_call/w 4 182 "$error", "JALR Test Failed: Expected PC = %h, Actual PC = %h", 32'b00000000000000000000000000000010, v0x7f9ea57410f0_0 {0 0 0};
T_10.61 ;
    %delay 40, 0;
    %vpi_call/w 4 191 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "riscv_def.sv";
    "riscv_tb.sv";
    "riscv.sv";
    "immgen.sv";
    "./riscv_def.sv";
    "alu.sv";
    "branchcmp.sv";
    "ctl.sv";
    "dmem.sv";
    "dram.sv";
    "pc.sv";
    "imem.sv";
    "regfile.sv";
