# AXI_SoC_Subsystem
This project serves as a comprehensive integration of multiple AXI-compliant IP blocks into a unified SoC-style subsystem. It demonstrates modular RTL design, address mapping, and bus interfacing using the AXI4 and AXI-Lite protocols.
