#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec 30 20:26:17 2023
# Process ID: 83530
# Current directory: /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1
# Command line: vivado -log Virtex_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Virtex_wrapper.tcl
# Log file: /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/Virtex_wrapper.vds
# Journal file: /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/vivado.jou
# Running On: dolu, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 4, Host memory: 33381 MB
#-----------------------------------------------------------
source Virtex_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.164 ; gain = 0.023 ; free physical = 6811 ; free virtual = 27497
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top Virtex_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 83589
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2139.422 ; gain = 369.770 ; free physical = 5840 ; free virtual = 26526
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.188; parent = 2142.395; children = 1000.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Virtex_wrapper' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/hdl/Virtex_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'Virtex' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5544' bound to instance 'Virtex_i' of component 'Virtex' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/hdl/Virtex_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Virtex' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5575]
INFO: [Synth 8-3491] module 'Virtex_axi_gpio_0_1' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_BUTTONS' of component 'Virtex_axi_gpio_0_1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6218]
INFO: [Synth 8-638] synthesizing module 'Virtex_axi_gpio_0_1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_axi_gpio_0_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Virtex_axi_gpio_0_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_LED' of component 'Virtex_axi_gpio_0_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6241]
INFO: [Synth 8-638] synthesizing module 'Virtex_axi_gpio_0_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Virtex_axi_uartlite_0_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'Virtex_axi_uartlite_0_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6264]
INFO: [Synth 8-638] synthesizing module 'Virtex_axi_uartlite_0_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Virtex_mdm_1_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'Virtex_mdm_1_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6289]
INFO: [Synth 8-638] synthesizing module 'Virtex_mdm_1_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Virtex_microblaze_0_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'Virtex_microblaze_0_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6302]
INFO: [Synth 8-638] synthesizing module 'Virtex_microblaze_0_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-3491] module 'Virtex_microblaze_0_axi_intc_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'Virtex_microblaze_0_axi_intc_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6462]
INFO: [Synth 8-638] synthesizing module 'Virtex_microblaze_0_axi_intc_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'Virtex_microblaze_0_axi_periph_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_18AMUN' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:79]
INFO: [Synth 8-3491] module 'Virtex_auto_ds_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'Virtex_auto_ds_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_ds_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'Virtex_auto_pc_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'Virtex_auto_pc_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:453]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_pc_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_18AMUN' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:79]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1B6DRR2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1B6DRR2' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:600]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_10KLQ30' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:783]
INFO: [Synth 8-3491] module 'Virtex_auto_ds_1' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'Virtex_auto_ds_1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:1078]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_ds_1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'Virtex_auto_pc_1' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'Virtex_auto_pc_1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:1157]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_pc_1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_10KLQ30' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:783]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_CO12HP' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:1286]
INFO: [Synth 8-3491] module 'Virtex_auto_ds_2' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'Virtex_auto_ds_2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:1581]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_ds_2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-3491] module 'Virtex_auto_pc_2' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'Virtex_auto_pc_2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:1660]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_pc_2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_CO12HP' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1LTC7MW' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:1789]
INFO: [Synth 8-3491] module 'Virtex_auto_ds_3' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'Virtex_auto_ds_3' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2084]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_ds_3' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'Virtex_auto_pc_3' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'Virtex_auto_pc_3' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2163]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_pc_3' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1LTC7MW' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:1789]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_EE7YKE' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2846]
INFO: [Synth 8-3491] module 'Virtex_auto_pc_4' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'Virtex_auto_pc_4' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:3129]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_pc_4' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-3491] module 'Virtex_auto_us_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'Virtex_auto_us_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:3188]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_us_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_us_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_EE7YKE' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2846]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_17PLXDB' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:3343]
INFO: [Synth 8-3491] module 'Virtex_auto_us_1' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'Virtex_auto_us_1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:3559]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_us_1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_us_1_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_17PLXDB' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:3343]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1E0IORH' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:3678]
INFO: [Synth 8-3491] module 'Virtex_auto_us_2' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_us_2_stub.vhdl:5' bound to instance 'auto_us' of component 'Virtex_auto_us_2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:3783]
INFO: [Synth 8-638] synthesizing module 'Virtex_auto_us_2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_auto_us_2_stub.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1E0IORH' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:3678]
INFO: [Synth 8-3491] module 'Virtex_xbar_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'Virtex_xbar_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5236]
INFO: [Synth 8-638] synthesizing module 'Virtex_xbar_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'Virtex_microblaze_0_axi_periph_0' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1FTJO7H' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2253]
INFO: [Synth 8-3491] module 'Virtex_dlmb_bram_if_cntlr_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'Virtex_dlmb_bram_if_cntlr_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2467]
INFO: [Synth 8-638] synthesizing module 'Virtex_dlmb_bram_if_cntlr_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Virtex_dlmb_v10_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'Virtex_dlmb_v10_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2521]
INFO: [Synth 8-638] synthesizing module 'Virtex_dlmb_v10_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Virtex_ilmb_bram_if_cntlr_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'Virtex_ilmb_bram_if_cntlr_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2549]
INFO: [Synth 8-638] synthesizing module 'Virtex_ilmb_bram_if_cntlr_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Virtex_ilmb_v10_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'Virtex_ilmb_v10_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2603]
INFO: [Synth 8-638] synthesizing module 'Virtex_ilmb_v10_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Virtex_lmb_bram_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'Virtex_lmb_bram_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2631]
INFO: [Synth 8-638] synthesizing module 'Virtex_lmb_bram_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1FTJO7H' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:2253]
INFO: [Synth 8-3491] module 'Virtex_microblaze_0_xlconcat_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_microblaze_0_xlconcat_0/synth/Virtex_microblaze_0_xlconcat_0.v:53' bound to instance 'microblaze_0_xlconcat' of component 'Virtex_microblaze_0_xlconcat_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6708]
INFO: [Synth 8-6157] synthesizing module 'Virtex_microblaze_0_xlconcat_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_microblaze_0_xlconcat_0/synth/Virtex_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Virtex_microblaze_0_xlconcat_0' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_microblaze_0_xlconcat_0/synth/Virtex_microblaze_0_xlconcat_0.v:53]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_2' is missing in component declaration [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5576]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_3' is missing in component declaration [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5576]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_4' is missing in component declaration [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5576]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5576]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5576]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5576]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5576]
INFO: [Synth 8-3491] module 'Virtex_mig_7series_0_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'Virtex_mig_7series_0_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6714]
INFO: [Synth 8-638] synthesizing module 'Virtex_mig_7series_0_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_mig_7series_0_0_stub.vhdl:80]
INFO: [Synth 8-3491] module 'Virtex_rst_mig_7series_0_200M_0' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_rst_mig_7series_0_200M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_200M' of component 'Virtex_rst_mig_7series_0_200M_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:6779]
INFO: [Synth 8-638] synthesizing module 'Virtex_rst_mig_7series_0_200M_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/.Xil/Vivado-83530-dolu/realtime/Virtex_rst_mig_7series_0_200M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Virtex' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/synth/Virtex.vhd:5575]
INFO: [Synth 8-256] done synthesizing module 'Virtex_wrapper' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/hdl/Virtex_wrapper.vhd:41]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2235.359 ; gain = 465.707 ; free physical = 5911 ; free virtual = 26599
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3236.156; parent = 2235.363; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.172 ; gain = 483.520 ; free physical = 5911 ; free virtual = 26599
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3253.969; parent = 2253.176; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.172 ; gain = 483.520 ; free physical = 5911 ; free virtual = 26599
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3253.969; parent = 2253.176; children = 1000.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2253.172 ; gain = 0.000 ; free physical = 5905 ; free virtual = 26593
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc] for cell 'Virtex_i/mig_7series_0'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc] for cell 'Virtex_i/mig_7series_0'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_microblaze_0_0/Virtex_microblaze_0_0/Virtex_microblaze_0_0_in_context.xdc] for cell 'Virtex_i/microblaze_0'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_microblaze_0_0/Virtex_microblaze_0_0/Virtex_microblaze_0_0_in_context.xdc] for cell 'Virtex_i/microblaze_0'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_v10_0/Virtex_dlmb_v10_0/Virtex_dlmb_v10_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_v10_0/Virtex_dlmb_v10_0/Virtex_dlmb_v10_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_ilmb_v10_0/Virtex_ilmb_v10_0/Virtex_ilmb_v10_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_ilmb_v10_0/Virtex_ilmb_v10_0/Virtex_ilmb_v10_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_bram_if_cntlr_0/Virtex_dlmb_bram_if_cntlr_0/Virtex_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_bram_if_cntlr_0/Virtex_dlmb_bram_if_cntlr_0/Virtex_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_ilmb_bram_if_cntlr_0/Virtex_ilmb_bram_if_cntlr_0/Virtex_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_ilmb_bram_if_cntlr_0/Virtex_ilmb_bram_if_cntlr_0/Virtex_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_lmb_bram_0/Virtex_lmb_bram_0/Virtex_lmb_bram_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_lmb_bram_0/Virtex_lmb_bram_0/Virtex_lmb_bram_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_xbar_0/Virtex_xbar_0/Virtex_xbar_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_xbar_0/Virtex_xbar_0/Virtex_xbar_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_4/Virtex_auto_pc_4/Virtex_auto_pc_4_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_4/Virtex_auto_pc_4/Virtex_auto_pc_4_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_0/Virtex_auto_us_0/Virtex_auto_us_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_0/Virtex_auto_us_0/Virtex_auto_us_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_1/Virtex_auto_us_1/Virtex_auto_us_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_1/Virtex_auto_us_1/Virtex_auto_us_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_2/Virtex_auto_us_2/Virtex_auto_us_2_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_2/Virtex_auto_us_2/Virtex_auto_us_2_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_ds_0/Virtex_auto_ds_0/Virtex_auto_ds_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_ds_0/Virtex_auto_ds_0/Virtex_auto_ds_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_0/Virtex_auto_pc_0/Virtex_auto_pc_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_0/Virtex_auto_pc_0/Virtex_auto_pc_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_ds_1/Virtex_auto_ds_1/Virtex_auto_ds_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_ds_1/Virtex_auto_ds_1/Virtex_auto_ds_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_1/Virtex_auto_pc_1/Virtex_auto_pc_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_1/Virtex_auto_pc_1/Virtex_auto_pc_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_ds_2/Virtex_auto_ds_2/Virtex_auto_ds_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_ds_2/Virtex_auto_ds_2/Virtex_auto_ds_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_2/Virtex_auto_pc_2/Virtex_auto_pc_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_2/Virtex_auto_pc_2/Virtex_auto_pc_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_ds_3/Virtex_auto_ds_3/Virtex_auto_ds_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_ds_3/Virtex_auto_ds_3/Virtex_auto_ds_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_3/Virtex_auto_pc_3/Virtex_auto_pc_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_pc_3/Virtex_auto_pc_3/Virtex_auto_pc_1_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_microblaze_0_axi_intc_0/Virtex_microblaze_0_axi_intc_0/Virtex_microblaze_0_axi_intc_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_microblaze_0_axi_intc_0/Virtex_microblaze_0_axi_intc_0/Virtex_microblaze_0_axi_intc_0_in_context.xdc] for cell 'Virtex_i/microblaze_0_axi_intc'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mdm_1_0/Virtex_mdm_1_0/Virtex_mdm_1_0_in_context.xdc] for cell 'Virtex_i/mdm_1'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mdm_1_0/Virtex_mdm_1_0/Virtex_mdm_1_0_in_context.xdc] for cell 'Virtex_i/mdm_1'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_rst_mig_7series_0_200M_0/Virtex_rst_mig_7series_0_200M_0/Virtex_rst_mig_7series_0_200M_0_in_context.xdc] for cell 'Virtex_i/rst_mig_7series_0_200M'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_rst_mig_7series_0_200M_0/Virtex_rst_mig_7series_0_200M_0/Virtex_rst_mig_7series_0_200M_0_in_context.xdc] for cell 'Virtex_i/rst_mig_7series_0_200M'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_axi_gpio_0_0/Virtex_axi_gpio_0_0/Virtex_axi_gpio_0_0_in_context.xdc] for cell 'Virtex_i/axi_gpio_LED'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_axi_gpio_0_0/Virtex_axi_gpio_0_0/Virtex_axi_gpio_0_0_in_context.xdc] for cell 'Virtex_i/axi_gpio_LED'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_axi_gpio_0_1/Virtex_axi_gpio_0_1/Virtex_axi_gpio_0_1_in_context.xdc] for cell 'Virtex_i/axi_gpio_BUTTONS'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_axi_gpio_0_1/Virtex_axi_gpio_0_1/Virtex_axi_gpio_0_1_in_context.xdc] for cell 'Virtex_i/axi_gpio_BUTTONS'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_axi_uartlite_0_0/Virtex_axi_uartlite_0_0/Virtex_axi_uartlite_0_0_in_context.xdc] for cell 'Virtex_i/axi_uartlite_0'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_axi_uartlite_0_0/Virtex_axi_uartlite_0_0/Virtex_axi_uartlite_0_0_in_context.xdc] for cell 'Virtex_i/axi_uartlite_0'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.047 ; gain = 0.000 ; free physical = 5789 ; free virtual = 26476
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2332.047 ; gain = 0.000 ; free physical = 5789 ; free virtual = 26476
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Virtex_i/axi_gpio_BUTTONS' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Virtex_i/axi_gpio_LED' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Virtex_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5889 ; free virtual = 26576
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5889 ; free virtual = 26576
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[32]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[32]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[33]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[33]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[34]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[34]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[35]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[35]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[36]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[36]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[37]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[37]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[38]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[38]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[39]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[39]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[40]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[40]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[41]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[41]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[42]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[42]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[43]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[43]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[44]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[44]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[45]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[45]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[46]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[46]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[47]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[47]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[48]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[48]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[49]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[49]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[50]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[50]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[51]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[51]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[52]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[52]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[53]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[53]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[54]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[54]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[55]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[55]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[56]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[56]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[57]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[57]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[58]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[58]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[59]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[59]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[60]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[60]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[61]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[61]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[62]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[62]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[63]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[63]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[4]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[5]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[6]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[7]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_mig_7series_0_0_2/Virtex_mig_7series_0_0/Virtex_mig_7series_0_0_in_context.xdc, line 239).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/rst_mig_7series_0_200M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/axi_gpio_LED. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/axi_gpio_BUTTONS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Virtex_i/axi_uartlite_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5888 ; free virtual = 26576
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5885 ; free virtual = 26574
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5880 ; free virtual = 26575
Synthesis current peak Physical Memory [PSS] (MB): peak = 1572.707; parent = 1364.097; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5780 ; free virtual = 26476
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.353; parent = 1450.100; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5780 ; free virtual = 26476
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.716; parent = 1450.471; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5770 ; free virtual = 26465
Synthesis current peak Physical Memory [PSS] (MB): peak = 1659.935; parent = 1451.689; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5760 ; free virtual = 26463
Synthesis current peak Physical Memory [PSS] (MB): peak = 1660.017; parent = 1451.771; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5760 ; free virtual = 26463
Synthesis current peak Physical Memory [PSS] (MB): peak = 1660.017; parent = 1451.771; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5760 ; free virtual = 26463
Synthesis current peak Physical Memory [PSS] (MB): peak = 1660.024; parent = 1451.779; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5760 ; free virtual = 26463
Synthesis current peak Physical Memory [PSS] (MB): peak = 1660.024; parent = 1451.779; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5758 ; free virtual = 26462
Synthesis current peak Physical Memory [PSS] (MB): peak = 1660.024; parent = 1451.779; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5758 ; free virtual = 26462
Synthesis current peak Physical Memory [PSS] (MB): peak = 1660.024; parent = 1451.779; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |Virtex_xbar_0                   |         1|
|2     |Virtex_auto_ds_0                |         1|
|3     |Virtex_auto_pc_0                |         1|
|4     |Virtex_auto_ds_1                |         1|
|5     |Virtex_auto_pc_1                |         1|
|6     |Virtex_auto_ds_2                |         1|
|7     |Virtex_auto_pc_2                |         1|
|8     |Virtex_auto_ds_3                |         1|
|9     |Virtex_auto_pc_3                |         1|
|10    |Virtex_auto_pc_4                |         1|
|11    |Virtex_auto_us_0                |         1|
|12    |Virtex_auto_us_1                |         1|
|13    |Virtex_auto_us_2                |         1|
|14    |Virtex_axi_gpio_0_1             |         1|
|15    |Virtex_axi_gpio_0_0             |         1|
|16    |Virtex_axi_uartlite_0_0         |         1|
|17    |Virtex_mdm_1_0                  |         1|
|18    |Virtex_microblaze_0_0           |         1|
|19    |Virtex_microblaze_0_axi_intc_0  |         1|
|20    |Virtex_mig_7series_0_0          |         1|
|21    |Virtex_rst_mig_7series_0_200M_0 |         1|
|22    |Virtex_dlmb_bram_if_cntlr_0     |         1|
|23    |Virtex_dlmb_v10_0               |         1|
|24    |Virtex_ilmb_bram_if_cntlr_0     |         1|
|25    |Virtex_ilmb_v10_0               |         1|
|26    |Virtex_lmb_bram_0               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |Virtex_auto_ds_0_bbox                |     1|
|2     |Virtex_auto_ds_1_bbox                |     1|
|3     |Virtex_auto_ds_2_bbox                |     1|
|4     |Virtex_auto_ds_3_bbox                |     1|
|5     |Virtex_auto_pc_0_bbox                |     1|
|6     |Virtex_auto_pc_1_bbox                |     1|
|7     |Virtex_auto_pc_2_bbox                |     1|
|8     |Virtex_auto_pc_3_bbox                |     1|
|9     |Virtex_auto_pc_4_bbox                |     1|
|10    |Virtex_auto_us_0_bbox                |     1|
|11    |Virtex_auto_us_1_bbox                |     1|
|12    |Virtex_auto_us_2_bbox                |     1|
|13    |Virtex_axi_gpio_0_0_bbox             |     1|
|14    |Virtex_axi_gpio_0_1_bbox             |     1|
|15    |Virtex_axi_uartlite_0_0_bbox         |     1|
|16    |Virtex_dlmb_bram_if_cntlr_0_bbox     |     1|
|17    |Virtex_dlmb_v10_0_bbox               |     1|
|18    |Virtex_ilmb_bram_if_cntlr_0_bbox     |     1|
|19    |Virtex_ilmb_v10_0_bbox               |     1|
|20    |Virtex_lmb_bram_0_bbox               |     1|
|21    |Virtex_mdm_1_0_bbox                  |     1|
|22    |Virtex_microblaze_0_0_bbox           |     1|
|23    |Virtex_microblaze_0_axi_intc_0_bbox  |     1|
|24    |Virtex_mig_7series_0_0_bbox          |     1|
|25    |Virtex_rst_mig_7series_0_200M_0_bbox |     1|
|26    |Virtex_xbar_0_bbox                   |     1|
|27    |IBUF                                 |     7|
|28    |OBUF                                 |     9|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5758 ; free virtual = 26462
Synthesis current peak Physical Memory [PSS] (MB): peak = 1660.024; parent = 1451.779; children = 208.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.828; parent = 2300.035; children = 1000.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2332.047 ; gain = 483.520 ; free physical = 5815 ; free virtual = 26518
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2332.047 ; gain = 562.395 ; free physical = 5815 ; free virtual = 26518
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2332.047 ; gain = 0.000 ; free physical = 5918 ; free virtual = 26613
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.047 ; gain = 0.000 ; free physical = 5849 ; free virtual = 26544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5e0d1855
INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2332.047 ; gain = 1048.922 ; free physical = 6056 ; free virtual = 26751
INFO: [Common 17-1381] The checkpoint '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/synth_1/Virtex_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Virtex_wrapper_utilization_synth.rpt -pb Virtex_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 20:27:12 2023...
