

================================================================
== Vitis HLS Report for 'get_oracle_activations2_1'
================================================================
* Date:           Wed Aug  6 20:24:18 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2113|     2113|  16.904 us|  16.904 us|  2113|  2113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_oracle_activations2_loop1     |     2112|     2112|        33|          -|          -|    64|        no|
        | + get_oracle_activations2_loop1_1  |       27|       27|         9|          -|          -|     3|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      77|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     120|    -|
|Register             |        -|     -|      246|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      246|     211|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U124  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln141_fu_169_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln145_fu_208_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln147_fu_227_p2   |         +|   0|  0|  15|           8|           8|
    |empty_51_fu_196_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln141_fu_163_p2  |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln145_fu_202_p2  |      icmp|   0|  0|   9|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  77|          34|          28|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |add113_reg_131  |   9|          2|   64|        128|
    |ap_NS_fsm       |  65|         16|    1|         16|
    |grp_fu_148_p0   |  14|          3|   64|        192|
    |grp_fu_148_p1   |  14|          3|   64|        192|
    |i_fu_60         |   9|          2|    7|         14|
    |j_reg_120       |   9|          2|    2|          4|
    +----------------+----+-----------+-----+-----------+
    |Total           | 120|         28|  202|        546|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add113_reg_131                   |  64|   0|   64|          0|
    |add_ln141_reg_271                |   7|   0|    7|          0|
    |add_ln145_reg_294                |   2|   0|    2|          0|
    |ap_CS_fsm                        |  15|   0|   15|          0|
    |empty_51_reg_286                 |   8|   0|    8|          0|
    |i_fu_60                          |   7|   0|    7|          0|
    |j_reg_120                        |   2|   0|    2|          0|
    |mul8_reg_319                     |  64|   0|   64|          0|
    |oracle_activations_addr_reg_281  |   6|   0|    6|          0|
    |tmp_reg_299                      |  64|   0|   64|          0|
    |zext_ln141_reg_276               |   7|   0|   64|         57|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 246|   0|  303|         57|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_988_p_din0            |  out|   64|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_988_p_din1            |  out|   64|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_988_p_opcode          |  out|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_988_p_dout0           |   in|   64|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_988_p_ce              |  out|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_1008_p_din0           |  out|   64|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_1008_p_din1           |  out|   64|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_1008_p_dout0          |   in|   64|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|grp_fu_1008_p_ce             |  out|    1|  ap_ctrl_hs|  get_oracle_activations2.1|  return value|
|weights3_address0            |  out|    8|   ap_memory|                   weights3|         array|
|weights3_ce0                 |  out|    1|   ap_memory|                   weights3|         array|
|weights3_q0                  |   in|   64|   ap_memory|                   weights3|         array|
|p_read                       |   in|   64|     ap_none|                     p_read|        scalar|
|p_read1                      |   in|   64|     ap_none|                    p_read1|        scalar|
|p_read2                      |   in|   64|     ap_none|                    p_read2|        scalar|
|oracle_activations_address0  |  out|    6|   ap_memory|         oracle_activations|         array|
|oracle_activations_ce0       |  out|    1|   ap_memory|         oracle_activations|         array|
|oracle_activations_we0       |  out|    1|   ap_memory|         oracle_activations|         array|
|oracle_activations_d0        |  out|   64|   ap_memory|         oracle_activations|         array|
|dactivations_address0        |  out|    6|   ap_memory|               dactivations|         array|
|dactivations_ce0             |  out|    1|   ap_memory|               dactivations|         array|
|dactivations_q0              |   in|   64|   ap_memory|               dactivations|         array|
+-----------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 12 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:139]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:44]   --->   Operation 18 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_6 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 19 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_7 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 20 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_8 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 21 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln139 = store i7 0, i7 %i" [data/benchmarks/backprop/backprop.c:139]   --->   Operation 22 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln141 = br void %get_oracle_activations2_loop1_1" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 23 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_27 = load i7 %i"   --->   Operation 24 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln141 = icmp_eq  i7 %i_27, i7 64" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 25 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln141 = add i7 %i_27, i7 1" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 26 'add' 'add_ln141' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %get_oracle_activations2_loop1_1.split, void %for.end21" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 27 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i7 %i_27" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 28 'zext' 'zext_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i7 %i_27" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 29 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:142]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/backprop/backprop.c:150]   --->   Operation 31 'specloopname' 'specloopname_ln150' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%oracle_activations_addr = getelementptr i64 %oracle_activations, i64 0, i64 %zext_ln141" [data/benchmarks/backprop/backprop.c:143]   --->   Operation 32 'getelementptr' 'oracle_activations_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_27"   --->   Operation 33 'trunc' 'empty' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty, i2 0"   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%empty_51 = sub i8 %p_shl, i8 %zext_ln141_1" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 35 'sub' 'empty_51' <Predicate = (!icmp_ln141)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln145 = br void %for.inc" [data/benchmarks/backprop/backprop.c:145]   --->   Operation 36 'br' 'br_ln145' <Predicate = (!icmp_ln141)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [data/benchmarks/backprop/backprop.c:151]   --->   Operation 37 'ret' 'ret_ln151' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln145, void %for.inc.split, i2 0, void %get_oracle_activations2_loop1_1.split" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 38 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %get_oracle_activations2_loop1_1.split" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 39 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln145 = icmp_eq  i2 %j, i2 3" [data/benchmarks/backprop/backprop.c:145]   --->   Operation 40 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.43ns)   --->   "%add_ln145 = add i2 %j, i2 1" [data/benchmarks/backprop/backprop.c:145]   --->   Operation 41 'add' 'add_ln145' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.inc.split, void %for.inc19" [data/benchmarks/backprop/backprop.c:145]   --->   Operation 42 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i2 %j" [data/benchmarks/backprop/backprop.c:145]   --->   Operation 43 'zext' 'zext_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.41ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_8, i64 %p_read_7, i64 %p_read_6, i2 %j" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 44 'mux' 'tmp' <Predicate = (!icmp_ln145)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln147 = add i8 %zext_ln145, i8 %empty_51" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 45 'add' 'add_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i8 %add_ln147" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 46 'zext' 'zext_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln147" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 47 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 48 'load' 'weights3_load' <Predicate = (!icmp_ln145)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%dactivations_addr = getelementptr i64 %dactivations, i64 0, i64 %zext_ln141" [data/benchmarks/backprop/backprop.c:149]   --->   Operation 49 'getelementptr' 'dactivations_addr' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.71ns)   --->   "%dactivations_load = load i6 %dactivations_addr" [data/benchmarks/backprop/backprop.c:149]   --->   Operation 50 'load' 'dactivations_load' <Predicate = (icmp_ln145)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln139 = store i7 %add_ln141, i7 %i" [data/benchmarks/backprop/backprop.c:139]   --->   Operation 51 'store' 'store_ln139' <Predicate = (icmp_ln145)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 52 [1/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 52 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %weights3_load" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 53 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %bitcast_ln147" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 54 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 55 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %bitcast_ln147" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 55 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 56 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %bitcast_ln147" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 56 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 57 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %bitcast_ln147" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 57 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 58 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 58 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 59 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 59 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 60 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 60 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:146]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [data/benchmarks/backprop/backprop.c:148]   --->   Operation 62 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:147]   --->   Operation 63 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc" [data/benchmarks/backprop/backprop.c:145]   --->   Operation 64 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 5.21>
ST_12 : Operation 65 [1/2] (0.71ns)   --->   "%dactivations_load = load i6 %dactivations_addr" [data/benchmarks/backprop/backprop.c:149]   --->   Operation 65 'load' 'dactivations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 66 [4/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:149]   --->   Operation 66 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 4.50>
ST_13 : Operation 67 [3/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:149]   --->   Operation 67 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 4.50>
ST_14 : Operation 68 [2/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:149]   --->   Operation 68 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 5.21>
ST_15 : Operation 69 [1/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:149]   --->   Operation 69 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [1/1] (0.71ns)   --->   "%store_ln149 = store i64 %mul, i6 %oracle_activations_addr" [data/benchmarks/backprop/backprop.c:149]   --->   Operation 70 'store' 'store_ln149' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln141 = br void %get_oracle_activations2_loop1_1" [data/benchmarks/backprop/backprop.c:141]   --->   Operation 71 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oracle_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dactivations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0111111111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000000]
specpipeline_ln44       (specpipeline     ) [ 0000000000000000]
p_read_6                (read             ) [ 0011111111111111]
p_read_7                (read             ) [ 0011111111111111]
p_read_8                (read             ) [ 0011111111111111]
store_ln139             (store            ) [ 0000000000000000]
br_ln141                (br               ) [ 0000000000000000]
i_27                    (load             ) [ 0000000000000000]
icmp_ln141              (icmp             ) [ 0011111111111111]
add_ln141               (add              ) [ 0001111111110000]
br_ln141                (br               ) [ 0000000000000000]
zext_ln141              (zext             ) [ 0001111111110000]
zext_ln141_1            (zext             ) [ 0000000000000000]
speclooptripcount_ln142 (speclooptripcount) [ 0000000000000000]
specloopname_ln150      (specloopname     ) [ 0000000000000000]
oracle_activations_addr (getelementptr    ) [ 0001111111111111]
empty                   (trunc            ) [ 0000000000000000]
p_shl                   (bitconcatenate   ) [ 0000000000000000]
empty_51                (sub              ) [ 0001111111110000]
br_ln145                (br               ) [ 0011111111111111]
ret_ln151               (ret              ) [ 0000000000000000]
j                       (phi              ) [ 0001000000000000]
add113                  (phi              ) [ 0001111111111111]
icmp_ln145              (icmp             ) [ 0011111111111111]
add_ln145               (add              ) [ 0011111111111111]
br_ln145                (br               ) [ 0000000000000000]
zext_ln145              (zext             ) [ 0000000000000000]
tmp                     (mux              ) [ 0000111100000000]
add_ln147               (add              ) [ 0000000000000000]
zext_ln147              (zext             ) [ 0000000000000000]
weights3_addr           (getelementptr    ) [ 0000100000000000]
dactivations_addr       (getelementptr    ) [ 0000000000001000]
store_ln139             (store            ) [ 0000000000000000]
weights3_load           (load             ) [ 0000000000000000]
bitcast_ln147           (bitcast          ) [ 0000011100000000]
mul8                    (dmul             ) [ 0000000011110000]
speclooptripcount_ln146 (speclooptripcount) [ 0000000000000000]
specloopname_ln148      (specloopname     ) [ 0000000000000000]
add                     (dadd             ) [ 0011111111111111]
br_ln145                (br               ) [ 0011111111111111]
dactivations_load       (load             ) [ 0000000000000111]
mul                     (dmul             ) [ 0000000000000000]
store_ln149             (store            ) [ 0000000000000000]
br_ln141                (br               ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="oracle_activations">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oracle_activations"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dactivations">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_6_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_7_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_8_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="oracle_activations_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="oracle_activations_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="weights3_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights3_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dactivations_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="1"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dactivations_addr/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dactivations_load/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln149_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="5"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/15 "/>
</bind>
</comp>

<comp id="120" class="1005" name="j_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="1"/>
<pin id="122" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="add113_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add113 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="add113_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="64" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add113/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="5"/>
<pin id="145" dir="0" index="1" bw="64" slack="1"/>
<pin id="146" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/4 mul/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln139_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_27_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="1"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln141_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln141_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln141_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln141_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="empty_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_shl_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="empty_51_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_51/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln145_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln145_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln145_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="2"/>
<pin id="221" dir="0" index="2" bw="64" slack="2"/>
<pin id="222" dir="0" index="3" bw="64" slack="2"/>
<pin id="223" dir="0" index="4" bw="2" slack="0"/>
<pin id="224" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln147_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="1"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln147_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln139_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="1"/>
<pin id="239" dir="0" index="1" bw="7" slack="2"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="bitcast_ln147_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln147/4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="i_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="253" class="1005" name="p_read_6_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="2"/>
<pin id="255" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_read_7_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="2"/>
<pin id="260" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="263" class="1005" name="p_read_8_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="2"/>
<pin id="265" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="271" class="1005" name="add_ln141_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="1"/>
<pin id="273" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="276" class="1005" name="zext_ln141_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="281" class="1005" name="oracle_activations_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="5"/>
<pin id="283" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="oracle_activations_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="empty_51_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="294" class="1005" name="add_ln145_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln145 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="304" class="1005" name="weights3_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="dactivations_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="1"/>
<pin id="311" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dactivations_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="bitcast_ln147_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln147 "/>
</bind>
</comp>

<comp id="319" class="1005" name="mul8_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="324" class="1005" name="add_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="329" class="1005" name="dactivations_load_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dactivations_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="147"><net_src comp="131" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="148" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="153"><net_src comp="131" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="109" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="160" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="183"><net_src comp="160" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="160" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="180" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="124" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="124" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="124" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="124" pin="4"/><net_sink comp="218" pin=4"/></net>

<net id="231"><net_src comp="214" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="244"><net_src comp="96" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="249"><net_src comp="60" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="256"><net_src comp="64" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="261"><net_src comp="70" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="266"><net_src comp="76" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="274"><net_src comp="169" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="279"><net_src comp="175" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="284"><net_src comp="82" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="289"><net_src comp="196" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="297"><net_src comp="208" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="302"><net_src comp="218" pin="5"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="307"><net_src comp="89" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="312"><net_src comp="102" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="317"><net_src comp="241" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="322"><net_src comp="148" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="327"><net_src comp="143" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="332"><net_src comp="109" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights3 | {}
	Port: oracle_activations | {15 }
 - Input state : 
	Port: get_oracle_activations2.1 : weights3 | {3 4 }
	Port: get_oracle_activations2.1 : p_read | {1 }
	Port: get_oracle_activations2.1 : p_read1 | {1 }
	Port: get_oracle_activations2.1 : p_read2 | {1 }
	Port: get_oracle_activations2.1 : dactivations | {3 12 }
  - Chain level:
	State 1
		store_ln139 : 1
	State 2
		icmp_ln141 : 1
		add_ln141 : 1
		br_ln141 : 2
		zext_ln141 : 1
		zext_ln141_1 : 1
		oracle_activations_addr : 2
		empty : 1
		p_shl : 2
		empty_51 : 3
	State 3
		icmp_ln145 : 1
		add_ln145 : 1
		br_ln145 : 2
		zext_ln145 : 1
		tmp : 1
		add_ln147 : 2
		zext_ln147 : 3
		weights3_addr : 4
		weights3_load : 5
		dactivations_load : 1
	State 4
		bitcast_ln147 : 1
		mul8 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mul : 1
	State 13
	State 14
	State 15
		store_ln149 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dadd   |      grp_fu_143     |    3    |   430   |   708   |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_148     |    8    |   275   |   108   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln141_fu_169  |    0    |    0    |    14   |
|    add   |   add_ln145_fu_208  |    0    |    0    |    9    |
|          |   add_ln147_fu_227  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln141_fu_163  |    0    |    0    |    14   |
|          |  icmp_ln145_fu_202  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|    sub   |   empty_51_fu_196   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_218     |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          | p_read_6_read_fu_64 |    0    |    0    |    0    |
|   read   | p_read_7_read_fu_70 |    0    |    0    |    0    |
|          | p_read_8_read_fu_76 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln141_fu_175  |    0    |    0    |    0    |
|   zext   | zext_ln141_1_fu_180 |    0    |    0    |    0    |
|          |  zext_ln145_fu_214  |    0    |    0    |    0    |
|          |  zext_ln147_fu_232  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |     empty_fu_184    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_188    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    11   |   705   |   906   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         add113_reg_131        |   64   |
|       add_ln141_reg_271       |    7   |
|       add_ln145_reg_294       |    2   |
|          add_reg_324          |   64   |
|     bitcast_ln147_reg_314     |   64   |
|   dactivations_addr_reg_309   |    6   |
|   dactivations_load_reg_329   |   64   |
|        empty_51_reg_286       |    8   |
|           i_reg_246           |    7   |
|           j_reg_120           |    2   |
|          mul8_reg_319         |   64   |
|oracle_activations_addr_reg_281|    6   |
|        p_read_6_reg_253       |   64   |
|        p_read_7_reg_258       |   64   |
|        p_read_8_reg_263       |   64   |
|          tmp_reg_299          |   64   |
|     weights3_addr_reg_304     |    8   |
|       zext_ln141_reg_276      |   64   |
+-------------------------------+--------+
|             Total             |   686  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_109 |  p0  |   2  |   6  |   12   ||    9    |
|   add113_reg_131  |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_148    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_148    |  p1  |   4  |  64  |   256  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   540  || 2.00071 ||    56   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   705  |   906  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   56   |
|  Register |    -   |    -   |   686  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  1391  |   962  |
+-----------+--------+--------+--------+--------+
