INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_hardware_design/xadc_triger/xadc_triger.srcs/sources_1/new/adc_triger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_triger
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_hardware_design/xadc_triger/xadc_triger.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_trig_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_hardware_design/xadc_triger/xadc_triger.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
