#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 11 22:19:06 2020
# Process ID: 6732
# Current directory: C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9820 C:\Users\93508\Desktop\大二资料\大二上\计算机组成原理\2020-计组实验\计组实验3_4（2020）\18329015 郝裕玮 实验二\Project\SingleCPU\SingleCPU.xpr
# Log file: C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/vivado.log
# Journal file: C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU'
INFO: [Project 1-313] Project file moved from 'C:/Users/93508/Desktop/Project/SingleCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 930.949 ; gain = 295.840
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/InsSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sources_1/new/sign_zero_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_zero_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.sim/sim_1/behav/xsim'
"xelab -wto f068d21bf42b4c9388e8103a5a6a6c68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f068d21bf42b4c9388e8103a5a6a6c68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.InsSelect
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.sign_zero_extend
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 -notrace
couldn't read file "C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 11 22:20:49 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 940.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/93508/Desktop/大二资料/大二上/计算机组成原理/2020-计组实验/计组实验3_4（2020）/18329015 郝裕玮 实验二/Project/SingleCPU/SingleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 947.586 ; gain = 7.020
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 947.586 ; gain = 7.020
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 22:40:38 2020...
