============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Thu Dec 19 13:37:37 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(108)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(109)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(183)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(108)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(109)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(183)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(113)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(114)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(130)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(145)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(155)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(156)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(157)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(216)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(221)
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/tawa_control.v(51)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(216)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(221)
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(216)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(221)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(113)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(114)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(130)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(145)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(158)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(159)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(160)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(218)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(223)
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(218)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(223)
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(218)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(223)
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(218)
HDL-5007 WARNING: 'rst_n2' is not declared in 01_src/01_rtl/encoder_control.v(223)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(113)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(114)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(130)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(145)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(158)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(159)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(160)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u2_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u6_encoder/u2_biss/clk will be routed on clock mesh
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_out_reg1_syn_6 will be merged with clock u6_encoder/u6_endat/U2_control/clk_out_reg1
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_200k_syn_4 will be merged with clock u6_encoder/u6_endat/U2_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  4.624614s wall, 4.531250s user + 0.171875s system = 4.703125s CPU (101.7%)

RUN-1004 : used memory is 526 MB, reserved memory is 483 MB, peak memory is 555 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(108)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(109)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(110)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(182)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(184)
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u2_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u6_encoder/u2_biss/clk will be routed on clock mesh
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_out_reg1_syn_6 will be merged with clock u6_encoder/u6_endat/U2_control/clk_out_reg1
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_200k_syn_4 will be merged with clock u6_encoder/u6_endat/U2_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 11 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  1.220436s wall, 1.156250s user + 0.125000s system = 1.281250s CPU (105.0%)

RUN-1004 : used memory is 591 MB, reserved memory is 538 MB, peak memory is 614 MB
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(108)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(109)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(110)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(182)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(184)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(176)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(178)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(176)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(178)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(113)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(114)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(130)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(145)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(158)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(159)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(160)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-8007 ERROR: syntax error near ')' in 01_src/01_rtl/encoder_control.v(202)
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/encoder_control.v(18)
HDL-1007 : Verilog file '01_src/01_rtl/encoder_control.v' ignored due to errors
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(113)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(114)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(130)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(145)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(158)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(159)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(160)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-8007 ERROR: syntax error near 'else' in 01_src/01_rtl/encoder_control.v(207)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in 01_src/01_rtl/encoder_control.v(207)
HDL-8007 ERROR: syntax error near 'always' in 01_src/01_rtl/encoder_control.v(219)
HDL-8007 ERROR: Verilog 2000 keyword 'always' used in incorrect context in 01_src/01_rtl/encoder_control.v(219)
HDL-8007 ERROR: syntax error near 'endmodule' in 01_src/01_rtl/encoder_control.v(233)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in 01_src/01_rtl/encoder_control.v(233)
HDL-1007 : Verilog file '01_src/01_rtl/encoder_control.v' ignored due to errors
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(113)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(114)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(130)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(145)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(158)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(159)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(160)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(113)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(114)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(130)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(145)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(158)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(159)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(160)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(176)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(178)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-8007 ERROR: syntax error near ']' in 01_src/01_rtl/encoder_control.v(85)
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(101)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(102)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(103)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(116)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(117)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(146)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(147)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(148)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(163)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(164)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(165)
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/encoder_control.v(18)
HDL-1007 : Verilog file '01_src/01_rtl/encoder_control.v' ignored due to errors
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(101)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(102)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(103)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(116)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(117)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(146)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(147)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(148)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(163)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(164)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(165)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u2_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u6_encoder/u2_biss/clk will be routed on clock mesh
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_out_reg1_syn_6 will be merged with clock u6_encoder/u6_endat/U2_control/clk_out_reg1
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_200k_syn_4 will be merged with clock u6_encoder/u6_endat/U2_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 10 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  1.405527s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.1%)

RUN-1004 : used memory is 619 MB, reserved memory is 569 MB, peak memory is 620 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(106)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(108)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(109)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(122)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(123)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(139)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(167)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(168)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(169)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(170)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(171)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u2_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u6_encoder/u2_biss/clk will be routed on clock mesh
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_out_reg1_syn_6 will be merged with clock u6_encoder/u6_endat/U2_control/clk_out_reg1
PHY-1001 : clock net u6_encoder/u6_endat/U2_control/clk_200k_syn_4 will be merged with clock u6_encoder/u6_endat/U2_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  1.378037s wall, 1.343750s user + 0.093750s system = 1.437500s CPU (104.3%)

RUN-1004 : used memory is 627 MB, reserved memory is 579 MB, peak memory is 629 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(176)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(178)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(106)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(108)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(109)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(122)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(123)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(139)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(167)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(168)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(169)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(170)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(171)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/tawa_control.v(51)
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u3_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u7_encoder/u11_biss/clk will be routed on clock mesh
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u7_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u7_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  1.211818s wall, 1.156250s user + 0.078125s system = 1.234375s CPU (101.9%)

RUN-1004 : used memory is 637 MB, reserved memory is 590 MB, peak memory is 638 MB
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-8403 ERROR: B4 in 01_src/04_pin/demo_1st.adc should not be assigned as a user pin.
GUI-8402 ERROR: Error found at 'IOSTANDARD = LVCMOS25'.
GUI-8402 ERROR: Error found at 'DRIVESTRENGTH = 8'.
GUI-8402 ERROR: Error found at 'PULLTYPE = NONE'.
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_rtl.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_rtl.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u3_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u7_encoder/u11_biss/clk will be routed on clock mesh
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u7_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u7_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 14 feed throughs used by 13 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  1.269339s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (102.2%)

RUN-1004 : used memory is 566 MB, reserved memory is 588 MB, peak memory is 643 MB
RUN-1002 : start command "report_timing -mode final"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "report_timing -ctr"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "report_ignored_paths -file falsepath.rpt"
TMR-1026 : Timer is not launched yet. Init Timing ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3153, tnet num: 813, tinst num: 374, tnode num: 3910, tedge num: 5466.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in falsepath.rpt, timing summary in falsepath.tsm.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1002 : start command "report_cfgs -file demo_1st_devicesetting.cfg"
RUN-1001 : Device Configuration Summary:
**Option**                          **Current Value**
mclk_freq_div                       2.5MHz
active_done                         0
cascade_mode                        None
security                            0
auto_clear_en                       0
persist_bit                         0
done_sync                           0
done_phase                          100
goe_phase                           101
gsr_phase                           110
gwd_phase                           110
ch_dedicate_0                       gpio
ch_dedicate_1                       gpio
ch_dedicate_2                       gpio
ch_dedicate_3                       gpio
ch_dedicate_4                       gpio
ch_dedicate_5                       gpio
ch_dedicate_6                       gpio
ch_dedicate_7                       gpio
cso_b_cclk_mosi_miso_dout           gpio
done                                gpio
initn                               gpio
program_b                           dedicate
tdi_tms_tck_tdo                     dedicate

PRG-5101 WARNING: Unknown register type FEATURE_ROW during device setting
TMR-3509 : Import timing summary.
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Step read_design is already run.
