design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/marwan/caravel_ips_tc/openlane/caravel_ips,caravel_ips,23_09_14_11_42,flow completed,0h8m54s0ms,0h3m21s0ms,6755.160284064512,1.5067,3377.580142032256,2.46,-1,2522.61,3011,0,0,0,0,0,0,0,3,3,0,-1,-1,155773,33742,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,91406934.0,0.0,3.03,3.27,0.89,0.42,-1,2652,4462,305,2039,0,0,0,3197,74,14,67,90,428,239,28,752,768,1102,14,102046,20746,1628,23059,5089,152568,1466156.1600000001,-1,-1,-1,0.00243,0.00104,9.98e-08,-1,-1,-1,5.370000000000001,25.0,40.0,25,1,50,153.18,81.6,0.3,1,16,0.4,1,sky130_fd_sc_hd,AREA 0
