#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 23 20:08:26 2022
# Process ID: 480211
# Current directory: /home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.runs/synth_1
# Command line: vivado -log alu_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_top.tcl
# Log file: /home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.runs/synth_1/alu_top.vds
# Journal file: /home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source alu_top.tcl -notrace
Command: synth_design -top alu_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 480332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1659.664 ; gain = 152.719 ; free physical = 146 ; free virtual = 9444
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_top' [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/alu_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/register.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/register.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/alu.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (2#1) [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_top' (3#1) [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/alu_top.v:24]
WARNING: [Synth 8-3331] design alu_top has unconnected port sw[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1713.414 ; gain = 206.469 ; free physical = 231 ; free virtual = 9469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1719.352 ; gain = 212.406 ; free physical = 242 ; free virtual = 9480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1719.352 ; gain = 212.406 ; free physical = 242 ; free virtual = 9480
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc]
Finished Parsing XDC File [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/constrs_1/new/fls.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1882.008 ; gain = 0.000 ; free physical = 147 ; free virtual = 9390
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1882.008 ; gain = 0.000 ; free physical = 146 ; free virtual = 9389
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 243 ; free virtual = 9408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 243 ; free virtual = 9408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 243 ; free virtual = 9408
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.srcs/sources_1/new/alu.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 233 ; free virtual = 9399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 2     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design alu_top has unconnected port sw[12]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 214 ; free virtual = 9381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 150 ; free virtual = 9293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 162 ; free virtual = 9292
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 159 ; free virtual = 9290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 190 ; free virtual = 9291
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 190 ; free virtual = 9291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 190 ; free virtual = 9290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 190 ; free virtual = 9290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 189 ; free virtual = 9290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 189 ; free virtual = 9289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     8|
|6     |LUT4   |     4|
|7     |LUT5   |    15|
|8     |LUT6   |    30|
|9     |MUXF7  |     1|
|10    |FDRE   |    24|
|11    |IBUF   |    18|
|12    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------------------+------+
|      |Instance   |Module                     |Cells |
+------+-----------+---------------------------+------+
|1     |top        |                           |   118|
|2     |  alu_inst |alu                        |     2|
|3     |  s1       |register                   |    11|
|4     |  s2       |register_0                 |     3|
|5     |  s3       |register__parameterized0   |    34|
|6     |  s4       |register__parameterized0_1 |    33|
|7     |  s5       |register__parameterized0_2 |     7|
+------+-----------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 189 ; free virtual = 9289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1882.008 ; gain = 212.406 ; free physical = 251 ; free virtual = 9323
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1882.008 ; gain = 375.062 ; free physical = 250 ; free virtual = 9322
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1884.977 ; gain = 0.000 ; free physical = 189 ; free virtual = 9261
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 19 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1884.977 ; gain = 539.258 ; free physical = 282 ; free virtual = 9355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1884.977 ; gain = 0.000 ; free physical = 282 ; free virtual = 9355
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xkz/Courses/COD_Lab/Lab1/lab1_ALU/lab1_ALU.runs/synth_1/alu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_top_utilization_synth.rpt -pb alu_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 20:08:51 2022...
