Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 10 13:50:29 2021
| Host         : LAPTOP-EBVM8HTQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interface_utilisateur_timing_summary_routed.rpt -pb interface_utilisateur_timing_summary_routed.pb -rpx interface_utilisateur_timing_summary_routed.rpx -warn_on_violation
| Design       : interface_utilisateur
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: FSM/Forward_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM/Play_pause_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM/restart_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.837        0.000                      0                   36        0.203        0.000                      0                   36        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.837        0.000                      0                   36        0.203        0.000                      0                   36        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.763ns (42.489%)  route 2.386ns (57.511%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[15]/Q
                         net (fo=15, routed)          1.059     6.706    gestion_freq/compt_perc_reg[15]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  gestion_freq/compteur[2]_i_3/O
                         net (fo=17, routed)          0.908     7.737    gestion_freq/compteur[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.861 r  gestion_freq/compt_perc[8]_i_6/O
                         net (fo=2, routed)           0.420     8.281    gestion_freq/compt_perc[8]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.405 r  gestion_freq/compt_perc[8]_i_4/O
                         net (fo=1, routed)           0.000     8.405    gestion_freq/compt_perc[8]_i_4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.955 r  gestion_freq/compt_perc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.955    gestion_freq/compt_perc_reg[8]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.069 r  gestion_freq/compt_perc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.069    gestion_freq/compt_perc_reg[12]_i_1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.340 r  gestion_freq/compt_perc_reg[16]_i_1/CO[0]
                         net (fo=1, routed)           0.000     9.340    gestion_freq/compt_perc_reg[16]_i_1_n_3
    SLICE_X3Y43          FDCE                                         r  gestion_freq/compt_perc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.522    14.894    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  gestion_freq/compt_perc_reg[16]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.046    15.177    gestion_freq/compt_perc_reg[16]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.712ns (41.773%)  route 2.386ns (58.227%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[15]/Q
                         net (fo=15, routed)          1.059     6.706    gestion_freq/compt_perc_reg[15]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  gestion_freq/compteur[2]_i_3/O
                         net (fo=17, routed)          0.908     7.737    gestion_freq/compteur[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.861 r  gestion_freq/compt_perc[8]_i_6/O
                         net (fo=2, routed)           0.420     8.281    gestion_freq/compt_perc[8]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.405 r  gestion_freq/compt_perc[8]_i_4/O
                         net (fo=1, routed)           0.000     8.405    gestion_freq/compt_perc[8]_i_4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.955 r  gestion_freq/compt_perc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.955    gestion_freq/compt_perc_reg[8]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.289 r  gestion_freq/compt_perc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.289    gestion_freq/compt_perc_reg[12]_i_1_n_6
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521    14.893    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[13]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.062    15.217    gestion_freq/compt_perc_reg[13]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.691ns (41.473%)  route 2.386ns (58.526%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[15]/Q
                         net (fo=15, routed)          1.059     6.706    gestion_freq/compt_perc_reg[15]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  gestion_freq/compteur[2]_i_3/O
                         net (fo=17, routed)          0.908     7.737    gestion_freq/compteur[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.861 r  gestion_freq/compt_perc[8]_i_6/O
                         net (fo=2, routed)           0.420     8.281    gestion_freq/compt_perc[8]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.405 r  gestion_freq/compt_perc[8]_i_4/O
                         net (fo=1, routed)           0.000     8.405    gestion_freq/compt_perc[8]_i_4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.955 r  gestion_freq/compt_perc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.955    gestion_freq/compt_perc_reg[8]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.268 r  gestion_freq/compt_perc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.268    gestion_freq/compt_perc_reg[12]_i_1_n_4
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521    14.893    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.062    15.217    gestion_freq/compt_perc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.617ns (40.392%)  route 2.386ns (59.608%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[15]/Q
                         net (fo=15, routed)          1.059     6.706    gestion_freq/compt_perc_reg[15]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  gestion_freq/compteur[2]_i_3/O
                         net (fo=17, routed)          0.908     7.737    gestion_freq/compteur[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.861 r  gestion_freq/compt_perc[8]_i_6/O
                         net (fo=2, routed)           0.420     8.281    gestion_freq/compt_perc[8]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.405 r  gestion_freq/compt_perc[8]_i_4/O
                         net (fo=1, routed)           0.000     8.405    gestion_freq/compt_perc[8]_i_4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.955 r  gestion_freq/compt_perc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.955    gestion_freq/compt_perc_reg[8]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.194 r  gestion_freq/compt_perc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.194    gestion_freq/compt_perc_reg[12]_i_1_n_5
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521    14.893    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[14]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.062    15.217    gestion_freq/compt_perc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.601ns (40.152%)  route 2.386ns (59.848%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[15]/Q
                         net (fo=15, routed)          1.059     6.706    gestion_freq/compt_perc_reg[15]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  gestion_freq/compteur[2]_i_3/O
                         net (fo=17, routed)          0.908     7.737    gestion_freq/compteur[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.861 r  gestion_freq/compt_perc[8]_i_6/O
                         net (fo=2, routed)           0.420     8.281    gestion_freq/compt_perc[8]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.405 r  gestion_freq/compt_perc[8]_i_4/O
                         net (fo=1, routed)           0.000     8.405    gestion_freq/compt_perc[8]_i_4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.955 r  gestion_freq/compt_perc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.955    gestion_freq/compt_perc_reg[8]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.178 r  gestion_freq/compt_perc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.178    gestion_freq/compt_perc_reg[12]_i_1_n_7
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521    14.893    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[12]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.062    15.217    gestion_freq/compt_perc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.468ns (38.087%)  route 2.386ns (61.913%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[15]/Q
                         net (fo=15, routed)          1.059     6.706    gestion_freq/compt_perc_reg[15]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  gestion_freq/compteur[2]_i_3/O
                         net (fo=17, routed)          0.908     7.737    gestion_freq/compteur[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.861 r  gestion_freq/compt_perc[8]_i_6/O
                         net (fo=2, routed)           0.420     8.281    gestion_freq/compt_perc[8]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.405 r  gestion_freq/compt_perc[8]_i_4/O
                         net (fo=1, routed)           0.000     8.405    gestion_freq/compt_perc[8]_i_4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.045 r  gestion_freq/compt_perc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.045    gestion_freq/compt_perc_reg[8]_i_1_n_4
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521    14.893    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[11]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.062    15.192    gestion_freq/compt_perc_reg[11]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.802ns (46.465%)  route 2.076ns (53.535%))
  Logic Levels:           6  (CARRY4=3 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[10]/Q
                         net (fo=2, routed)           0.807     6.454    gestion_freq/compt_perc_reg[10]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.578 f  gestion_freq/compteur[2]_i_6/O
                         net (fo=14, routed)          0.620     7.198    gestion_freq/compteur[2]_i_6_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I0_O)        0.124     7.322 f  gestion_freq/compt_perc[0]_i_7/O
                         net (fo=5, routed)           0.459     7.781    gestion_freq/compt_perc[0]_i_7_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  gestion_freq/compt_perc[0]_i_2/O
                         net (fo=1, routed)           0.190     8.095    gestion_freq/compt_perc[0]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.621 r  gestion_freq/compt_perc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.621    gestion_freq/compt_perc_reg[0]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.735 r  gestion_freq/compt_perc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.735    gestion_freq/compt_perc_reg[4]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.069 r  gestion_freq/compt_perc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.069    gestion_freq/compt_perc_reg[8]_i_1_n_6
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521    14.893    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[9]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.062    15.217    gestion_freq/compt_perc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.408ns (37.108%)  route 2.386ns (62.892%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  gestion_freq/compt_perc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[15]/Q
                         net (fo=15, routed)          1.059     6.706    gestion_freq/compt_perc_reg[15]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  gestion_freq/compteur[2]_i_3/O
                         net (fo=17, routed)          0.908     7.737    gestion_freq/compteur[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.861 r  gestion_freq/compt_perc[8]_i_6/O
                         net (fo=2, routed)           0.420     8.281    gestion_freq/compt_perc[8]_i_6_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.405 r  gestion_freq/compt_perc[8]_i_4/O
                         net (fo=1, routed)           0.000     8.405    gestion_freq/compt_perc[8]_i_4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.985 r  gestion_freq/compt_perc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.985    gestion_freq/compt_perc_reg[8]_i_1_n_5
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.521    14.893    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[10]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.062    15.192    gestion_freq/compt_perc_reg[10]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.688ns (44.843%)  route 2.076ns (55.157%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[10]/Q
                         net (fo=2, routed)           0.807     6.454    gestion_freq/compt_perc_reg[10]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.578 f  gestion_freq/compteur[2]_i_6/O
                         net (fo=14, routed)          0.620     7.198    gestion_freq/compteur[2]_i_6_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I0_O)        0.124     7.322 f  gestion_freq/compt_perc[0]_i_7/O
                         net (fo=5, routed)           0.459     7.781    gestion_freq/compt_perc[0]_i_7_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  gestion_freq/compt_perc[0]_i_2/O
                         net (fo=1, routed)           0.190     8.095    gestion_freq/compt_perc[0]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.621 r  gestion_freq/compt_perc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.621    gestion_freq/compt_perc_reg[0]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.955 r  gestion_freq/compt_perc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.955    gestion_freq/compt_perc_reg[4]_i_1_n_6
    SLICE_X3Y40          FDCE                                         r  gestion_freq/compt_perc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.892    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  gestion_freq/compt_perc_reg[5]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)        0.062    15.191    gestion_freq/compt_perc_reg[5]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 gestion_freq/compt_perc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestion_freq/compt_perc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.667ns (44.534%)  route 2.076ns (55.466%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.639     5.191    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  gestion_freq/compt_perc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.647 f  gestion_freq/compt_perc_reg[10]/Q
                         net (fo=2, routed)           0.807     6.454    gestion_freq/compt_perc_reg[10]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.578 f  gestion_freq/compteur[2]_i_6/O
                         net (fo=14, routed)          0.620     7.198    gestion_freq/compteur[2]_i_6_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I0_O)        0.124     7.322 f  gestion_freq/compt_perc[0]_i_7/O
                         net (fo=5, routed)           0.459     7.781    gestion_freq/compt_perc[0]_i_7_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  gestion_freq/compt_perc[0]_i_2/O
                         net (fo=1, routed)           0.190     8.095    gestion_freq/compt_perc[0]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.621 r  gestion_freq/compt_perc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.621    gestion_freq/compt_perc_reg[0]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.934 r  gestion_freq/compt_perc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.934    gestion_freq/compt_perc_reg[4]_i_1_n_4
    SLICE_X3Y40          FDCE                                         r  gestion_freq/compt_perc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Horloge (IN)
                         net (fo=0)                   0.000    10.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.520    14.892    gestion_freq/Horloge_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  gestion_freq/compt_perc_reg[7]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)        0.062    15.191    gestion_freq/compt_perc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  6.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 reg_b_right/registre_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.757%)  route 0.125ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.509    reg_b_right/Horloge_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  reg_b_right/registre_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  reg_b_right/registre_out_reg/Q
                         net (fo=2, routed)           0.125     1.776    FSM/output_b_right
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  FSM/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    FSM/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.025    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.092     1.617    FSM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mod8/compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod8/compteur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.510    mod8/Horloge_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  mod8/compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  mod8/compteur_reg[0]/Q
                         net (fo=10, routed)          0.175     1.850    mod8/compteur_reg_n_0_[0]
    SLICE_X2Y43          LUT4 (Prop_lut4_I1_O)        0.043     1.893 r  mod8/compteur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    mod8/compteur[2]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  mod8/compteur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.026    mod8/Horloge_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  mod8/compteur_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.131     1.641    mod8/compteur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 reg_b_left/registre_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.440%)  route 0.176ns (48.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.509    reg_b_left/Horloge_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  reg_b_left/registre_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  reg_b_left/registre_out_reg/Q
                         net (fo=3, routed)           0.176     1.826    FSM/output_b_left
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  FSM/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    FSM/FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.025    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.092     1.617    FSM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 reg_b_left/registre_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.583%)  route 0.175ns (48.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.509    reg_b_left/Horloge_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  reg_b_left/registre_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  reg_b_left/registre_out_reg/Q
                         net (fo=3, routed)           0.175     1.825    FSM/output_b_left
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    FSM/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.025    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.091     1.616    FSM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 cpt_1_9/sig_volume_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpt_1_9/sig_volume_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.795%)  route 0.166ns (47.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.510    cpt_1_9/Horloge_IBUF_BUFG
    SLICE_X1Y43          FDPE                                         r  cpt_1_9/sig_volume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.141     1.651 r  cpt_1_9/sig_volume_reg[0]/Q
                         net (fo=12, routed)          0.166     1.818    cpt_1_9/volume[0]
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.045     1.863 r  cpt_1_9/sig_volume[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    cpt_1_9/sig_volume[2]_i_1_n_0
    SLICE_X1Y43          FDPE                                         r  cpt_1_9/sig_volume_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.026    cpt_1_9/Horloge_IBUF_BUFG
    SLICE_X1Y43          FDPE                                         r  cpt_1_9/sig_volume_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.092     1.602    cpt_1_9/sig_volume_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mod8/compteur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod8/compteur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.510    mod8/Horloge_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  mod8/compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  mod8/compteur_reg[0]/Q
                         net (fo=10, routed)          0.175     1.850    mod8/compteur_reg_n_0_[0]
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  mod8/compteur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    mod8/compteur[1]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  mod8/compteur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.026    mod8/Horloge_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  mod8/compteur_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121     1.631    mod8/compteur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/restart_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.747%)  route 0.199ns (51.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.509    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.199     1.849    FSM/state[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.048     1.897 r  FSM/restart_i_1/O
                         net (fo=1, routed)           0.000     1.897    FSM/restart_i_1_n_0
    SLICE_X0Y43          FDCE                                         r  FSM/restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.026    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM/restart_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.107     1.633    FSM/restart_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/Volume_up_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.754%)  route 0.200ns (51.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.509    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.200     1.850    FSM/state[1]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.049     1.899 r  FSM/__1/i_/O
                         net (fo=1, routed)           0.000     1.899    FSM/__1/i__n_0
    SLICE_X0Y43          FDCE                                         r  FSM/Volume_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.026    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM/Volume_up_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.107     1.633    FSM/Volume_up_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/Forward_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.347%)  route 0.199ns (51.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.509    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.199     1.849    FSM/state[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.045     1.894 r  FSM/Forward_i_1/O
                         net (fo=1, routed)           0.000     1.894    FSM/Forward_i_1_n_0
    SLICE_X0Y43          FDCE                                         r  FSM/Forward_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.026    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM/Forward_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.091     1.617    FSM/Forward_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/Volume_dw_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.222%)  route 0.200ns (51.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.509    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.200     1.850    FSM/state[1]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.045     1.895 r  FSM/__0/i_/O
                         net (fo=1, routed)           0.000     1.895    FSM/__0/i__n_0
    SLICE_X0Y43          FDCE                                         r  FSM/Volume_dw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Horloge (IN)
                         net (fo=0)                   0.000     0.000    Horloge
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Horloge_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Horloge_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Horloge_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.026    FSM/Horloge_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM/Volume_dw_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.092     1.618    FSM/Volume_dw_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Horloge }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Horloge_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     FSM/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     FSM/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     FSM/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43     FSM/Forward_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     FSM/Play_pause_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43     FSM/Volume_dw_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43     FSM/Volume_up_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43     FSM/restart_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43     cpt_1_9/sig_volume_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     FSM/Forward_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     FSM/Volume_dw_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     FSM/Volume_up_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     FSM/restart_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     cpt_1_9/sig_volume_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     cpt_1_9/sig_volume_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     cpt_1_9/sig_volume_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     cpt_1_9/sig_volume_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     gestion_freq/compt_perc_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     mod8/compteur_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     FSM/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     FSM/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     FSM/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     FSM/Forward_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     FSM/Play_pause_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     FSM/Volume_dw_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     FSM/Volume_up_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     FSM/restart_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     cpt_1_9/sig_volume_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     cpt_1_9/sig_volume_reg[1]/C



