Alaa R. Alameldeen , David A. Wood, Adaptive Cache Compression for High-Performance Processors, Proceedings of the 31st annual international symposium on Computer architecture, p.212, June 19-23, 2004, München, Germany
L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems Journal, v.5 n.2, p.78-101, June 1966[doi>10.1147/sj.52.0078]
Kristof Beyls , Erik H. D'Hollander, Reuse Distance-Based Cache Hint Selection, Proceedings of the 8th International Euro-Par Conference on Parallel Processing, p.265-274, August 27-30, 2002
Kristof Beyls , Erik H. D'Hollander, Generating cache hints for improved program efficiency, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.4, p.223-250, April 2005[doi>10.1016/j.sysarc.2004.09.004]
R. J. Eickemeyer , S. Vassiliadis, A load-instruction unit for pipelined processors, IBM Journal of Research and Development, v.37 n.4, p.547-564, July 1993[doi>10.1147/rd.374.0547]
Yoav Etsion , Dror G. Feitelson, L1 Cache Filtering Through Random Selection of Memory References, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.235-244, September 15-19, 2007[doi>10.1109/PACT.2007.44]
Gao, H. and Wilkerson, C. 2010. A dueling segmented LRU replacement algorithm with adaptive bypassing. In Proceedings of the JILP Workshop on Computer Architecture Competitions.
Antonio González , Carlos Aliagas , Mateo Valero, A data cache with multiple caching strategies tuned to different types of locality, Proceedings of the 9th international conference on Supercomputing, p.338-347, July 03-07, 1995, Barcelona, Spain[doi>10.1145/224538.224622]
Xiaoming Gu , Tongxin Bai , Yaoqing Gao , Chengliang Zhang , Roch Archambault , Chen Ding, P-OPT: Program-Directed Optimal Cache Management, Languages and Compilers for Parallel Computing: 21th International Workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008, Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2008[doi>10.1007/978-3-540-89740-8_15]
Nikolaos Hardavellas , Stephen Somogyi , Thomas F. Wenisch , Roland E. Wunderlich , Shelley Chen , Jangwoo Kim , Babak Falsafi , James C. Hoe , Andreas G. Nowatzyk, SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture, ACM SIGMETRICS Performance Evaluation Review, v.31 n.4, p.31-34, March 2004[doi>10.1145/1054907.1054914]
HP. 2002. Inside the Intel Itanium 2 processor. Tech. white paper, HP.
Aamer Jaleel , William Hasenplaugh , Moinuddin Qureshi , Julien Sebot , Simon Steely, Jr. , Joel Emer, Adaptive insertion policies for managing shared caches, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454145]
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Teresa Louise Johnson , Wen-Mei W. Hwu, Run-time adaptive cache management, University of Illinois at Urbana-Champaign, Champaign, IL, 1998
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Keramidas, G., Petoumenos, P., and Kaxiras, S. 2007. Cache replacement based on reuse-distance prediction. In Proceedings of the IEEE International Conference on Computer Design.
Samira Manabi Khan , Yingying Tian , Daniel A. Jimenez, Sampling Dead Block Prediction for Last-Level Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.175-186, December 04-08, 2010[doi>10.1109/MICRO.2010.24]
Mazen Kharbutli , Yan Solihin, Counter-Based Cache Replacement Algorithms, Proceedings of the 2005 International Conference on Computer Design, p.61-68, October 02-05, 2005[doi>10.1109/ICCD.2005.41]
An-Chow Lai , Cem Fide , Babak Falsafi, Dead-block prediction & dead-block correlating prefetchers, Proceedings of the 28th annual international symposium on Computer architecture, p.144-154, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379259]
Lin, W. and Reinhardt, S. 2002. Predicting last-touch references under optimal replacement. Tech. rep. CSE-TR-447-02, University of Michigan.
Mikko H. Lipasti , Christopher B. Wilkerson , John Paul Shen, Value locality and load value prediction, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.138-147, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237173]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Scott McFarling, Cache replacement with dynamic exclusion, Proceedings of the 19th annual international symposium on Computer architecture, p.191-200, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139727]
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Kaushik Rajan , Govindarajan Ramaswamy, Emulating Optimal Replacement with a Shepherd Cache, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.445-454, December 01-05, 2007[doi>10.1109/MICRO.2007.14]
Michael S. Schlansker , B. Ramakrishna Rau, EPIC: Explicitly Parallel Instruction Computing, Computer, v.33 n.2, p.37-45, February 2000[doi>10.1109/2.820037]
Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]
Gary Tyson , Matthew Farrens , John Matthews , Andrew R. Pleszkun, A modified approach to data cache management, Proceedings of the 28th annual international symposium on Microarchitecture, p.93-103, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Zhenlin Wang , Kathryn S. McKinley , Arnold L. Rosenberg , Charles C. Weems, Using the Compiler to Improve Cache Replacement Decisions, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.199, September 22-25, 2002
Wong, W. A. and Baer, J.-L. 2000. Modified LRU policies for improving second-level cache behavior. In Proceedings of the International Symposium on High-Performance Computer Architecture.
Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859629]
