

================================================================
== Vitis HLS Report for 'generate_arp_pkg_512_s'
================================================================
* Date:           Sat Mar 18 14:32:57 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.555 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.16ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 4 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.16ns)   --->   "%myMacAddress_read = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress"   --->   Operation 6 'read' 'myMacAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gap_state_load = load i1 %gap_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:92]   --->   Operation 20 'load' 'gap_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 21 'load' 'header_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = load i336 %header_header_V_1"   --->   Operation 22 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %gap_state_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:92]   --->   Operation 23 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:162]   --->   Operation 24 'store' 'store_ln162' <Predicate = (!gap_state_load)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %arpReplyMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_i' <Predicate = (!gap_state_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:96]   --->   Operation 26 'br' 'br_ln96' <Predicate = (!gap_state_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_30 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %arpRequestMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 27 'nbreadreq' 'tmp_i_30' <Predicate = (!gap_state_load & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_i_30, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:109]   --->   Operation 28 'br' 'br_ln109' <Predicate = (!gap_state_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%arpRequestMetaFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'read' 'arpRequestMetaFifo_read' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_10 = partset i336 @llvm.part.set.i336.i48, i336 %p_Val2_s, i48 281474976710655, i32 0, i32 47"   --->   Operation 30 'partset' 'p_Result_10' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_11 = partset i336 @llvm.part.set.i336.i48, i336 %p_Result_10, i48 %myMacAddress_read, i32 48, i32 95"   --->   Operation 31 'partset' 'p_Result_11' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i32.i48.i32.i48.i16, i32 %arpRequestMetaFifo_read, i48 0, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 256"   --->   Operation 32 'bitconcatenate' 'tmp_8_i' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i336 @_ssdm_op_PartSet.i336.i336.i176.i32.i32, i336 %p_Result_11, i176 %tmp_8_i, i32 160, i32 335"   --->   Operation 33 'partset' 'p_Result_3' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln414 = store i336 %p_Result_3, i336 %header_header_V_1"   --->   Operation 34 'store' 'store_ln414' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln120 = store i1 1, i1 %gap_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:120]   --->   Operation 35 'store' 'store_ln120' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln121 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:121]   --->   Operation 36 'br' 'br_ln121' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!gap_state_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns)   --->   "%arpReplyMetaFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %arpReplyMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'read' 'arpReplyMetaFifo_read' <Predicate = (!gap_state_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i128 %arpReplyMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'trunc' 'trunc_ln144' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i336 @llvm.part.set.i336.i48, i336 %p_Val2_s, i48 %trunc_ln144, i32 0, i32 47"   --->   Operation 40 'partset' 'p_Result_8' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i336 @llvm.part.set.i336.i48, i336 %p_Result_8, i48 %myMacAddress_read, i32 48, i32 95"   --->   Operation 41 'partset' 'p_Result_9' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i80 @_ssdm_op_PartSelect.i80.i128.i32.i32, i128 %arpReplyMetaFifo_read, i32 48, i32 127"   --->   Operation 42 'partselect' 'tmp' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i80.i32.i48.i16, i80 %tmp, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 512"   --->   Operation 43 'bitconcatenate' 'tmp_7_i' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_s = partset i336 @_ssdm_op_PartSet.i336.i336.i176.i32.i32, i336 %p_Result_9, i176 %tmp_7_i, i32 160, i32 335"   --->   Operation 44 'partset' 'p_Result_s' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln414 = store i336 %p_Result_s, i336 %header_header_V_1"   --->   Operation 45 'store' 'store_ln414' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln107 = store i1 1, i1 %gap_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:107]   --->   Operation 46 'store' 'store_ln107' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln108 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:108]   --->   Operation 47 'br' 'br_ln108' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln122 = br void %generate_arp_pkg<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:122]   --->   Operation 48 'br' 'br_ln122' <Predicate = (!gap_state_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %shl_ln, i25 336" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:82]   --->   Operation 50 'icmp' 'icmp_ln82' <Predicate = (gap_state_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi336EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:82]   --->   Operation 51 'br' 'br_ln82' <Predicate = (gap_state_load)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_1_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:85]   --->   Operation 52 'add' 'add_ln85' <Predicate = (gap_state_load & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:85]   --->   Operation 53 'store' 'store_ln85' <Predicate = (gap_state_load & icmp_ln82)> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi336EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:86]   --->   Operation 54 'br' 'br_ln86' <Predicate = (gap_state_load & icmp_ln82)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln135 = store i1 0, i1 %gap_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:135]   --->   Operation 55 'store' 'store_ln135' <Predicate = (gap_state_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = phi i336 %p_Val2_s, void, i336 0, void"   --->   Operation 56 'phi' 'sendWord_data_V_1' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i336 %sendWord_data_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:125]   --->   Operation 57 'zext' 'zext_ln125' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 18446748471756062719, i512 %zext_ln125" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'bitconcatenate' 'or_ln' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i577 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'zext' 'zext_ln173' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %arpDataOut_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'write' 'write_ln173' <Predicate = (gap_state_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln149 = br void %generate_arp_pkg<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:149]   --->   Operation 61 'br' 'br_ln149' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	fifo read operation ('myIpAddress_read') on port 'myIpAddress' [10]  (1.17 ns)
	'store' operation ('store_ln414') of variable '__Result__' on static variable 'header_header_V_1' [43]  (0.387 ns)

 <State 2>: 1.17ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('__Val2__') [70]  (0 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'arpDataOut_internal' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [75]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
