Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 15:02:36 2024
| Host         : SRZbook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             127 |           74 |
| No           | No                    | Yes                    |              30 |           14 |
| No           | Yes                   | No                     |              43 |           16 |
| Yes          | No                    | No                     |              82 |           34 |
| Yes          | No                    | Yes                    |              90 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |              Enable Signal             |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG  |                                        | FSM_unit/FSM_sequential_game_state_reg[2]_0 |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG  | FSM_unit/num_life_next                 | FSM_unit/hard_reset                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | FSM_unit/num_bomb_next                 | FSM_unit/hard_reset                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | PS2_Interface_unit/negedge_ps2_clk     | FSM_unit/FSM_sequential_game_state_reg[2]_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  |                                        | FSM_unit/hard_reset                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG  | PS2_Interface_unit/last_key[7]_i_1_n_0 |                                             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG  | PS2_Interface_unit/shift_reg           | FSM_unit/FSM_sequential_game_state_reg[2]_0 |                2 |             10 |         5.00 |
|  clk25_BUFG     |                                        | vgac_unit/h_count[9]_i_1_n_0                |                4 |             10 |         2.50 |
|  clk25_BUFG     | vgac_unit/v_count                      | rstn_IBUF                                   |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG  | music_unit/add_cnt2                    |                                             |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG  |                                        | vgac_unit/rdn                               |                6 |             12 |         2.00 |
|  vgac_unit/E[0] |                                        |                                             |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG  | music_unit/add_cnt1                    |                                             |                5 |             17 |         3.40 |
|  tick           |                                        | FSM_unit/FSM_sequential_game_state_reg[2]_0 |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG  |                                        | moon_unit/time_reg[0]_i_1_n_0               |                6 |             21 |         3.50 |
|  clk25_BUFG     |                                        |                                             |               14 |             22 |         1.57 |
|  tick           | moon_unit/delay_next[25]_C_i_1_n_0     | FSM_unit/FSM_sequential_game_state_reg[2]_0 |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG  | FSM_unit/timeout_next                  | FSM_unit/hard_reset                         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG  | FSM_unit/E[0]                          |                                             |               20 |             46 |         2.30 |
|  clk_IBUF_BUFG  |                                        |                                             |               54 |             92 |         1.70 |
+-----------------+----------------------------------------+---------------------------------------------+------------------+----------------+--------------+


