# half-adder-verilog
simple half adder implemented in verilog HDL
