#  Beckhoff EJ1254

<dl>
  <dt>Type:</dt><dd>EJ1254</dd>
  <dt>Description:</dt><dd>EJ1254 4Ch. Fast Dig. Input 24V, 1µs, DC Latch</dd>
  <dt>Vendor</dt><dd>Beckhoff Automation GmbH</dd>
  <dt>Documentation</dt><dd><a href="http://www.beckhoff.com/EJ1254">http://www.beckhoff.com/EJ1254</a></dd>
</dl>
## Revisions and PDOs
The ESI data ingested by [github.com/linuxcnc-ethercat/esi-data](http://github.com/linuxcnc-ethercat/esi-data)describes 1 revision(s) of this hardware.  Here are the known revisions and their differences.

This also includes the send and receive PDOs defined for each revision, and a link to other known devices with identical PDOs.

<table>
<tr >
<td class="first">Revision</td>
<td ><pre>r16</pre></td>
</tr>
<tr >
<td class="first">Name</td>
<td ><pre>EJ1254 4Ch. Fast Dig. Input 24V, 1µs, DC Latch</pre></td>
</tr>
<tr >
<td class="first">PID</td>
<td ><pre>0x04e62852</pre></td>
</tr>
<tr >
<td class="first">Revision Code</td>
<td ><pre>0x00100000</pre></td>
</tr>
<tr >
<td class="first">Equivalant Devices</td>
<td ><pre><a href="EL1254">EL1254 r0</a></pre></td>
</tr>
<tr class="txpdo pdosection">
<td class="first" rowspan=48 valign=top>TX PDOs</td>
<td><pre>0x1a00: Channel 1</pre></td>
<td></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:01  Input                           BOOL</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a01: Channel 2</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:02  Input                           BOOL</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a02: Channel 3</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:03  Input                           BOOL</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a03: Channel 4</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:04  Input                           BOOL</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a04: Reserved</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a10: Latch</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a11: Latch</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a12: Latch</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a13: Latch</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a14: Latch</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a15: Latch</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a16: SysTime</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a17: SysTime</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a18: Latch</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:11  LatchPos1                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:13  LatchNeg1                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6010:11  LatchPos2                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6010:13  LatchNeg2                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a19: Latch</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:11  LatchPos1                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:13  LatchNeg1                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6010:11  LatchPos2                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6010:13  LatchNeg2                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6020:11  LatchPos3                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6020:13  LatchNeg3                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a1a: Latch</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:11  LatchPos1                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:13  LatchNeg1                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6010:11  LatchPos2                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6010:13  LatchNeg2                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6020:11  LatchPos3                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6020:13  LatchNeg3                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6030:11  LatchPos4                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6030:13  LatchNeg4                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a1b: LatchPos64</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:11  LatchPos1                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6010:11  LatchPos2                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6020:11  LatchPos3                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6030:11  LatchPos4                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo pdosection">
<td ><pre>0x1a1c: LatchNeg64</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6000:13  LatchNeg1                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6010:13  LatchNeg2                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6020:13  LatchNeg3                       ULINT (64 bits)</pre></td>
</tr>
<tr class="txpdo">
<td ><pre>  0x6030:13  LatchNeg4                       ULINT (64 bits)</pre></td>
</tr>
</table>
