#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1879a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1879b90 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1870e40 .functor NOT 1, L_0x18a9330, C4<0>, C4<0>, C4<0>;
L_0x18a9110 .functor XOR 1, L_0x18a8fb0, L_0x18a9070, C4<0>, C4<0>;
L_0x18a9220 .functor XOR 1, L_0x18a9110, L_0x18a9180, C4<0>, C4<0>;
v0x18a6920_0 .net *"_ivl_10", 0 0, L_0x18a9180;  1 drivers
v0x18a6a20_0 .net *"_ivl_12", 0 0, L_0x18a9220;  1 drivers
v0x18a6b00_0 .net *"_ivl_2", 0 0, L_0x18a8f10;  1 drivers
v0x18a6bc0_0 .net *"_ivl_4", 0 0, L_0x18a8fb0;  1 drivers
v0x18a6ca0_0 .net *"_ivl_6", 0 0, L_0x18a9070;  1 drivers
v0x18a6dd0_0 .net *"_ivl_8", 0 0, L_0x18a9110;  1 drivers
v0x18a6eb0_0 .net "a", 0 0, v0x18a5160_0;  1 drivers
v0x18a6f50_0 .net "b", 0 0, v0x18a5200_0;  1 drivers
v0x18a6ff0_0 .net "c", 0 0, v0x18a52a0_0;  1 drivers
v0x18a7120_0 .var "clk", 0 0;
v0x18a71c0_0 .net "d", 0 0, v0x18a5410_0;  1 drivers
v0x18a7260_0 .net "out_dut", 0 0, L_0x18a8d50;  1 drivers
v0x18a7300_0 .net "out_ref", 0 0, L_0x18a82d0;  1 drivers
v0x18a73a0_0 .var/2u "stats1", 159 0;
v0x18a7440_0 .var/2u "strobe", 0 0;
v0x18a74e0_0 .net "tb_match", 0 0, L_0x18a9330;  1 drivers
v0x18a75a0_0 .net "tb_mismatch", 0 0, L_0x1870e40;  1 drivers
v0x18a7770_0 .net "wavedrom_enable", 0 0, v0x18a5500_0;  1 drivers
v0x18a7810_0 .net "wavedrom_title", 511 0, v0x18a55a0_0;  1 drivers
L_0x18a8f10 .concat [ 1 0 0 0], L_0x18a82d0;
L_0x18a8fb0 .concat [ 1 0 0 0], L_0x18a82d0;
L_0x18a9070 .concat [ 1 0 0 0], L_0x18a8d50;
L_0x18a9180 .concat [ 1 0 0 0], L_0x18a82d0;
L_0x18a9330 .cmp/eeq 1, L_0x18a8f10, L_0x18a9220;
S_0x1879d20 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1879b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x187a4a0 .functor NOT 1, v0x18a52a0_0, C4<0>, C4<0>, C4<0>;
L_0x1871700 .functor NOT 1, v0x18a5200_0, C4<0>, C4<0>, C4<0>;
L_0x18a7a20 .functor AND 1, L_0x187a4a0, L_0x1871700, C4<1>, C4<1>;
L_0x18a7ac0 .functor NOT 1, v0x18a5410_0, C4<0>, C4<0>, C4<0>;
L_0x18a7bf0 .functor NOT 1, v0x18a5160_0, C4<0>, C4<0>, C4<0>;
L_0x18a7cf0 .functor AND 1, L_0x18a7ac0, L_0x18a7bf0, C4<1>, C4<1>;
L_0x18a7dd0 .functor OR 1, L_0x18a7a20, L_0x18a7cf0, C4<0>, C4<0>;
L_0x18a7e90 .functor AND 1, v0x18a5160_0, v0x18a52a0_0, C4<1>, C4<1>;
L_0x18a7f50 .functor AND 1, L_0x18a7e90, v0x18a5410_0, C4<1>, C4<1>;
L_0x18a8010 .functor OR 1, L_0x18a7dd0, L_0x18a7f50, C4<0>, C4<0>;
L_0x18a8180 .functor AND 1, v0x18a5200_0, v0x18a52a0_0, C4<1>, C4<1>;
L_0x18a81f0 .functor AND 1, L_0x18a8180, v0x18a5410_0, C4<1>, C4<1>;
L_0x18a82d0 .functor OR 1, L_0x18a8010, L_0x18a81f0, C4<0>, C4<0>;
v0x18710b0_0 .net *"_ivl_0", 0 0, L_0x187a4a0;  1 drivers
v0x1871150_0 .net *"_ivl_10", 0 0, L_0x18a7cf0;  1 drivers
v0x18a3950_0 .net *"_ivl_12", 0 0, L_0x18a7dd0;  1 drivers
v0x18a3a10_0 .net *"_ivl_14", 0 0, L_0x18a7e90;  1 drivers
v0x18a3af0_0 .net *"_ivl_16", 0 0, L_0x18a7f50;  1 drivers
v0x18a3c20_0 .net *"_ivl_18", 0 0, L_0x18a8010;  1 drivers
v0x18a3d00_0 .net *"_ivl_2", 0 0, L_0x1871700;  1 drivers
v0x18a3de0_0 .net *"_ivl_20", 0 0, L_0x18a8180;  1 drivers
v0x18a3ec0_0 .net *"_ivl_22", 0 0, L_0x18a81f0;  1 drivers
v0x18a3fa0_0 .net *"_ivl_4", 0 0, L_0x18a7a20;  1 drivers
v0x18a4080_0 .net *"_ivl_6", 0 0, L_0x18a7ac0;  1 drivers
v0x18a4160_0 .net *"_ivl_8", 0 0, L_0x18a7bf0;  1 drivers
v0x18a4240_0 .net "a", 0 0, v0x18a5160_0;  alias, 1 drivers
v0x18a4300_0 .net "b", 0 0, v0x18a5200_0;  alias, 1 drivers
v0x18a43c0_0 .net "c", 0 0, v0x18a52a0_0;  alias, 1 drivers
v0x18a4480_0 .net "d", 0 0, v0x18a5410_0;  alias, 1 drivers
v0x18a4540_0 .net "out", 0 0, L_0x18a82d0;  alias, 1 drivers
S_0x18a46a0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1879b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18a5160_0 .var "a", 0 0;
v0x18a5200_0 .var "b", 0 0;
v0x18a52a0_0 .var "c", 0 0;
v0x18a5370_0 .net "clk", 0 0, v0x18a7120_0;  1 drivers
v0x18a5410_0 .var "d", 0 0;
v0x18a5500_0 .var "wavedrom_enable", 0 0;
v0x18a55a0_0 .var "wavedrom_title", 511 0;
S_0x18a4940 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x18a46a0;
 .timescale -12 -12;
v0x18a4ba0_0 .var/2s "count", 31 0;
E_0x1874950/0 .event negedge, v0x18a5370_0;
E_0x1874950/1 .event posedge, v0x18a5370_0;
E_0x1874950 .event/or E_0x1874950/0, E_0x1874950/1;
E_0x1874ba0 .event negedge, v0x18a5370_0;
E_0x185f9f0 .event posedge, v0x18a5370_0;
S_0x18a4ca0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18a46a0;
 .timescale -12 -12;
v0x18a4ea0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18a4f80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18a46a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18a5700 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1879b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18a8430 .functor AND 1, v0x18a5160_0, v0x18a5410_0, C4<1>, C4<1>;
L_0x18a84a0 .functor NOT 1, L_0x18a8430, C4<0>, C4<0>, C4<0>;
L_0x18a8580 .functor AND 1, v0x18a52a0_0, v0x18a5410_0, C4<1>, C4<1>;
L_0x18a8700 .functor OR 1, L_0x18a84a0, L_0x18a8580, C4<0>, C4<0>;
L_0x18a8840 .functor AND 1, v0x18a5160_0, v0x18a5200_0, C4<1>, C4<1>;
L_0x18a88b0 .functor OR 1, L_0x18a8700, L_0x18a8840, C4<0>, C4<0>;
L_0x18a8a00 .functor AND 1, v0x18a5200_0, v0x18a52a0_0, C4<1>, C4<1>;
L_0x18a8b80 .functor NOT 1, v0x18a5410_0, C4<0>, C4<0>, C4<0>;
L_0x18a8c40 .functor AND 1, L_0x18a8a00, L_0x18a8b80, C4<1>, C4<1>;
L_0x18a8d50 .functor OR 1, L_0x18a88b0, L_0x18a8c40, C4<0>, C4<0>;
v0x18a59f0_0 .net *"_ivl_0", 0 0, L_0x18a8430;  1 drivers
v0x18a5ad0_0 .net *"_ivl_10", 0 0, L_0x18a88b0;  1 drivers
v0x18a5bb0_0 .net *"_ivl_12", 0 0, L_0x18a8a00;  1 drivers
v0x18a5ca0_0 .net *"_ivl_14", 0 0, L_0x18a8b80;  1 drivers
v0x18a5d80_0 .net *"_ivl_16", 0 0, L_0x18a8c40;  1 drivers
v0x18a5eb0_0 .net *"_ivl_2", 0 0, L_0x18a84a0;  1 drivers
v0x18a5f90_0 .net *"_ivl_4", 0 0, L_0x18a8580;  1 drivers
v0x18a6070_0 .net *"_ivl_6", 0 0, L_0x18a8700;  1 drivers
v0x18a6150_0 .net *"_ivl_8", 0 0, L_0x18a8840;  1 drivers
v0x18a6230_0 .net "a", 0 0, v0x18a5160_0;  alias, 1 drivers
v0x18a62d0_0 .net "b", 0 0, v0x18a5200_0;  alias, 1 drivers
v0x18a63c0_0 .net "c", 0 0, v0x18a52a0_0;  alias, 1 drivers
v0x18a64b0_0 .net "d", 0 0, v0x18a5410_0;  alias, 1 drivers
v0x18a65a0_0 .net "out", 0 0, L_0x18a8d50;  alias, 1 drivers
S_0x18a6700 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1879b90;
 .timescale -12 -12;
E_0x18746f0 .event anyedge, v0x18a7440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18a7440_0;
    %nor/r;
    %assign/vec4 v0x18a7440_0, 0;
    %wait E_0x18746f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18a46a0;
T_3 ;
    %fork t_1, S_0x18a4940;
    %jmp t_0;
    .scope S_0x18a4940;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18a4ba0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18a5410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a5200_0, 0;
    %assign/vec4 v0x18a5160_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x185f9f0;
    %load/vec4 v0x18a4ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18a4ba0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18a5410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a52a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a5200_0, 0;
    %assign/vec4 v0x18a5160_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1874ba0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18a4f80;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1874950;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18a5160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a5200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a52a0_0, 0;
    %assign/vec4 v0x18a5410_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x18a46a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1879b90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a7120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a7440_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1879b90;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18a7120_0;
    %inv;
    %store/vec4 v0x18a7120_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1879b90;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18a5370_0, v0x18a75a0_0, v0x18a6eb0_0, v0x18a6f50_0, v0x18a6ff0_0, v0x18a71c0_0, v0x18a7300_0, v0x18a7260_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1879b90;
T_7 ;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1879b90;
T_8 ;
    %wait E_0x1874950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a73a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a73a0_0, 4, 32;
    %load/vec4 v0x18a74e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a73a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a73a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a73a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18a7300_0;
    %load/vec4 v0x18a7300_0;
    %load/vec4 v0x18a7260_0;
    %xor;
    %load/vec4 v0x18a7300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a73a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18a73a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a73a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/kmap2/iter2/response1/top_module.sv";
