// Seed: 459919780
module module_0 (
    output supply0 id_0,
    input tri0 id_1
);
  id_3(
      1, id_1, 1
  );
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    id_14,
    input logic id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri1 id_7,
    id_15,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input uwire id_12
);
  id_16(
      .id_0(-1), .id_1(id_14), .id_2(id_11), .id_3(id_2)
  );
  wire id_17;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  always id_0 <= id_4;
  parameter id_18 = id_14;
endmodule
