
wheelbase_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001035c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000754  08010500  08010500  00011500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010c54  08010c54  000123bc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010c54  08010c54  00011c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010c5c  08010c5c  000123bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010c5c  08010c5c  00011c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010c60  08010c60  00011c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003bc  20000000  08010c64  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000123bc  2**0
                  CONTENTS
 10 .bss          0000163c  200003bc  200003bc  000123bc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200019f8  200019f8  000123bc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000123bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001899d  00000000  00000000  000123ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000439b  00000000  00000000  0002ad89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001500  00000000  00000000  0002f128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fe2  00000000  00000000  00030628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025091  00000000  00000000  0003160a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c761  00000000  00000000  0005669b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2279  00000000  00000000  00072dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145075  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b44  00000000  00000000  001450b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0014bbfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200003bc 	.word	0x200003bc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080104e4 	.word	0x080104e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200003c0 	.word	0x200003c0
 80001dc:	080104e4 	.word	0x080104e4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff23 	bl	8000aec <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fc99 	bl	8000608 <__aeabi_dmul>
 8000cd6:	f7ff ff6f 	bl	8000bb8 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc1a 	bl	8000514 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	@ (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fc90 	bl	8000608 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fad2 	bl	8000298 <__aeabi_dsub>
 8000cf4:	f7ff ff60 	bl	8000bb8 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000

08000d04 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000d08:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d0a:	4a17      	ldr	r2, [pc, #92]	@ (8000d68 <MX_CAN_Init+0x64>)
 8000d0c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000d0e:	4b15      	ldr	r3, [pc, #84]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d10:	2210      	movs	r2, #16
 8000d12:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000d14:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d1a:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000d20:	4b10      	ldr	r3, [pc, #64]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000d26:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000d32:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000d38:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000d3e:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d44:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000d4a:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000d50:	4804      	ldr	r0, [pc, #16]	@ (8000d64 <MX_CAN_Init+0x60>)
 8000d52:	f001 fc03 	bl	800255c <HAL_CAN_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000d5c:	f000 ff12 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	200003d8 	.word	0x200003d8
 8000d68:	40006400 	.word	0x40006400

08000d6c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08a      	sub	sp, #40	@ 0x28
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a17      	ldr	r2, [pc, #92]	@ (8000de8 <HAL_CAN_MspInit+0x7c>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d128      	bne.n	8000de0 <HAL_CAN_MspInit+0x74>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d8e:	4b17      	ldr	r3, [pc, #92]	@ (8000dec <HAL_CAN_MspInit+0x80>)
 8000d90:	69db      	ldr	r3, [r3, #28]
 8000d92:	4a16      	ldr	r2, [pc, #88]	@ (8000dec <HAL_CAN_MspInit+0x80>)
 8000d94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d98:	61d3      	str	r3, [r2, #28]
 8000d9a:	4b14      	ldr	r3, [pc, #80]	@ (8000dec <HAL_CAN_MspInit+0x80>)
 8000d9c:	69db      	ldr	r3, [r3, #28]
 8000d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000da2:	613b      	str	r3, [r7, #16]
 8000da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da6:	4b11      	ldr	r3, [pc, #68]	@ (8000dec <HAL_CAN_MspInit+0x80>)
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	4a10      	ldr	r2, [pc, #64]	@ (8000dec <HAL_CAN_MspInit+0x80>)
 8000dac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000db0:	6153      	str	r3, [r2, #20]
 8000db2:	4b0e      	ldr	r3, [pc, #56]	@ (8000dec <HAL_CAN_MspInit+0x80>)
 8000db4:	695b      	ldr	r3, [r3, #20]
 8000db6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000dbe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000dd0:	2309      	movs	r3, #9
 8000dd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd4:	f107 0314 	add.w	r3, r7, #20
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4805      	ldr	r0, [pc, #20]	@ (8000df0 <HAL_CAN_MspInit+0x84>)
 8000ddc:	f001 fdcc 	bl	8002978 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000de0:	bf00      	nop
 8000de2:	3728      	adds	r7, #40	@ 0x28
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40006400 	.word	0x40006400
 8000dec:	40021000 	.word	0x40021000
 8000df0:	48000400 	.word	0x48000400

08000df4 <DRV8353_ReadRegister>:
 * @param drv: Pointer to DRV8353 handle
 * @param reg_addr: Register address (0x00-0x06)
 * @param data: Pointer to store the read data
 * @retval HAL status
 */
HAL_StatusTypeDef DRV8353_ReadRegister(DRV8353_Handle *drv, uint8_t reg_addr, uint16_t *data) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b0ac      	sub	sp, #176	@ 0xb0
 8000df8:	af02      	add	r7, sp, #8
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	607a      	str	r2, [r7, #4]
 8000e00:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint16_t tx_buffer;
    uint8_t tx_buf[2], rx_buf[2];

    // Construct read command: bit 15 = 1 (read), bits 14-11 = address
    tx_buffer = DRV8353_SPI_READ_CMD | ((reg_addr & 0x0F) << 11);
 8000e02:	7afb      	ldrb	r3, [r7, #11]
 8000e04:	b21b      	sxth	r3, r3
 8000e06:	02db      	lsls	r3, r3, #11
 8000e08:	b21b      	sxth	r3, r3
 8000e0a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
 8000e0e:	b21b      	sxth	r3, r3
 8000e10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000e14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000e18:	b21b      	sxth	r3, r3
 8000e1a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

    // Convert to bytes (MSB first)
    tx_buf[0] = (tx_buffer >> 8) & 0xFF;
 8000e1e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8000e22:	0a1b      	lsrs	r3, r3, #8
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	f887 30a0 	strb.w	r3, [r7, #160]	@ 0xa0
    tx_buf[1] = tx_buffer & 0xFF;
 8000e2c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	f887 30a1 	strb.w	r3, [r7, #161]	@ 0xa1

    // Pull CS low
    HAL_GPIO_WritePin(drv->cs_port, drv->cs_pin, GPIO_PIN_RESET);
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	6858      	ldr	r0, [r3, #4]
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	891b      	ldrh	r3, [r3, #8]
 8000e3e:	2200      	movs	r2, #0
 8000e40:	4619      	mov	r1, r3
 8000e42:	f001 ff23 	bl	8002c8c <HAL_GPIO_WritePin>

    // Add small delay for CS setup
    for(volatile uint32_t i = 0; i < 10; i++);
 8000e46:	2300      	movs	r3, #0
 8000e48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000e4c:	e004      	b.n	8000e58 <DRV8353_ReadRegister+0x64>
 8000e4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000e52:	3301      	adds	r3, #1
 8000e54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000e58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000e5c:	2b09      	cmp	r3, #9
 8000e5e:	d9f6      	bls.n	8000e4e <DRV8353_ReadRegister+0x5a>

    // Transmit read command - response comes back in same frame
    status = HAL_SPI_TransmitReceive(drv->hspi, tx_buf, rx_buf, 2, SPI_TIMEOUT);
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 8000e68:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 8000e6c:	2364      	movs	r3, #100	@ 0x64
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	2302      	movs	r3, #2
 8000e72:	f005 f886 	bl	8005f82 <HAL_SPI_TransmitReceive>
 8000e76:	4603      	mov	r3, r0
 8000e78:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5

    // Add small delay before CS release
    for(volatile uint32_t i = 0; i < 10; i++);
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000e82:	e004      	b.n	8000e8e <DRV8353_ReadRegister+0x9a>
 8000e84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000e88:	3301      	adds	r3, #1
 8000e8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000e8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000e92:	2b09      	cmp	r3, #9
 8000e94:	d9f6      	bls.n	8000e84 <DRV8353_ReadRegister+0x90>

    // Pull CS high
    HAL_GPIO_WritePin(drv->cs_port, drv->cs_pin, GPIO_PIN_SET);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	6858      	ldr	r0, [r3, #4]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	891b      	ldrh	r3, [r3, #8]
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f001 fef3 	bl	8002c8c <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000ea6:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d12d      	bne.n	8000f0a <DRV8353_ReadRegister+0x116>
        // Response comes in Frame 1 (during command transmission)
        uint16_t response_data = ((uint16_t)rx_buf[0] << 8) | rx_buf[1];
 8000eae:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 8000eb2:	b21b      	sxth	r3, r3
 8000eb4:	021b      	lsls	r3, r3, #8
 8000eb6:	b21a      	sxth	r2, r3
 8000eb8:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8000ebc:	b21b      	sxth	r3, r3
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	b21b      	sxth	r3, r3
 8000ec2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2

        // Mask to 11 bits for data registers (keep all 16 for status registers)
        *data = response_data & 0x07FF;  // 11-bit data mask
 8000ec6:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8000eca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ece:	b29a      	uxth	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	801a      	strh	r2, [r3, #0]

        // Debug: Print what we received
        char msg[128];
        snprintf(msg, sizeof(msg), "Read reg 0x%02X: cmd=0x%04X resp=0x%04X\r\n",
 8000ed4:	7af9      	ldrb	r1, [r7, #11]
 8000ed6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8000eda:	f8b7 20a2 	ldrh.w	r2, [r7, #162]	@ 0xa2
 8000ede:	f107 0014 	add.w	r0, r7, #20
 8000ee2:	9201      	str	r2, [sp, #4]
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8000f18 <DRV8353_ReadRegister+0x124>)
 8000eea:	2180      	movs	r1, #128	@ 0x80
 8000eec:	f00b fe84 	bl	800cbf8 <sniprintf>
                reg_addr, tx_buffer, response_data);
        CDC_Transmit_FS((uint8_t *)msg, strlen(msg));
 8000ef0:	f107 0314 	add.w	r3, r7, #20
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff f9c3 	bl	8000280 <strlen>
 8000efa:	4603      	mov	r3, r0
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	f107 0314 	add.w	r3, r7, #20
 8000f02:	4611      	mov	r1, r2
 8000f04:	4618      	mov	r0, r3
 8000f06:	f00a fb63 	bl	800b5d0 <CDC_Transmit_FS>
    }

    return status;
 8000f0a:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	37a8      	adds	r7, #168	@ 0xa8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	08010500 	.word	0x08010500

08000f1c <DRV8353_WriteRegister>:

HAL_StatusTypeDef DRV8353_WriteRegister(DRV8353_Handle *drv, uint8_t reg_addr, uint16_t data) {
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b0ad      	sub	sp, #180	@ 0xb4
 8000f20:	af04      	add	r7, sp, #16
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	460b      	mov	r3, r1
 8000f26:	70fb      	strb	r3, [r7, #3]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef status;
    uint16_t tx_buffer;
    uint8_t tx_buf[2], rx_buf[2];

    // Construct write command: bit 15 = 0 (write), bits 14-11 = address, bits 10-0 = data
    tx_buffer = DRV8353_SPI_WRITE_CMD | ((reg_addr & 0x0F) << 11) | (data & DRV8353_SPI_DATA_MASK);
 8000f2c:	78fb      	ldrb	r3, [r7, #3]
 8000f2e:	b21b      	sxth	r3, r3
 8000f30:	02db      	lsls	r3, r3, #11
 8000f32:	b21b      	sxth	r3, r3
 8000f34:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
 8000f38:	b21a      	sxth	r2, r3
 8000f3a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f42:	b21b      	sxth	r3, r3
 8000f44:	4313      	orrs	r3, r2
 8000f46:	b21b      	sxth	r3, r3
 8000f48:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e

    // Convert to bytes (MSB first)
    tx_buf[0] = (tx_buffer >> 8) & 0xFF;
 8000f4c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8000f50:	0a1b      	lsrs	r3, r3, #8
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	f887 3098 	strb.w	r3, [r7, #152]	@ 0x98
    tx_buf[1] = tx_buffer & 0xFF;
 8000f5a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	f887 3099 	strb.w	r3, [r7, #153]	@ 0x99

    // Pull CS low
    HAL_GPIO_WritePin(drv->cs_port, drv->cs_pin, GPIO_PIN_RESET);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6858      	ldr	r0, [r3, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	891b      	ldrh	r3, [r3, #8]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4619      	mov	r1, r3
 8000f70:	f001 fe8c 	bl	8002c8c <HAL_GPIO_WritePin>

    // Add small delay for CS setup
    for(volatile uint32_t i = 0; i < 10; i++);
 8000f74:	2300      	movs	r3, #0
 8000f76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000f7a:	e004      	b.n	8000f86 <DRV8353_WriteRegister+0x6a>
 8000f7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000f80:	3301      	adds	r3, #1
 8000f82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000f86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000f8a:	2b09      	cmp	r3, #9
 8000f8c:	d9f6      	bls.n	8000f7c <DRV8353_WriteRegister+0x60>

    // Transmit write command
    status = HAL_SPI_TransmitReceive(drv->hspi, tx_buf, rx_buf, 2, SPI_TIMEOUT);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6818      	ldr	r0, [r3, #0]
 8000f92:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8000f96:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 8000f9a:	2364      	movs	r3, #100	@ 0x64
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	f004 ffef 	bl	8005f82 <HAL_SPI_TransmitReceive>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d

    // Add small delay before CS release
    for(volatile uint32_t i = 0; i < 10; i++);
 8000faa:	2300      	movs	r3, #0
 8000fac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000fb0:	e004      	b.n	8000fbc <DRV8353_WriteRegister+0xa0>
 8000fb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000fc0:	2b09      	cmp	r3, #9
 8000fc2:	d9f6      	bls.n	8000fb2 <DRV8353_WriteRegister+0x96>

    // Pull CS high
    HAL_GPIO_WritePin(drv->cs_port, drv->cs_pin, GPIO_PIN_SET);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6858      	ldr	r0, [r3, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	891b      	ldrh	r3, [r3, #8]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f001 fe5c 	bl	8002c8c <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000fd4:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d128      	bne.n	800102e <DRV8353_WriteRegister+0x112>
        // Response in Frame 1 (during write)
        uint16_t response_data = ((uint16_t)rx_buf[0] << 8) | rx_buf[1];
 8000fdc:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	4313      	orrs	r3, r2
 8000fee:	b21b      	sxth	r3, r3
 8000ff0:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a

        // Debug
        char msg[128];
        snprintf(msg, sizeof(msg), "Write reg 0x%02X: 0x%04X (cmd=0x%04X, resp=0x%04X)\r\n",
 8000ff4:	78fc      	ldrb	r4, [r7, #3]
 8000ff6:	883b      	ldrh	r3, [r7, #0]
 8000ff8:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8000ffc:	f8b7 109a 	ldrh.w	r1, [r7, #154]	@ 0x9a
 8001000:	f107 000c 	add.w	r0, r7, #12
 8001004:	9102      	str	r1, [sp, #8]
 8001006:	9201      	str	r2, [sp, #4]
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	4623      	mov	r3, r4
 800100c:	4a0b      	ldr	r2, [pc, #44]	@ (800103c <DRV8353_WriteRegister+0x120>)
 800100e:	2180      	movs	r1, #128	@ 0x80
 8001010:	f00b fdf2 	bl	800cbf8 <sniprintf>
                reg_addr, data, tx_buffer, response_data);
        CDC_Transmit_FS((uint8_t *)msg, strlen(msg));
 8001014:	f107 030c 	add.w	r3, r7, #12
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff f931 	bl	8000280 <strlen>
 800101e:	4603      	mov	r3, r0
 8001020:	b29a      	uxth	r2, r3
 8001022:	f107 030c 	add.w	r3, r7, #12
 8001026:	4611      	mov	r1, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f00a fad1 	bl	800b5d0 <CDC_Transmit_FS>
    }

    return status;
 800102e:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
}
 8001032:	4618      	mov	r0, r3
 8001034:	37a4      	adds	r7, #164	@ 0xa4
 8001036:	46bd      	mov	sp, r7
 8001038:	bd90      	pop	{r4, r7, pc}
 800103a:	bf00      	nop
 800103c:	0801052c 	.word	0x0801052c

08001040 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	@ 0x28
 8001044:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001056:	4b4c      	ldr	r3, [pc, #304]	@ (8001188 <MX_GPIO_Init+0x148>)
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	4a4b      	ldr	r2, [pc, #300]	@ (8001188 <MX_GPIO_Init+0x148>)
 800105c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001060:	6153      	str	r3, [r2, #20]
 8001062:	4b49      	ldr	r3, [pc, #292]	@ (8001188 <MX_GPIO_Init+0x148>)
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800106a:	613b      	str	r3, [r7, #16]
 800106c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800106e:	4b46      	ldr	r3, [pc, #280]	@ (8001188 <MX_GPIO_Init+0x148>)
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	4a45      	ldr	r2, [pc, #276]	@ (8001188 <MX_GPIO_Init+0x148>)
 8001074:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001078:	6153      	str	r3, [r2, #20]
 800107a:	4b43      	ldr	r3, [pc, #268]	@ (8001188 <MX_GPIO_Init+0x148>)
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001086:	4b40      	ldr	r3, [pc, #256]	@ (8001188 <MX_GPIO_Init+0x148>)
 8001088:	695b      	ldr	r3, [r3, #20]
 800108a:	4a3f      	ldr	r2, [pc, #252]	@ (8001188 <MX_GPIO_Init+0x148>)
 800108c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001090:	6153      	str	r3, [r2, #20]
 8001092:	4b3d      	ldr	r3, [pc, #244]	@ (8001188 <MX_GPIO_Init+0x148>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800109e:	4b3a      	ldr	r3, [pc, #232]	@ (8001188 <MX_GPIO_Init+0x148>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	4a39      	ldr	r2, [pc, #228]	@ (8001188 <MX_GPIO_Init+0x148>)
 80010a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010a8:	6153      	str	r3, [r2, #20]
 80010aa:	4b37      	ldr	r3, [pc, #220]	@ (8001188 <MX_GPIO_Init+0x148>)
 80010ac:	695b      	ldr	r3, [r3, #20]
 80010ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, debug_Pin|motor3_dir_Pin|cs_enc_3_Pin|cs_enc_1_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	f242 01d0 	movw	r1, #8400	@ 0x20d0
 80010bc:	4833      	ldr	r0, [pc, #204]	@ (800118c <MX_GPIO_Init+0x14c>)
 80010be:	f001 fde5 	bl	8002c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, cs_enc_2_Pin|motor2_Cs_Pin|motor2_dir_Pin|nBRAKE_Pin
 80010c2:	2200      	movs	r2, #0
 80010c4:	f248 21b2 	movw	r1, #33458	@ 0x82b2
 80010c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010cc:	f001 fdde 	bl	8002c8c <HAL_GPIO_WritePin>
                          |motor1_Cs_Pin|MCU_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, motor3_Cs_Pin|motor1_dir_Pin|enable_Pin|motor2_led_Pin
 80010d0:	2200      	movs	r2, #0
 80010d2:	f241 413a 	movw	r1, #5178	@ 0x143a
 80010d6:	482e      	ldr	r0, [pc, #184]	@ (8001190 <MX_GPIO_Init+0x150>)
 80010d8:	f001 fdd8 	bl	8002c8c <HAL_GPIO_WritePin>
  /* ========================================================== */
  /* GPIOC CONFIGURATION                                        */
  /* ========================================================== */

  // Normal pins (No Pull)
  GPIO_InitStruct.Pin = debug_Pin|cs_enc_3_Pin|cs_enc_1_Pin;
 80010dc:	f44f 5303 	mov.w	r3, #8384	@ 0x20c0
 80010e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e2:	2301      	movs	r3, #1
 80010e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	2300      	movs	r3, #0
 80010ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ee:	f107 0314 	add.w	r3, r7, #20
 80010f2:	4619      	mov	r1, r3
 80010f4:	4825      	ldr	r0, [pc, #148]	@ (800118c <MX_GPIO_Init+0x14c>)
 80010f6:	f001 fc3f 	bl	8002978 <HAL_GPIO_Init>

  // Motor 3 Direction (Add Pull-Down)
  GPIO_InitStruct.Pin = motor3_dir_Pin;
 80010fa:	2310      	movs	r3, #16
 80010fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010fe:	2302      	movs	r3, #2
 8001100:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4820      	ldr	r0, [pc, #128]	@ (800118c <MX_GPIO_Init+0x14c>)
 800110a:	f001 fc35 	bl	8002978 <HAL_GPIO_Init>
  /* GPIOA CONFIGURATION (Motor 2)                              */
  /* ========================================================== */

  // 1. Chip Selects and Brake (Keep NOPULL)
  // We removed motor2_dir_Pin from this list
  GPIO_InitStruct.Pin = cs_enc_2_Pin|motor2_Cs_Pin|nBRAKE_Pin
 800110e:	f248 2392 	movw	r3, #33426	@ 0x8292
 8001112:	617b      	str	r3, [r7, #20]
                          |motor1_Cs_Pin|MCU_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001114:	2301      	movs	r3, #1
 8001116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	2300      	movs	r3, #0
 800111e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	f107 0314 	add.w	r3, r7, #20
 8001124:	4619      	mov	r1, r3
 8001126:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800112a:	f001 fc25 	bl	8002978 <HAL_GPIO_Init>

  // 2. Motor 2 Direction (Set PULLDOWN)
  // This forces the pin to Logic 0 (Reverse/Forward) if undefined
  GPIO_InitStruct.Pin = motor2_dir_Pin;
 800112e:	2320      	movs	r3, #32
 8001130:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001132:	2301      	movs	r3, #1
 8001134:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	2300      	movs	r3, #0
 800113c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	4619      	mov	r1, r3
 8001144:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001148:	f001 fc16 	bl	8002978 <HAL_GPIO_Init>
  /* ========================================================== */
  /* GPIOB CONFIGURATION (Motor 1)                              */
  /* ========================================================== */

  // Normal pins
  GPIO_InitStruct.Pin = motor3_Cs_Pin|enable_Pin|motor2_led_Pin
 800114c:	f241 033a 	movw	r3, #4154	@ 0x103a
 8001150:	617b      	str	r3, [r7, #20]
                          |motor3_led_Pin|motor1_led_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001152:	2301      	movs	r3, #1
 8001154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	480a      	ldr	r0, [pc, #40]	@ (8001190 <MX_GPIO_Init+0x150>)
 8001166:	f001 fc07 	bl	8002978 <HAL_GPIO_Init>

  // Motor 1 Direction (Add Pull-Down)
  GPIO_InitStruct.Pin = motor1_dir_Pin;
 800116a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800116e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001170:	2302      	movs	r3, #2
 8001172:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	4619      	mov	r1, r3
 800117a:	4805      	ldr	r0, [pc, #20]	@ (8001190 <MX_GPIO_Init+0x150>)
 800117c:	f001 fbfc 	bl	8002978 <HAL_GPIO_Init>

}
 8001180:	bf00      	nop
 8001182:	3728      	adds	r7, #40	@ 0x28
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40021000 	.word	0x40021000
 800118c:	48000800 	.word	0x48000800
 8001190:	48000400 	.word	0x48000400

08001194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b094      	sub	sp, #80	@ 0x50
 8001198:	af02      	add	r7, sp, #8
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800119a:	f001 f955 	bl	8002448 <HAL_Init>
  SystemClock_Config();
 800119e:	f000 fc9b 	bl	8001ad8 <SystemClock_Config>

  MX_GPIO_Init();
 80011a2:	f7ff ff4d 	bl	8001040 <MX_GPIO_Init>
  MX_SPI2_Init();
 80011a6:	f000 fcf3 	bl	8001b90 <MX_SPI2_Init>
  MX_TIM1_Init();
 80011aa:	f000 ff17 	bl	8001fdc <MX_TIM1_Init>
  MX_TIM3_Init();
 80011ae:	f000 ffa3 	bl	80020f8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80011b2:	f000 fffb 	bl	80021ac <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 80011b6:	f00a f94d 	bl	800b454 <MX_USB_DEVICE_Init>
  MX_CAN_Init();
 80011ba:	f7ff fda3 	bl	8000d04 <MX_CAN_Init>
  MX_SPI3_Init();
 80011be:	f000 fd25 	bl	8001c0c <MX_SPI3_Init>

  /* USER CODE BEGIN 2 */
  HAL_Delay(5000);  // Wait for USB enumeration
 80011c2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80011c6:	f001 f9a5 	bl	8002514 <HAL_Delay>

  // Motor 1
  drv_motor1.hspi = &hspi2;
 80011ca:	4bbb      	ldr	r3, [pc, #748]	@ (80014b8 <main+0x324>)
 80011cc:	4abb      	ldr	r2, [pc, #748]	@ (80014bc <main+0x328>)
 80011ce:	601a      	str	r2, [r3, #0]
  drv_motor1.cs_port = motor1_Cs_GPIO_Port;
 80011d0:	4bb9      	ldr	r3, [pc, #740]	@ (80014b8 <main+0x324>)
 80011d2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011d6:	605a      	str	r2, [r3, #4]
  drv_motor1.cs_pin = motor1_Cs_Pin;
 80011d8:	4bb7      	ldr	r3, [pc, #732]	@ (80014b8 <main+0x324>)
 80011da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011de:	811a      	strh	r2, [r3, #8]
  drv_motor1.initialized = false;
 80011e0:	4bb5      	ldr	r3, [pc, #724]	@ (80014b8 <main+0x324>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	739a      	strb	r2, [r3, #14]

  // Motor 2
  drv_motor2.hspi = &hspi2;
 80011e6:	4bb6      	ldr	r3, [pc, #728]	@ (80014c0 <main+0x32c>)
 80011e8:	4ab4      	ldr	r2, [pc, #720]	@ (80014bc <main+0x328>)
 80011ea:	601a      	str	r2, [r3, #0]
  drv_motor2.cs_port = motor2_Cs_GPIO_Port;
 80011ec:	4bb4      	ldr	r3, [pc, #720]	@ (80014c0 <main+0x32c>)
 80011ee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011f2:	605a      	str	r2, [r3, #4]
  drv_motor2.cs_pin = motor2_Cs_Pin;
 80011f4:	4bb2      	ldr	r3, [pc, #712]	@ (80014c0 <main+0x32c>)
 80011f6:	2210      	movs	r2, #16
 80011f8:	811a      	strh	r2, [r3, #8]
  drv_motor2.initialized = false;
 80011fa:	4bb1      	ldr	r3, [pc, #708]	@ (80014c0 <main+0x32c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	739a      	strb	r2, [r3, #14]

  // Motor 3
  drv_motor3.hspi = &hspi2;
 8001200:	4bb0      	ldr	r3, [pc, #704]	@ (80014c4 <main+0x330>)
 8001202:	4aae      	ldr	r2, [pc, #696]	@ (80014bc <main+0x328>)
 8001204:	601a      	str	r2, [r3, #0]
  drv_motor3.cs_port = motor3_Cs_GPIO_Port;
 8001206:	4baf      	ldr	r3, [pc, #700]	@ (80014c4 <main+0x330>)
 8001208:	4aaf      	ldr	r2, [pc, #700]	@ (80014c8 <main+0x334>)
 800120a:	605a      	str	r2, [r3, #4]
  drv_motor3.cs_pin = motor3_Cs_Pin;
 800120c:	4bad      	ldr	r3, [pc, #692]	@ (80014c4 <main+0x330>)
 800120e:	2202      	movs	r2, #2
 8001210:	811a      	strh	r2, [r3, #8]
  drv_motor3.initialized = false;
 8001212:	4bac      	ldr	r3, [pc, #688]	@ (80014c4 <main+0x330>)
 8001214:	2200      	movs	r2, #0
 8001216:	739a      	strb	r2, [r3, #14]

  // Deselect all CS pins
  HAL_GPIO_WritePin(motor1_Cs_GPIO_Port, motor1_Cs_Pin, GPIO_PIN_SET);
 8001218:	2201      	movs	r2, #1
 800121a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800121e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001222:	f001 fd33 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(motor2_Cs_GPIO_Port, motor2_Cs_Pin, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2110      	movs	r1, #16
 800122a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122e:	f001 fd2d 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(motor3_Cs_GPIO_Port, motor3_Cs_Pin, GPIO_PIN_SET);
 8001232:	2201      	movs	r2, #1
 8001234:	2102      	movs	r1, #2
 8001236:	48a4      	ldr	r0, [pc, #656]	@ (80014c8 <main+0x334>)
 8001238:	f001 fd28 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 800123c:	2064      	movs	r0, #100	@ 0x64
 800123e:	f001 f969 	bl	8002514 <HAL_Delay>


  TIM_OC_InitTypeDef sConfigOC = {0};
 8001242:	f107 0308 	add.w	r3, r7, #8
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
 8001250:	611a      	str	r2, [r3, #16]
 8001252:	615a      	str	r2, [r3, #20]
 8001254:	619a      	str	r2, [r3, #24]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001256:	2360      	movs	r3, #96	@ 0x60
 8001258:	60bb      	str	r3, [r7, #8]
  sConfigOC.Pulse = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800125e:	2300      	movs	r3, #0
 8001260:	613b      	str	r3, [r7, #16]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001262:	2300      	movs	r3, #0
 8001264:	61bb      	str	r3, [r7, #24]

  // Motor 1 (TIM1 CH1)
  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	2200      	movs	r2, #0
 800126c:	4619      	mov	r1, r3
 800126e:	4897      	ldr	r0, [pc, #604]	@ (80014cc <main+0x338>)
 8001270:	f005 fc0e 	bl	8006a90 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001274:	2100      	movs	r1, #0
 8001276:	4895      	ldr	r0, [pc, #596]	@ (80014cc <main+0x338>)
 8001278:	f005 fb6e 	bl	8006958 <HAL_TIM_PWM_Stop>
  __HAL_TIM_MOE_ENABLE(&htim1);
 800127c:	4b93      	ldr	r3, [pc, #588]	@ (80014cc <main+0x338>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001282:	4b92      	ldr	r3, [pc, #584]	@ (80014cc <main+0x338>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800128a:	645a      	str	r2, [r3, #68]	@ 0x44

  // Motor 2 (TIM3 CH1)
  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 800128c:	f107 0308 	add.w	r3, r7, #8
 8001290:	2200      	movs	r2, #0
 8001292:	4619      	mov	r1, r3
 8001294:	488e      	ldr	r0, [pc, #568]	@ (80014d0 <main+0x33c>)
 8001296:	f005 fbfb 	bl	8006a90 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800129a:	2100      	movs	r1, #0
 800129c:	488c      	ldr	r0, [pc, #560]	@ (80014d0 <main+0x33c>)
 800129e:	f005 fb5b 	bl	8006958 <HAL_TIM_PWM_Stop>

  // Motor 3 (TIM4 CH1)
  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80012a2:	f107 0308 	add.w	r3, r7, #8
 80012a6:	2200      	movs	r2, #0
 80012a8:	4619      	mov	r1, r3
 80012aa:	488a      	ldr	r0, [pc, #552]	@ (80014d4 <main+0x340>)
 80012ac:	f005 fbf0 	bl	8006a90 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 80012b0:	2100      	movs	r1, #0
 80012b2:	4888      	ldr	r0, [pc, #544]	@ (80014d4 <main+0x340>)
 80012b4:	f005 fb50 	bl	8006958 <HAL_TIM_PWM_Stop>

  HAL_GPIO_WritePin(enable_GPIO_Port, enable_Pin, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012be:	4882      	ldr	r0, [pc, #520]	@ (80014c8 <main+0x334>)
 80012c0:	f001 fce4 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2180      	movs	r1, #128	@ 0x80
 80012c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012cc:	f001 fcde 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80012d0:	200a      	movs	r0, #10
 80012d2:	f001 f91f 	bl	8002514 <HAL_Delay>

  snprintf(debug_msg, sizeof(debug_msg), "Setting ENABLE HIGH...\r\n");
 80012d6:	4a80      	ldr	r2, [pc, #512]	@ (80014d8 <main+0x344>)
 80012d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012dc:	487f      	ldr	r0, [pc, #508]	@ (80014dc <main+0x348>)
 80012de:	f00b fc8b 	bl	800cbf8 <sniprintf>
  CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 80012e2:	487e      	ldr	r0, [pc, #504]	@ (80014dc <main+0x348>)
 80012e4:	f7fe ffcc 	bl	8000280 <strlen>
 80012e8:	4603      	mov	r3, r0
 80012ea:	4619      	mov	r1, r3
 80012ec:	487b      	ldr	r0, [pc, #492]	@ (80014dc <main+0x348>)
 80012ee:	f00a f96f 	bl	800b5d0 <CDC_Transmit_FS>
  HAL_GPIO_WritePin(enable_GPIO_Port, enable_Pin, GPIO_PIN_SET);
 80012f2:	2201      	movs	r2, #1
 80012f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012f8:	4873      	ldr	r0, [pc, #460]	@ (80014c8 <main+0x334>)
 80012fa:	f001 fcc7 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80012fe:	2064      	movs	r0, #100	@ 0x64
 8001300:	f001 f908 	bl	8002514 <HAL_Delay>

  // Test SPI
  snprintf(debug_msg, sizeof(debug_msg), "Testing SPI M1, M2, M3...\r\n");
 8001304:	4a76      	ldr	r2, [pc, #472]	@ (80014e0 <main+0x34c>)
 8001306:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800130a:	4874      	ldr	r0, [pc, #464]	@ (80014dc <main+0x348>)
 800130c:	f00b fc74 	bl	800cbf8 <sniprintf>
  CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 8001310:	4872      	ldr	r0, [pc, #456]	@ (80014dc <main+0x348>)
 8001312:	f7fe ffb5 	bl	8000280 <strlen>
 8001316:	4603      	mov	r3, r0
 8001318:	4619      	mov	r1, r3
 800131a:	4870      	ldr	r0, [pc, #448]	@ (80014dc <main+0x348>)
 800131c:	f00a f958 	bl	800b5d0 <CDC_Transmit_FS>
  DRV8353_RawSPITest(&drv_motor1);
 8001320:	4865      	ldr	r0, [pc, #404]	@ (80014b8 <main+0x324>)
 8001322:	f000 fb31 	bl	8001988 <DRV8353_RawSPITest>
  DRV8353_RawSPITest(&drv_motor2);
 8001326:	4866      	ldr	r0, [pc, #408]	@ (80014c0 <main+0x32c>)
 8001328:	f000 fb2e 	bl	8001988 <DRV8353_RawSPITest>
  DRV8353_RawSPITest(&drv_motor3);
 800132c:	4865      	ldr	r0, [pc, #404]	@ (80014c4 <main+0x330>)
 800132e:	f000 fb2b 	bl	8001988 <DRV8353_RawSPITest>


  uint16_t driver_ctrl = 0x0040; // 1x PWM Mode
 8001332:	2340      	movs	r3, #64	@ 0x40
 8001334:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t gate_hs_ctrl = 0x0300;
 8001336:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800133a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t gate_ls_ctrl = 0x0300;
 800133c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001340:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t ocp_ctrl = 0x0129;
 8001342:	f240 1329 	movw	r3, #297	@ 0x129
 8001346:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t csa_ctrl = 0x0123;
 8001348:	f240 1323 	movw	r3, #291	@ 0x123
 800134c:	86fb      	strh	r3, [r7, #54]	@ 0x36

  // M1
  DRV8353_WriteRegister(&drv_motor1, DRV8353_REG_DRIVER_CONTROL, driver_ctrl);
 800134e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001350:	461a      	mov	r2, r3
 8001352:	2102      	movs	r1, #2
 8001354:	4858      	ldr	r0, [pc, #352]	@ (80014b8 <main+0x324>)
 8001356:	f7ff fde1 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor1, DRV8353_REG_GATE_DRIVE_HS, gate_hs_ctrl);
 800135a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800135c:	461a      	mov	r2, r3
 800135e:	2103      	movs	r1, #3
 8001360:	4855      	ldr	r0, [pc, #340]	@ (80014b8 <main+0x324>)
 8001362:	f7ff fddb 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor1, DRV8353_REG_GATE_DRIVE_LS, gate_ls_ctrl);
 8001366:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001368:	461a      	mov	r2, r3
 800136a:	2104      	movs	r1, #4
 800136c:	4852      	ldr	r0, [pc, #328]	@ (80014b8 <main+0x324>)
 800136e:	f7ff fdd5 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor1, DRV8353_REG_OCP_CONTROL, ocp_ctrl);
 8001372:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001374:	461a      	mov	r2, r3
 8001376:	2105      	movs	r1, #5
 8001378:	484f      	ldr	r0, [pc, #316]	@ (80014b8 <main+0x324>)
 800137a:	f7ff fdcf 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor1, DRV8353_REG_CSA_CONTROL, csa_ctrl);
 800137e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001380:	461a      	mov	r2, r3
 8001382:	2106      	movs	r1, #6
 8001384:	484c      	ldr	r0, [pc, #304]	@ (80014b8 <main+0x324>)
 8001386:	f7ff fdc9 	bl	8000f1c <DRV8353_WriteRegister>

  // M2
  DRV8353_WriteRegister(&drv_motor2, DRV8353_REG_DRIVER_CONTROL, driver_ctrl);
 800138a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800138c:	461a      	mov	r2, r3
 800138e:	2102      	movs	r1, #2
 8001390:	484b      	ldr	r0, [pc, #300]	@ (80014c0 <main+0x32c>)
 8001392:	f7ff fdc3 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor2, DRV8353_REG_GATE_DRIVE_HS, gate_hs_ctrl);
 8001396:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001398:	461a      	mov	r2, r3
 800139a:	2103      	movs	r1, #3
 800139c:	4848      	ldr	r0, [pc, #288]	@ (80014c0 <main+0x32c>)
 800139e:	f7ff fdbd 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor2, DRV8353_REG_GATE_DRIVE_LS, gate_ls_ctrl);
 80013a2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80013a4:	461a      	mov	r2, r3
 80013a6:	2104      	movs	r1, #4
 80013a8:	4845      	ldr	r0, [pc, #276]	@ (80014c0 <main+0x32c>)
 80013aa:	f7ff fdb7 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor2, DRV8353_REG_OCP_CONTROL, ocp_ctrl);
 80013ae:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80013b0:	461a      	mov	r2, r3
 80013b2:	2105      	movs	r1, #5
 80013b4:	4842      	ldr	r0, [pc, #264]	@ (80014c0 <main+0x32c>)
 80013b6:	f7ff fdb1 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor2, DRV8353_REG_CSA_CONTROL, csa_ctrl);
 80013ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80013bc:	461a      	mov	r2, r3
 80013be:	2106      	movs	r1, #6
 80013c0:	483f      	ldr	r0, [pc, #252]	@ (80014c0 <main+0x32c>)
 80013c2:	f7ff fdab 	bl	8000f1c <DRV8353_WriteRegister>

  // M3
  DRV8353_WriteRegister(&drv_motor3, DRV8353_REG_DRIVER_CONTROL, driver_ctrl);
 80013c6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80013c8:	461a      	mov	r2, r3
 80013ca:	2102      	movs	r1, #2
 80013cc:	483d      	ldr	r0, [pc, #244]	@ (80014c4 <main+0x330>)
 80013ce:	f7ff fda5 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor3, DRV8353_REG_GATE_DRIVE_HS, gate_hs_ctrl);
 80013d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80013d4:	461a      	mov	r2, r3
 80013d6:	2103      	movs	r1, #3
 80013d8:	483a      	ldr	r0, [pc, #232]	@ (80014c4 <main+0x330>)
 80013da:	f7ff fd9f 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor3, DRV8353_REG_GATE_DRIVE_LS, gate_ls_ctrl);
 80013de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80013e0:	461a      	mov	r2, r3
 80013e2:	2104      	movs	r1, #4
 80013e4:	4837      	ldr	r0, [pc, #220]	@ (80014c4 <main+0x330>)
 80013e6:	f7ff fd99 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor3, DRV8353_REG_OCP_CONTROL, ocp_ctrl);
 80013ea:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80013ec:	461a      	mov	r2, r3
 80013ee:	2105      	movs	r1, #5
 80013f0:	4834      	ldr	r0, [pc, #208]	@ (80014c4 <main+0x330>)
 80013f2:	f7ff fd93 	bl	8000f1c <DRV8353_WriteRegister>
  DRV8353_WriteRegister(&drv_motor3, DRV8353_REG_CSA_CONTROL, csa_ctrl);
 80013f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80013f8:	461a      	mov	r2, r3
 80013fa:	2106      	movs	r1, #6
 80013fc:	4831      	ldr	r0, [pc, #196]	@ (80014c4 <main+0x330>)
 80013fe:	f7ff fd8d 	bl	8000f1c <DRV8353_WriteRegister>

  snprintf(debug_msg, sizeof(debug_msg), "Configuration Complete.\r\n");
 8001402:	4a38      	ldr	r2, [pc, #224]	@ (80014e4 <main+0x350>)
 8001404:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001408:	4834      	ldr	r0, [pc, #208]	@ (80014dc <main+0x348>)
 800140a:	f00b fbf5 	bl	800cbf8 <sniprintf>
  CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 800140e:	4833      	ldr	r0, [pc, #204]	@ (80014dc <main+0x348>)
 8001410:	f7fe ff36 	bl	8000280 <strlen>
 8001414:	4603      	mov	r3, r0
 8001416:	4619      	mov	r1, r3
 8001418:	4830      	ldr	r0, [pc, #192]	@ (80014dc <main+0x348>)
 800141a:	f00a f8d9 	bl	800b5d0 <CDC_Transmit_FS>

  // Release Brake
  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_SET);
 800141e:	2201      	movs	r2, #1
 8001420:	2180      	movs	r1, #128	@ 0x80
 8001422:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001426:	f001 fc31 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 800142a:	2064      	movs	r0, #100	@ 0x64
 800142c:	f001 f872 	bl	8002514 <HAL_Delay>

  // Calibration
  DRV8353_CalibrateCSAs(&drv_motor1);
 8001430:	4821      	ldr	r0, [pc, #132]	@ (80014b8 <main+0x324>)
 8001432:	f000 fa51 	bl	80018d8 <DRV8353_CalibrateCSAs>
  DRV8353_CalibrateCSAs(&drv_motor2);
 8001436:	4822      	ldr	r0, [pc, #136]	@ (80014c0 <main+0x32c>)
 8001438:	f000 fa4e 	bl	80018d8 <DRV8353_CalibrateCSAs>
  DRV8353_CalibrateCSAs(&drv_motor3);
 800143c:	4821      	ldr	r0, [pc, #132]	@ (80014c4 <main+0x330>)
 800143e:	f000 fa4b 	bl	80018d8 <DRV8353_CalibrateCSAs>
  // Set Directions Forward initially
  HAL_GPIO_WritePin(motor1.dir_port, motor1.dir_pin, GPIO_PIN_SET);
 8001442:	4b29      	ldr	r3, [pc, #164]	@ (80014e8 <main+0x354>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a28      	ldr	r2, [pc, #160]	@ (80014e8 <main+0x354>)
 8001448:	8891      	ldrh	r1, [r2, #4]
 800144a:	2201      	movs	r2, #1
 800144c:	4618      	mov	r0, r3
 800144e:	f001 fc1d 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(motor2.dir_port, motor2.dir_pin, GPIO_PIN_SET);
 8001452:	4b26      	ldr	r3, [pc, #152]	@ (80014ec <main+0x358>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a25      	ldr	r2, [pc, #148]	@ (80014ec <main+0x358>)
 8001458:	8891      	ldrh	r1, [r2, #4]
 800145a:	2201      	movs	r2, #1
 800145c:	4618      	mov	r0, r3
 800145e:	f001 fc15 	bl	8002c8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(motor3.dir_port, motor3.dir_pin, GPIO_PIN_SET);
 8001462:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <main+0x35c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a22      	ldr	r2, [pc, #136]	@ (80014f0 <main+0x35c>)
 8001468:	8891      	ldrh	r1, [r2, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	4618      	mov	r0, r3
 800146e:	f001 fc0d 	bl	8002c8c <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      static uint32_t last_control_change = 0;
      static uint8_t control_state = 0;
      uint32_t current_time = HAL_GetTick();
 8001472:	f001 f843 	bl	80024fc <HAL_GetTick>
 8001476:	6338      	str	r0, [r7, #48]	@ 0x30
      // Monitoring fautls
      static uint32_t last_log = 0;
      if (current_time - last_log > 2000) {
 8001478:	4b1e      	ldr	r3, [pc, #120]	@ (80014f4 <main+0x360>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001484:	d945      	bls.n	8001512 <main+0x37e>
          last_log = current_time;
 8001486:	4a1b      	ldr	r2, [pc, #108]	@ (80014f4 <main+0x360>)
 8001488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800148a:	6013      	str	r3, [r2, #0]
          uint16_t f1, vgs;

          DRV8353_ReadRegister(&drv_motor3, DRV8353_REG_FAULT_STATUS_1, &f1);
 800148c:	1dbb      	adds	r3, r7, #6
 800148e:	461a      	mov	r2, r3
 8001490:	2100      	movs	r1, #0
 8001492:	480c      	ldr	r0, [pc, #48]	@ (80014c4 <main+0x330>)
 8001494:	f7ff fcae 	bl	8000df4 <DRV8353_ReadRegister>
          DRV8353_ReadRegister(&drv_motor3, DRV8353_REG_VGS_STATUS_2, &vgs);
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	461a      	mov	r2, r3
 800149c:	2101      	movs	r1, #1
 800149e:	4809      	ldr	r0, [pc, #36]	@ (80014c4 <main+0x330>)
 80014a0:	f7ff fca8 	bl	8000df4 <DRV8353_ReadRegister>
          snprintf(debug_msg, sizeof(debug_msg), "[%lu] M3 Status: F1=0x%04X, VGS=0x%04X\r\n", current_time, f1, vgs);
 80014a4:	88fb      	ldrh	r3, [r7, #6]
 80014a6:	88ba      	ldrh	r2, [r7, #4]
 80014a8:	9201      	str	r2, [sp, #4]
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014ae:	4a12      	ldr	r2, [pc, #72]	@ (80014f8 <main+0x364>)
 80014b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014b4:	e022      	b.n	80014fc <main+0x368>
 80014b6:	bf00      	nop
 80014b8:	2000050c 	.word	0x2000050c
 80014bc:	2000053c 	.word	0x2000053c
 80014c0:	2000051c 	.word	0x2000051c
 80014c4:	2000052c 	.word	0x2000052c
 80014c8:	48000400 	.word	0x48000400
 80014cc:	20000608 	.word	0x20000608
 80014d0:	20000654 	.word	0x20000654
 80014d4:	200006a0 	.word	0x200006a0
 80014d8:	08010648 	.word	0x08010648
 80014dc:	20000400 	.word	0x20000400
 80014e0:	08010664 	.word	0x08010664
 80014e4:	08010680 	.word	0x08010680
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000028 	.word	0x20000028
 80014f0:	20000050 	.word	0x20000050
 80014f4:	20000500 	.word	0x20000500
 80014f8:	0801069c 	.word	0x0801069c
 80014fc:	488a      	ldr	r0, [pc, #552]	@ (8001728 <main+0x594>)
 80014fe:	f00b fb7b 	bl	800cbf8 <sniprintf>
          CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 8001502:	4889      	ldr	r0, [pc, #548]	@ (8001728 <main+0x594>)
 8001504:	f7fe febc 	bl	8000280 <strlen>
 8001508:	4603      	mov	r3, r0
 800150a:	4619      	mov	r1, r3
 800150c:	4886      	ldr	r0, [pc, #536]	@ (8001728 <main+0x594>)
 800150e:	f00a f85f 	bl	800b5d0 <CDC_Transmit_FS>
      }

      if (current_time - last_control_change > 5000) {
 8001512:	4b86      	ldr	r3, [pc, #536]	@ (800172c <main+0x598>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800151e:	4293      	cmp	r3, r2
 8001520:	f240 81bd 	bls.w	800189e <main+0x70a>
          last_control_change = current_time;
 8001524:	4a81      	ldr	r2, [pc, #516]	@ (800172c <main+0x598>)
 8001526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001528:	6013      	str	r3, [r2, #0]
          uint32_t arr_m1 = __HAL_TIM_GET_AUTORELOAD(&htim1);
 800152a:	4b81      	ldr	r3, [pc, #516]	@ (8001730 <main+0x59c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
          uint32_t arr_m2 = __HAL_TIM_GET_AUTORELOAD(&htim3);
 8001532:	4b80      	ldr	r3, [pc, #512]	@ (8001734 <main+0x5a0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001538:	62bb      	str	r3, [r7, #40]	@ 0x28
          uint32_t arr_m3 = __HAL_TIM_GET_AUTORELOAD(&htim4);
 800153a:	4b7f      	ldr	r3, [pc, #508]	@ (8001738 <main+0x5a4>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001540:	627b      	str	r3, [r7, #36]	@ 0x24

          uint16_t drv_ctrl_m1, drv_ctrl_m2, drv_ctrl_m3;
          GPIO_PinState dir_state_m1, dir_state_m2, dir_state_m3;

          switch(control_state) {
 8001542:	4b7e      	ldr	r3, [pc, #504]	@ (800173c <main+0x5a8>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b03      	cmp	r3, #3
 8001548:	f200 81a9 	bhi.w	800189e <main+0x70a>
 800154c:	a201      	add	r2, pc, #4	@ (adr r2, 8001554 <main+0x3c0>)
 800154e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001552:	bf00      	nop
 8001554:	08001565 	.word	0x08001565
 8001558:	080015c7 	.word	0x080015c7
 800155c:	080016dd 	.word	0x080016dd
 8001560:	08001759 	.word	0x08001759
              case 0:  // STOP
                  snprintf(debug_msg, sizeof(debug_msg), "\r\n[%lu] MOTORS STOP\r\n", current_time);
 8001564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001566:	4a76      	ldr	r2, [pc, #472]	@ (8001740 <main+0x5ac>)
 8001568:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800156c:	486e      	ldr	r0, [pc, #440]	@ (8001728 <main+0x594>)
 800156e:	f00b fb43 	bl	800cbf8 <sniprintf>
                  CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 8001572:	486d      	ldr	r0, [pc, #436]	@ (8001728 <main+0x594>)
 8001574:	f7fe fe84 	bl	8000280 <strlen>
 8001578:	4603      	mov	r3, r0
 800157a:	4619      	mov	r1, r3
 800157c:	486a      	ldr	r0, [pc, #424]	@ (8001728 <main+0x594>)
 800157e:	f00a f827 	bl	800b5d0 <CDC_Transmit_FS>

                  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001582:	2100      	movs	r1, #0
 8001584:	486a      	ldr	r0, [pc, #424]	@ (8001730 <main+0x59c>)
 8001586:	f005 f9e7 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800158a:	2100      	movs	r1, #0
 800158c:	4869      	ldr	r0, [pc, #420]	@ (8001734 <main+0x5a0>)
 800158e:	f005 f9e3 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8001592:	2100      	movs	r1, #0
 8001594:	4868      	ldr	r0, [pc, #416]	@ (8001738 <main+0x5a4>)
 8001596:	f005 f9df 	bl	8006958 <HAL_TIM_PWM_Stop>

                  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800159a:	4b65      	ldr	r3, [pc, #404]	@ (8001730 <main+0x59c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2200      	movs	r2, #0
 80015a0:	635a      	str	r2, [r3, #52]	@ 0x34
                  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80015a2:	4b64      	ldr	r3, [pc, #400]	@ (8001734 <main+0x5a0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2200      	movs	r2, #0
 80015a8:	635a      	str	r2, [r3, #52]	@ 0x34
                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80015aa:	4b63      	ldr	r3, [pc, #396]	@ (8001738 <main+0x5a4>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2200      	movs	r2, #0
 80015b0:	635a      	str	r2, [r3, #52]	@ 0x34

                  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_RESET); // Brake ON
 80015b2:	2200      	movs	r2, #0
 80015b4:	2180      	movs	r1, #128	@ 0x80
 80015b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ba:	f001 fb67 	bl	8002c8c <HAL_GPIO_WritePin>

                  control_state = 1;
 80015be:	4b5f      	ldr	r3, [pc, #380]	@ (800173c <main+0x5a8>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	701a      	strb	r2, [r3, #0]
                  break;
 80015c4:	e16b      	b.n	800189e <main+0x70a>

              case 1:  // FORWARD 10% (ALL)
                  snprintf(debug_msg, sizeof(debug_msg), "\r\n[%lu] ALL FORWARD 10%%\r\n", current_time);
 80015c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015c8:	4a5e      	ldr	r2, [pc, #376]	@ (8001744 <main+0x5b0>)
 80015ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015ce:	4856      	ldr	r0, [pc, #344]	@ (8001728 <main+0x594>)
 80015d0:	f00b fb12 	bl	800cbf8 <sniprintf>
                  CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 80015d4:	4854      	ldr	r0, [pc, #336]	@ (8001728 <main+0x594>)
 80015d6:	f7fe fe53 	bl	8000280 <strlen>
 80015da:	4603      	mov	r3, r0
 80015dc:	4619      	mov	r1, r3
 80015de:	4852      	ldr	r0, [pc, #328]	@ (8001728 <main+0x594>)
 80015e0:	f009 fff6 	bl	800b5d0 <CDC_Transmit_FS>

                  // Stop & Brake
                  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80015e4:	2100      	movs	r1, #0
 80015e6:	4852      	ldr	r0, [pc, #328]	@ (8001730 <main+0x59c>)
 80015e8:	f005 f9b6 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80015ec:	2100      	movs	r1, #0
 80015ee:	4851      	ldr	r0, [pc, #324]	@ (8001734 <main+0x5a0>)
 80015f0:	f005 f9b2 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 80015f4:	2100      	movs	r1, #0
 80015f6:	4850      	ldr	r0, [pc, #320]	@ (8001738 <main+0x5a4>)
 80015f8:	f005 f9ae 	bl	8006958 <HAL_TIM_PWM_Stop>

                  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80015fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001730 <main+0x59c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2200      	movs	r2, #0
 8001602:	635a      	str	r2, [r3, #52]	@ 0x34
                  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001604:	4b4b      	ldr	r3, [pc, #300]	@ (8001734 <main+0x5a0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2200      	movs	r2, #0
 800160a:	635a      	str	r2, [r3, #52]	@ 0x34
                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800160c:	4b4a      	ldr	r3, [pc, #296]	@ (8001738 <main+0x5a4>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2200      	movs	r2, #0
 8001612:	635a      	str	r2, [r3, #52]	@ 0x34

                  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_RESET);
 8001614:	2200      	movs	r2, #0
 8001616:	2180      	movs	r1, #128	@ 0x80
 8001618:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800161c:	f001 fb36 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_Delay(50);
 8001620:	2032      	movs	r0, #50	@ 0x32
 8001622:	f000 ff77 	bl	8002514 <HAL_Delay>

                  //Set Direction (SET = Forward)
                  HAL_GPIO_WritePin(motor1.dir_port, motor1.dir_pin, GPIO_PIN_SET);
 8001626:	4b48      	ldr	r3, [pc, #288]	@ (8001748 <main+0x5b4>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a47      	ldr	r2, [pc, #284]	@ (8001748 <main+0x5b4>)
 800162c:	8891      	ldrh	r1, [r2, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	4618      	mov	r0, r3
 8001632:	f001 fb2b 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_GPIO_WritePin(motor2.dir_port, motor2.dir_pin, GPIO_PIN_SET);
 8001636:	4b45      	ldr	r3, [pc, #276]	@ (800174c <main+0x5b8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a44      	ldr	r2, [pc, #272]	@ (800174c <main+0x5b8>)
 800163c:	8891      	ldrh	r1, [r2, #4]
 800163e:	2201      	movs	r2, #1
 8001640:	4618      	mov	r0, r3
 8001642:	f001 fb23 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_GPIO_WritePin(motor3.dir_port, motor3.dir_pin, GPIO_PIN_RESET);
 8001646:	4b42      	ldr	r3, [pc, #264]	@ (8001750 <main+0x5bc>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a41      	ldr	r2, [pc, #260]	@ (8001750 <main+0x5bc>)
 800164c:	8891      	ldrh	r1, [r2, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f001 fb1b 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_Delay(100);
 8001656:	2064      	movs	r0, #100	@ 0x64
 8001658:	f000 ff5c 	bl	8002514 <HAL_Delay>

                  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_SET);
 800165c:	2201      	movs	r2, #1
 800165e:	2180      	movs	r1, #128	@ 0x80
 8001660:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001664:	f001 fb12 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_Delay(100);
 8001668:	2064      	movs	r0, #100	@ 0x64
 800166a:	f000 ff53 	bl	8002514 <HAL_Delay>

                  __HAL_TIM_MOE_ENABLE(&htim1);
 800166e:	4b30      	ldr	r3, [pc, #192]	@ (8001730 <main+0x59c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001674:	4b2e      	ldr	r3, [pc, #184]	@ (8001730 <main+0x59c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800167c:	645a      	str	r2, [r3, #68]	@ 0x44
                  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800167e:	2100      	movs	r1, #0
 8001680:	482b      	ldr	r0, [pc, #172]	@ (8001730 <main+0x59c>)
 8001682:	f005 f85d 	bl	8006740 <HAL_TIM_PWM_Start>
                  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001686:	2100      	movs	r1, #0
 8001688:	482a      	ldr	r0, [pc, #168]	@ (8001734 <main+0x5a0>)
 800168a:	f005 f859 	bl	8006740 <HAL_TIM_PWM_Start>
                  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800168e:	2100      	movs	r1, #0
 8001690:	4829      	ldr	r0, [pc, #164]	@ (8001738 <main+0x5a4>)
 8001692:	f005 f855 	bl	8006740 <HAL_TIM_PWM_Start>
                  HAL_Delay(50);
 8001696:	2032      	movs	r0, #50	@ 0x32
 8001698:	f000 ff3c 	bl	8002514 <HAL_Delay>


                  // Ramp
                  for (uint8_t duty = 5; duty <= 20; duty++) {
 800169c:	2305      	movs	r3, #5
 800169e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80016a2:	e013      	b.n	80016cc <main+0x538>
                      //__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr_m1 * duty / 100);
                      //__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, arr_m2 * duty / 100);
                      __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, arr_m3 * duty / 100);
 80016a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80016a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016aa:	fb03 f202 	mul.w	r2, r3, r2
 80016ae:	4b22      	ldr	r3, [pc, #136]	@ (8001738 <main+0x5a4>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4928      	ldr	r1, [pc, #160]	@ (8001754 <main+0x5c0>)
 80016b4:	fba1 1202 	umull	r1, r2, r1, r2
 80016b8:	0952      	lsrs	r2, r2, #5
 80016ba:	635a      	str	r2, [r3, #52]	@ 0x34
                      HAL_Delay(40);
 80016bc:	2028      	movs	r0, #40	@ 0x28
 80016be:	f000 ff29 	bl	8002514 <HAL_Delay>
                  for (uint8_t duty = 5; duty <= 20; duty++) {
 80016c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80016c6:	3301      	adds	r3, #1
 80016c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80016cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80016d0:	2b14      	cmp	r3, #20
 80016d2:	d9e7      	bls.n	80016a4 <main+0x510>
                  }
                  control_state = 2;
 80016d4:	4b19      	ldr	r3, [pc, #100]	@ (800173c <main+0x5a8>)
 80016d6:	2202      	movs	r2, #2
 80016d8:	701a      	strb	r2, [r3, #0]
                  break;
 80016da:	e0e0      	b.n	800189e <main+0x70a>

              case 2:  // STOP
                  snprintf(debug_msg, sizeof(debug_msg), "\r\n[%lu] MOTORS STOP\r\n", current_time);
 80016dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016de:	4a18      	ldr	r2, [pc, #96]	@ (8001740 <main+0x5ac>)
 80016e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016e4:	4810      	ldr	r0, [pc, #64]	@ (8001728 <main+0x594>)
 80016e6:	f00b fa87 	bl	800cbf8 <sniprintf>
                  CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 80016ea:	480f      	ldr	r0, [pc, #60]	@ (8001728 <main+0x594>)
 80016ec:	f7fe fdc8 	bl	8000280 <strlen>
 80016f0:	4603      	mov	r3, r0
 80016f2:	4619      	mov	r1, r3
 80016f4:	480c      	ldr	r0, [pc, #48]	@ (8001728 <main+0x594>)
 80016f6:	f009 ff6b 	bl	800b5d0 <CDC_Transmit_FS>

                  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80016fa:	2100      	movs	r1, #0
 80016fc:	480c      	ldr	r0, [pc, #48]	@ (8001730 <main+0x59c>)
 80016fe:	f005 f92b 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001702:	2100      	movs	r1, #0
 8001704:	480b      	ldr	r0, [pc, #44]	@ (8001734 <main+0x5a0>)
 8001706:	f005 f927 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 800170a:	2100      	movs	r1, #0
 800170c:	480a      	ldr	r0, [pc, #40]	@ (8001738 <main+0x5a4>)
 800170e:	f005 f923 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_RESET);
 8001712:	2200      	movs	r2, #0
 8001714:	2180      	movs	r1, #128	@ 0x80
 8001716:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800171a:	f001 fab7 	bl	8002c8c <HAL_GPIO_WritePin>

                  control_state = 3;
 800171e:	4b07      	ldr	r3, [pc, #28]	@ (800173c <main+0x5a8>)
 8001720:	2203      	movs	r2, #3
 8001722:	701a      	strb	r2, [r3, #0]
                  break;
 8001724:	e0bb      	b.n	800189e <main+0x70a>
 8001726:	bf00      	nop
 8001728:	20000400 	.word	0x20000400
 800172c:	20000504 	.word	0x20000504
 8001730:	20000608 	.word	0x20000608
 8001734:	20000654 	.word	0x20000654
 8001738:	200006a0 	.word	0x200006a0
 800173c:	20000508 	.word	0x20000508
 8001740:	080106c8 	.word	0x080106c8
 8001744:	080106e0 	.word	0x080106e0
 8001748:	20000000 	.word	0x20000000
 800174c:	20000028 	.word	0x20000028
 8001750:	20000050 	.word	0x20000050
 8001754:	51eb851f 	.word	0x51eb851f

              case 3:  // REVERSE
                  snprintf(debug_msg, sizeof(debug_msg), "\r\n[%lu] ALL REVERSE 10%%\r\n", current_time);
 8001758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800175a:	4a53      	ldr	r2, [pc, #332]	@ (80018a8 <main+0x714>)
 800175c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001760:	4852      	ldr	r0, [pc, #328]	@ (80018ac <main+0x718>)
 8001762:	f00b fa49 	bl	800cbf8 <sniprintf>
                  CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 8001766:	4851      	ldr	r0, [pc, #324]	@ (80018ac <main+0x718>)
 8001768:	f7fe fd8a 	bl	8000280 <strlen>
 800176c:	4603      	mov	r3, r0
 800176e:	4619      	mov	r1, r3
 8001770:	484e      	ldr	r0, [pc, #312]	@ (80018ac <main+0x718>)
 8001772:	f009 ff2d 	bl	800b5d0 <CDC_Transmit_FS>

                  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001776:	2100      	movs	r1, #0
 8001778:	484d      	ldr	r0, [pc, #308]	@ (80018b0 <main+0x71c>)
 800177a:	f005 f8ed 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800177e:	2100      	movs	r1, #0
 8001780:	484c      	ldr	r0, [pc, #304]	@ (80018b4 <main+0x720>)
 8001782:	f005 f8e9 	bl	8006958 <HAL_TIM_PWM_Stop>
                  HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8001786:	2100      	movs	r1, #0
 8001788:	484b      	ldr	r0, [pc, #300]	@ (80018b8 <main+0x724>)
 800178a:	f005 f8e5 	bl	8006958 <HAL_TIM_PWM_Stop>

                  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800178e:	4b48      	ldr	r3, [pc, #288]	@ (80018b0 <main+0x71c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2200      	movs	r2, #0
 8001794:	635a      	str	r2, [r3, #52]	@ 0x34
                  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001796:	4b47      	ldr	r3, [pc, #284]	@ (80018b4 <main+0x720>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2200      	movs	r2, #0
 800179c:	635a      	str	r2, [r3, #52]	@ 0x34
                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800179e:	4b46      	ldr	r3, [pc, #280]	@ (80018b8 <main+0x724>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2200      	movs	r2, #0
 80017a4:	635a      	str	r2, [r3, #52]	@ 0x34

                  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2180      	movs	r1, #128	@ 0x80
 80017aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ae:	f001 fa6d 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_Delay(50);
 80017b2:	2032      	movs	r0, #50	@ 0x32
 80017b4:	f000 feae 	bl	8002514 <HAL_Delay>

                  HAL_GPIO_WritePin(motor1.dir_port, motor1.dir_pin, GPIO_PIN_RESET);
 80017b8:	4b40      	ldr	r3, [pc, #256]	@ (80018bc <main+0x728>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a3f      	ldr	r2, [pc, #252]	@ (80018bc <main+0x728>)
 80017be:	8891      	ldrh	r1, [r2, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f001 fa62 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_GPIO_WritePin(motor2.dir_port, motor2.dir_pin, GPIO_PIN_RESET);
 80017c8:	4b3d      	ldr	r3, [pc, #244]	@ (80018c0 <main+0x72c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a3c      	ldr	r2, [pc, #240]	@ (80018c0 <main+0x72c>)
 80017ce:	8891      	ldrh	r1, [r2, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f001 fa5a 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_GPIO_WritePin(motor3.dir_port, motor3.dir_pin, GPIO_PIN_SET);
 80017d8:	4b3a      	ldr	r3, [pc, #232]	@ (80018c4 <main+0x730>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a39      	ldr	r2, [pc, #228]	@ (80018c4 <main+0x730>)
 80017de:	8891      	ldrh	r1, [r2, #4]
 80017e0:	2201      	movs	r2, #1
 80017e2:	4618      	mov	r0, r3
 80017e4:	f001 fa52 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_Delay(100);
 80017e8:	2064      	movs	r0, #100	@ 0x64
 80017ea:	f000 fe93 	bl	8002514 <HAL_Delay>

                  HAL_GPIO_WritePin(nBRAKE_GPIO_Port, nBRAKE_Pin, GPIO_PIN_SET);
 80017ee:	2201      	movs	r2, #1
 80017f0:	2180      	movs	r1, #128	@ 0x80
 80017f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017f6:	f001 fa49 	bl	8002c8c <HAL_GPIO_WritePin>
                  HAL_Delay(100);
 80017fa:	2064      	movs	r0, #100	@ 0x64
 80017fc:	f000 fe8a 	bl	8002514 <HAL_Delay>

                  __HAL_TIM_MOE_ENABLE(&htim1);
 8001800:	4b2b      	ldr	r3, [pc, #172]	@ (80018b0 <main+0x71c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001806:	4b2a      	ldr	r3, [pc, #168]	@ (80018b0 <main+0x71c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800180e:	645a      	str	r2, [r3, #68]	@ 0x44
                  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001810:	2100      	movs	r1, #0
 8001812:	4827      	ldr	r0, [pc, #156]	@ (80018b0 <main+0x71c>)
 8001814:	f004 ff94 	bl	8006740 <HAL_TIM_PWM_Start>
                  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001818:	2100      	movs	r1, #0
 800181a:	4826      	ldr	r0, [pc, #152]	@ (80018b4 <main+0x720>)
 800181c:	f004 ff90 	bl	8006740 <HAL_TIM_PWM_Start>
                  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001820:	2100      	movs	r1, #0
 8001822:	4825      	ldr	r0, [pc, #148]	@ (80018b8 <main+0x724>)
 8001824:	f004 ff8c 	bl	8006740 <HAL_TIM_PWM_Start>
                  uint16_t drv_ctrl;

                  DRV8353_ReadRegister(&drv_motor2, DRV8353_REG_DRIVER_CONTROL, &drv_ctrl);
 8001828:	1cbb      	adds	r3, r7, #2
 800182a:	461a      	mov	r2, r3
 800182c:	2102      	movs	r1, #2
 800182e:	4826      	ldr	r0, [pc, #152]	@ (80018c8 <main+0x734>)
 8001830:	f7ff fae0 	bl	8000df4 <DRV8353_ReadRegister>
                  snprintf(debug_msg, sizeof(debug_msg), "DRV_CTRL: 0x%04X (bit6=%d)\r\n",
 8001834:	887b      	ldrh	r3, [r7, #2]
 8001836:	461a      	mov	r2, r3
 8001838:	887b      	ldrh	r3, [r7, #2]
 800183a:	099b      	lsrs	r3, r3, #6
 800183c:	b29b      	uxth	r3, r3
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	4613      	mov	r3, r2
 8001846:	4a21      	ldr	r2, [pc, #132]	@ (80018cc <main+0x738>)
 8001848:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800184c:	4817      	ldr	r0, [pc, #92]	@ (80018ac <main+0x718>)
 800184e:	f00b f9d3 	bl	800cbf8 <sniprintf>
                           drv_ctrl, (drv_ctrl >> 6) & 1);
                  CDC_Transmit_FS((uint8_t *)debug_msg, strlen(debug_msg));
 8001852:	4816      	ldr	r0, [pc, #88]	@ (80018ac <main+0x718>)
 8001854:	f7fe fd14 	bl	8000280 <strlen>
 8001858:	4603      	mov	r3, r0
 800185a:	4619      	mov	r1, r3
 800185c:	4813      	ldr	r0, [pc, #76]	@ (80018ac <main+0x718>)
 800185e:	f009 feb7 	bl	800b5d0 <CDC_Transmit_FS>
                  HAL_Delay(50);
 8001862:	2032      	movs	r0, #50	@ 0x32
 8001864:	f000 fe56 	bl	8002514 <HAL_Delay>
                  // Ramp
                  for (int duty = 5; duty <= 20; duty++) {
 8001868:	2305      	movs	r3, #5
 800186a:	643b      	str	r3, [r7, #64]	@ 0x40
 800186c:	e010      	b.n	8001890 <main+0x6fc>
                      //__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr_m1 * duty / 100);
                      //__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, arr_m2 * duty / 100);
                      __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, arr_m3 * duty / 100);
 800186e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001872:	fb03 f202 	mul.w	r2, r3, r2
 8001876:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <main+0x724>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4915      	ldr	r1, [pc, #84]	@ (80018d0 <main+0x73c>)
 800187c:	fba1 1202 	umull	r1, r2, r1, r2
 8001880:	0952      	lsrs	r2, r2, #5
 8001882:	635a      	str	r2, [r3, #52]	@ 0x34
                      HAL_Delay(30);
 8001884:	201e      	movs	r0, #30
 8001886:	f000 fe45 	bl	8002514 <HAL_Delay>
                  for (int duty = 5; duty <= 20; duty++) {
 800188a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800188c:	3301      	adds	r3, #1
 800188e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001892:	2b14      	cmp	r3, #20
 8001894:	ddeb      	ble.n	800186e <main+0x6da>
                  }

                  control_state = 0;
 8001896:	4b0f      	ldr	r3, [pc, #60]	@ (80018d4 <main+0x740>)
 8001898:	2200      	movs	r2, #0
 800189a:	701a      	strb	r2, [r3, #0]
                  break;
 800189c:	bf00      	nop
          }
      }
      HAL_Delay(50);
 800189e:	2032      	movs	r0, #50	@ 0x32
 80018a0:	f000 fe38 	bl	8002514 <HAL_Delay>
  {
 80018a4:	e5e5      	b.n	8001472 <main+0x2de>
 80018a6:	bf00      	nop
 80018a8:	080106fc 	.word	0x080106fc
 80018ac:	20000400 	.word	0x20000400
 80018b0:	20000608 	.word	0x20000608
 80018b4:	20000654 	.word	0x20000654
 80018b8:	200006a0 	.word	0x200006a0
 80018bc:	20000000 	.word	0x20000000
 80018c0:	20000028 	.word	0x20000028
 80018c4:	20000050 	.word	0x20000050
 80018c8:	2000051c 	.word	0x2000051c
 80018cc:	08010718 	.word	0x08010718
 80018d0:	51eb851f 	.word	0x51eb851f
 80018d4:	20000508 	.word	0x20000508

080018d8 <DRV8353_CalibrateCSAs>:

// ================================
// 1. Calibrate Current Sense Amplifiers
// ================================
void DRV8353_CalibrateCSAs(DRV8353_Handle *drv)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b0a4      	sub	sp, #144	@ 0x90
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
    uint16_t csa_ctrl;
    char msg[128];

    // Read current CSA_CTRL
    DRV8353_ReadRegister(drv, DRV8353_REG_CAL_CONTROL, &csa_ctrl);
 80018e0:	f107 038e 	add.w	r3, r7, #142	@ 0x8e
 80018e4:	461a      	mov	r2, r3
 80018e6:	2107      	movs	r1, #7
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f7ff fa83 	bl	8000df4 <DRV8353_ReadRegister>

    //Set CAL_MODE = 1
    csa_ctrl |= 0x0001;  // Bit0 = 1
 80018ee:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    DRV8353_WriteRegister(drv, DRV8353_REG_CAL_CONTROL, csa_ctrl);
 80018fc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001900:	461a      	mov	r2, r3
 8001902:	2107      	movs	r1, #7
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff fb09 	bl	8000f1c <DRV8353_WriteRegister>

    snprintf(msg, sizeof(msg), "DRV8353: Starting CSA Auto-Calibration...\r\n");
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	4a1c      	ldr	r2, [pc, #112]	@ (8001980 <DRV8353_CalibrateCSAs+0xa8>)
 8001910:	2180      	movs	r1, #128	@ 0x80
 8001912:	4618      	mov	r0, r3
 8001914:	f00b f970 	bl	800cbf8 <sniprintf>
    CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fcaf 	bl	8000280 <strlen>
 8001922:	4602      	mov	r2, r0
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	4611      	mov	r1, r2
 800192a:	4618      	mov	r0, r3
 800192c:	f009 fe50 	bl	800b5d0 <CDC_Transmit_FS>

    // Wait for calibration to complete
    HAL_Delay(10);
 8001930:	200a      	movs	r0, #10
 8001932:	f000 fdef 	bl	8002514 <HAL_Delay>

    // Clear CAL_MODE = 0 to return to normal operation
    csa_ctrl &= ~0x0001;
 8001936:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800193a:	f023 0301 	bic.w	r3, r3, #1
 800193e:	b29b      	uxth	r3, r3
 8001940:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    DRV8353_WriteRegister(drv, DRV8353_REG_CAL_CONTROL, csa_ctrl);
 8001944:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001948:	461a      	mov	r2, r3
 800194a:	2107      	movs	r1, #7
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f7ff fae5 	bl	8000f1c <DRV8353_WriteRegister>

    snprintf(msg, sizeof(msg), "DRV8353: CSA Auto-Calibration Complete.\r\n");
 8001952:	f107 030c 	add.w	r3, r7, #12
 8001956:	4a0b      	ldr	r2, [pc, #44]	@ (8001984 <DRV8353_CalibrateCSAs+0xac>)
 8001958:	2180      	movs	r1, #128	@ 0x80
 800195a:	4618      	mov	r0, r3
 800195c:	f00b f94c 	bl	800cbf8 <sniprintf>
    CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8001960:	f107 030c 	add.w	r3, r7, #12
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe fc8b 	bl	8000280 <strlen>
 800196a:	4602      	mov	r2, r0
 800196c:	f107 030c 	add.w	r3, r7, #12
 8001970:	4611      	mov	r1, r2
 8001972:	4618      	mov	r0, r3
 8001974:	f009 fe2c 	bl	800b5d0 <CDC_Transmit_FS>
}
 8001978:	bf00      	nop
 800197a:	3790      	adds	r7, #144	@ 0x90
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	08010738 	.word	0x08010738
 8001984:	08010764 	.word	0x08010764

08001988 <DRV8353_RawSPITest>:

void DRV8353_RawSPITest(DRV8353_Handle *drv) {
 8001988:	b580      	push	{r7, lr}
 800198a:	b0c8      	sub	sp, #288	@ 0x120
 800198c:	af02      	add	r7, sp, #8
 800198e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001992:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001996:	6018      	str	r0, [r3, #0]
    char msg[256];
    uint8_t tx_buf[4], rx_buf[4];

    // Read Register 0x02
    tx_buf[0] = 0x90;
 8001998:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800199c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80019a0:	2290      	movs	r2, #144	@ 0x90
 80019a2:	701a      	strb	r2, [r3, #0]
    tx_buf[1] = 0x00;
 80019a4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80019a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80019ac:	2200      	movs	r2, #0
 80019ae:	705a      	strb	r2, [r3, #1]
    tx_buf[2] = 0x00;
 80019b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80019b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80019b8:	2200      	movs	r2, #0
 80019ba:	709a      	strb	r2, [r3, #2]
    tx_buf[3] = 0x00;
 80019bc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80019c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80019c4:	2200      	movs	r2, #0
 80019c6:	70da      	strb	r2, [r3, #3]

    HAL_GPIO_WritePin(drv->cs_port, drv->cs_pin, GPIO_PIN_RESET);
 80019c8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80019cc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	6858      	ldr	r0, [r3, #4]
 80019d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80019d8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	891b      	ldrh	r3, [r3, #8]
 80019e0:	2200      	movs	r2, #0
 80019e2:	4619      	mov	r1, r3
 80019e4:	f001 f952 	bl	8002c8c <HAL_GPIO_WritePin>
    for(volatile uint32_t i = 0; i < 20; i++);
 80019e8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80019ec:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	e00a      	b.n	8001a0c <DRV8353_RawSPITest+0x84>
 80019f6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80019fa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	1c5a      	adds	r2, r3, #1
 8001a02:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a06:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a10:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2b13      	cmp	r3, #19
 8001a18:	d9ed      	bls.n	80019f6 <DRV8353_RawSPITest+0x6e>
    HAL_SPI_TransmitReceive(drv->hspi, tx_buf, rx_buf, 2, 100);
 8001a1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a1e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6818      	ldr	r0, [r3, #0]
 8001a26:	f107 0210 	add.w	r2, r7, #16
 8001a2a:	f107 0114 	add.w	r1, r7, #20
 8001a2e:	2364      	movs	r3, #100	@ 0x64
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	2302      	movs	r3, #2
 8001a34:	f004 faa5 	bl	8005f82 <HAL_SPI_TransmitReceive>
    for(volatile uint32_t i = 0; i < 20; i++);
 8001a38:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a3c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	e00a      	b.n	8001a5c <DRV8353_RawSPITest+0xd4>
 8001a46:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a4a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	1c5a      	adds	r2, r3, #1
 8001a52:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a56:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a60:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2b13      	cmp	r3, #19
 8001a68:	d9ed      	bls.n	8001a46 <DRV8353_RawSPITest+0xbe>
    HAL_GPIO_WritePin(drv->cs_port, drv->cs_pin, GPIO_PIN_SET);
 8001a6a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a6e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6858      	ldr	r0, [r3, #4]
 8001a76:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a7a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	891b      	ldrh	r3, [r3, #8]
 8001a82:	2201      	movs	r2, #1
 8001a84:	4619      	mov	r1, r3
 8001a86:	f001 f901 	bl	8002c8c <HAL_GPIO_WritePin>

    snprintf(msg, sizeof(msg), "  Response: [0x%02X 0x%02X]\r\n", rx_buf[0], rx_buf[1]);
 8001a8a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	461a      	mov	r2, r3
 8001a96:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001a9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a9e:	785b      	ldrb	r3, [r3, #1]
 8001aa0:	f107 0018 	add.w	r0, r7, #24
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad4 <DRV8353_RawSPITest+0x14c>)
 8001aaa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aae:	f00b f8a3 	bl	800cbf8 <sniprintf>
    CDC_Transmit_FS((uint8_t *)msg, strlen(msg));
 8001ab2:	f107 0318 	add.w	r3, r7, #24
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fbe2 	bl	8000280 <strlen>
 8001abc:	4602      	mov	r2, r0
 8001abe:	f107 0318 	add.w	r3, r7, #24
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f009 fd83 	bl	800b5d0 <CDC_Transmit_FS>
}
 8001aca:	bf00      	nop
 8001acc:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	08010790 	.word	0x08010790

08001ad8 <SystemClock_Config>:
void SystemClock_Config(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b0a6      	sub	sp, #152	@ 0x98
 8001adc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ade:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001ae2:	2228      	movs	r2, #40	@ 0x28
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f00b f921 	bl	800cd2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	2258      	movs	r2, #88	@ 0x58
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f00b f913 	bl	800cd2e <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b10:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b12:	2301      	movs	r3, #1
 8001b14:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b16:	2302      	movs	r3, #2
 8001b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b20:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b24:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001b32:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001b36:	4618      	mov	r0, r3
 8001b38:	f002 fd74 	bl	8004624 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8001b3c:	230f      	movs	r3, #15
 8001b3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b40:	2302      	movs	r3, #2
 8001b42:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b4c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	66fb      	str	r3, [r7, #108]	@ 0x6c
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 8001b52:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001b56:	2102      	movs	r1, #2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f003 fd87 	bl	800566c <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
 8001b5e:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <SystemClock_Config+0xa8>)
 8001b60:	607b      	str	r3, [r7, #4]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001b62:	2300      	movs	r3, #0
 8001b64:	65bb      	str	r3, [r7, #88]	@ 0x58
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001b66:	2300      	movs	r3, #0
 8001b68:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	643b      	str	r3, [r7, #64]	@ 0x40
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	4618      	mov	r0, r3
 8001b72:	f003 ff3f 	bl	80059f4 <HAL_RCCEx_PeriphCLKConfig>
}
 8001b76:	bf00      	nop
 8001b78:	3798      	adds	r7, #152	@ 0x98
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	00221000 	.word	0x00221000

08001b84 <Error_Handler>:
void Error_Handler(void){__disable_irq();while (1){}}
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b88:	b672      	cpsid	i
}
 8001b8a:	bf00      	nop
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <Error_Handler+0x8>

08001b90 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001b94:	4b1b      	ldr	r3, [pc, #108]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001b96:	4a1c      	ldr	r2, [pc, #112]	@ (8001c08 <MX_SPI2_Init+0x78>)
 8001b98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001b9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ba0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ba8:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001baa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001bae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001bb6:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bc2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bc6:	2228      	movs	r2, #40	@ 0x28
 8001bc8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001bdc:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bde:	2207      	movs	r2, #7
 8001be0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001be2:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001bee:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bf0:	f004 f91c 	bl	8005e2c <HAL_SPI_Init>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001bfa:	f7ff ffc3 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	2000053c 	.word	0x2000053c
 8001c08:	40003800 	.word	0x40003800

08001c0c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001c10:	4b19      	ldr	r3, [pc, #100]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c12:	4a1a      	ldr	r2, [pc, #104]	@ (8001c7c <MX_SPI3_Init+0x70>)
 8001c14:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8001c16:	4b18      	ldr	r3, [pc, #96]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c1c:	4b16      	ldr	r3, [pc, #88]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001c22:	4b15      	ldr	r3, [pc, #84]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c24:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001c28:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c2a:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001c36:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c3c:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c44:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001c50:	4b09      	ldr	r3, [pc, #36]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c52:	2207      	movs	r2, #7
 8001c54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c56:	4b08      	ldr	r3, [pc, #32]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c5c:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001c62:	4805      	ldr	r0, [pc, #20]	@ (8001c78 <MX_SPI3_Init+0x6c>)
 8001c64:	f004 f8e2 	bl	8005e2c <HAL_SPI_Init>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_SPI3_Init+0x66>
  {
    Error_Handler();
 8001c6e:	f7ff ff89 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200005a0 	.word	0x200005a0
 8001c7c:	40003c00 	.word	0x40003c00

08001c80 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08c      	sub	sp, #48	@ 0x30
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c88:	f107 031c 	add.w	r3, r7, #28
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
 8001c96:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a2f      	ldr	r2, [pc, #188]	@ (8001d5c <HAL_SPI_MspInit+0xdc>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d129      	bne.n	8001cf6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4a2e      	ldr	r2, [pc, #184]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001ca8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cac:	61d3      	str	r3, [r2, #28]
 8001cae:	4b2c      	ldr	r3, [pc, #176]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb6:	61bb      	str	r3, [r7, #24]
 8001cb8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cba:	4b29      	ldr	r3, [pc, #164]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	4a28      	ldr	r2, [pc, #160]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001cc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cc4:	6153      	str	r3, [r2, #20]
 8001cc6:	4b26      	ldr	r3, [pc, #152]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001cd2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ce4:	2305      	movs	r3, #5
 8001ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce8:	f107 031c 	add.w	r3, r7, #28
 8001cec:	4619      	mov	r1, r3
 8001cee:	481d      	ldr	r0, [pc, #116]	@ (8001d64 <HAL_SPI_MspInit+0xe4>)
 8001cf0:	f000 fe42 	bl	8002978 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001cf4:	e02d      	b.n	8001d52 <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI3)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8001d68 <HAL_SPI_MspInit+0xe8>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d128      	bne.n	8001d52 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d00:	4b17      	ldr	r3, [pc, #92]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	4a16      	ldr	r2, [pc, #88]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001d06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d0a:	61d3      	str	r3, [r2, #28]
 8001d0c:	4b14      	ldr	r3, [pc, #80]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001d0e:	69db      	ldr	r3, [r3, #28]
 8001d10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d18:	4b11      	ldr	r3, [pc, #68]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001d1a:	695b      	ldr	r3, [r3, #20]
 8001d1c:	4a10      	ldr	r2, [pc, #64]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001d1e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001d22:	6153      	str	r3, [r2, #20]
 8001d24:	4b0e      	ldr	r3, [pc, #56]	@ (8001d60 <HAL_SPI_MspInit+0xe0>)
 8001d26:	695b      	ldr	r3, [r3, #20]
 8001d28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001d30:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001d34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d36:	2302      	movs	r3, #2
 8001d38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d42:	2306      	movs	r3, #6
 8001d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d46:	f107 031c 	add.w	r3, r7, #28
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4807      	ldr	r0, [pc, #28]	@ (8001d6c <HAL_SPI_MspInit+0xec>)
 8001d4e:	f000 fe13 	bl	8002978 <HAL_GPIO_Init>
}
 8001d52:	bf00      	nop
 8001d54:	3730      	adds	r7, #48	@ 0x30
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40003800 	.word	0x40003800
 8001d60:	40021000 	.word	0x40021000
 8001d64:	48000400 	.word	0x48000400
 8001d68:	40003c00 	.word	0x40003c00
 8001d6c:	48000800 	.word	0x48000800

08001d70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d76:	4b0f      	ldr	r3, [pc, #60]	@ (8001db4 <HAL_MspInit+0x44>)
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	4a0e      	ldr	r2, [pc, #56]	@ (8001db4 <HAL_MspInit+0x44>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	6193      	str	r3, [r2, #24]
 8001d82:	4b0c      	ldr	r3, [pc, #48]	@ (8001db4 <HAL_MspInit+0x44>)
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	607b      	str	r3, [r7, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d8e:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <HAL_MspInit+0x44>)
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	4a08      	ldr	r2, [pc, #32]	@ (8001db4 <HAL_MspInit+0x44>)
 8001d94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d98:	61d3      	str	r3, [r2, #28]
 8001d9a:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <HAL_MspInit+0x44>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	40021000 	.word	0x40021000

08001db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <NMI_Handler+0x4>

08001dc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <HardFault_Handler+0x4>

08001dc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <MemManage_Handler+0x4>

08001dd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dd4:	bf00      	nop
 8001dd6:	e7fd      	b.n	8001dd4 <BusFault_Handler+0x4>

08001dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <UsageFault_Handler+0x4>

08001de0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e00:	bf00      	nop
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e0e:	f000 fb61 	bl	80024d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001e1c:	4802      	ldr	r0, [pc, #8]	@ (8001e28 <USB_LP_IRQHandler+0x10>)
 8001e1e:	f001 f83a 	bl	8002e96 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200013b8 	.word	0x200013b8

08001e2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return 1;
 8001e30:	2301      	movs	r3, #1
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <_kill>:

int _kill(int pid, int sig)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e46:	f00a ffc5 	bl	800cdd4 <__errno>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2216      	movs	r2, #22
 8001e4e:	601a      	str	r2, [r3, #0]
  return -1;
 8001e50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <_exit>:

void _exit (int status)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e64:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f7ff ffe7 	bl	8001e3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e6e:	bf00      	nop
 8001e70:	e7fd      	b.n	8001e6e <_exit+0x12>

08001e72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b086      	sub	sp, #24
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	e00a      	b.n	8001e9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e84:	f3af 8000 	nop.w
 8001e88:	4601      	mov	r1, r0
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	1c5a      	adds	r2, r3, #1
 8001e8e:	60ba      	str	r2, [r7, #8]
 8001e90:	b2ca      	uxtb	r2, r1
 8001e92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	3301      	adds	r3, #1
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	dbf0      	blt.n	8001e84 <_read+0x12>
  }

  return len;
 8001ea2:	687b      	ldr	r3, [r7, #4]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]
 8001ebc:	e009      	b.n	8001ed2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	1c5a      	adds	r2, r3, #1
 8001ec2:	60ba      	str	r2, [r7, #8]
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	dbf1      	blt.n	8001ebe <_write+0x12>
  }
  return len;
 8001eda:	687b      	ldr	r3, [r7, #4]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3718      	adds	r7, #24
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <_close>:

int _close(int file)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001eec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f0c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <_isatty>:

int _isatty(int file)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f24:	2301      	movs	r3, #1
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b085      	sub	sp, #20
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	60f8      	str	r0, [r7, #12]
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3714      	adds	r7, #20
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f54:	4a14      	ldr	r2, [pc, #80]	@ (8001fa8 <_sbrk+0x5c>)
 8001f56:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <_sbrk+0x60>)
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f60:	4b13      	ldr	r3, [pc, #76]	@ (8001fb0 <_sbrk+0x64>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d102      	bne.n	8001f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f68:	4b11      	ldr	r3, [pc, #68]	@ (8001fb0 <_sbrk+0x64>)
 8001f6a:	4a12      	ldr	r2, [pc, #72]	@ (8001fb4 <_sbrk+0x68>)
 8001f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <_sbrk+0x64>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4413      	add	r3, r2
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d207      	bcs.n	8001f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f7c:	f00a ff2a 	bl	800cdd4 <__errno>
 8001f80:	4603      	mov	r3, r0
 8001f82:	220c      	movs	r2, #12
 8001f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f8a:	e009      	b.n	8001fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f8c:	4b08      	ldr	r3, [pc, #32]	@ (8001fb0 <_sbrk+0x64>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f92:	4b07      	ldr	r3, [pc, #28]	@ (8001fb0 <_sbrk+0x64>)
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	4a05      	ldr	r2, [pc, #20]	@ (8001fb0 <_sbrk+0x64>)
 8001f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20010000 	.word	0x20010000
 8001fac:	00000400 	.word	0x00000400
 8001fb0:	20000604 	.word	0x20000604
 8001fb4:	200019f8 	.word	0x200019f8

08001fb8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fbc:	4b06      	ldr	r3, [pc, #24]	@ (8001fd8 <SystemInit+0x20>)
 8001fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fc2:	4a05      	ldr	r2, [pc, #20]	@ (8001fd8 <SystemInit+0x20>)
 8001fc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b096      	sub	sp, #88	@ 0x58
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fe2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	60da      	str	r2, [r3, #12]
 8001ffc:	611a      	str	r2, [r3, #16]
 8001ffe:	615a      	str	r2, [r3, #20]
 8002000:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002002:	1d3b      	adds	r3, r7, #4
 8002004:	222c      	movs	r2, #44	@ 0x2c
 8002006:	2100      	movs	r1, #0
 8002008:	4618      	mov	r0, r3
 800200a:	f00a fe90 	bl	800cd2e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800200e:	4b38      	ldr	r3, [pc, #224]	@ (80020f0 <MX_TIM1_Init+0x114>)
 8002010:	4a38      	ldr	r2, [pc, #224]	@ (80020f4 <MX_TIM1_Init+0x118>)
 8002012:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8002014:	4b36      	ldr	r3, [pc, #216]	@ (80020f0 <MX_TIM1_Init+0x114>)
 8002016:	2247      	movs	r2, #71	@ 0x47
 8002018:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800201a:	4b35      	ldr	r3, [pc, #212]	@ (80020f0 <MX_TIM1_Init+0x114>)
 800201c:	2200      	movs	r2, #0
 800201e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8002020:	4b33      	ldr	r3, [pc, #204]	@ (80020f0 <MX_TIM1_Init+0x114>)
 8002022:	2263      	movs	r2, #99	@ 0x63
 8002024:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002026:	4b32      	ldr	r3, [pc, #200]	@ (80020f0 <MX_TIM1_Init+0x114>)
 8002028:	2200      	movs	r2, #0
 800202a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800202c:	4b30      	ldr	r3, [pc, #192]	@ (80020f0 <MX_TIM1_Init+0x114>)
 800202e:	2200      	movs	r2, #0
 8002030:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002032:	4b2f      	ldr	r3, [pc, #188]	@ (80020f0 <MX_TIM1_Init+0x114>)
 8002034:	2200      	movs	r2, #0
 8002036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002038:	482d      	ldr	r0, [pc, #180]	@ (80020f0 <MX_TIM1_Init+0x114>)
 800203a:	f004 fb29 	bl	8006690 <HAL_TIM_PWM_Init>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002044:	f7ff fd9e 	bl	8001b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002048:	2300      	movs	r3, #0
 800204a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800204c:	2300      	movs	r3, #0
 800204e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002050:	2300      	movs	r3, #0
 8002052:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002054:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002058:	4619      	mov	r1, r3
 800205a:	4825      	ldr	r0, [pc, #148]	@ (80020f0 <MX_TIM1_Init+0x114>)
 800205c:	f005 fa02 	bl	8007464 <HAL_TIMEx_MasterConfigSynchronization>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8002066:	f7ff fd8d 	bl	8001b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800206a:	2360      	movs	r3, #96	@ 0x60
 800206c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800206e:	2300      	movs	r3, #0
 8002070:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002072:	2300      	movs	r3, #0
 8002074:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002076:	2300      	movs	r3, #0
 8002078:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800207a:	2300      	movs	r3, #0
 800207c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002082:	2300      	movs	r3, #0
 8002084:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002086:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800208a:	2200      	movs	r2, #0
 800208c:	4619      	mov	r1, r3
 800208e:	4818      	ldr	r0, [pc, #96]	@ (80020f0 <MX_TIM1_Init+0x114>)
 8002090:	f004 fcfe 	bl	8006a90 <HAL_TIM_PWM_ConfigChannel>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800209a:	f7ff fd73 	bl	8001b84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800209e:	2300      	movs	r3, #0
 80020a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020a6:	2300      	movs	r3, #0
 80020a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020ae:	2300      	movs	r3, #0
 80020b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020b6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80020bc:	2300      	movs	r3, #0
 80020be:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80020c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020c4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	4619      	mov	r1, r3
 80020d2:	4807      	ldr	r0, [pc, #28]	@ (80020f0 <MX_TIM1_Init+0x114>)
 80020d4:	f005 fa52 	bl	800757c <HAL_TIMEx_ConfigBreakDeadTime>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80020de:	f7ff fd51 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020e2:	4803      	ldr	r0, [pc, #12]	@ (80020f0 <MX_TIM1_Init+0x114>)
 80020e4:	f000 f904 	bl	80022f0 <HAL_TIM_MspPostInit>

}
 80020e8:	bf00      	nop
 80020ea:	3758      	adds	r7, #88	@ 0x58
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20000608 	.word	0x20000608
 80020f4:	40012c00 	.word	0x40012c00

080020f8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	@ 0x28
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020fe:	f107 031c 	add.w	r3, r7, #28
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800210a:	463b      	mov	r3, r7
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
 8002118:	615a      	str	r2, [r3, #20]
 800211a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800211c:	4b21      	ldr	r3, [pc, #132]	@ (80021a4 <MX_TIM3_Init+0xac>)
 800211e:	4a22      	ldr	r2, [pc, #136]	@ (80021a8 <MX_TIM3_Init+0xb0>)
 8002120:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002122:	4b20      	ldr	r3, [pc, #128]	@ (80021a4 <MX_TIM3_Init+0xac>)
 8002124:	2200      	movs	r2, #0
 8002126:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002128:	4b1e      	ldr	r3, [pc, #120]	@ (80021a4 <MX_TIM3_Init+0xac>)
 800212a:	2200      	movs	r2, #0
 800212c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3600;
 800212e:	4b1d      	ldr	r3, [pc, #116]	@ (80021a4 <MX_TIM3_Init+0xac>)
 8002130:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8002134:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002136:	4b1b      	ldr	r3, [pc, #108]	@ (80021a4 <MX_TIM3_Init+0xac>)
 8002138:	2200      	movs	r2, #0
 800213a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800213c:	4b19      	ldr	r3, [pc, #100]	@ (80021a4 <MX_TIM3_Init+0xac>)
 800213e:	2200      	movs	r2, #0
 8002140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002142:	4818      	ldr	r0, [pc, #96]	@ (80021a4 <MX_TIM3_Init+0xac>)
 8002144:	f004 faa4 	bl	8006690 <HAL_TIM_PWM_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800214e:	f7ff fd19 	bl	8001b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002152:	2300      	movs	r3, #0
 8002154:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002156:	2300      	movs	r3, #0
 8002158:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800215a:	f107 031c 	add.w	r3, r7, #28
 800215e:	4619      	mov	r1, r3
 8002160:	4810      	ldr	r0, [pc, #64]	@ (80021a4 <MX_TIM3_Init+0xac>)
 8002162:	f005 f97f 	bl	8007464 <HAL_TIMEx_MasterConfigSynchronization>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800216c:	f7ff fd0a 	bl	8001b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002170:	2360      	movs	r3, #96	@ 0x60
 8002172:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002178:	2302      	movs	r3, #2
 800217a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217c:	2300      	movs	r3, #0
 800217e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002180:	463b      	mov	r3, r7
 8002182:	2200      	movs	r2, #0
 8002184:	4619      	mov	r1, r3
 8002186:	4807      	ldr	r0, [pc, #28]	@ (80021a4 <MX_TIM3_Init+0xac>)
 8002188:	f004 fc82 	bl	8006a90 <HAL_TIM_PWM_ConfigChannel>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002192:	f7ff fcf7 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002196:	4803      	ldr	r0, [pc, #12]	@ (80021a4 <MX_TIM3_Init+0xac>)
 8002198:	f000 f8aa 	bl	80022f0 <HAL_TIM_MspPostInit>

}
 800219c:	bf00      	nop
 800219e:	3728      	adds	r7, #40	@ 0x28
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000654 	.word	0x20000654
 80021a8:	40000400 	.word	0x40000400

080021ac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08a      	sub	sp, #40	@ 0x28
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021b2:	f107 031c 	add.w	r3, r7, #28
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021be:	463b      	mov	r3, r7
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
 80021cc:	615a      	str	r2, [r3, #20]
 80021ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021d0:	4b21      	ldr	r3, [pc, #132]	@ (8002258 <MX_TIM4_Init+0xac>)
 80021d2:	4a22      	ldr	r2, [pc, #136]	@ (800225c <MX_TIM4_Init+0xb0>)
 80021d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80021d6:	4b20      	ldr	r3, [pc, #128]	@ (8002258 <MX_TIM4_Init+0xac>)
 80021d8:	2200      	movs	r2, #0
 80021da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002258 <MX_TIM4_Init+0xac>)
 80021de:	2200      	movs	r2, #0
 80021e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4799;
 80021e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002258 <MX_TIM4_Init+0xac>)
 80021e4:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 80021e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002258 <MX_TIM4_Init+0xac>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021f0:	4b19      	ldr	r3, [pc, #100]	@ (8002258 <MX_TIM4_Init+0xac>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80021f6:	4818      	ldr	r0, [pc, #96]	@ (8002258 <MX_TIM4_Init+0xac>)
 80021f8:	f004 fa4a 	bl	8006690 <HAL_TIM_PWM_Init>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002202:	f7ff fcbf 	bl	8001b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800220a:	2300      	movs	r3, #0
 800220c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800220e:	f107 031c 	add.w	r3, r7, #28
 8002212:	4619      	mov	r1, r3
 8002214:	4810      	ldr	r0, [pc, #64]	@ (8002258 <MX_TIM4_Init+0xac>)
 8002216:	f005 f925 	bl	8007464 <HAL_TIMEx_MasterConfigSynchronization>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002220:	f7ff fcb0 	bl	8001b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002224:	2360      	movs	r3, #96	@ 0x60
 8002226:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002228:	2300      	movs	r3, #0
 800222a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800222c:	2302      	movs	r3, #2
 800222e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002230:	2300      	movs	r3, #0
 8002232:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002234:	463b      	mov	r3, r7
 8002236:	2200      	movs	r2, #0
 8002238:	4619      	mov	r1, r3
 800223a:	4807      	ldr	r0, [pc, #28]	@ (8002258 <MX_TIM4_Init+0xac>)
 800223c:	f004 fc28 	bl	8006a90 <HAL_TIM_PWM_ConfigChannel>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8002246:	f7ff fc9d 	bl	8001b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800224a:	4803      	ldr	r0, [pc, #12]	@ (8002258 <MX_TIM4_Init+0xac>)
 800224c:	f000 f850 	bl	80022f0 <HAL_TIM_MspPostInit>

}
 8002250:	bf00      	nop
 8002252:	3728      	adds	r7, #40	@ 0x28
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	200006a0 	.word	0x200006a0
 800225c:	40000800 	.word	0x40000800

08002260 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002260:	b480      	push	{r7}
 8002262:	b087      	sub	sp, #28
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a1c      	ldr	r2, [pc, #112]	@ (80022e0 <HAL_TIM_PWM_MspInit+0x80>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d10c      	bne.n	800228c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002272:	4b1c      	ldr	r3, [pc, #112]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	4a1b      	ldr	r2, [pc, #108]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 8002278:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800227c:	6193      	str	r3, [r2, #24]
 800227e:	4b19      	ldr	r3, [pc, #100]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800228a:	e022      	b.n	80022d2 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a15      	ldr	r2, [pc, #84]	@ (80022e8 <HAL_TIM_PWM_MspInit+0x88>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d10c      	bne.n	80022b0 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002296:	4b13      	ldr	r3, [pc, #76]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	4a12      	ldr	r2, [pc, #72]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 800229c:	f043 0302 	orr.w	r3, r3, #2
 80022a0:	61d3      	str	r3, [r2, #28]
 80022a2:	4b10      	ldr	r3, [pc, #64]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	613b      	str	r3, [r7, #16]
 80022ac:	693b      	ldr	r3, [r7, #16]
}
 80022ae:	e010      	b.n	80022d2 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a0d      	ldr	r2, [pc, #52]	@ (80022ec <HAL_TIM_PWM_MspInit+0x8c>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d10b      	bne.n	80022d2 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022ba:	4b0a      	ldr	r3, [pc, #40]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	4a09      	ldr	r2, [pc, #36]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 80022c0:	f043 0304 	orr.w	r3, r3, #4
 80022c4:	61d3      	str	r3, [r2, #28]
 80022c6:	4b07      	ldr	r3, [pc, #28]	@ (80022e4 <HAL_TIM_PWM_MspInit+0x84>)
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]
}
 80022d2:	bf00      	nop
 80022d4:	371c      	adds	r7, #28
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	40012c00 	.word	0x40012c00
 80022e4:	40021000 	.word	0x40021000
 80022e8:	40000400 	.word	0x40000400
 80022ec:	40000800 	.word	0x40000800

080022f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08a      	sub	sp, #40	@ 0x28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 0314 	add.w	r3, r7, #20
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a33      	ldr	r2, [pc, #204]	@ (80023dc <HAL_TIM_MspPostInit+0xec>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d11c      	bne.n	800234c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002312:	4b33      	ldr	r3, [pc, #204]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	4a32      	ldr	r2, [pc, #200]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 8002318:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800231c:	6153      	str	r3, [r2, #20]
 800231e:	4b30      	ldr	r3, [pc, #192]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002326:	613b      	str	r3, [r7, #16]
 8002328:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = motor1_pwm_Pin;
 800232a:	2301      	movs	r3, #1
 800232c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002336:	2300      	movs	r3, #0
 8002338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800233a:	2302      	movs	r3, #2
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(motor1_pwm_GPIO_Port, &GPIO_InitStruct);
 800233e:	f107 0314 	add.w	r3, r7, #20
 8002342:	4619      	mov	r1, r3
 8002344:	4827      	ldr	r0, [pc, #156]	@ (80023e4 <HAL_TIM_MspPostInit+0xf4>)
 8002346:	f000 fb17 	bl	8002978 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800234a:	e043      	b.n	80023d4 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM3)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a25      	ldr	r2, [pc, #148]	@ (80023e8 <HAL_TIM_MspPostInit+0xf8>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d11d      	bne.n	8002392 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002356:	4b22      	ldr	r3, [pc, #136]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	4a21      	ldr	r2, [pc, #132]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 800235c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002360:	6153      	str	r3, [r2, #20]
 8002362:	4b1f      	ldr	r3, [pc, #124]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = motor2_pwm_Pin;
 800236e:	2340      	movs	r3, #64	@ 0x40
 8002370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002376:	2302      	movs	r3, #2
 8002378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237a:	2300      	movs	r3, #0
 800237c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800237e:	2302      	movs	r3, #2
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(motor2_pwm_GPIO_Port, &GPIO_InitStruct);
 8002382:	f107 0314 	add.w	r3, r7, #20
 8002386:	4619      	mov	r1, r3
 8002388:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800238c:	f000 faf4 	bl	8002978 <HAL_GPIO_Init>
}
 8002390:	e020      	b.n	80023d4 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM4)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a15      	ldr	r2, [pc, #84]	@ (80023ec <HAL_TIM_MspPostInit+0xfc>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d11b      	bne.n	80023d4 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239c:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	4a0f      	ldr	r2, [pc, #60]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 80023a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023a6:	6153      	str	r3, [r2, #20]
 80023a8:	4b0d      	ldr	r3, [pc, #52]	@ (80023e0 <HAL_TIM_MspPostInit+0xf0>)
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = motor3_pwm_Pin;
 80023b4:	2340      	movs	r3, #64	@ 0x40
 80023b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b8:	2302      	movs	r3, #2
 80023ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c0:	2300      	movs	r3, #0
 80023c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80023c4:	2302      	movs	r3, #2
 80023c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(motor3_pwm_GPIO_Port, &GPIO_InitStruct);
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	4619      	mov	r1, r3
 80023ce:	4808      	ldr	r0, [pc, #32]	@ (80023f0 <HAL_TIM_MspPostInit+0x100>)
 80023d0:	f000 fad2 	bl	8002978 <HAL_GPIO_Init>
}
 80023d4:	bf00      	nop
 80023d6:	3728      	adds	r7, #40	@ 0x28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40012c00 	.word	0x40012c00
 80023e0:	40021000 	.word	0x40021000
 80023e4:	48000800 	.word	0x48000800
 80023e8:	40000400 	.word	0x40000400
 80023ec:	40000800 	.word	0x40000800
 80023f0:	48000400 	.word	0x48000400

080023f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80023f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800242c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80023f8:	f7ff fdde 	bl	8001fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023fc:	480c      	ldr	r0, [pc, #48]	@ (8002430 <LoopForever+0x6>)
  ldr r1, =_edata
 80023fe:	490d      	ldr	r1, [pc, #52]	@ (8002434 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002400:	4a0d      	ldr	r2, [pc, #52]	@ (8002438 <LoopForever+0xe>)
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002404:	e002      	b.n	800240c <LoopCopyDataInit>

08002406 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002406:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002408:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800240a:	3304      	adds	r3, #4

0800240c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800240c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800240e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002410:	d3f9      	bcc.n	8002406 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002412:	4a0a      	ldr	r2, [pc, #40]	@ (800243c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002414:	4c0a      	ldr	r4, [pc, #40]	@ (8002440 <LoopForever+0x16>)
  movs r3, #0
 8002416:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002418:	e001      	b.n	800241e <LoopFillZerobss>

0800241a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800241a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800241c:	3204      	adds	r2, #4

0800241e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800241e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002420:	d3fb      	bcc.n	800241a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002422:	f00a fcdd 	bl	800cde0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002426:	f7fe feb5 	bl	8001194 <main>

0800242a <LoopForever>:

LoopForever:
    b LoopForever
 800242a:	e7fe      	b.n	800242a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800242c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002430:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002434:	200003bc 	.word	0x200003bc
  ldr r2, =_sidata
 8002438:	08010c64 	.word	0x08010c64
  ldr r2, =_sbss
 800243c:	200003bc 	.word	0x200003bc
  ldr r4, =_ebss
 8002440:	200019f8 	.word	0x200019f8

08002444 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002444:	e7fe      	b.n	8002444 <ADC1_2_IRQHandler>
	...

08002448 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800244c:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <HAL_Init+0x28>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a07      	ldr	r2, [pc, #28]	@ (8002470 <HAL_Init+0x28>)
 8002452:	f043 0310 	orr.w	r3, r3, #16
 8002456:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002458:	2003      	movs	r0, #3
 800245a:	f000 fa4b 	bl	80028f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800245e:	200f      	movs	r0, #15
 8002460:	f000 f808 	bl	8002474 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002464:	f7ff fc84 	bl	8001d70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40022000 	.word	0x40022000

08002474 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800247c:	4b12      	ldr	r3, [pc, #72]	@ (80024c8 <HAL_InitTick+0x54>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4b12      	ldr	r3, [pc, #72]	@ (80024cc <HAL_InitTick+0x58>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	4619      	mov	r1, r3
 8002486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800248a:	fbb3 f3f1 	udiv	r3, r3, r1
 800248e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002492:	4618      	mov	r0, r3
 8002494:	f000 fa63 	bl	800295e <HAL_SYSTICK_Config>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e00e      	b.n	80024c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b0f      	cmp	r3, #15
 80024a6:	d80a      	bhi.n	80024be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024a8:	2200      	movs	r2, #0
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024b0:	f000 fa2b 	bl	800290a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024b4:	4a06      	ldr	r2, [pc, #24]	@ (80024d0 <HAL_InitTick+0x5c>)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
 80024bc:	e000      	b.n	80024c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	20000078 	.word	0x20000078
 80024cc:	20000080 	.word	0x20000080
 80024d0:	2000007c 	.word	0x2000007c

080024d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024d8:	4b06      	ldr	r3, [pc, #24]	@ (80024f4 <HAL_IncTick+0x20>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_IncTick+0x24>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4413      	add	r3, r2
 80024e4:	4a04      	ldr	r2, [pc, #16]	@ (80024f8 <HAL_IncTick+0x24>)
 80024e6:	6013      	str	r3, [r2, #0]
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	20000080 	.word	0x20000080
 80024f8:	200006ec 	.word	0x200006ec

080024fc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  return uwTick;  
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <HAL_GetTick+0x14>)
 8002502:	681b      	ldr	r3, [r3, #0]
}
 8002504:	4618      	mov	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	200006ec 	.word	0x200006ec

08002514 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800251c:	f7ff ffee 	bl	80024fc <HAL_GetTick>
 8002520:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800252c:	d005      	beq.n	800253a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800252e:	4b0a      	ldr	r3, [pc, #40]	@ (8002558 <HAL_Delay+0x44>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	4413      	add	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800253a:	bf00      	nop
 800253c:	f7ff ffde 	bl	80024fc <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	429a      	cmp	r2, r3
 800254a:	d8f7      	bhi.n	800253c <HAL_Delay+0x28>
  {
  }
}
 800254c:	bf00      	nop
 800254e:	bf00      	nop
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000080 	.word	0x20000080

0800255c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e0ed      	b.n	800274a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d102      	bne.n	8002580 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7fe fbf6 	bl	8000d6c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002590:	f7ff ffb4 	bl	80024fc <HAL_GetTick>
 8002594:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002596:	e012      	b.n	80025be <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002598:	f7ff ffb0 	bl	80024fc <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b0a      	cmp	r3, #10
 80025a4:	d90b      	bls.n	80025be <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025aa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2205      	movs	r2, #5
 80025b6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e0c5      	b.n	800274a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0e5      	beq.n	8002598 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 0202 	bic.w	r2, r2, #2
 80025da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025dc:	f7ff ff8e 	bl	80024fc <HAL_GetTick>
 80025e0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025e2:	e012      	b.n	800260a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025e4:	f7ff ff8a 	bl	80024fc <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b0a      	cmp	r3, #10
 80025f0:	d90b      	bls.n	800260a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2205      	movs	r2, #5
 8002602:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e09f      	b.n	800274a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1e5      	bne.n	80025e4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	7e1b      	ldrb	r3, [r3, #24]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d108      	bne.n	8002632 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	e007      	b.n	8002642 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002640:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	7e5b      	ldrb	r3, [r3, #25]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d108      	bne.n	800265c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	e007      	b.n	800266c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800266a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	7e9b      	ldrb	r3, [r3, #26]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d108      	bne.n	8002686 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 0220 	orr.w	r2, r2, #32
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	e007      	b.n	8002696 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f022 0220 	bic.w	r2, r2, #32
 8002694:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	7edb      	ldrb	r3, [r3, #27]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d108      	bne.n	80026b0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0210 	bic.w	r2, r2, #16
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	e007      	b.n	80026c0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0210 	orr.w	r2, r2, #16
 80026be:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7f1b      	ldrb	r3, [r3, #28]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d108      	bne.n	80026da <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0208 	orr.w	r2, r2, #8
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	e007      	b.n	80026ea <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f022 0208 	bic.w	r2, r2, #8
 80026e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	7f5b      	ldrb	r3, [r3, #29]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d108      	bne.n	8002704 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f042 0204 	orr.w	r2, r2, #4
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	e007      	b.n	8002714 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0204 	bic.w	r2, r2, #4
 8002712:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	431a      	orrs	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	ea42 0103 	orr.w	r1, r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	1e5a      	subs	r2, r3, #1
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002764:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <__NVIC_SetPriorityGrouping+0x44>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002770:	4013      	ands	r3, r2
 8002772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800277c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002780:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002784:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002786:	4a04      	ldr	r2, [pc, #16]	@ (8002798 <__NVIC_SetPriorityGrouping+0x44>)
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	60d3      	str	r3, [r2, #12]
}
 800278c:	bf00      	nop
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr
 8002798:	e000ed00 	.word	0xe000ed00

0800279c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027a0:	4b04      	ldr	r3, [pc, #16]	@ (80027b4 <__NVIC_GetPriorityGrouping+0x18>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	0a1b      	lsrs	r3, r3, #8
 80027a6:	f003 0307 	and.w	r3, r3, #7
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4603      	mov	r3, r0
 80027c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	db0b      	blt.n	80027e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	f003 021f 	and.w	r2, r3, #31
 80027d0:	4907      	ldr	r1, [pc, #28]	@ (80027f0 <__NVIC_EnableIRQ+0x38>)
 80027d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d6:	095b      	lsrs	r3, r3, #5
 80027d8:	2001      	movs	r0, #1
 80027da:	fa00 f202 	lsl.w	r2, r0, r2
 80027de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	e000e100 	.word	0xe000e100

080027f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	6039      	str	r1, [r7, #0]
 80027fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002804:	2b00      	cmp	r3, #0
 8002806:	db0a      	blt.n	800281e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	b2da      	uxtb	r2, r3
 800280c:	490c      	ldr	r1, [pc, #48]	@ (8002840 <__NVIC_SetPriority+0x4c>)
 800280e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002812:	0112      	lsls	r2, r2, #4
 8002814:	b2d2      	uxtb	r2, r2
 8002816:	440b      	add	r3, r1
 8002818:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800281c:	e00a      	b.n	8002834 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	b2da      	uxtb	r2, r3
 8002822:	4908      	ldr	r1, [pc, #32]	@ (8002844 <__NVIC_SetPriority+0x50>)
 8002824:	79fb      	ldrb	r3, [r7, #7]
 8002826:	f003 030f 	and.w	r3, r3, #15
 800282a:	3b04      	subs	r3, #4
 800282c:	0112      	lsls	r2, r2, #4
 800282e:	b2d2      	uxtb	r2, r2
 8002830:	440b      	add	r3, r1
 8002832:	761a      	strb	r2, [r3, #24]
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	e000e100 	.word	0xe000e100
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002848:	b480      	push	{r7}
 800284a:	b089      	sub	sp, #36	@ 0x24
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f1c3 0307 	rsb	r3, r3, #7
 8002862:	2b04      	cmp	r3, #4
 8002864:	bf28      	it	cs
 8002866:	2304      	movcs	r3, #4
 8002868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	3304      	adds	r3, #4
 800286e:	2b06      	cmp	r3, #6
 8002870:	d902      	bls.n	8002878 <NVIC_EncodePriority+0x30>
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	3b03      	subs	r3, #3
 8002876:	e000      	b.n	800287a <NVIC_EncodePriority+0x32>
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800287c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43da      	mvns	r2, r3
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	401a      	ands	r2, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002890:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	fa01 f303 	lsl.w	r3, r1, r3
 800289a:	43d9      	mvns	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a0:	4313      	orrs	r3, r2
         );
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3724      	adds	r7, #36	@ 0x24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
	...

080028b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028c0:	d301      	bcc.n	80028c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028c2:	2301      	movs	r3, #1
 80028c4:	e00f      	b.n	80028e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028c6:	4a0a      	ldr	r2, [pc, #40]	@ (80028f0 <SysTick_Config+0x40>)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ce:	210f      	movs	r1, #15
 80028d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028d4:	f7ff ff8e 	bl	80027f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028d8:	4b05      	ldr	r3, [pc, #20]	@ (80028f0 <SysTick_Config+0x40>)
 80028da:	2200      	movs	r2, #0
 80028dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028de:	4b04      	ldr	r3, [pc, #16]	@ (80028f0 <SysTick_Config+0x40>)
 80028e0:	2207      	movs	r2, #7
 80028e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	e000e010 	.word	0xe000e010

080028f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f7ff ff29 	bl	8002754 <__NVIC_SetPriorityGrouping>
}
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b086      	sub	sp, #24
 800290e:	af00      	add	r7, sp, #0
 8002910:	4603      	mov	r3, r0
 8002912:	60b9      	str	r1, [r7, #8]
 8002914:	607a      	str	r2, [r7, #4]
 8002916:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800291c:	f7ff ff3e 	bl	800279c <__NVIC_GetPriorityGrouping>
 8002920:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	68b9      	ldr	r1, [r7, #8]
 8002926:	6978      	ldr	r0, [r7, #20]
 8002928:	f7ff ff8e 	bl	8002848 <NVIC_EncodePriority>
 800292c:	4602      	mov	r2, r0
 800292e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002932:	4611      	mov	r1, r2
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff ff5d 	bl	80027f4 <__NVIC_SetPriority>
}
 800293a:	bf00      	nop
 800293c:	3718      	adds	r7, #24
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b082      	sub	sp, #8
 8002946:	af00      	add	r7, sp, #0
 8002948:	4603      	mov	r3, r0
 800294a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800294c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff ff31 	bl	80027b8 <__NVIC_EnableIRQ>
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f7ff ffa2 	bl	80028b0 <SysTick_Config>
 800296c:	4603      	mov	r3, r0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002978:	b480      	push	{r7}
 800297a:	b087      	sub	sp, #28
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002986:	e160      	b.n	8002c4a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	2101      	movs	r1, #1
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	fa01 f303 	lsl.w	r3, r1, r3
 8002994:	4013      	ands	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 8152 	beq.w	8002c44 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d005      	beq.n	80029b8 <HAL_GPIO_Init+0x40>
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d130      	bne.n	8002a1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	2203      	movs	r2, #3
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	4013      	ands	r3, r2
 80029ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	68da      	ldr	r2, [r3, #12]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4313      	orrs	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029ee:	2201      	movs	r2, #1
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43db      	mvns	r3, r3
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	4013      	ands	r3, r2
 80029fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	091b      	lsrs	r3, r3, #4
 8002a04:	f003 0201 	and.w	r2, r3, #1
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f003 0303 	and.w	r3, r3, #3
 8002a22:	2b03      	cmp	r3, #3
 8002a24:	d017      	beq.n	8002a56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	2203      	movs	r2, #3
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	43db      	mvns	r3, r3
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d123      	bne.n	8002aaa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	08da      	lsrs	r2, r3, #3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	3208      	adds	r2, #8
 8002a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	220f      	movs	r2, #15
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	691a      	ldr	r2, [r3, #16]
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f003 0307 	and.w	r3, r3, #7
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	08da      	lsrs	r2, r3, #3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3208      	adds	r2, #8
 8002aa4:	6939      	ldr	r1, [r7, #16]
 8002aa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43db      	mvns	r3, r3
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f003 0203 	and.w	r2, r3, #3
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 80ac 	beq.w	8002c44 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aec:	4b5e      	ldr	r3, [pc, #376]	@ (8002c68 <HAL_GPIO_Init+0x2f0>)
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	4a5d      	ldr	r2, [pc, #372]	@ (8002c68 <HAL_GPIO_Init+0x2f0>)
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	6193      	str	r3, [r2, #24]
 8002af8:	4b5b      	ldr	r3, [pc, #364]	@ (8002c68 <HAL_GPIO_Init+0x2f0>)
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	f003 0301 	and.w	r3, r3, #1
 8002b00:	60bb      	str	r3, [r7, #8]
 8002b02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b04:	4a59      	ldr	r2, [pc, #356]	@ (8002c6c <HAL_GPIO_Init+0x2f4>)
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	089b      	lsrs	r3, r3, #2
 8002b0a:	3302      	adds	r3, #2
 8002b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f003 0303 	and.w	r3, r3, #3
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	220f      	movs	r2, #15
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	43db      	mvns	r3, r3
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	4013      	ands	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b2e:	d025      	beq.n	8002b7c <HAL_GPIO_Init+0x204>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a4f      	ldr	r2, [pc, #316]	@ (8002c70 <HAL_GPIO_Init+0x2f8>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d01f      	beq.n	8002b78 <HAL_GPIO_Init+0x200>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a4e      	ldr	r2, [pc, #312]	@ (8002c74 <HAL_GPIO_Init+0x2fc>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d019      	beq.n	8002b74 <HAL_GPIO_Init+0x1fc>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a4d      	ldr	r2, [pc, #308]	@ (8002c78 <HAL_GPIO_Init+0x300>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d013      	beq.n	8002b70 <HAL_GPIO_Init+0x1f8>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a4c      	ldr	r2, [pc, #304]	@ (8002c7c <HAL_GPIO_Init+0x304>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d00d      	beq.n	8002b6c <HAL_GPIO_Init+0x1f4>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a4b      	ldr	r2, [pc, #300]	@ (8002c80 <HAL_GPIO_Init+0x308>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d007      	beq.n	8002b68 <HAL_GPIO_Init+0x1f0>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a4a      	ldr	r2, [pc, #296]	@ (8002c84 <HAL_GPIO_Init+0x30c>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d101      	bne.n	8002b64 <HAL_GPIO_Init+0x1ec>
 8002b60:	2306      	movs	r3, #6
 8002b62:	e00c      	b.n	8002b7e <HAL_GPIO_Init+0x206>
 8002b64:	2307      	movs	r3, #7
 8002b66:	e00a      	b.n	8002b7e <HAL_GPIO_Init+0x206>
 8002b68:	2305      	movs	r3, #5
 8002b6a:	e008      	b.n	8002b7e <HAL_GPIO_Init+0x206>
 8002b6c:	2304      	movs	r3, #4
 8002b6e:	e006      	b.n	8002b7e <HAL_GPIO_Init+0x206>
 8002b70:	2303      	movs	r3, #3
 8002b72:	e004      	b.n	8002b7e <HAL_GPIO_Init+0x206>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e002      	b.n	8002b7e <HAL_GPIO_Init+0x206>
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e000      	b.n	8002b7e <HAL_GPIO_Init+0x206>
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	f002 0203 	and.w	r2, r2, #3
 8002b84:	0092      	lsls	r2, r2, #2
 8002b86:	4093      	lsls	r3, r2
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b8e:	4937      	ldr	r1, [pc, #220]	@ (8002c6c <HAL_GPIO_Init+0x2f4>)
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	089b      	lsrs	r3, r3, #2
 8002b94:	3302      	adds	r3, #2
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b9c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c88 <HAL_GPIO_Init+0x310>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d003      	beq.n	8002bc0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002bc0:	4a31      	ldr	r2, [pc, #196]	@ (8002c88 <HAL_GPIO_Init+0x310>)
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bc6:	4b30      	ldr	r3, [pc, #192]	@ (8002c88 <HAL_GPIO_Init+0x310>)
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002bea:	4a27      	ldr	r2, [pc, #156]	@ (8002c88 <HAL_GPIO_Init+0x310>)
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bf0:	4b25      	ldr	r3, [pc, #148]	@ (8002c88 <HAL_GPIO_Init+0x310>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c14:	4a1c      	ldr	r2, [pc, #112]	@ (8002c88 <HAL_GPIO_Init+0x310>)
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c88 <HAL_GPIO_Init+0x310>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	43db      	mvns	r3, r3
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	4013      	ands	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c3e:	4a12      	ldr	r2, [pc, #72]	@ (8002c88 <HAL_GPIO_Init+0x310>)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	3301      	adds	r3, #1
 8002c48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	fa22 f303 	lsr.w	r3, r2, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f47f ae97 	bne.w	8002988 <HAL_GPIO_Init+0x10>
  }
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	371c      	adds	r7, #28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40010000 	.word	0x40010000
 8002c70:	48000400 	.word	0x48000400
 8002c74:	48000800 	.word	0x48000800
 8002c78:	48000c00 	.word	0x48000c00
 8002c7c:	48001000 	.word	0x48001000
 8002c80:	48001400 	.word	0x48001400
 8002c84:	48001800 	.word	0x48001800
 8002c88:	40010400 	.word	0x40010400

08002c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	807b      	strh	r3, [r7, #2]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c9c:	787b      	ldrb	r3, [r7, #1]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ca2:	887a      	ldrh	r2, [r7, #2]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ca8:	e002      	b.n	8002cb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002caa:	887a      	ldrh	r2, [r7, #2]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e0b9      	b.n	8002e42 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d106      	bne.n	8002ce8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f008 fdaa 	bl	800b83c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2203      	movs	r2, #3
 8002cec:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f004 fcde 	bl	80076b6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	73fb      	strb	r3, [r7, #15]
 8002cfe:	e03e      	b.n	8002d7e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d00:	7bfa      	ldrb	r2, [r7, #15]
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	440b      	add	r3, r1
 8002d0e:	3311      	adds	r3, #17
 8002d10:	2201      	movs	r2, #1
 8002d12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d14:	7bfa      	ldrb	r2, [r7, #15]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	440b      	add	r3, r1
 8002d22:	3310      	adds	r3, #16
 8002d24:	7bfa      	ldrb	r2, [r7, #15]
 8002d26:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d28:	7bfa      	ldrb	r2, [r7, #15]
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4413      	add	r3, r2
 8002d32:	00db      	lsls	r3, r3, #3
 8002d34:	440b      	add	r3, r1
 8002d36:	3313      	adds	r3, #19
 8002d38:	2200      	movs	r2, #0
 8002d3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d3c:	7bfa      	ldrb	r2, [r7, #15]
 8002d3e:	6879      	ldr	r1, [r7, #4]
 8002d40:	4613      	mov	r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4413      	add	r3, r2
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	440b      	add	r3, r1
 8002d4a:	3320      	adds	r3, #32
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d50:	7bfa      	ldrb	r2, [r7, #15]
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	440b      	add	r3, r1
 8002d5e:	3324      	adds	r3, #36	@ 0x24
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	1c5a      	adds	r2, r3, #1
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4413      	add	r3, r2
 8002d70:	00db      	lsls	r3, r3, #3
 8002d72:	440b      	add	r3, r1
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	73fb      	strb	r3, [r7, #15]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	791b      	ldrb	r3, [r3, #4]
 8002d82:	7bfa      	ldrb	r2, [r7, #15]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d3bb      	bcc.n	8002d00 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d88:	2300      	movs	r3, #0
 8002d8a:	73fb      	strb	r3, [r7, #15]
 8002d8c:	e044      	b.n	8002e18 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d8e:	7bfa      	ldrb	r2, [r7, #15]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4413      	add	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	440b      	add	r3, r1
 8002d9c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002da0:	2200      	movs	r2, #0
 8002da2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002da4:	7bfa      	ldrb	r2, [r7, #15]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	440b      	add	r3, r1
 8002db2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002db6:	7bfa      	ldrb	r2, [r7, #15]
 8002db8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002dba:	7bfa      	ldrb	r2, [r7, #15]
 8002dbc:	6879      	ldr	r1, [r7, #4]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	440b      	add	r3, r1
 8002dc8:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002dcc:	2200      	movs	r2, #0
 8002dce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002dd0:	7bfa      	ldrb	r2, [r7, #15]
 8002dd2:	6879      	ldr	r1, [r7, #4]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	4413      	add	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	440b      	add	r3, r1
 8002dde:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002de2:	2200      	movs	r2, #0
 8002de4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002de6:	7bfa      	ldrb	r2, [r7, #15]
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	440b      	add	r3, r1
 8002df4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002dfc:	7bfa      	ldrb	r2, [r7, #15]
 8002dfe:	6879      	ldr	r1, [r7, #4]
 8002e00:	4613      	mov	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	440b      	add	r3, r1
 8002e0a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002e0e:	2200      	movs	r2, #0
 8002e10:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
 8002e14:	3301      	adds	r3, #1
 8002e16:	73fb      	strb	r3, [r7, #15]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	791b      	ldrb	r3, [r3, #4]
 8002e1c:	7bfa      	ldrb	r2, [r7, #15]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d3b5      	bcc.n	8002d8e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6818      	ldr	r0, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3304      	adds	r3, #4
 8002e2a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002e2e:	f004 fc5d 	bl	80076ec <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b082      	sub	sp, #8
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d101      	bne.n	8002e60 <HAL_PCD_Start+0x16>
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	e016      	b.n	8002e8e <HAL_PCD_Start+0x44>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f004 fc0b 	bl	8007688 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002e72:	2101      	movs	r1, #1
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f008 ff61 	bl	800bd3c <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f006 fec8 	bl	8009c14 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b084      	sub	sp, #16
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f006 fec1 	bl	8009c2a <USB_ReadInterrupts>
 8002ea8:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 fab1 	bl	800341c <PCD_EP_ISR_Handler>

    return;
 8002eba:	e0bd      	b.n	8003038 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d013      	beq.n	8002eee <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ed8:	b292      	uxth	r2, r2
 8002eda:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f008 fd2f 	bl	800b942 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f8a9 	bl	800303e <HAL_PCD_SetAddress>

    return;
 8002eec:	e0a4      	b.n	8003038 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00c      	beq.n	8002f12 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f0a:	b292      	uxth	r2, r2
 8002f0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002f10:	e092      	b.n	8003038 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00c      	beq.n	8002f36 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f2e:	b292      	uxth	r2, r2
 8002f30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002f34:	e080      	b.n	8003038 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d027      	beq.n	8002f90 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0204 	bic.w	r2, r2, #4
 8002f52:	b292      	uxth	r2, r2
 8002f54:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0208 	bic.w	r2, r2, #8
 8002f6a:	b292      	uxth	r2, r2
 8002f6c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f008 fd1f 	bl	800b9b4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f88:	b292      	uxth	r2, r2
 8002f8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002f8e:	e053      	b.n	8003038 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d027      	beq.n	8002fea <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f042 0208 	orr.w	r2, r2, #8
 8002fac:	b292      	uxth	r2, r2
 8002fae:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fc4:	b292      	uxth	r2, r2
 8002fc6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f042 0204 	orr.w	r2, r2, #4
 8002fdc:	b292      	uxth	r2, r2
 8002fde:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f008 fccc 	bl	800b980 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002fe8:	e026      	b.n	8003038 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00f      	beq.n	8003014 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003006:	b292      	uxth	r2, r2
 8003008:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f008 fc8a 	bl	800b926 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003012:	e011      	b.n	8003038 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00c      	beq.n	8003038 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003026:	b29a      	uxth	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003030:	b292      	uxth	r2, r2
 8003032:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003036:	bf00      	nop
  }
}
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b082      	sub	sp, #8
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
 8003046:	460b      	mov	r3, r1
 8003048:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_PCD_SetAddress+0x1a>
 8003054:	2302      	movs	r3, #2
 8003056:	e012      	b.n	800307e <HAL_PCD_SetAddress+0x40>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	78fa      	ldrb	r2, [r7, #3]
 8003064:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	4611      	mov	r1, r2
 800306e:	4618      	mov	r0, r3
 8003070:	f006 fdbc 	bl	8009bec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b084      	sub	sp, #16
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
 800308e:	4608      	mov	r0, r1
 8003090:	4611      	mov	r1, r2
 8003092:	461a      	mov	r2, r3
 8003094:	4603      	mov	r3, r0
 8003096:	70fb      	strb	r3, [r7, #3]
 8003098:	460b      	mov	r3, r1
 800309a:	803b      	strh	r3, [r7, #0]
 800309c:	4613      	mov	r3, r2
 800309e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80030a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	da0e      	bge.n	80030ca <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030ac:	78fb      	ldrb	r3, [r7, #3]
 80030ae:	f003 0207 	and.w	r2, r3, #7
 80030b2:	4613      	mov	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	00db      	lsls	r3, r3, #3
 80030ba:	3310      	adds	r3, #16
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	4413      	add	r3, r2
 80030c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2201      	movs	r2, #1
 80030c6:	705a      	strb	r2, [r3, #1]
 80030c8:	e00e      	b.n	80030e8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030ca:	78fb      	ldrb	r3, [r7, #3]
 80030cc:	f003 0207 	and.w	r2, r3, #7
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	00db      	lsls	r3, r3, #3
 80030d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	4413      	add	r3, r2
 80030e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80030e8:	78fb      	ldrb	r3, [r7, #3]
 80030ea:	f003 0307 	and.w	r3, r3, #7
 80030ee:	b2da      	uxtb	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80030f4:	883a      	ldrh	r2, [r7, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	78ba      	ldrb	r2, [r7, #2]
 80030fe:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003100:	78bb      	ldrb	r3, [r7, #2]
 8003102:	2b02      	cmp	r3, #2
 8003104:	d102      	bne.n	800310c <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_PCD_EP_Open+0x94>
 8003116:	2302      	movs	r3, #2
 8003118:	e00e      	b.n	8003138 <HAL_PCD_EP_Open+0xb2>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68f9      	ldr	r1, [r7, #12]
 8003128:	4618      	mov	r0, r3
 800312a:	f004 fafd 	bl	8007728 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003136:	7afb      	ldrb	r3, [r7, #11]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800314c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003150:	2b00      	cmp	r3, #0
 8003152:	da0e      	bge.n	8003172 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	f003 0207 	and.w	r2, r3, #7
 800315a:	4613      	mov	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	4413      	add	r3, r2
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	3310      	adds	r3, #16
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	4413      	add	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2201      	movs	r2, #1
 800316e:	705a      	strb	r2, [r3, #1]
 8003170:	e00e      	b.n	8003190 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003172:	78fb      	ldrb	r3, [r7, #3]
 8003174:	f003 0207 	and.w	r2, r3, #7
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	4413      	add	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2200      	movs	r2, #0
 800318e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003190:	78fb      	ldrb	r3, [r7, #3]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	b2da      	uxtb	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d101      	bne.n	80031aa <HAL_PCD_EP_Close+0x6a>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e00e      	b.n	80031c8 <HAL_PCD_EP_Close+0x88>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68f9      	ldr	r1, [r7, #12]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f004 fe79 	bl	8007eb0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	607a      	str	r2, [r7, #4]
 80031da:	603b      	str	r3, [r7, #0]
 80031dc:	460b      	mov	r3, r1
 80031de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031e0:	7afb      	ldrb	r3, [r7, #11]
 80031e2:	f003 0207 	and.w	r2, r3, #7
 80031e6:	4613      	mov	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4413      	add	r3, r2
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	4413      	add	r3, r2
 80031f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	2200      	movs	r2, #0
 8003208:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	2200      	movs	r2, #0
 800320e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003210:	7afb      	ldrb	r3, [r7, #11]
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	b2da      	uxtb	r2, r3
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6979      	ldr	r1, [r7, #20]
 8003222:	4618      	mov	r0, r3
 8003224:	f005 f831 	bl	800828a <USB_EPStartXfer>

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003232:	b480      	push	{r7}
 8003234:	b083      	sub	sp, #12
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
 800323a:	460b      	mov	r3, r1
 800323c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	f003 0207 	and.w	r2, r3, #7
 8003244:	6879      	ldr	r1, [r7, #4]
 8003246:	4613      	mov	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	4413      	add	r3, r2
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	440b      	add	r3, r1
 8003250:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003254:	681b      	ldr	r3, [r3, #0]
}
 8003256:	4618      	mov	r0, r3
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b086      	sub	sp, #24
 8003266:	af00      	add	r7, sp, #0
 8003268:	60f8      	str	r0, [r7, #12]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	603b      	str	r3, [r7, #0]
 800326e:	460b      	mov	r3, r1
 8003270:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003272:	7afb      	ldrb	r3, [r7, #11]
 8003274:	f003 0207 	and.w	r2, r3, #7
 8003278:	4613      	mov	r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4413      	add	r3, r2
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	3310      	adds	r3, #16
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4413      	add	r3, r2
 8003286:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	2200      	movs	r2, #0
 80032a6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	2201      	movs	r2, #1
 80032ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032ae:	7afb      	ldrb	r3, [r7, #11]
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6979      	ldr	r1, [r7, #20]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f004 ffe2 	bl	800828a <USB_EPStartXfer>

  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80032dc:	78fb      	ldrb	r3, [r7, #3]
 80032de:	f003 0307 	and.w	r3, r3, #7
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	7912      	ldrb	r2, [r2, #4]
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d901      	bls.n	80032ee <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e03e      	b.n	800336c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	da0e      	bge.n	8003314 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032f6:	78fb      	ldrb	r3, [r7, #3]
 80032f8:	f003 0207 	and.w	r2, r3, #7
 80032fc:	4613      	mov	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4413      	add	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	3310      	adds	r3, #16
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	4413      	add	r3, r2
 800330a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2201      	movs	r2, #1
 8003310:	705a      	strb	r2, [r3, #1]
 8003312:	e00c      	b.n	800332e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003314:	78fa      	ldrb	r2, [r7, #3]
 8003316:	4613      	mov	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	00db      	lsls	r3, r3, #3
 800331e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	4413      	add	r3, r2
 8003326:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2201      	movs	r2, #1
 8003332:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003334:	78fb      	ldrb	r3, [r7, #3]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	b2da      	uxtb	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_PCD_EP_SetStall+0x7e>
 800334a:	2302      	movs	r3, #2
 800334c:	e00e      	b.n	800336c <HAL_PCD_EP_SetStall+0x9c>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68f9      	ldr	r1, [r7, #12]
 800335c:	4618      	mov	r0, r3
 800335e:	f006 fb46 	bl	80099ee <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	7912      	ldrb	r2, [r2, #4]
 800338a:	4293      	cmp	r3, r2
 800338c:	d901      	bls.n	8003392 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e040      	b.n	8003414 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003392:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003396:	2b00      	cmp	r3, #0
 8003398:	da0e      	bge.n	80033b8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	f003 0207 	and.w	r2, r3, #7
 80033a0:	4613      	mov	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	00db      	lsls	r3, r3, #3
 80033a8:	3310      	adds	r3, #16
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	4413      	add	r3, r2
 80033ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2201      	movs	r2, #1
 80033b4:	705a      	strb	r2, [r3, #1]
 80033b6:	e00e      	b.n	80033d6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033b8:	78fb      	ldrb	r3, [r7, #3]
 80033ba:	f003 0207 	and.w	r2, r3, #7
 80033be:	4613      	mov	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	00db      	lsls	r3, r3, #3
 80033c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	4413      	add	r3, r2
 80033ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033dc:	78fb      	ldrb	r3, [r7, #3]
 80033de:	f003 0307 	and.w	r3, r3, #7
 80033e2:	b2da      	uxtb	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <HAL_PCD_EP_ClrStall+0x82>
 80033f2:	2302      	movs	r3, #2
 80033f4:	e00e      	b.n	8003414 <HAL_PCD_EP_ClrStall+0xa0>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68f9      	ldr	r1, [r7, #12]
 8003404:	4618      	mov	r0, r3
 8003406:	f006 fb43 	bl	8009a90 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b096      	sub	sp, #88	@ 0x58
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003424:	e3ad      	b.n	8003b82 <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800342e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003432:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003436:	b2db      	uxtb	r3, r3
 8003438:	f003 030f 	and.w	r3, r3, #15
 800343c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8003440:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003444:	2b00      	cmp	r3, #0
 8003446:	f040 816f 	bne.w	8003728 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800344a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800344e:	f003 0310 	and.w	r3, r3, #16
 8003452:	2b00      	cmp	r3, #0
 8003454:	d14c      	bne.n	80034f0 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	881b      	ldrh	r3, [r3, #0]
 800345c:	b29b      	uxth	r3, r3
 800345e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003466:	81fb      	strh	r3, [r7, #14]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	89fb      	ldrh	r3, [r7, #14]
 800346e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003472:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003476:	b29b      	uxth	r3, r3
 8003478:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	3310      	adds	r3, #16
 800347e:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003488:	b29b      	uxth	r3, r3
 800348a:	461a      	mov	r2, r3
 800348c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	00db      	lsls	r3, r3, #3
 8003492:	4413      	add	r3, r2
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6812      	ldr	r2, [r2, #0]
 8003498:	4413      	add	r3, r2
 800349a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034a6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80034a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034aa:	695a      	ldr	r2, [r3, #20]
 80034ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	441a      	add	r2, r3
 80034b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034b4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80034b6:	2100      	movs	r1, #0
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f008 fa1a 	bl	800b8f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	7b1b      	ldrb	r3, [r3, #12]
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 835c 	beq.w	8003b82 <PCD_EP_ISR_Handler+0x766>
 80034ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 8357 	bne.w	8003b82 <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	7b1b      	ldrb	r3, [r3, #12]
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80034de:	b2da      	uxtb	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	731a      	strb	r2, [r3, #12]
 80034ee:	e348      	b.n	8003b82 <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034f6:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	881b      	ldrh	r3, [r3, #0]
 80034fe:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003502:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003506:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800350a:	2b00      	cmp	r3, #0
 800350c:	d032      	beq.n	8003574 <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003516:	b29b      	uxth	r3, r3
 8003518:	461a      	mov	r2, r3
 800351a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	00db      	lsls	r3, r3, #3
 8003520:	4413      	add	r3, r2
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6812      	ldr	r2, [r2, #0]
 8003526:	4413      	add	r3, r2
 8003528:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003532:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003534:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6818      	ldr	r0, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003540:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003542:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003546:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003548:	b29b      	uxth	r3, r3
 800354a:	f006 fbc1 	bl	8009cd0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	881b      	ldrh	r3, [r3, #0]
 8003554:	b29a      	uxth	r2, r3
 8003556:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800355a:	4013      	ands	r3, r2
 800355c:	823b      	strh	r3, [r7, #16]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	8a3a      	ldrh	r2, [r7, #16]
 8003564:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003568:	b292      	uxth	r2, r2
 800356a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f008 f993 	bl	800b898 <HAL_PCD_SetupStageCallback>
 8003572:	e306      	b.n	8003b82 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003574:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8003578:	2b00      	cmp	r3, #0
 800357a:	f280 8302 	bge.w	8003b82 <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	b29a      	uxth	r2, r3
 8003586:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800358a:	4013      	ands	r3, r2
 800358c:	83fb      	strh	r3, [r7, #30]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	8bfa      	ldrh	r2, [r7, #30]
 8003594:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003598:	b292      	uxth	r2, r2
 800359a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	461a      	mov	r2, r3
 80035a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	4413      	add	r3, r2
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6812      	ldr	r2, [r2, #0]
 80035b4:	4413      	add	r3, r2
 80035b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035c2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80035c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d019      	beq.n	8003600 <PCD_EP_ISR_Handler+0x1e4>
 80035cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035ce:	695b      	ldr	r3, [r3, #20]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d015      	beq.n	8003600 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6818      	ldr	r0, [r3, #0]
 80035d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035da:	6959      	ldr	r1, [r3, #20]
 80035dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035de:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80035e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035e2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	f006 fb73 	bl	8009cd0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80035ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035ec:	695a      	ldr	r2, [r3, #20]
 80035ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	441a      	add	r2, r3
 80035f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035f6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80035f8:	2100      	movs	r1, #0
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f008 f95e 	bl	800b8bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	881b      	ldrh	r3, [r3, #0]
 8003606:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800360a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800360e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003612:	2b00      	cmp	r3, #0
 8003614:	f040 82b5 	bne.w	8003b82 <PCD_EP_ISR_Handler+0x766>
 8003618:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800361c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003620:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003624:	f000 82ad 	beq.w	8003b82 <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	61bb      	str	r3, [r7, #24]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003636:	b29b      	uxth	r3, r3
 8003638:	461a      	mov	r2, r3
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	4413      	add	r3, r2
 800363e:	61bb      	str	r3, [r7, #24]
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	881b      	ldrh	r3, [r3, #0]
 800364c:	b29b      	uxth	r3, r3
 800364e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003652:	b29a      	uxth	r2, r3
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	801a      	strh	r2, [r3, #0]
 8003658:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d10a      	bne.n	8003676 <PCD_EP_ISR_Handler+0x25a>
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	881b      	ldrh	r3, [r3, #0]
 8003664:	b29b      	uxth	r3, r3
 8003666:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800366a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800366e:	b29a      	uxth	r2, r3
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	801a      	strh	r2, [r3, #0]
 8003674:	e039      	b.n	80036ea <PCD_EP_ISR_Handler+0x2ce>
 8003676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	2b3e      	cmp	r3, #62	@ 0x3e
 800367c:	d818      	bhi.n	80036b0 <PCD_EP_ISR_Handler+0x294>
 800367e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	085b      	lsrs	r3, r3, #1
 8003684:	647b      	str	r3, [r7, #68]	@ 0x44
 8003686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d002      	beq.n	8003698 <PCD_EP_ISR_Handler+0x27c>
 8003692:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003694:	3301      	adds	r3, #1
 8003696:	647b      	str	r3, [r7, #68]	@ 0x44
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	881b      	ldrh	r3, [r3, #0]
 800369c:	b29a      	uxth	r2, r3
 800369e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	029b      	lsls	r3, r3, #10
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	4313      	orrs	r3, r2
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	801a      	strh	r2, [r3, #0]
 80036ae:	e01c      	b.n	80036ea <PCD_EP_ISR_Handler+0x2ce>
 80036b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	095b      	lsrs	r3, r3, #5
 80036b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80036b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	f003 031f 	and.w	r3, r3, #31
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d102      	bne.n	80036ca <PCD_EP_ISR_Handler+0x2ae>
 80036c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036c6:	3b01      	subs	r3, #1
 80036c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	029b      	lsls	r3, r3, #10
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	4313      	orrs	r3, r2
 80036da:	b29b      	uxth	r3, r3
 80036dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036fa:	827b      	strh	r3, [r7, #18]
 80036fc:	8a7b      	ldrh	r3, [r7, #18]
 80036fe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003702:	827b      	strh	r3, [r7, #18]
 8003704:	8a7b      	ldrh	r3, [r7, #18]
 8003706:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800370a:	827b      	strh	r3, [r7, #18]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	8a7b      	ldrh	r3, [r7, #18]
 8003712:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003716:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800371a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800371e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003722:	b29b      	uxth	r3, r3
 8003724:	8013      	strh	r3, [r2, #0]
 8003726:	e22c      	b.n	8003b82 <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	461a      	mov	r2, r3
 800372e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4413      	add	r3, r2
 8003736:	881b      	ldrh	r3, [r3, #0]
 8003738:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800373c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8003740:	2b00      	cmp	r3, #0
 8003742:	f280 80f6 	bge.w	8003932 <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4413      	add	r3, r2
 8003754:	881b      	ldrh	r3, [r3, #0]
 8003756:	b29a      	uxth	r2, r3
 8003758:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800375c:	4013      	ands	r3, r2
 800375e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	461a      	mov	r2, r3
 8003768:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4413      	add	r3, r2
 8003770:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8003774:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003778:	b292      	uxth	r2, r2
 800377a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800377c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	4413      	add	r3, r2
 8003790:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003794:	7b1b      	ldrb	r3, [r3, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d123      	bne.n	80037e2 <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	461a      	mov	r2, r3
 80037a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4413      	add	r3, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6812      	ldr	r2, [r2, #0]
 80037b2:	4413      	add	r3, r2
 80037b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037be:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 80037c2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 808e 	beq.w	80038e8 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6818      	ldr	r0, [r3, #0]
 80037d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037d2:	6959      	ldr	r1, [r3, #20]
 80037d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037d6:	88da      	ldrh	r2, [r3, #6]
 80037d8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80037dc:	f006 fa78 	bl	8009cd0 <USB_ReadPMA>
 80037e0:	e082      	b.n	80038e8 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80037e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037e4:	78db      	ldrb	r3, [r3, #3]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d10a      	bne.n	8003800 <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80037ea:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80037ee:	461a      	mov	r2, r3
 80037f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f9d3 	bl	8003b9e <HAL_PCD_EP_DB_Receive>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80037fe:	e073      	b.n	80038e8 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	461a      	mov	r2, r3
 8003806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	881b      	ldrh	r3, [r3, #0]
 8003810:	b29b      	uxth	r3, r3
 8003812:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800381a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	461a      	mov	r2, r3
 8003824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	441a      	add	r2, r3
 800382c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8003830:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003834:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003838:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800383c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003840:	b29b      	uxth	r3, r3
 8003842:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	461a      	mov	r2, r3
 800384a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	b29b      	uxth	r3, r3
 8003856:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d022      	beq.n	80038a4 <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003866:	b29b      	uxth	r3, r3
 8003868:	461a      	mov	r2, r3
 800386a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	4413      	add	r3, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6812      	ldr	r2, [r2, #0]
 8003876:	4413      	add	r3, r2
 8003878:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800387c:	881b      	ldrh	r3, [r3, #0]
 800387e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003882:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8003886:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800388a:	2b00      	cmp	r3, #0
 800388c:	d02c      	beq.n	80038e8 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6818      	ldr	r0, [r3, #0]
 8003892:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003894:	6959      	ldr	r1, [r3, #20]
 8003896:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003898:	891a      	ldrh	r2, [r3, #8]
 800389a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800389e:	f006 fa17 	bl	8009cd0 <USB_ReadPMA>
 80038a2:	e021      	b.n	80038e8 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	461a      	mov	r2, r3
 80038b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	4413      	add	r3, r2
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6812      	ldr	r2, [r2, #0]
 80038bc:	4413      	add	r3, r2
 80038be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80038c2:	881b      	ldrh	r3, [r3, #0]
 80038c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038c8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80038cc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d009      	beq.n	80038e8 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6818      	ldr	r0, [r3, #0]
 80038d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038da:	6959      	ldr	r1, [r3, #20]
 80038dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038de:	895a      	ldrh	r2, [r3, #10]
 80038e0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80038e4:	f006 f9f4 	bl	8009cd0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80038e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038ea:	69da      	ldr	r2, [r3, #28]
 80038ec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80038f0:	441a      	add	r2, r3
 80038f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038f4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80038f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038f8:	695a      	ldr	r2, [r3, #20]
 80038fa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80038fe:	441a      	add	r2, r3
 8003900:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003902:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003904:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <PCD_EP_ISR_Handler+0x4fc>
 800390c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8003910:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	429a      	cmp	r2, r3
 8003916:	d206      	bcs.n	8003926 <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003918:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	4619      	mov	r1, r3
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f007 ffcc 	bl	800b8bc <HAL_PCD_DataOutStageCallback>
 8003924:	e005      	b.n	8003932 <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800392c:	4618      	mov	r0, r3
 800392e:	f004 fcac 	bl	800828a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003932:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800393a:	2b00      	cmp	r3, #0
 800393c:	f000 8121 	beq.w	8003b82 <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 8003940:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8003944:	4613      	mov	r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	4413      	add	r3, r2
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	3310      	adds	r3, #16
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	4413      	add	r3, r2
 8003952:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	461a      	mov	r2, r3
 800395a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	881b      	ldrh	r3, [r3, #0]
 8003964:	b29b      	uxth	r3, r3
 8003966:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800396a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800396e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	461a      	mov	r2, r3
 8003978:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	441a      	add	r2, r3
 8003980:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003984:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003988:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800398c:	b29b      	uxth	r3, r3
 800398e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003992:	78db      	ldrb	r3, [r3, #3]
 8003994:	2b01      	cmp	r3, #1
 8003996:	f040 80a2 	bne.w	8003ade <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 800399a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800399c:	2200      	movs	r2, #0
 800399e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80039a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039a2:	7b1b      	ldrb	r3, [r3, #12]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f000 8093 	beq.w	8003ad0 <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80039aa:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80039ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d046      	beq.n	8003a44 <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80039b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039b8:	785b      	ldrb	r3, [r3, #1]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d126      	bne.n	8003a0c <PCD_EP_ISR_Handler+0x5f0>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d2:	4413      	add	r3, r2
 80039d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80039d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	00da      	lsls	r2, r3, #3
 80039dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039de:	4413      	add	r3, r2
 80039e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80039e4:	623b      	str	r3, [r7, #32]
 80039e6:	6a3b      	ldr	r3, [r7, #32]
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	801a      	strh	r2, [r3, #0]
 80039f6:	6a3b      	ldr	r3, [r7, #32]
 80039f8:	881b      	ldrh	r3, [r3, #0]
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	6a3b      	ldr	r3, [r7, #32]
 8003a08:	801a      	strh	r2, [r3, #0]
 8003a0a:	e061      	b.n	8003ad0 <PCD_EP_ISR_Handler+0x6b4>
 8003a0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a0e:	785b      	ldrb	r3, [r3, #1]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d15d      	bne.n	8003ad0 <PCD_EP_ISR_Handler+0x6b4>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	461a      	mov	r2, r3
 8003a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a28:	4413      	add	r3, r2
 8003a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	00da      	lsls	r2, r3, #3
 8003a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a34:	4413      	add	r3, r2
 8003a36:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a3e:	2200      	movs	r2, #0
 8003a40:	801a      	strh	r2, [r3, #0]
 8003a42:	e045      	b.n	8003ad0 <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a4c:	785b      	ldrb	r3, [r3, #1]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d126      	bne.n	8003aa0 <PCD_EP_ISR_Handler+0x684>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	461a      	mov	r2, r3
 8003a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a66:	4413      	add	r3, r2
 8003a68:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	00da      	lsls	r2, r3, #3
 8003a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a72:	4413      	add	r3, r2
 8003a74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003a78:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a7c:	881b      	ldrh	r3, [r3, #0]
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a88:	801a      	strh	r2, [r3, #0]
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8c:	881b      	ldrh	r3, [r3, #0]
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a9c:	801a      	strh	r2, [r3, #0]
 8003a9e:	e017      	b.n	8003ad0 <PCD_EP_ISR_Handler+0x6b4>
 8003aa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003aa2:	785b      	ldrb	r3, [r3, #1]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d113      	bne.n	8003ad0 <PCD_EP_ISR_Handler+0x6b4>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ab6:	4413      	add	r3, r2
 8003ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	00da      	lsls	r2, r3, #3
 8003ac0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003acc:	2200      	movs	r2, #0
 8003ace:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003ad0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f007 ff0b 	bl	800b8f2 <HAL_PCD_DataInStageCallback>
 8003adc:	e051      	b.n	8003b82 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003ade:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d144      	bne.n	8003b74 <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	461a      	mov	r2, r3
 8003af6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	4413      	add	r3, r2
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6812      	ldr	r2, [r2, #0]
 8003b02:	4413      	add	r3, r2
 8003b04:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b08:	881b      	ldrh	r3, [r3, #0]
 8003b0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b0e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8003b12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b14:	699a      	ldr	r2, [r3, #24]
 8003b16:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d907      	bls.n	8003b2e <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 8003b1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b20:	699a      	ldr	r2, [r3, #24]
 8003b22:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003b26:	1ad2      	subs	r2, r2, r3
 8003b28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b2a:	619a      	str	r2, [r3, #24]
 8003b2c:	e002      	b.n	8003b34 <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 8003b2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b30:	2200      	movs	r2, #0
 8003b32:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003b34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d106      	bne.n	8003b4a <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	4619      	mov	r1, r3
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f007 fed5 	bl	800b8f2 <HAL_PCD_DataInStageCallback>
 8003b48:	e01b      	b.n	8003b82 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003b4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b4c:	695a      	ldr	r2, [r3, #20]
 8003b4e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003b52:	441a      	add	r2, r3
 8003b54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b56:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003b58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b5a:	69da      	ldr	r2, [r3, #28]
 8003b5c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003b60:	441a      	add	r2, r3
 8003b62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b64:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f004 fb8c 	bl	800828a <USB_EPStartXfer>
 8003b72:	e006      	b.n	8003b82 <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003b74:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003b78:	461a      	mov	r2, r3
 8003b7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 f917 	bl	8003db0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	b21b      	sxth	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f6ff ac49 	blt.w	8003426 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3758      	adds	r7, #88	@ 0x58
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b088      	sub	sp, #32
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	60f8      	str	r0, [r7, #12]
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003bac:	88fb      	ldrh	r3, [r7, #6]
 8003bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d07c      	beq.n	8003cb0 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	4413      	add	r3, r2
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	6812      	ldr	r2, [r2, #0]
 8003bce:	4413      	add	r3, r2
 8003bd0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003bd4:	881b      	ldrh	r3, [r3, #0]
 8003bd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bda:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	699a      	ldr	r2, [r3, #24]
 8003be0:	8b7b      	ldrh	r3, [r7, #26]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d306      	bcc.n	8003bf4 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	699a      	ldr	r2, [r3, #24]
 8003bea:	8b7b      	ldrh	r3, [r7, #26]
 8003bec:	1ad2      	subs	r2, r2, r3
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	619a      	str	r2, [r3, #24]
 8003bf2:	e002      	b.n	8003bfa <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d123      	bne.n	8003c4a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	4413      	add	r3, r2
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c1c:	833b      	strh	r3, [r7, #24]
 8003c1e:	8b3b      	ldrh	r3, [r7, #24]
 8003c20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003c24:	833b      	strh	r3, [r7, #24]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	441a      	add	r2, r3
 8003c34:	8b3b      	ldrh	r3, [r7, #24]
 8003c36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003c4a:	88fb      	ldrh	r3, [r7, #6]
 8003c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01f      	beq.n	8003c94 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	4413      	add	r3, r2
 8003c62:	881b      	ldrh	r3, [r3, #0]
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c6e:	82fb      	strh	r3, [r7, #22]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	461a      	mov	r2, r3
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	441a      	add	r2, r3
 8003c7e:	8afb      	ldrh	r3, [r7, #22]
 8003c80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c8c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003c94:	8b7b      	ldrh	r3, [r7, #26]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 8085 	beq.w	8003da6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	6959      	ldr	r1, [r3, #20]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	891a      	ldrh	r2, [r3, #8]
 8003ca8:	8b7b      	ldrh	r3, [r7, #26]
 8003caa:	f006 f811 	bl	8009cd0 <USB_ReadPMA>
 8003cae:	e07a      	b.n	8003da6 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	461a      	mov	r2, r3
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	4413      	add	r3, r2
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	6812      	ldr	r2, [r2, #0]
 8003cc8:	4413      	add	r3, r2
 8003cca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cd4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	699a      	ldr	r2, [r3, #24]
 8003cda:	8b7b      	ldrh	r3, [r7, #26]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d306      	bcc.n	8003cee <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	699a      	ldr	r2, [r3, #24]
 8003ce4:	8b7b      	ldrh	r3, [r7, #26]
 8003ce6:	1ad2      	subs	r2, r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	619a      	str	r2, [r3, #24]
 8003cec:	e002      	b.n	8003cf4 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d123      	bne.n	8003d44 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	461a      	mov	r2, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d16:	83fb      	strh	r3, [r7, #30]
 8003d18:	8bfb      	ldrh	r3, [r7, #30]
 8003d1a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003d1e:	83fb      	strh	r3, [r7, #30]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	461a      	mov	r2, r3
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	441a      	add	r2, r3
 8003d2e:	8bfb      	ldrh	r3, [r7, #30]
 8003d30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003d44:	88fb      	ldrh	r3, [r7, #6]
 8003d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d11f      	bne.n	8003d8e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	461a      	mov	r2, r3
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	4413      	add	r3, r2
 8003d5c:	881b      	ldrh	r3, [r3, #0]
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d68:	83bb      	strh	r3, [r7, #28]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	441a      	add	r2, r3
 8003d78:	8bbb      	ldrh	r3, [r7, #28]
 8003d7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d86:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003d8e:	8b7b      	ldrh	r3, [r7, #26]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d008      	beq.n	8003da6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6818      	ldr	r0, [r3, #0]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	6959      	ldr	r1, [r3, #20]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	895a      	ldrh	r2, [r3, #10]
 8003da0:	8b7b      	ldrh	r3, [r7, #26]
 8003da2:	f005 ff95 	bl	8009cd0 <USB_ReadPMA>
    }
  }

  return count;
 8003da6:	8b7b      	ldrh	r3, [r7, #26]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3720      	adds	r7, #32
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b0a4      	sub	sp, #144	@ 0x90
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003dbe:	88fb      	ldrh	r3, [r7, #6]
 8003dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 81db 	beq.w	8004180 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	4413      	add	r3, r2
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	6812      	ldr	r2, [r2, #0]
 8003de2:	4413      	add	r3, r2
 8003de4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dee:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	699a      	ldr	r2, [r3, #24]
 8003df6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d907      	bls.n	8003e0e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	699a      	ldr	r2, [r3, #24]
 8003e02:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003e06:	1ad2      	subs	r2, r2, r3
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	619a      	str	r2, [r3, #24]
 8003e0c:	e002      	b.n	8003e14 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	2200      	movs	r2, #0
 8003e12:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f040 80b9 	bne.w	8003f90 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	785b      	ldrb	r3, [r3, #1]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d126      	bne.n	8003e74 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	461a      	mov	r2, r3
 8003e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e3a:	4413      	add	r3, r2
 8003e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	00da      	lsls	r2, r3, #3
 8003e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e46:	4413      	add	r3, r2
 8003e48:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e50:	881b      	ldrh	r3, [r3, #0]
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5c:	801a      	strh	r2, [r3, #0]
 8003e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e60:	881b      	ldrh	r3, [r3, #0]
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e70:	801a      	strh	r2, [r3, #0]
 8003e72:	e01a      	b.n	8003eaa <HAL_PCD_EP_DB_Transmit+0xfa>
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	785b      	ldrb	r3, [r3, #1]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d116      	bne.n	8003eaa <HAL_PCD_EP_DB_Transmit+0xfa>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e90:	4413      	add	r3, r2
 8003e92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	00da      	lsls	r2, r3, #3
 8003e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003ea2:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	785b      	ldrb	r3, [r3, #1]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d126      	bne.n	8003f06 <HAL_PCD_EP_DB_Transmit+0x156>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	61fb      	str	r3, [r7, #28]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	461a      	mov	r2, r3
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	4413      	add	r3, r2
 8003ece:	61fb      	str	r3, [r7, #28]
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	00da      	lsls	r2, r3, #3
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	4413      	add	r3, r2
 8003eda:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003ede:	61bb      	str	r3, [r7, #24]
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	881b      	ldrh	r3, [r3, #0]
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	801a      	strh	r2, [r3, #0]
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	881b      	ldrh	r3, [r3, #0]
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003efa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	801a      	strh	r2, [r3, #0]
 8003f04:	e017      	b.n	8003f36 <HAL_PCD_EP_DB_Transmit+0x186>
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	785b      	ldrb	r3, [r3, #1]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d113      	bne.n	8003f36 <HAL_PCD_EP_DB_Transmit+0x186>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	461a      	mov	r2, r3
 8003f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1c:	4413      	add	r3, r2
 8003f1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	00da      	lsls	r2, r3, #3
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	4413      	add	r3, r2
 8003f2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f2e:	623b      	str	r3, [r7, #32]
 8003f30:	6a3b      	ldr	r3, [r7, #32]
 8003f32:	2200      	movs	r2, #0
 8003f34:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f007 fcd8 	bl	800b8f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f000 82fa 	beq.w	8004542 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	4413      	add	r3, r2
 8003f5c:	881b      	ldrh	r3, [r3, #0]
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f68:	82fb      	strh	r3, [r7, #22]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	461a      	mov	r2, r3
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	441a      	add	r2, r3
 8003f78:	8afb      	ldrh	r3, [r7, #22]
 8003f7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	8013      	strh	r3, [r2, #0]
 8003f8e:	e2d8      	b.n	8004542 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003f90:	88fb      	ldrh	r3, [r7, #6]
 8003f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d021      	beq.n	8003fde <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	4413      	add	r3, r2
 8003fa8:	881b      	ldrh	r3, [r3, #0]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fb4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	441a      	add	r2, r3
 8003fc6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003fca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fd2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	f040 82ac 	bne.w	8004542 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	695a      	ldr	r2, [r3, #20]
 8003fee:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003ff2:	441a      	add	r2, r3
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	69da      	ldr	r2, [r3, #28]
 8003ffc:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004000:	441a      	add	r2, r3
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	6a1a      	ldr	r2, [r3, #32]
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	429a      	cmp	r2, r3
 8004010:	d30b      	bcc.n	800402a <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	6a1a      	ldr	r2, [r3, #32]
 800401e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004022:	1ad2      	subs	r2, r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	621a      	str	r2, [r3, #32]
 8004028:	e017      	b.n	800405a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d108      	bne.n	8004044 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 8004032:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004036:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004042:	e00a      	b.n	800405a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	2200      	movs	r2, #0
 8004058:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	785b      	ldrb	r3, [r3, #1]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d165      	bne.n	800412e <HAL_PCD_EP_DB_Transmit+0x37e>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004070:	b29b      	uxth	r3, r3
 8004072:	461a      	mov	r2, r3
 8004074:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004076:	4413      	add	r3, r2
 8004078:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	00da      	lsls	r2, r3, #3
 8004080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004082:	4413      	add	r3, r2
 8004084:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004088:	63bb      	str	r3, [r7, #56]	@ 0x38
 800408a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800408c:	881b      	ldrh	r3, [r3, #0]
 800408e:	b29b      	uxth	r3, r3
 8004090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004094:	b29a      	uxth	r2, r3
 8004096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004098:	801a      	strh	r2, [r3, #0]
 800409a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10a      	bne.n	80040b8 <HAL_PCD_EP_DB_Transmit+0x308>
 80040a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a4:	881b      	ldrh	r3, [r3, #0]
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040b4:	801a      	strh	r2, [r3, #0]
 80040b6:	e057      	b.n	8004168 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80040b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80040be:	d818      	bhi.n	80040f2 <HAL_PCD_EP_DB_Transmit+0x342>
 80040c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040c4:	085b      	lsrs	r3, r3, #1
 80040c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <HAL_PCD_EP_DB_Transmit+0x32a>
 80040d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040d6:	3301      	adds	r3, #1
 80040d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	b29a      	uxth	r2, r3
 80040e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	029b      	lsls	r3, r3, #10
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	4313      	orrs	r3, r2
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ee:	801a      	strh	r2, [r3, #0]
 80040f0:	e03a      	b.n	8004168 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80040f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040f6:	095b      	lsrs	r3, r3, #5
 80040f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040fe:	f003 031f 	and.w	r3, r3, #31
 8004102:	2b00      	cmp	r3, #0
 8004104:	d102      	bne.n	800410c <HAL_PCD_EP_DB_Transmit+0x35c>
 8004106:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004108:	3b01      	subs	r3, #1
 800410a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800410c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410e:	881b      	ldrh	r3, [r3, #0]
 8004110:	b29a      	uxth	r2, r3
 8004112:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004114:	b29b      	uxth	r3, r3
 8004116:	029b      	lsls	r3, r3, #10
 8004118:	b29b      	uxth	r3, r3
 800411a:	4313      	orrs	r3, r2
 800411c:	b29b      	uxth	r3, r3
 800411e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004122:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004126:	b29a      	uxth	r2, r3
 8004128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800412a:	801a      	strh	r2, [r3, #0]
 800412c:	e01c      	b.n	8004168 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	785b      	ldrb	r3, [r3, #1]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d118      	bne.n	8004168 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	647b      	str	r3, [r7, #68]	@ 0x44
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004144:	b29b      	uxth	r3, r3
 8004146:	461a      	mov	r2, r3
 8004148:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800414a:	4413      	add	r3, r2
 800414c:	647b      	str	r3, [r7, #68]	@ 0x44
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	00da      	lsls	r2, r3, #3
 8004154:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004156:	4413      	add	r3, r2
 8004158:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800415c:	643b      	str	r3, [r7, #64]	@ 0x40
 800415e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004162:	b29a      	uxth	r2, r3
 8004164:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004166:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	6959      	ldr	r1, [r3, #20]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	891a      	ldrh	r2, [r3, #8]
 8004174:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004178:	b29b      	uxth	r3, r3
 800417a:	f005 fd66 	bl	8009c4a <USB_WritePMA>
 800417e:	e1e0      	b.n	8004542 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004188:	b29b      	uxth	r3, r3
 800418a:	461a      	mov	r2, r3
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	00db      	lsls	r3, r3, #3
 8004192:	4413      	add	r3, r2
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	4413      	add	r3, r2
 800419a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800419e:	881b      	ldrh	r3, [r3, #0]
 80041a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041a4:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	699a      	ldr	r2, [r3, #24]
 80041ac:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d307      	bcc.n	80041c4 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	699a      	ldr	r2, [r3, #24]
 80041b8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80041bc:	1ad2      	subs	r2, r2, r3
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	619a      	str	r2, [r3, #24]
 80041c2:	e002      	b.n	80041ca <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	2200      	movs	r2, #0
 80041c8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f040 80c0 	bne.w	8004354 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	785b      	ldrb	r3, [r3, #1]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d126      	bne.n	800422a <HAL_PCD_EP_DB_Transmit+0x47a>
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	461a      	mov	r2, r3
 80041ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80041f0:	4413      	add	r3, r2
 80041f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	00da      	lsls	r2, r3, #3
 80041fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80041fc:	4413      	add	r3, r2
 80041fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004202:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004204:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004206:	881b      	ldrh	r3, [r3, #0]
 8004208:	b29b      	uxth	r3, r3
 800420a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800420e:	b29a      	uxth	r2, r3
 8004210:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004212:	801a      	strh	r2, [r3, #0]
 8004214:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004216:	881b      	ldrh	r3, [r3, #0]
 8004218:	b29b      	uxth	r3, r3
 800421a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800421e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004222:	b29a      	uxth	r2, r3
 8004224:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004226:	801a      	strh	r2, [r3, #0]
 8004228:	e01a      	b.n	8004260 <HAL_PCD_EP_DB_Transmit+0x4b0>
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	785b      	ldrb	r3, [r3, #1]
 800422e:	2b01      	cmp	r3, #1
 8004230:	d116      	bne.n	8004260 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	667b      	str	r3, [r7, #100]	@ 0x64
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004240:	b29b      	uxth	r3, r3
 8004242:	461a      	mov	r2, r3
 8004244:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004246:	4413      	add	r3, r2
 8004248:	667b      	str	r3, [r7, #100]	@ 0x64
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	00da      	lsls	r2, r3, #3
 8004250:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004252:	4413      	add	r3, r2
 8004254:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004258:	663b      	str	r3, [r7, #96]	@ 0x60
 800425a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800425c:	2200      	movs	r2, #0
 800425e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	677b      	str	r3, [r7, #116]	@ 0x74
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	785b      	ldrb	r3, [r3, #1]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d12b      	bne.n	80042c6 <HAL_PCD_EP_DB_Transmit+0x516>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800427c:	b29b      	uxth	r3, r3
 800427e:	461a      	mov	r2, r3
 8004280:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004282:	4413      	add	r3, r2
 8004284:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	00da      	lsls	r2, r3, #3
 800428c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800428e:	4413      	add	r3, r2
 8004290:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004294:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004298:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800429c:	881b      	ldrh	r3, [r3, #0]
 800429e:	b29b      	uxth	r3, r3
 80042a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042aa:	801a      	strh	r2, [r3, #0]
 80042ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042b0:	881b      	ldrh	r3, [r3, #0]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042bc:	b29a      	uxth	r2, r3
 80042be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042c2:	801a      	strh	r2, [r3, #0]
 80042c4:	e017      	b.n	80042f6 <HAL_PCD_EP_DB_Transmit+0x546>
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	785b      	ldrb	r3, [r3, #1]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d113      	bne.n	80042f6 <HAL_PCD_EP_DB_Transmit+0x546>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	461a      	mov	r2, r3
 80042da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042dc:	4413      	add	r3, r2
 80042de:	677b      	str	r3, [r7, #116]	@ 0x74
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	00da      	lsls	r2, r3, #3
 80042e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042e8:	4413      	add	r3, r2
 80042ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80042ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80042f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042f2:	2200      	movs	r2, #0
 80042f4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	4619      	mov	r1, r3
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f007 faf8 	bl	800b8f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004302:	88fb      	ldrh	r3, [r7, #6]
 8004304:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004308:	2b00      	cmp	r3, #0
 800430a:	f040 811a 	bne.w	8004542 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	461a      	mov	r2, r3
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4413      	add	r3, r2
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	b29b      	uxth	r3, r3
 8004320:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004324:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004328:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	461a      	mov	r2, r3
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	441a      	add	r2, r3
 800433a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800433e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004342:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004346:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800434a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800434e:	b29b      	uxth	r3, r3
 8004350:	8013      	strh	r3, [r2, #0]
 8004352:	e0f6      	b.n	8004542 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004354:	88fb      	ldrh	r3, [r7, #6]
 8004356:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d121      	bne.n	80043a2 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	461a      	mov	r2, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	881b      	ldrh	r3, [r3, #0]
 800436e:	b29b      	uxth	r3, r3
 8004370:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004378:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	461a      	mov	r2, r3
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	441a      	add	r2, r3
 800438a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800438e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004392:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004396:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800439a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800439e:	b29b      	uxth	r3, r3
 80043a0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	f040 80ca 	bne.w	8004542 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	695a      	ldr	r2, [r3, #20]
 80043b2:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80043b6:	441a      	add	r2, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	69da      	ldr	r2, [r3, #28]
 80043c0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80043c4:	441a      	add	r2, r3
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	6a1a      	ldr	r2, [r3, #32]
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d30b      	bcc.n	80043ee <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	6a1a      	ldr	r2, [r3, #32]
 80043e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043e6:	1ad2      	subs	r2, r2, r3
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	621a      	str	r2, [r3, #32]
 80043ec:	e017      	b.n	800441e <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d108      	bne.n	8004408 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 80043f6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80043fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004406:	e00a      	b.n	800441e <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2200      	movs	r2, #0
 8004414:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	657b      	str	r3, [r7, #84]	@ 0x54
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	785b      	ldrb	r3, [r3, #1]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d165      	bne.n	80044f8 <HAL_PCD_EP_DB_Transmit+0x748>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800443a:	b29b      	uxth	r3, r3
 800443c:	461a      	mov	r2, r3
 800443e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004440:	4413      	add	r3, r2
 8004442:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	00da      	lsls	r2, r3, #3
 800444a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800444c:	4413      	add	r3, r2
 800444e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004452:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004454:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004456:	881b      	ldrh	r3, [r3, #0]
 8004458:	b29b      	uxth	r3, r3
 800445a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800445e:	b29a      	uxth	r2, r3
 8004460:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004462:	801a      	strh	r2, [r3, #0]
 8004464:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10a      	bne.n	8004482 <HAL_PCD_EP_DB_Transmit+0x6d2>
 800446c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800446e:	881b      	ldrh	r3, [r3, #0]
 8004470:	b29b      	uxth	r3, r3
 8004472:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004476:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800447a:	b29a      	uxth	r2, r3
 800447c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800447e:	801a      	strh	r2, [r3, #0]
 8004480:	e054      	b.n	800452c <HAL_PCD_EP_DB_Transmit+0x77c>
 8004482:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004486:	2b3e      	cmp	r3, #62	@ 0x3e
 8004488:	d818      	bhi.n	80044bc <HAL_PCD_EP_DB_Transmit+0x70c>
 800448a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800448e:	085b      	lsrs	r3, r3, #1
 8004490:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004492:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d002      	beq.n	80044a4 <HAL_PCD_EP_DB_Transmit+0x6f4>
 800449e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044a0:	3301      	adds	r3, #1
 80044a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044a6:	881b      	ldrh	r3, [r3, #0]
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	029b      	lsls	r3, r3, #10
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	4313      	orrs	r3, r2
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044b8:	801a      	strh	r2, [r3, #0]
 80044ba:	e037      	b.n	800452c <HAL_PCD_EP_DB_Transmit+0x77c>
 80044bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044c0:	095b      	lsrs	r3, r3, #5
 80044c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044c8:	f003 031f 	and.w	r3, r3, #31
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d102      	bne.n	80044d6 <HAL_PCD_EP_DB_Transmit+0x726>
 80044d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044d2:	3b01      	subs	r3, #1
 80044d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044d8:	881b      	ldrh	r3, [r3, #0]
 80044da:	b29a      	uxth	r2, r3
 80044dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044de:	b29b      	uxth	r3, r3
 80044e0:	029b      	lsls	r3, r3, #10
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	4313      	orrs	r3, r2
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044f4:	801a      	strh	r2, [r3, #0]
 80044f6:	e019      	b.n	800452c <HAL_PCD_EP_DB_Transmit+0x77c>
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	785b      	ldrb	r3, [r3, #1]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d115      	bne.n	800452c <HAL_PCD_EP_DB_Transmit+0x77c>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004508:	b29b      	uxth	r3, r3
 800450a:	461a      	mov	r2, r3
 800450c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800450e:	4413      	add	r3, r2
 8004510:	657b      	str	r3, [r7, #84]	@ 0x54
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	00da      	lsls	r2, r3, #3
 8004518:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800451a:	4413      	add	r3, r2
 800451c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004520:	653b      	str	r3, [r7, #80]	@ 0x50
 8004522:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004526:	b29a      	uxth	r2, r3
 8004528:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800452a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6818      	ldr	r0, [r3, #0]
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	6959      	ldr	r1, [r3, #20]
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	895a      	ldrh	r2, [r3, #10]
 8004538:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800453c:	b29b      	uxth	r3, r3
 800453e:	f005 fb84 	bl	8009c4a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	461a      	mov	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	4413      	add	r3, r2
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	b29b      	uxth	r3, r3
 8004554:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800455c:	82bb      	strh	r3, [r7, #20]
 800455e:	8abb      	ldrh	r3, [r7, #20]
 8004560:	f083 0310 	eor.w	r3, r3, #16
 8004564:	82bb      	strh	r3, [r7, #20]
 8004566:	8abb      	ldrh	r3, [r7, #20]
 8004568:	f083 0320 	eor.w	r3, r3, #32
 800456c:	82bb      	strh	r3, [r7, #20]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	461a      	mov	r2, r3
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	441a      	add	r2, r3
 800457c:	8abb      	ldrh	r3, [r7, #20]
 800457e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004582:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800458a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800458e:	b29b      	uxth	r3, r3
 8004590:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3790      	adds	r7, #144	@ 0x90
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800459c:	b480      	push	{r7}
 800459e:	b087      	sub	sp, #28
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	607b      	str	r3, [r7, #4]
 80045a6:	460b      	mov	r3, r1
 80045a8:	817b      	strh	r3, [r7, #10]
 80045aa:	4613      	mov	r3, r2
 80045ac:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80045ae:	897b      	ldrh	r3, [r7, #10]
 80045b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00b      	beq.n	80045d2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045ba:	897b      	ldrh	r3, [r7, #10]
 80045bc:	f003 0207 	and.w	r2, r3, #7
 80045c0:	4613      	mov	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	4413      	add	r3, r2
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	3310      	adds	r3, #16
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	4413      	add	r3, r2
 80045ce:	617b      	str	r3, [r7, #20]
 80045d0:	e009      	b.n	80045e6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80045d2:	897a      	ldrh	r2, [r7, #10]
 80045d4:	4613      	mov	r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4413      	add	r3, r2
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4413      	add	r3, r2
 80045e4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80045e6:	893b      	ldrh	r3, [r7, #8]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d107      	bne.n	80045fc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	2200      	movs	r2, #0
 80045f0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	80da      	strh	r2, [r3, #6]
 80045fa:	e00b      	b.n	8004614 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	2201      	movs	r2, #1
 8004600:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	b29a      	uxth	r2, r3
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	b29a      	uxth	r2, r3
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	371c      	adds	r7, #28
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
	...

08004624 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800462a:	af00      	add	r7, sp, #0
 800462c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004630:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004634:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004636:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800463a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d102      	bne.n	800464a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	f001 b80a 	b.w	800565e <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800464a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800464e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 8161 	beq.w	8004922 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004660:	4bae      	ldr	r3, [pc, #696]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f003 030c 	and.w	r3, r3, #12
 8004668:	2b04      	cmp	r3, #4
 800466a:	d00c      	beq.n	8004686 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800466c:	4bab      	ldr	r3, [pc, #684]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f003 030c 	and.w	r3, r3, #12
 8004674:	2b08      	cmp	r3, #8
 8004676:	d157      	bne.n	8004728 <HAL_RCC_OscConfig+0x104>
 8004678:	4ba8      	ldr	r3, [pc, #672]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8004680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004684:	d150      	bne.n	8004728 <HAL_RCC_OscConfig+0x104>
 8004686:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800468a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004692:	fa93 f3a3 	rbit	r3, r3
 8004696:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800469a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800469e:	fab3 f383 	clz	r3, r3
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80046a6:	d802      	bhi.n	80046ae <HAL_RCC_OscConfig+0x8a>
 80046a8:	4b9c      	ldr	r3, [pc, #624]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	e015      	b.n	80046da <HAL_RCC_OscConfig+0xb6>
 80046ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046b2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80046ba:	fa93 f3a3 	rbit	r3, r3
 80046be:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80046c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046c6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80046ca:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80046ce:	fa93 f3a3 	rbit	r3, r3
 80046d2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80046d6:	4b91      	ldr	r3, [pc, #580]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 80046d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80046de:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80046e2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80046e6:	fa92 f2a2 	rbit	r2, r2
 80046ea:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80046ee:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80046f2:	fab2 f282 	clz	r2, r2
 80046f6:	b2d2      	uxtb	r2, r2
 80046f8:	f042 0220 	orr.w	r2, r2, #32
 80046fc:	b2d2      	uxtb	r2, r2
 80046fe:	f002 021f 	and.w	r2, r2, #31
 8004702:	2101      	movs	r1, #1
 8004704:	fa01 f202 	lsl.w	r2, r1, r2
 8004708:	4013      	ands	r3, r2
 800470a:	2b00      	cmp	r3, #0
 800470c:	f000 8108 	beq.w	8004920 <HAL_RCC_OscConfig+0x2fc>
 8004710:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004714:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	f040 80ff 	bne.w	8004920 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	f000 bf9b 	b.w	800565e <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004728:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800472c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004738:	d106      	bne.n	8004748 <HAL_RCC_OscConfig+0x124>
 800473a:	4b78      	ldr	r3, [pc, #480]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a77      	ldr	r2, [pc, #476]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 8004740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	e036      	b.n	80047b6 <HAL_RCC_OscConfig+0x192>
 8004748:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800474c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10c      	bne.n	8004772 <HAL_RCC_OscConfig+0x14e>
 8004758:	4b70      	ldr	r3, [pc, #448]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a6f      	ldr	r2, [pc, #444]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 800475e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004762:	6013      	str	r3, [r2, #0]
 8004764:	4b6d      	ldr	r3, [pc, #436]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a6c      	ldr	r2, [pc, #432]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 800476a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800476e:	6013      	str	r3, [r2, #0]
 8004770:	e021      	b.n	80047b6 <HAL_RCC_OscConfig+0x192>
 8004772:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004776:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004782:	d10c      	bne.n	800479e <HAL_RCC_OscConfig+0x17a>
 8004784:	4b65      	ldr	r3, [pc, #404]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a64      	ldr	r2, [pc, #400]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 800478a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800478e:	6013      	str	r3, [r2, #0]
 8004790:	4b62      	ldr	r3, [pc, #392]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a61      	ldr	r2, [pc, #388]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 8004796:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800479a:	6013      	str	r3, [r2, #0]
 800479c:	e00b      	b.n	80047b6 <HAL_RCC_OscConfig+0x192>
 800479e:	4b5f      	ldr	r3, [pc, #380]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a5e      	ldr	r2, [pc, #376]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 80047a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047a8:	6013      	str	r3, [r2, #0]
 80047aa:	4b5c      	ldr	r3, [pc, #368]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a5b      	ldr	r2, [pc, #364]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 80047b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047b4:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d054      	beq.n	8004870 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c6:	f7fd fe99 	bl	80024fc <HAL_GetTick>
 80047ca:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ce:	e00a      	b.n	80047e6 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047d0:	f7fd fe94 	bl	80024fc <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	2b64      	cmp	r3, #100	@ 0x64
 80047de:	d902      	bls.n	80047e6 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	f000 bf3c 	b.w	800565e <HAL_RCC_OscConfig+0x103a>
 80047e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80047ea:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ee:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80047f2:	fa93 f3a3 	rbit	r3, r3
 80047f6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80047fa:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047fe:	fab3 f383 	clz	r3, r3
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b3f      	cmp	r3, #63	@ 0x3f
 8004806:	d802      	bhi.n	800480e <HAL_RCC_OscConfig+0x1ea>
 8004808:	4b44      	ldr	r3, [pc, #272]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	e015      	b.n	800483a <HAL_RCC_OscConfig+0x216>
 800480e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004812:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004816:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800481a:	fa93 f3a3 	rbit	r3, r3
 800481e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8004822:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004826:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800482a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800482e:	fa93 f3a3 	rbit	r3, r3
 8004832:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8004836:	4b39      	ldr	r3, [pc, #228]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 8004838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800483e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8004842:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8004846:	fa92 f2a2 	rbit	r2, r2
 800484a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800484e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8004852:	fab2 f282 	clz	r2, r2
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	f042 0220 	orr.w	r2, r2, #32
 800485c:	b2d2      	uxtb	r2, r2
 800485e:	f002 021f 	and.w	r2, r2, #31
 8004862:	2101      	movs	r1, #1
 8004864:	fa01 f202 	lsl.w	r2, r1, r2
 8004868:	4013      	ands	r3, r2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d0b0      	beq.n	80047d0 <HAL_RCC_OscConfig+0x1ac>
 800486e:	e058      	b.n	8004922 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004870:	f7fd fe44 	bl	80024fc <HAL_GetTick>
 8004874:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004878:	e00a      	b.n	8004890 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800487a:	f7fd fe3f 	bl	80024fc <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b64      	cmp	r3, #100	@ 0x64
 8004888:	d902      	bls.n	8004890 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	f000 bee7 	b.w	800565e <HAL_RCC_OscConfig+0x103a>
 8004890:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004894:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004898:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800489c:	fa93 f3a3 	rbit	r3, r3
 80048a0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80048a4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048a8:	fab3 f383 	clz	r3, r3
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80048b0:	d802      	bhi.n	80048b8 <HAL_RCC_OscConfig+0x294>
 80048b2:	4b1a      	ldr	r3, [pc, #104]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	e015      	b.n	80048e4 <HAL_RCC_OscConfig+0x2c0>
 80048b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048bc:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80048c4:	fa93 f3a3 	rbit	r3, r3
 80048c8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80048cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048d0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80048d4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80048d8:	fa93 f3a3 	rbit	r3, r3
 80048dc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80048e0:	4b0e      	ldr	r3, [pc, #56]	@ (800491c <HAL_RCC_OscConfig+0x2f8>)
 80048e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048e8:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80048ec:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80048f0:	fa92 f2a2 	rbit	r2, r2
 80048f4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80048f8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80048fc:	fab2 f282 	clz	r2, r2
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	f042 0220 	orr.w	r2, r2, #32
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	f002 021f 	and.w	r2, r2, #31
 800490c:	2101      	movs	r1, #1
 800490e:	fa01 f202 	lsl.w	r2, r1, r2
 8004912:	4013      	ands	r3, r2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1b0      	bne.n	800487a <HAL_RCC_OscConfig+0x256>
 8004918:	e003      	b.n	8004922 <HAL_RCC_OscConfig+0x2fe>
 800491a:	bf00      	nop
 800491c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004920:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004922:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004926:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 816d 	beq.w	8004c12 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004938:	4bcd      	ldr	r3, [pc, #820]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f003 030c 	and.w	r3, r3, #12
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00c      	beq.n	800495e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004944:	4bca      	ldr	r3, [pc, #808]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f003 030c 	and.w	r3, r3, #12
 800494c:	2b08      	cmp	r3, #8
 800494e:	d16e      	bne.n	8004a2e <HAL_RCC_OscConfig+0x40a>
 8004950:	4bc7      	ldr	r3, [pc, #796]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8004958:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800495c:	d167      	bne.n	8004a2e <HAL_RCC_OscConfig+0x40a>
 800495e:	2302      	movs	r3, #2
 8004960:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004964:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8004968:	fa93 f3a3 	rbit	r3, r3
 800496c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8004970:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004974:	fab3 f383 	clz	r3, r3
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b3f      	cmp	r3, #63	@ 0x3f
 800497c:	d802      	bhi.n	8004984 <HAL_RCC_OscConfig+0x360>
 800497e:	4bbc      	ldr	r3, [pc, #752]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	e013      	b.n	80049ac <HAL_RCC_OscConfig+0x388>
 8004984:	2302      	movs	r3, #2
 8004986:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800498e:	fa93 f3a3 	rbit	r3, r3
 8004992:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004996:	2302      	movs	r3, #2
 8004998:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800499c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80049a0:	fa93 f3a3 	rbit	r3, r3
 80049a4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80049a8:	4bb1      	ldr	r3, [pc, #708]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 80049aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ac:	2202      	movs	r2, #2
 80049ae:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80049b2:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80049b6:	fa92 f2a2 	rbit	r2, r2
 80049ba:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80049be:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80049c2:	fab2 f282 	clz	r2, r2
 80049c6:	b2d2      	uxtb	r2, r2
 80049c8:	f042 0220 	orr.w	r2, r2, #32
 80049cc:	b2d2      	uxtb	r2, r2
 80049ce:	f002 021f 	and.w	r2, r2, #31
 80049d2:	2101      	movs	r1, #1
 80049d4:	fa01 f202 	lsl.w	r2, r1, r2
 80049d8:	4013      	ands	r3, r2
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00a      	beq.n	80049f4 <HAL_RCC_OscConfig+0x3d0>
 80049de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d002      	beq.n	80049f4 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f000 be35 	b.w	800565e <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049f4:	4b9e      	ldr	r3, [pc, #632]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	21f8      	movs	r1, #248	@ 0xf8
 8004a0a:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0e:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8004a12:	fa91 f1a1 	rbit	r1, r1
 8004a16:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8004a1a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8004a1e:	fab1 f181 	clz	r1, r1
 8004a22:	b2c9      	uxtb	r1, r1
 8004a24:	408b      	lsls	r3, r1
 8004a26:	4992      	ldr	r1, [pc, #584]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a2c:	e0f1      	b.n	8004c12 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 8083 	beq.w	8004b46 <HAL_RCC_OscConfig+0x522>
 8004a40:	2301      	movs	r3, #1
 8004a42:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a46:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004a4a:	fa93 f3a3 	rbit	r3, r3
 8004a4e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8004a52:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a56:	fab3 f383 	clz	r3, r3
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004a60:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	461a      	mov	r2, r3
 8004a68:	2301      	movs	r3, #1
 8004a6a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a6c:	f7fd fd46 	bl	80024fc <HAL_GetTick>
 8004a70:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a74:	e00a      	b.n	8004a8c <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a76:	f7fd fd41 	bl	80024fc <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d902      	bls.n	8004a8c <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	f000 bde9 	b.w	800565e <HAL_RCC_OscConfig+0x103a>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a92:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004a96:	fa93 f3a3 	rbit	r3, r3
 8004a9a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8004a9e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aa2:	fab3 f383 	clz	r3, r3
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b3f      	cmp	r3, #63	@ 0x3f
 8004aaa:	d802      	bhi.n	8004ab2 <HAL_RCC_OscConfig+0x48e>
 8004aac:	4b70      	ldr	r3, [pc, #448]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	e013      	b.n	8004ada <HAL_RCC_OscConfig+0x4b6>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004abc:	fa93 f3a3 	rbit	r3, r3
 8004ac0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8004aca:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004ace:	fa93 f3a3 	rbit	r3, r3
 8004ad2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004ad6:	4b66      	ldr	r3, [pc, #408]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ada:	2202      	movs	r2, #2
 8004adc:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8004ae0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8004ae4:	fa92 f2a2 	rbit	r2, r2
 8004ae8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8004aec:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004af0:	fab2 f282 	clz	r2, r2
 8004af4:	b2d2      	uxtb	r2, r2
 8004af6:	f042 0220 	orr.w	r2, r2, #32
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	f002 021f 	and.w	r2, r2, #31
 8004b00:	2101      	movs	r1, #1
 8004b02:	fa01 f202 	lsl.w	r2, r1, r2
 8004b06:	4013      	ands	r3, r2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0b4      	beq.n	8004a76 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b0c:	4b58      	ldr	r3, [pc, #352]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	691b      	ldr	r3, [r3, #16]
 8004b20:	21f8      	movs	r1, #248	@ 0xf8
 8004b22:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b26:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8004b2a:	fa91 f1a1 	rbit	r1, r1
 8004b2e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8004b32:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004b36:	fab1 f181 	clz	r1, r1
 8004b3a:	b2c9      	uxtb	r1, r1
 8004b3c:	408b      	lsls	r3, r1
 8004b3e:	494c      	ldr	r1, [pc, #304]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	600b      	str	r3, [r1, #0]
 8004b44:	e065      	b.n	8004c12 <HAL_RCC_OscConfig+0x5ee>
 8004b46:	2301      	movs	r3, #1
 8004b48:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004b50:	fa93 f3a3 	rbit	r3, r3
 8004b54:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8004b58:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b5c:	fab3 f383 	clz	r3, r3
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004b66:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	2300      	movs	r3, #0
 8004b70:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b72:	f7fd fcc3 	bl	80024fc <HAL_GetTick>
 8004b76:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b7a:	e00a      	b.n	8004b92 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b7c:	f7fd fcbe 	bl	80024fc <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d902      	bls.n	8004b92 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	f000 bd66 	b.w	800565e <HAL_RCC_OscConfig+0x103a>
 8004b92:	2302      	movs	r3, #2
 8004b94:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b98:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b9c:	fa93 f3a3 	rbit	r3, r3
 8004ba0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8004ba4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ba8:	fab3 f383 	clz	r3, r3
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	2b3f      	cmp	r3, #63	@ 0x3f
 8004bb0:	d802      	bhi.n	8004bb8 <HAL_RCC_OscConfig+0x594>
 8004bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	e013      	b.n	8004be0 <HAL_RCC_OscConfig+0x5bc>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004bc2:	fa93 f3a3 	rbit	r3, r3
 8004bc6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004bca:	2302      	movs	r3, #2
 8004bcc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004bd0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004bd4:	fa93 f3a3 	rbit	r3, r3
 8004bd8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004bdc:	4b24      	ldr	r3, [pc, #144]	@ (8004c70 <HAL_RCC_OscConfig+0x64c>)
 8004bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be0:	2202      	movs	r2, #2
 8004be2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8004be6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004bea:	fa92 f2a2 	rbit	r2, r2
 8004bee:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8004bf2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004bf6:	fab2 f282 	clz	r2, r2
 8004bfa:	b2d2      	uxtb	r2, r2
 8004bfc:	f042 0220 	orr.w	r2, r2, #32
 8004c00:	b2d2      	uxtb	r2, r2
 8004c02:	f002 021f 	and.w	r2, r2, #31
 8004c06:	2101      	movs	r1, #1
 8004c08:	fa01 f202 	lsl.w	r2, r1, r2
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1b4      	bne.n	8004b7c <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c16:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0308 	and.w	r3, r3, #8
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 8119 	beq.w	8004e5a <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f000 8082 	beq.w	8004d3e <HAL_RCC_OscConfig+0x71a>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c44:	fa93 f3a3 	rbit	r3, r3
 8004c48:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8004c4c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c50:	fab3 f383 	clz	r3, r3
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	461a      	mov	r2, r3
 8004c58:	4b06      	ldr	r3, [pc, #24]	@ (8004c74 <HAL_RCC_OscConfig+0x650>)
 8004c5a:	4413      	add	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	461a      	mov	r2, r3
 8004c60:	2301      	movs	r3, #1
 8004c62:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c64:	f7fd fc4a 	bl	80024fc <HAL_GetTick>
 8004c68:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c6c:	e00f      	b.n	8004c8e <HAL_RCC_OscConfig+0x66a>
 8004c6e:	bf00      	nop
 8004c70:	40021000 	.word	0x40021000
 8004c74:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c78:	f7fd fc40 	bl	80024fc <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d902      	bls.n	8004c8e <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	f000 bce8 	b.w	800565e <HAL_RCC_OscConfig+0x103a>
 8004c8e:	2302      	movs	r3, #2
 8004c90:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c98:	fa93 f2a3 	rbit	r2, r3
 8004c9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ca0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004ca4:	601a      	str	r2, [r3, #0]
 8004ca6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004caa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004cae:	2202      	movs	r2, #2
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	fa93 f2a3 	rbit	r2, r3
 8004cc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	601a      	str	r2, [r3, #0]
 8004cd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cda:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	fa93 f2a3 	rbit	r2, r3
 8004ce4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ce8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004cec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cee:	4bb0      	ldr	r3, [pc, #704]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004cf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cf2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cf6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004cfa:	2102      	movs	r1, #2
 8004cfc:	6019      	str	r1, [r3, #0]
 8004cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d02:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	fa93 f1a3 	rbit	r1, r3
 8004d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d10:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004d14:	6019      	str	r1, [r3, #0]
  return result;
 8004d16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d1a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	fab3 f383 	clz	r3, r3
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	f003 031f 	and.w	r3, r3, #31
 8004d30:	2101      	movs	r1, #1
 8004d32:	fa01 f303 	lsl.w	r3, r1, r3
 8004d36:	4013      	ands	r3, r2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d09d      	beq.n	8004c78 <HAL_RCC_OscConfig+0x654>
 8004d3c:	e08d      	b.n	8004e5a <HAL_RCC_OscConfig+0x836>
 8004d3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d42:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004d46:	2201      	movs	r2, #1
 8004d48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d4e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	fa93 f2a3 	rbit	r2, r3
 8004d58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d5c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004d60:	601a      	str	r2, [r3, #0]
  return result;
 8004d62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d66:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004d6a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d6c:	fab3 f383 	clz	r3, r3
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	461a      	mov	r2, r3
 8004d74:	4b8f      	ldr	r3, [pc, #572]	@ (8004fb4 <HAL_RCC_OscConfig+0x990>)
 8004d76:	4413      	add	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d80:	f7fd fbbc 	bl	80024fc <HAL_GetTick>
 8004d84:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d88:	e00a      	b.n	8004da0 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d8a:	f7fd fbb7 	bl	80024fc <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d902      	bls.n	8004da0 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	f000 bc5f 	b.w	800565e <HAL_RCC_OscConfig+0x103a>
 8004da0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004da4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004da8:	2202      	movs	r2, #2
 8004daa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004db0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	fa93 f2a3 	rbit	r2, r3
 8004dba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dbe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dc8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004dcc:	2202      	movs	r2, #2
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dd4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	fa93 f2a3 	rbit	r2, r3
 8004dde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004de2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004df0:	2202      	movs	r2, #2
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004df8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	fa93 f2a3 	rbit	r2, r3
 8004e02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e06:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004e0a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e0c:	4b68      	ldr	r3, [pc, #416]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004e0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e14:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004e18:	2102      	movs	r1, #2
 8004e1a:	6019      	str	r1, [r3, #0]
 8004e1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e20:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	fa93 f1a3 	rbit	r1, r3
 8004e2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e2e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004e32:	6019      	str	r1, [r3, #0]
  return result;
 8004e34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e38:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	fab3 f383 	clz	r3, r3
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	f003 031f 	and.w	r3, r3, #31
 8004e4e:	2101      	movs	r1, #1
 8004e50:	fa01 f303 	lsl.w	r3, r1, r3
 8004e54:	4013      	ands	r3, r2
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d197      	bne.n	8004d8a <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e5e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f000 819c 	beq.w	80051a8 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e70:	2300      	movs	r3, #0
 8004e72:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e76:	4b4e      	ldr	r3, [pc, #312]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d116      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e82:	4b4b      	ldr	r3, [pc, #300]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004e84:	69db      	ldr	r3, [r3, #28]
 8004e86:	4a4a      	ldr	r2, [pc, #296]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e8c:	61d3      	str	r3, [r2, #28]
 8004e8e:	4b48      	ldr	r3, [pc, #288]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004e90:	69db      	ldr	r3, [r3, #28]
 8004e92:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ea4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004ea8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eb0:	4b41      	ldr	r3, [pc, #260]	@ (8004fb8 <HAL_RCC_OscConfig+0x994>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d11a      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ebc:	4b3e      	ldr	r3, [pc, #248]	@ (8004fb8 <HAL_RCC_OscConfig+0x994>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a3d      	ldr	r2, [pc, #244]	@ (8004fb8 <HAL_RCC_OscConfig+0x994>)
 8004ec2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ec8:	f7fd fb18 	bl	80024fc <HAL_GetTick>
 8004ecc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ed0:	e009      	b.n	8004ee6 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ed2:	f7fd fb13 	bl	80024fc <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b64      	cmp	r3, #100	@ 0x64
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e3bb      	b.n	800565e <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee6:	4b34      	ldr	r3, [pc, #208]	@ (8004fb8 <HAL_RCC_OscConfig+0x994>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d0ef      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ef2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ef6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d106      	bne.n	8004f10 <HAL_RCC_OscConfig+0x8ec>
 8004f02:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	4a2a      	ldr	r2, [pc, #168]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f08:	f043 0301 	orr.w	r3, r3, #1
 8004f0c:	6213      	str	r3, [r2, #32]
 8004f0e:	e035      	b.n	8004f7c <HAL_RCC_OscConfig+0x958>
 8004f10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10c      	bne.n	8004f3a <HAL_RCC_OscConfig+0x916>
 8004f20:	4b23      	ldr	r3, [pc, #140]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f22:	6a1b      	ldr	r3, [r3, #32]
 8004f24:	4a22      	ldr	r2, [pc, #136]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f26:	f023 0301 	bic.w	r3, r3, #1
 8004f2a:	6213      	str	r3, [r2, #32]
 8004f2c:	4b20      	ldr	r3, [pc, #128]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	4a1f      	ldr	r2, [pc, #124]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f32:	f023 0304 	bic.w	r3, r3, #4
 8004f36:	6213      	str	r3, [r2, #32]
 8004f38:	e020      	b.n	8004f7c <HAL_RCC_OscConfig+0x958>
 8004f3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	2b05      	cmp	r3, #5
 8004f48:	d10c      	bne.n	8004f64 <HAL_RCC_OscConfig+0x940>
 8004f4a:	4b19      	ldr	r3, [pc, #100]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	4a18      	ldr	r2, [pc, #96]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f50:	f043 0304 	orr.w	r3, r3, #4
 8004f54:	6213      	str	r3, [r2, #32]
 8004f56:	4b16      	ldr	r3, [pc, #88]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	4a15      	ldr	r2, [pc, #84]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f5c:	f043 0301 	orr.w	r3, r3, #1
 8004f60:	6213      	str	r3, [r2, #32]
 8004f62:	e00b      	b.n	8004f7c <HAL_RCC_OscConfig+0x958>
 8004f64:	4b12      	ldr	r3, [pc, #72]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	4a11      	ldr	r2, [pc, #68]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f6a:	f023 0301 	bic.w	r3, r3, #1
 8004f6e:	6213      	str	r3, [r2, #32]
 8004f70:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f72:	6a1b      	ldr	r3, [r3, #32]
 8004f74:	4a0e      	ldr	r2, [pc, #56]	@ (8004fb0 <HAL_RCC_OscConfig+0x98c>)
 8004f76:	f023 0304 	bic.w	r3, r3, #4
 8004f7a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	f000 8085 	beq.w	8005098 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f8e:	f7fd fab5 	bl	80024fc <HAL_GetTick>
 8004f92:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f96:	e011      	b.n	8004fbc <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f98:	f7fd fab0 	bl	80024fc <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d907      	bls.n	8004fbc <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e356      	b.n	800565e <HAL_RCC_OscConfig+0x103a>
 8004fb0:	40021000 	.word	0x40021000
 8004fb4:	10908120 	.word	0x10908120
 8004fb8:	40007000 	.word	0x40007000
 8004fbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fc0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004fc4:	2202      	movs	r2, #2
 8004fc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fcc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	fa93 f2a3 	rbit	r2, r3
 8004fd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fda:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fe4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004fe8:	2202      	movs	r2, #2
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ff0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	fa93 f2a3 	rbit	r2, r3
 8004ffa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ffe:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005002:	601a      	str	r2, [r3, #0]
  return result;
 8005004:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005008:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800500c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800500e:	fab3 f383 	clz	r3, r3
 8005012:	b2db      	uxtb	r3, r3
 8005014:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d102      	bne.n	8005024 <HAL_RCC_OscConfig+0xa00>
 800501e:	4b98      	ldr	r3, [pc, #608]	@ (8005280 <HAL_RCC_OscConfig+0xc5c>)
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	e013      	b.n	800504c <HAL_RCC_OscConfig+0xa28>
 8005024:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005028:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800502c:	2202      	movs	r2, #2
 800502e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005030:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005034:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	fa93 f2a3 	rbit	r2, r3
 800503e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005042:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8005046:	601a      	str	r2, [r3, #0]
 8005048:	4b8d      	ldr	r3, [pc, #564]	@ (8005280 <HAL_RCC_OscConfig+0xc5c>)
 800504a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005050:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005054:	2102      	movs	r1, #2
 8005056:	6011      	str	r1, [r2, #0]
 8005058:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800505c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005060:	6812      	ldr	r2, [r2, #0]
 8005062:	fa92 f1a2 	rbit	r1, r2
 8005066:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800506a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800506e:	6011      	str	r1, [r2, #0]
  return result;
 8005070:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005074:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8005078:	6812      	ldr	r2, [r2, #0]
 800507a:	fab2 f282 	clz	r2, r2
 800507e:	b2d2      	uxtb	r2, r2
 8005080:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005084:	b2d2      	uxtb	r2, r2
 8005086:	f002 021f 	and.w	r2, r2, #31
 800508a:	2101      	movs	r1, #1
 800508c:	fa01 f202 	lsl.w	r2, r1, r2
 8005090:	4013      	ands	r3, r2
 8005092:	2b00      	cmp	r3, #0
 8005094:	d080      	beq.n	8004f98 <HAL_RCC_OscConfig+0x974>
 8005096:	e07d      	b.n	8005194 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005098:	f7fd fa30 	bl	80024fc <HAL_GetTick>
 800509c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050a0:	e00b      	b.n	80050ba <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050a2:	f7fd fa2b 	bl	80024fc <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e2d1      	b.n	800565e <HAL_RCC_OscConfig+0x103a>
 80050ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050be:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80050c2:	2202      	movs	r2, #2
 80050c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050ca:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	fa93 f2a3 	rbit	r2, r3
 80050d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050d8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80050dc:	601a      	str	r2, [r3, #0]
 80050de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050e2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80050e6:	2202      	movs	r2, #2
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050ee:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	fa93 f2a3 	rbit	r2, r3
 80050f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050fc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005100:	601a      	str	r2, [r3, #0]
  return result;
 8005102:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005106:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800510a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800510c:	fab3 f383 	clz	r3, r3
 8005110:	b2db      	uxtb	r3, r3
 8005112:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	d102      	bne.n	8005122 <HAL_RCC_OscConfig+0xafe>
 800511c:	4b58      	ldr	r3, [pc, #352]	@ (8005280 <HAL_RCC_OscConfig+0xc5c>)
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	e013      	b.n	800514a <HAL_RCC_OscConfig+0xb26>
 8005122:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005126:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800512a:	2202      	movs	r2, #2
 800512c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005132:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	fa93 f2a3 	rbit	r2, r3
 800513c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005140:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8005144:	601a      	str	r2, [r3, #0]
 8005146:	4b4e      	ldr	r3, [pc, #312]	@ (8005280 <HAL_RCC_OscConfig+0xc5c>)
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800514e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005152:	2102      	movs	r1, #2
 8005154:	6011      	str	r1, [r2, #0]
 8005156:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800515a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800515e:	6812      	ldr	r2, [r2, #0]
 8005160:	fa92 f1a2 	rbit	r1, r2
 8005164:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005168:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800516c:	6011      	str	r1, [r2, #0]
  return result;
 800516e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005172:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8005176:	6812      	ldr	r2, [r2, #0]
 8005178:	fab2 f282 	clz	r2, r2
 800517c:	b2d2      	uxtb	r2, r2
 800517e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005182:	b2d2      	uxtb	r2, r2
 8005184:	f002 021f 	and.w	r2, r2, #31
 8005188:	2101      	movs	r1, #1
 800518a:	fa01 f202 	lsl.w	r2, r1, r2
 800518e:	4013      	ands	r3, r2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d186      	bne.n	80050a2 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005194:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8005198:	2b01      	cmp	r3, #1
 800519a:	d105      	bne.n	80051a8 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800519c:	4b38      	ldr	r3, [pc, #224]	@ (8005280 <HAL_RCC_OscConfig+0xc5c>)
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	4a37      	ldr	r2, [pc, #220]	@ (8005280 <HAL_RCC_OscConfig+0xc5c>)
 80051a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051a6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 8251 	beq.w	800565c <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051ba:	4b31      	ldr	r3, [pc, #196]	@ (8005280 <HAL_RCC_OscConfig+0xc5c>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f003 030c 	and.w	r3, r3, #12
 80051c2:	2b08      	cmp	r3, #8
 80051c4:	f000 820f 	beq.w	80055e6 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	f040 8165 	bne.w	80054a4 <HAL_RCC_OscConfig+0xe80>
 80051da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051de:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80051e2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80051e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051ec:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	fa93 f2a3 	rbit	r2, r3
 80051f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051fa:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80051fe:	601a      	str	r2, [r3, #0]
  return result;
 8005200:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005204:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005208:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520a:	fab3 f383 	clz	r3, r3
 800520e:	b2db      	uxtb	r3, r3
 8005210:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005214:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	461a      	mov	r2, r3
 800521c:	2300      	movs	r3, #0
 800521e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005220:	f7fd f96c 	bl	80024fc <HAL_GetTick>
 8005224:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005228:	e009      	b.n	800523e <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800522a:	f7fd f967 	bl	80024fc <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e20f      	b.n	800565e <HAL_RCC_OscConfig+0x103a>
 800523e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005242:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005246:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800524a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800524c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005250:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	fa93 f2a3 	rbit	r2, r3
 800525a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800525e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8005262:	601a      	str	r2, [r3, #0]
  return result;
 8005264:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005268:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800526c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800526e:	fab3 f383 	clz	r3, r3
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b3f      	cmp	r3, #63	@ 0x3f
 8005276:	d805      	bhi.n	8005284 <HAL_RCC_OscConfig+0xc60>
 8005278:	4b01      	ldr	r3, [pc, #4]	@ (8005280 <HAL_RCC_OscConfig+0xc5c>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	e02a      	b.n	80052d4 <HAL_RCC_OscConfig+0xcb0>
 800527e:	bf00      	nop
 8005280:	40021000 	.word	0x40021000
 8005284:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005288:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800528c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005290:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005292:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005296:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	fa93 f2a3 	rbit	r2, r3
 80052a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052a4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052ae:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80052b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80052b6:	601a      	str	r2, [r3, #0]
 80052b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052bc:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	fa93 f2a3 	rbit	r2, r3
 80052c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052ca:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	4bca      	ldr	r3, [pc, #808]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 80052d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052d8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80052dc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80052e0:	6011      	str	r1, [r2, #0]
 80052e2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052e6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80052ea:	6812      	ldr	r2, [r2, #0]
 80052ec:	fa92 f1a2 	rbit	r1, r2
 80052f0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052f4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80052f8:	6011      	str	r1, [r2, #0]
  return result;
 80052fa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052fe:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8005302:	6812      	ldr	r2, [r2, #0]
 8005304:	fab2 f282 	clz	r2, r2
 8005308:	b2d2      	uxtb	r2, r2
 800530a:	f042 0220 	orr.w	r2, r2, #32
 800530e:	b2d2      	uxtb	r2, r2
 8005310:	f002 021f 	and.w	r2, r2, #31
 8005314:	2101      	movs	r1, #1
 8005316:	fa01 f202 	lsl.w	r2, r1, r2
 800531a:	4013      	ands	r3, r2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d184      	bne.n	800522a <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005320:	4bb6      	ldr	r3, [pc, #728]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 8005322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005324:	f023 020f 	bic.w	r2, r3, #15
 8005328:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800532c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005334:	49b1      	ldr	r1, [pc, #708]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 8005336:	4313      	orrs	r3, r2
 8005338:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800533a:	4bb0      	ldr	r3, [pc, #704]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8005342:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005346:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6a19      	ldr	r1, [r3, #32]
 800534e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005352:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	430b      	orrs	r3, r1
 800535c:	49a7      	ldr	r1, [pc, #668]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 800535e:	4313      	orrs	r3, r2
 8005360:	604b      	str	r3, [r1, #4]
 8005362:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005366:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800536a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800536e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005370:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005374:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	fa93 f2a3 	rbit	r2, r3
 800537e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005382:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8005386:	601a      	str	r2, [r3, #0]
  return result;
 8005388:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800538c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8005390:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005392:	fab3 f383 	clz	r3, r3
 8005396:	b2db      	uxtb	r3, r3
 8005398:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800539c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	461a      	mov	r2, r3
 80053a4:	2301      	movs	r3, #1
 80053a6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a8:	f7fd f8a8 	bl	80024fc <HAL_GetTick>
 80053ac:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053b0:	e009      	b.n	80053c6 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053b2:	f7fd f8a3 	bl	80024fc <HAL_GetTick>
 80053b6:	4602      	mov	r2, r0
 80053b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e14b      	b.n	800565e <HAL_RCC_OscConfig+0x103a>
 80053c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053ca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80053ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80053d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053d8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	fa93 f2a3 	rbit	r2, r3
 80053e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053e6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80053ea:	601a      	str	r2, [r3, #0]
  return result;
 80053ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053f0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80053f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053f6:	fab3 f383 	clz	r3, r3
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80053fe:	d802      	bhi.n	8005406 <HAL_RCC_OscConfig+0xde2>
 8005400:	4b7e      	ldr	r3, [pc, #504]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	e027      	b.n	8005456 <HAL_RCC_OscConfig+0xe32>
 8005406:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800540a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800540e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005412:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005414:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005418:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	fa93 f2a3 	rbit	r2, r3
 8005422:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005426:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005430:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005434:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800543e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	fa93 f2a3 	rbit	r2, r3
 8005448:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800544c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8005450:	601a      	str	r2, [r3, #0]
 8005452:	4b6a      	ldr	r3, [pc, #424]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800545a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800545e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005462:	6011      	str	r1, [r2, #0]
 8005464:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005468:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800546c:	6812      	ldr	r2, [r2, #0]
 800546e:	fa92 f1a2 	rbit	r1, r2
 8005472:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005476:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800547a:	6011      	str	r1, [r2, #0]
  return result;
 800547c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005480:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8005484:	6812      	ldr	r2, [r2, #0]
 8005486:	fab2 f282 	clz	r2, r2
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	f042 0220 	orr.w	r2, r2, #32
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	f002 021f 	and.w	r2, r2, #31
 8005496:	2101      	movs	r1, #1
 8005498:	fa01 f202 	lsl.w	r2, r1, r2
 800549c:	4013      	ands	r3, r2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d087      	beq.n	80053b2 <HAL_RCC_OscConfig+0xd8e>
 80054a2:	e0db      	b.n	800565c <HAL_RCC_OscConfig+0x1038>
 80054a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80054a8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80054ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80054b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80054b6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	fa93 f2a3 	rbit	r2, r3
 80054c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80054c4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80054c8:	601a      	str	r2, [r3, #0]
  return result;
 80054ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80054ce:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80054d2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054d4:	fab3 f383 	clz	r3, r3
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80054de:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	461a      	mov	r2, r3
 80054e6:	2300      	movs	r3, #0
 80054e8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ea:	f7fd f807 	bl	80024fc <HAL_GetTick>
 80054ee:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054f2:	e009      	b.n	8005508 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054f4:	f7fd f802 	bl	80024fc <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	2b02      	cmp	r3, #2
 8005502:	d901      	bls.n	8005508 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e0aa      	b.n	800565e <HAL_RCC_OscConfig+0x103a>
 8005508:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800550c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8005510:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005514:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005516:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800551a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	fa93 f2a3 	rbit	r2, r3
 8005524:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005528:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800552c:	601a      	str	r2, [r3, #0]
  return result;
 800552e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005532:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005536:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005538:	fab3 f383 	clz	r3, r3
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005540:	d802      	bhi.n	8005548 <HAL_RCC_OscConfig+0xf24>
 8005542:	4b2e      	ldr	r3, [pc, #184]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	e027      	b.n	8005598 <HAL_RCC_OscConfig+0xf74>
 8005548:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800554c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8005550:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005554:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005556:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800555a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	fa93 f2a3 	rbit	r2, r3
 8005564:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005568:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005572:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8005576:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800557a:	601a      	str	r2, [r3, #0]
 800557c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005580:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	fa93 f2a3 	rbit	r2, r3
 800558a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800558e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	4b19      	ldr	r3, [pc, #100]	@ (80055fc <HAL_RCC_OscConfig+0xfd8>)
 8005596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005598:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800559c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80055a0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80055a4:	6011      	str	r1, [r2, #0]
 80055a6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80055aa:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80055ae:	6812      	ldr	r2, [r2, #0]
 80055b0:	fa92 f1a2 	rbit	r1, r2
 80055b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80055b8:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80055bc:	6011      	str	r1, [r2, #0]
  return result;
 80055be:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80055c2:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80055c6:	6812      	ldr	r2, [r2, #0]
 80055c8:	fab2 f282 	clz	r2, r2
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	f042 0220 	orr.w	r2, r2, #32
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	f002 021f 	and.w	r2, r2, #31
 80055d8:	2101      	movs	r1, #1
 80055da:	fa01 f202 	lsl.w	r2, r1, r2
 80055de:	4013      	ands	r3, r2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d187      	bne.n	80054f4 <HAL_RCC_OscConfig+0xed0>
 80055e4:	e03a      	b.n	800565c <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80055ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d104      	bne.n	8005600 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e031      	b.n	800565e <HAL_RCC_OscConfig+0x103a>
 80055fa:	bf00      	nop
 80055fc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005600:	4b19      	ldr	r3, [pc, #100]	@ (8005668 <HAL_RCC_OscConfig+0x1044>)
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8005608:	4b17      	ldr	r3, [pc, #92]	@ (8005668 <HAL_RCC_OscConfig+0x1044>)
 800560a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560c:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005610:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005614:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8005618:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800561c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	69db      	ldr	r3, [r3, #28]
 8005624:	429a      	cmp	r2, r3
 8005626:	d117      	bne.n	8005658 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005628:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800562c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005630:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005634:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800563c:	429a      	cmp	r2, r3
 800563e:	d10b      	bne.n	8005658 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8005640:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005644:	f003 020f 	and.w	r2, r3, #15
 8005648:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800564c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005654:	429a      	cmp	r2, r3
 8005656:	d001      	beq.n	800565c <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e000      	b.n	800565e <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	40021000 	.word	0x40021000

0800566c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b09e      	sub	sp, #120	@ 0x78
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005676:	2300      	movs	r3, #0
 8005678:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e154      	b.n	800592e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005684:	4b89      	ldr	r3, [pc, #548]	@ (80058ac <HAL_RCC_ClockConfig+0x240>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d910      	bls.n	80056b4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005692:	4b86      	ldr	r3, [pc, #536]	@ (80058ac <HAL_RCC_ClockConfig+0x240>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f023 0207 	bic.w	r2, r3, #7
 800569a:	4984      	ldr	r1, [pc, #528]	@ (80058ac <HAL_RCC_ClockConfig+0x240>)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	4313      	orrs	r3, r2
 80056a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056a2:	4b82      	ldr	r3, [pc, #520]	@ (80058ac <HAL_RCC_ClockConfig+0x240>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0307 	and.w	r3, r3, #7
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d001      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e13c      	b.n	800592e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056c0:	4b7b      	ldr	r3, [pc, #492]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	4978      	ldr	r1, [pc, #480]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f000 80cd 	beq.w	800587a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d137      	bne.n	8005758 <HAL_RCC_ClockConfig+0xec>
 80056e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80056ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056f0:	fa93 f3a3 	rbit	r3, r3
 80056f4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80056f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056f8:	fab3 f383 	clz	r3, r3
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8005700:	d802      	bhi.n	8005708 <HAL_RCC_ClockConfig+0x9c>
 8005702:	4b6b      	ldr	r3, [pc, #428]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	e00f      	b.n	8005728 <HAL_RCC_ClockConfig+0xbc>
 8005708:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800570c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800570e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005710:	fa93 f3a3 	rbit	r3, r3
 8005714:	667b      	str	r3, [r7, #100]	@ 0x64
 8005716:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800571a:	663b      	str	r3, [r7, #96]	@ 0x60
 800571c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800571e:	fa93 f3a3 	rbit	r3, r3
 8005722:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005724:	4b62      	ldr	r3, [pc, #392]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800572c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800572e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005730:	fa92 f2a2 	rbit	r2, r2
 8005734:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8005736:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005738:	fab2 f282 	clz	r2, r2
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	f042 0220 	orr.w	r2, r2, #32
 8005742:	b2d2      	uxtb	r2, r2
 8005744:	f002 021f 	and.w	r2, r2, #31
 8005748:	2101      	movs	r1, #1
 800574a:	fa01 f202 	lsl.w	r2, r1, r2
 800574e:	4013      	ands	r3, r2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d171      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e0ea      	b.n	800592e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	2b02      	cmp	r3, #2
 800575e:	d137      	bne.n	80057d0 <HAL_RCC_ClockConfig+0x164>
 8005760:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005764:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005766:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005768:	fa93 f3a3 	rbit	r3, r3
 800576c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800576e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005770:	fab3 f383 	clz	r3, r3
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b3f      	cmp	r3, #63	@ 0x3f
 8005778:	d802      	bhi.n	8005780 <HAL_RCC_ClockConfig+0x114>
 800577a:	4b4d      	ldr	r3, [pc, #308]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	e00f      	b.n	80057a0 <HAL_RCC_ClockConfig+0x134>
 8005780:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005784:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005788:	fa93 f3a3 	rbit	r3, r3
 800578c:	647b      	str	r3, [r7, #68]	@ 0x44
 800578e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005792:	643b      	str	r3, [r7, #64]	@ 0x40
 8005794:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005796:	fa93 f3a3 	rbit	r3, r3
 800579a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800579c:	4b44      	ldr	r3, [pc, #272]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 800579e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80057a4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80057a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057a8:	fa92 f2a2 	rbit	r2, r2
 80057ac:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80057ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80057b0:	fab2 f282 	clz	r2, r2
 80057b4:	b2d2      	uxtb	r2, r2
 80057b6:	f042 0220 	orr.w	r2, r2, #32
 80057ba:	b2d2      	uxtb	r2, r2
 80057bc:	f002 021f 	and.w	r2, r2, #31
 80057c0:	2101      	movs	r1, #1
 80057c2:	fa01 f202 	lsl.w	r2, r1, r2
 80057c6:	4013      	ands	r3, r2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d135      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e0ae      	b.n	800592e <HAL_RCC_ClockConfig+0x2c2>
 80057d0:	2302      	movs	r3, #2
 80057d2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d6:	fa93 f3a3 	rbit	r3, r3
 80057da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80057dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057de:	fab3 f383 	clz	r3, r3
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80057e6:	d802      	bhi.n	80057ee <HAL_RCC_ClockConfig+0x182>
 80057e8:	4b31      	ldr	r3, [pc, #196]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	e00d      	b.n	800580a <HAL_RCC_ClockConfig+0x19e>
 80057ee:	2302      	movs	r3, #2
 80057f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f4:	fa93 f3a3 	rbit	r3, r3
 80057f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057fa:	2302      	movs	r3, #2
 80057fc:	623b      	str	r3, [r7, #32]
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	fa93 f3a3 	rbit	r3, r3
 8005804:	61fb      	str	r3, [r7, #28]
 8005806:	4b2a      	ldr	r3, [pc, #168]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 8005808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580a:	2202      	movs	r2, #2
 800580c:	61ba      	str	r2, [r7, #24]
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	fa92 f2a2 	rbit	r2, r2
 8005814:	617a      	str	r2, [r7, #20]
  return result;
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	fab2 f282 	clz	r2, r2
 800581c:	b2d2      	uxtb	r2, r2
 800581e:	f042 0220 	orr.w	r2, r2, #32
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	f002 021f 	and.w	r2, r2, #31
 8005828:	2101      	movs	r1, #1
 800582a:	fa01 f202 	lsl.w	r2, r1, r2
 800582e:	4013      	ands	r3, r2
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e07a      	b.n	800592e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005838:	4b1d      	ldr	r3, [pc, #116]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f023 0203 	bic.w	r2, r3, #3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	491a      	ldr	r1, [pc, #104]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 8005846:	4313      	orrs	r3, r2
 8005848:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800584a:	f7fc fe57 	bl	80024fc <HAL_GetTick>
 800584e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005850:	e00a      	b.n	8005868 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005852:	f7fc fe53 	bl	80024fc <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005860:	4293      	cmp	r3, r2
 8005862:	d901      	bls.n	8005868 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e062      	b.n	800592e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005868:	4b11      	ldr	r3, [pc, #68]	@ (80058b0 <HAL_RCC_ClockConfig+0x244>)
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f003 020c 	and.w	r2, r3, #12
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	429a      	cmp	r2, r3
 8005878:	d1eb      	bne.n	8005852 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800587a:	4b0c      	ldr	r3, [pc, #48]	@ (80058ac <HAL_RCC_ClockConfig+0x240>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0307 	and.w	r3, r3, #7
 8005882:	683a      	ldr	r2, [r7, #0]
 8005884:	429a      	cmp	r2, r3
 8005886:	d215      	bcs.n	80058b4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005888:	4b08      	ldr	r3, [pc, #32]	@ (80058ac <HAL_RCC_ClockConfig+0x240>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f023 0207 	bic.w	r2, r3, #7
 8005890:	4906      	ldr	r1, [pc, #24]	@ (80058ac <HAL_RCC_ClockConfig+0x240>)
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	4313      	orrs	r3, r2
 8005896:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005898:	4b04      	ldr	r3, [pc, #16]	@ (80058ac <HAL_RCC_ClockConfig+0x240>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0307 	and.w	r3, r3, #7
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d006      	beq.n	80058b4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e041      	b.n	800592e <HAL_RCC_ClockConfig+0x2c2>
 80058aa:	bf00      	nop
 80058ac:	40022000 	.word	0x40022000
 80058b0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0304 	and.w	r3, r3, #4
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d008      	beq.n	80058d2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005938 <HAL_RCC_ClockConfig+0x2cc>)
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	491a      	ldr	r1, [pc, #104]	@ (8005938 <HAL_RCC_ClockConfig+0x2cc>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0308 	and.w	r3, r3, #8
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d009      	beq.n	80058f2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058de:	4b16      	ldr	r3, [pc, #88]	@ (8005938 <HAL_RCC_ClockConfig+0x2cc>)
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	00db      	lsls	r3, r3, #3
 80058ec:	4912      	ldr	r1, [pc, #72]	@ (8005938 <HAL_RCC_ClockConfig+0x2cc>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80058f2:	f000 f829 	bl	8005948 <HAL_RCC_GetSysClockFreq>
 80058f6:	4601      	mov	r1, r0
 80058f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005938 <HAL_RCC_ClockConfig+0x2cc>)
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005900:	22f0      	movs	r2, #240	@ 0xf0
 8005902:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	fa92 f2a2 	rbit	r2, r2
 800590a:	60fa      	str	r2, [r7, #12]
  return result;
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	fab2 f282 	clz	r2, r2
 8005912:	b2d2      	uxtb	r2, r2
 8005914:	40d3      	lsrs	r3, r2
 8005916:	4a09      	ldr	r2, [pc, #36]	@ (800593c <HAL_RCC_ClockConfig+0x2d0>)
 8005918:	5cd3      	ldrb	r3, [r2, r3]
 800591a:	fa21 f303 	lsr.w	r3, r1, r3
 800591e:	4a08      	ldr	r2, [pc, #32]	@ (8005940 <HAL_RCC_ClockConfig+0x2d4>)
 8005920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005922:	4b08      	ldr	r3, [pc, #32]	@ (8005944 <HAL_RCC_ClockConfig+0x2d8>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4618      	mov	r0, r3
 8005928:	f7fc fda4 	bl	8002474 <HAL_InitTick>
  
  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3778      	adds	r7, #120	@ 0x78
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	40021000 	.word	0x40021000
 800593c:	080107f8 	.word	0x080107f8
 8005940:	20000078 	.word	0x20000078
 8005944:	2000007c 	.word	0x2000007c

08005948 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005948:	b480      	push	{r7}
 800594a:	b087      	sub	sp, #28
 800594c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800594e:	2300      	movs	r3, #0
 8005950:	60fb      	str	r3, [r7, #12]
 8005952:	2300      	movs	r3, #0
 8005954:	60bb      	str	r3, [r7, #8]
 8005956:	2300      	movs	r3, #0
 8005958:	617b      	str	r3, [r7, #20]
 800595a:	2300      	movs	r3, #0
 800595c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800595e:	2300      	movs	r3, #0
 8005960:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005962:	4b1f      	ldr	r3, [pc, #124]	@ (80059e0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f003 030c 	and.w	r3, r3, #12
 800596e:	2b04      	cmp	r3, #4
 8005970:	d002      	beq.n	8005978 <HAL_RCC_GetSysClockFreq+0x30>
 8005972:	2b08      	cmp	r3, #8
 8005974:	d003      	beq.n	800597e <HAL_RCC_GetSysClockFreq+0x36>
 8005976:	e029      	b.n	80059cc <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005978:	4b1a      	ldr	r3, [pc, #104]	@ (80059e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800597a:	613b      	str	r3, [r7, #16]
      break;
 800597c:	e029      	b.n	80059d2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	0c9b      	lsrs	r3, r3, #18
 8005982:	f003 030f 	and.w	r3, r3, #15
 8005986:	4a18      	ldr	r2, [pc, #96]	@ (80059e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005988:	5cd3      	ldrb	r3, [r2, r3]
 800598a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800598c:	4b14      	ldr	r3, [pc, #80]	@ (80059e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800598e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005990:	f003 030f 	and.w	r3, r3, #15
 8005994:	4a15      	ldr	r2, [pc, #84]	@ (80059ec <HAL_RCC_GetSysClockFreq+0xa4>)
 8005996:	5cd3      	ldrb	r3, [r2, r3]
 8005998:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d008      	beq.n	80059b6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80059a4:	4a0f      	ldr	r2, [pc, #60]	@ (80059e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	fb02 f303 	mul.w	r3, r2, r3
 80059b2:	617b      	str	r3, [r7, #20]
 80059b4:	e007      	b.n	80059c6 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80059b6:	4a0e      	ldr	r2, [pc, #56]	@ (80059f0 <HAL_RCC_GetSysClockFreq+0xa8>)
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	fb02 f303 	mul.w	r3, r2, r3
 80059c4:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	613b      	str	r3, [r7, #16]
      break;
 80059ca:	e002      	b.n	80059d2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80059cc:	4b08      	ldr	r3, [pc, #32]	@ (80059f0 <HAL_RCC_GetSysClockFreq+0xa8>)
 80059ce:	613b      	str	r3, [r7, #16]
      break;
 80059d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059d2:	693b      	ldr	r3, [r7, #16]
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	371c      	adds	r7, #28
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr
 80059e0:	40021000 	.word	0x40021000
 80059e4:	00f42400 	.word	0x00f42400
 80059e8:	08010808 	.word	0x08010808
 80059ec:	08010818 	.word	0x08010818
 80059f0:	007a1200 	.word	0x007a1200

080059f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b092      	sub	sp, #72	@ 0x48
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005a04:	2300      	movs	r3, #0
 8005a06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f000 80d2 	beq.w	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a18:	4b4d      	ldr	r3, [pc, #308]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10e      	bne.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a24:	4b4a      	ldr	r3, [pc, #296]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005a26:	69db      	ldr	r3, [r3, #28]
 8005a28:	4a49      	ldr	r2, [pc, #292]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005a2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a2e:	61d3      	str	r3, [r2, #28]
 8005a30:	4b47      	ldr	r3, [pc, #284]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005a32:	69db      	ldr	r3, [r3, #28]
 8005a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a38:	60bb      	str	r3, [r7, #8]
 8005a3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a42:	4b44      	ldr	r3, [pc, #272]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d118      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a4e:	4b41      	ldr	r3, [pc, #260]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a40      	ldr	r2, [pc, #256]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a58:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a5a:	f7fc fd4f 	bl	80024fc <HAL_GetTick>
 8005a5e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a60:	e008      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a62:	f7fc fd4b 	bl	80024fc <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	2b64      	cmp	r3, #100	@ 0x64
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e1d4      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a74:	4b37      	ldr	r3, [pc, #220]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d0f0      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a80:	4b33      	ldr	r3, [pc, #204]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005a82:	6a1b      	ldr	r3, [r3, #32]
 8005a84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 8082 	beq.w	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a9a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d07a      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005aa0:	4b2b      	ldr	r3, [pc, #172]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005aaa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005aae:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab2:	fa93 f3a3 	rbit	r3, r3
 8005ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005aba:	fab3 f383 	clz	r3, r3
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	4b25      	ldr	r3, [pc, #148]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ac4:	4413      	add	r3, r2
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	461a      	mov	r2, r3
 8005aca:	2301      	movs	r3, #1
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad6:	fa93 f3a3 	rbit	r3, r3
 8005ada:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ade:	fab3 f383 	clz	r3, r3
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ae8:	4413      	add	r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	461a      	mov	r2, r3
 8005aee:	2300      	movs	r3, #0
 8005af0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005af2:	4a17      	ldr	r2, [pc, #92]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005af6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005af8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d049      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b02:	f7fc fcfb 	bl	80024fc <HAL_GetTick>
 8005b06:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b08:	e00a      	b.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b0a:	f7fc fcf7 	bl	80024fc <HAL_GetTick>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e17e      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8005b20:	2302      	movs	r3, #2
 8005b22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b26:	fa93 f3a3 	rbit	r3, r3
 8005b2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	623b      	str	r3, [r7, #32]
 8005b30:	6a3b      	ldr	r3, [r7, #32]
 8005b32:	fa93 f3a3 	rbit	r3, r3
 8005b36:	61fb      	str	r3, [r7, #28]
  return result;
 8005b38:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b3a:	fab3 f383 	clz	r3, r3
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d108      	bne.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8005b4a:	4b01      	ldr	r3, [pc, #4]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	e00d      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8005b50:	40021000 	.word	0x40021000
 8005b54:	40007000 	.word	0x40007000
 8005b58:	10908100 	.word	0x10908100
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	fa93 f3a3 	rbit	r3, r3
 8005b66:	617b      	str	r3, [r7, #20]
 8005b68:	4b9a      	ldr	r3, [pc, #616]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6c:	2202      	movs	r2, #2
 8005b6e:	613a      	str	r2, [r7, #16]
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	fa92 f2a2 	rbit	r2, r2
 8005b76:	60fa      	str	r2, [r7, #12]
  return result;
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	fab2 f282 	clz	r2, r2
 8005b7e:	b2d2      	uxtb	r2, r2
 8005b80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b84:	b2d2      	uxtb	r2, r2
 8005b86:	f002 021f 	and.w	r2, r2, #31
 8005b8a:	2101      	movs	r1, #1
 8005b8c:	fa01 f202 	lsl.w	r2, r1, r2
 8005b90:	4013      	ands	r3, r2
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d0b9      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005b96:	4b8f      	ldr	r3, [pc, #572]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	498c      	ldr	r1, [pc, #560]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005ba8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d105      	bne.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bb0:	4b88      	ldr	r3, [pc, #544]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bb2:	69db      	ldr	r3, [r3, #28]
 8005bb4:	4a87      	ldr	r2, [pc, #540]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d008      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bc8:	4b82      	ldr	r3, [pc, #520]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bcc:	f023 0203 	bic.w	r2, r3, #3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	497f      	ldr	r1, [pc, #508]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0302 	and.w	r3, r3, #2
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d008      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005be6:	4b7b      	ldr	r3, [pc, #492]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	4978      	ldr	r1, [pc, #480]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0304 	and.w	r3, r3, #4
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d008      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c04:	4b73      	ldr	r3, [pc, #460]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c08:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	4970      	ldr	r1, [pc, #448]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0320 	and.w	r3, r3, #32
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c22:	4b6c      	ldr	r3, [pc, #432]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c26:	f023 0210 	bic.w	r2, r3, #16
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	4969      	ldr	r1, [pc, #420]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005c40:	4b64      	ldr	r3, [pc, #400]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c4c:	4961      	ldr	r1, [pc, #388]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d008      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c5e:	4b5d      	ldr	r3, [pc, #372]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c62:	f023 0220 	bic.w	r2, r3, #32
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	495a      	ldr	r1, [pc, #360]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c7c:	4b55      	ldr	r3, [pc, #340]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c80:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c88:	4952      	ldr	r1, [pc, #328]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0308 	and.w	r3, r3, #8
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d008      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c9a:	4b4e      	ldr	r3, [pc, #312]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	494b      	ldr	r1, [pc, #300]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0310 	and.w	r3, r3, #16
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d008      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005cb8:	4b46      	ldr	r3, [pc, #280]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cbc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	4943      	ldr	r1, [pc, #268]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d008      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005cd6:	4b3f      	ldr	r3, [pc, #252]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce2:	493c      	ldr	r1, [pc, #240]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d008      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005cf4:	4b37      	ldr	r3, [pc, #220]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf8:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d00:	4934      	ldr	r1, [pc, #208]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d008      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005d12:	4b30      	ldr	r3, [pc, #192]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d16:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1e:	492d      	ldr	r1, [pc, #180]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d20:	4313      	orrs	r3, r2
 8005d22:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d008      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005d30:	4b28      	ldr	r3, [pc, #160]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d3c:	4925      	ldr	r1, [pc, #148]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d008      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005d4e:	4b21      	ldr	r3, [pc, #132]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d52:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5a:	491e      	ldr	r1, [pc, #120]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d008      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005d6c:	4b19      	ldr	r3, [pc, #100]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d70:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d78:	4916      	ldr	r1, [pc, #88]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d008      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005d8a:	4b12      	ldr	r3, [pc, #72]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d8e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d96:	490f      	ldr	r1, [pc, #60]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d008      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005da8:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dac:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005db4:	4907      	ldr	r1, [pc, #28]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00c      	beq.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005dc6:	4b03      	ldr	r3, [pc, #12]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dca:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	e002      	b.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005dd2:	bf00      	nop
 8005dd4:	40021000 	.word	0x40021000
 8005dd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dda:	4913      	ldr	r1, [pc, #76]	@ (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d008      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005dec:	4b0e      	ldr	r3, [pc, #56]	@ (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df8:	490b      	ldr	r1, [pc, #44]	@ (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d008      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005e0a:	4b07      	ldr	r3, [pc, #28]	@ (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e0e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e16:	4904      	ldr	r1, [pc, #16]	@ (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3748      	adds	r7, #72	@ 0x48
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40021000 	.word	0x40021000

08005e2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e09d      	b.n	8005f7a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d108      	bne.n	8005e58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e4e:	d009      	beq.n	8005e64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	61da      	str	r2, [r3, #28]
 8005e56:	e005      	b.n	8005e64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d106      	bne.n	8005e84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f7fb fefe 	bl	8001c80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2202      	movs	r2, #2
 8005e88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e9a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ea4:	d902      	bls.n	8005eac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	60fb      	str	r3, [r7, #12]
 8005eaa:	e002      	b.n	8005eb2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005eac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005eb0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005eba:	d007      	beq.n	8005ecc <HAL_SPI_Init+0xa0>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ec4:	d002      	beq.n	8005ecc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005edc:	431a      	orrs	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	f003 0302 	and.w	r3, r3, #2
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	f003 0301 	and.w	r3, r3, #1
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005efa:	431a      	orrs	r2, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f04:	431a      	orrs	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f0e:	ea42 0103 	orr.w	r1, r2, r3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f16:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	0c1b      	lsrs	r3, r3, #16
 8005f28:	f003 0204 	and.w	r2, r3, #4
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f30:	f003 0310 	and.w	r3, r3, #16
 8005f34:	431a      	orrs	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f3a:	f003 0308 	and.w	r3, r3, #8
 8005f3e:	431a      	orrs	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005f48:	ea42 0103 	orr.w	r1, r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	430a      	orrs	r2, r1
 8005f58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	69da      	ldr	r2, [r3, #28]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b08a      	sub	sp, #40	@ 0x28
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	60f8      	str	r0, [r7, #12]
 8005f8a:	60b9      	str	r1, [r7, #8]
 8005f8c:	607a      	str	r2, [r7, #4]
 8005f8e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f90:	2301      	movs	r3, #1
 8005f92:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d101      	bne.n	8005fa8 <HAL_SPI_TransmitReceive+0x26>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e20a      	b.n	80063be <HAL_SPI_TransmitReceive+0x43c>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fb0:	f7fc faa4 	bl	80024fc <HAL_GetTick>
 8005fb4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fbc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005fc4:	887b      	ldrh	r3, [r7, #2]
 8005fc6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005fc8:	887b      	ldrh	r3, [r7, #2]
 8005fca:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005fcc:	7efb      	ldrb	r3, [r7, #27]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d00e      	beq.n	8005ff0 <HAL_SPI_TransmitReceive+0x6e>
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fd8:	d106      	bne.n	8005fe8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d102      	bne.n	8005fe8 <HAL_SPI_TransmitReceive+0x66>
 8005fe2:	7efb      	ldrb	r3, [r7, #27]
 8005fe4:	2b04      	cmp	r3, #4
 8005fe6:	d003      	beq.n	8005ff0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005fe8:	2302      	movs	r3, #2
 8005fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005fee:	e1e0      	b.n	80063b2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d005      	beq.n	8006002 <HAL_SPI_TransmitReceive+0x80>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <HAL_SPI_TransmitReceive+0x80>
 8005ffc:	887b      	ldrh	r3, [r7, #2]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d103      	bne.n	800600a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006008:	e1d3      	b.n	80063b2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006010:	b2db      	uxtb	r3, r3
 8006012:	2b04      	cmp	r3, #4
 8006014:	d003      	beq.n	800601e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2205      	movs	r2, #5
 800601a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	887a      	ldrh	r2, [r7, #2]
 800602e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	887a      	ldrh	r2, [r7, #2]
 8006036:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	887a      	ldrh	r2, [r7, #2]
 8006044:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	887a      	ldrh	r2, [r7, #2]
 800604a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006060:	d802      	bhi.n	8006068 <HAL_SPI_TransmitReceive+0xe6>
 8006062:	8a3b      	ldrh	r3, [r7, #16]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d908      	bls.n	800607a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685a      	ldr	r2, [r3, #4]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006076:	605a      	str	r2, [r3, #4]
 8006078:	e007      	b.n	800608a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006088:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006094:	2b40      	cmp	r3, #64	@ 0x40
 8006096:	d007      	beq.n	80060a8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80060b0:	f240 8081 	bls.w	80061b6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d002      	beq.n	80060c2 <HAL_SPI_TransmitReceive+0x140>
 80060bc:	8a7b      	ldrh	r3, [r7, #18]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d16d      	bne.n	800619e <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c6:	881a      	ldrh	r2, [r3, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d2:	1c9a      	adds	r2, r3, #2
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060dc:	b29b      	uxth	r3, r3
 80060de:	3b01      	subs	r3, #1
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060e6:	e05a      	b.n	800619e <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d11b      	bne.n	800612e <HAL_SPI_TransmitReceive+0x1ac>
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d016      	beq.n	800612e <HAL_SPI_TransmitReceive+0x1ac>
 8006100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006102:	2b01      	cmp	r3, #1
 8006104:	d113      	bne.n	800612e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610a:	881a      	ldrh	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006116:	1c9a      	adds	r2, r3, #2
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006120:	b29b      	uxth	r3, r3
 8006122:	3b01      	subs	r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800612a:	2300      	movs	r3, #0
 800612c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f003 0301 	and.w	r3, r3, #1
 8006138:	2b01      	cmp	r3, #1
 800613a:	d11c      	bne.n	8006176 <HAL_SPI_TransmitReceive+0x1f4>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006142:	b29b      	uxth	r3, r3
 8006144:	2b00      	cmp	r3, #0
 8006146:	d016      	beq.n	8006176 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68da      	ldr	r2, [r3, #12]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006152:	b292      	uxth	r2, r2
 8006154:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800615a:	1c9a      	adds	r2, r3, #2
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006166:	b29b      	uxth	r3, r3
 8006168:	3b01      	subs	r3, #1
 800616a:	b29a      	uxth	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006172:	2301      	movs	r3, #1
 8006174:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006176:	f7fc f9c1 	bl	80024fc <HAL_GetTick>
 800617a:	4602      	mov	r2, r0
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006182:	429a      	cmp	r2, r3
 8006184:	d80b      	bhi.n	800619e <HAL_SPI_TransmitReceive+0x21c>
 8006186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006188:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800618c:	d007      	beq.n	800619e <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800619c:	e109      	b.n	80063b2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d19f      	bne.n	80060e8 <HAL_SPI_TransmitReceive+0x166>
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d199      	bne.n	80060e8 <HAL_SPI_TransmitReceive+0x166>
 80061b4:	e0e3      	b.n	800637e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <HAL_SPI_TransmitReceive+0x244>
 80061be:	8a7b      	ldrh	r3, [r7, #18]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	f040 80cf 	bne.w	8006364 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d912      	bls.n	80061f6 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d4:	881a      	ldrh	r2, [r3, #0]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e0:	1c9a      	adds	r2, r3, #2
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	3b02      	subs	r3, #2
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061f4:	e0b6      	b.n	8006364 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	330c      	adds	r3, #12
 8006200:	7812      	ldrb	r2, [r2, #0]
 8006202:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006208:	1c5a      	adds	r2, r3, #1
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006212:	b29b      	uxth	r3, r3
 8006214:	3b01      	subs	r3, #1
 8006216:	b29a      	uxth	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800621c:	e0a2      	b.n	8006364 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f003 0302 	and.w	r3, r3, #2
 8006228:	2b02      	cmp	r3, #2
 800622a:	d134      	bne.n	8006296 <HAL_SPI_TransmitReceive+0x314>
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006230:	b29b      	uxth	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d02f      	beq.n	8006296 <HAL_SPI_TransmitReceive+0x314>
 8006236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006238:	2b01      	cmp	r3, #1
 800623a:	d12c      	bne.n	8006296 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006240:	b29b      	uxth	r3, r3
 8006242:	2b01      	cmp	r3, #1
 8006244:	d912      	bls.n	800626c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800624a:	881a      	ldrh	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006256:	1c9a      	adds	r2, r3, #2
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006260:	b29b      	uxth	r3, r3
 8006262:	3b02      	subs	r3, #2
 8006264:	b29a      	uxth	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800626a:	e012      	b.n	8006292 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	330c      	adds	r3, #12
 8006276:	7812      	ldrb	r2, [r2, #0]
 8006278:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006288:	b29b      	uxth	r3, r3
 800628a:	3b01      	subs	r3, #1
 800628c:	b29a      	uxth	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006292:	2300      	movs	r3, #0
 8006294:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d148      	bne.n	8006336 <HAL_SPI_TransmitReceive+0x3b4>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d042      	beq.n	8006336 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d923      	bls.n	8006304 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68da      	ldr	r2, [r3, #12]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c6:	b292      	uxth	r2, r2
 80062c8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ce:	1c9a      	adds	r2, r3, #2
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062da:	b29b      	uxth	r3, r3
 80062dc:	3b02      	subs	r3, #2
 80062de:	b29a      	uxth	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d81f      	bhi.n	8006332 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006300:	605a      	str	r2, [r3, #4]
 8006302:	e016      	b.n	8006332 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f103 020c 	add.w	r2, r3, #12
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006310:	7812      	ldrb	r2, [r2, #0]
 8006312:	b2d2      	uxtb	r2, r2
 8006314:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631a:	1c5a      	adds	r2, r3, #1
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006326:	b29b      	uxth	r3, r3
 8006328:	3b01      	subs	r3, #1
 800632a:	b29a      	uxth	r2, r3
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006332:	2301      	movs	r3, #1
 8006334:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006336:	f7fc f8e1 	bl	80024fc <HAL_GetTick>
 800633a:	4602      	mov	r2, r0
 800633c:	69fb      	ldr	r3, [r7, #28]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006342:	429a      	cmp	r2, r3
 8006344:	d803      	bhi.n	800634e <HAL_SPI_TransmitReceive+0x3cc>
 8006346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006348:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800634c:	d102      	bne.n	8006354 <HAL_SPI_TransmitReceive+0x3d2>
 800634e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006350:	2b00      	cmp	r3, #0
 8006352:	d107      	bne.n	8006364 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8006362:	e026      	b.n	80063b2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006368:	b29b      	uxth	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	f47f af57 	bne.w	800621e <HAL_SPI_TransmitReceive+0x29c>
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006376:	b29b      	uxth	r3, r3
 8006378:	2b00      	cmp	r3, #0
 800637a:	f47f af50 	bne.w	800621e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800637e:	69fa      	ldr	r2, [r7, #28]
 8006380:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	f000 f93e 	bl	8006604 <SPI_EndRxTxTransaction>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2220      	movs	r2, #32
 8006398:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d003      	beq.n	80063aa <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063a8:	e003      	b.n	80063b2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80063ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3728      	adds	r7, #40	@ 0x28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
	...

080063c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b088      	sub	sp, #32
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	603b      	str	r3, [r7, #0]
 80063d4:	4613      	mov	r3, r2
 80063d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80063d8:	f7fc f890 	bl	80024fc <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e0:	1a9b      	subs	r3, r3, r2
 80063e2:	683a      	ldr	r2, [r7, #0]
 80063e4:	4413      	add	r3, r2
 80063e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80063e8:	f7fc f888 	bl	80024fc <HAL_GetTick>
 80063ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80063ee:	4b39      	ldr	r3, [pc, #228]	@ (80064d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	015b      	lsls	r3, r3, #5
 80063f4:	0d1b      	lsrs	r3, r3, #20
 80063f6:	69fa      	ldr	r2, [r7, #28]
 80063f8:	fb02 f303 	mul.w	r3, r2, r3
 80063fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063fe:	e054      	b.n	80064aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006406:	d050      	beq.n	80064aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006408:	f7fc f878 	bl	80024fc <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	69fa      	ldr	r2, [r7, #28]
 8006414:	429a      	cmp	r2, r3
 8006416:	d902      	bls.n	800641e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d13d      	bne.n	800649a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	685a      	ldr	r2, [r3, #4]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800642c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006436:	d111      	bne.n	800645c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006440:	d004      	beq.n	800644c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800644a:	d107      	bne.n	800645c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800645a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006464:	d10f      	bne.n	8006486 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006474:	601a      	str	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006484:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e017      	b.n	80064ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d101      	bne.n	80064a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80064a0:	2300      	movs	r3, #0
 80064a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	3b01      	subs	r3, #1
 80064a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	689a      	ldr	r2, [r3, #8]
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	4013      	ands	r3, r2
 80064b4:	68ba      	ldr	r2, [r7, #8]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	bf0c      	ite	eq
 80064ba:	2301      	moveq	r3, #1
 80064bc:	2300      	movne	r3, #0
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	461a      	mov	r2, r3
 80064c2:	79fb      	ldrb	r3, [r7, #7]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d19b      	bne.n	8006400 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3720      	adds	r7, #32
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	20000078 	.word	0x20000078

080064d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b08a      	sub	sp, #40	@ 0x28
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
 80064e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80064e6:	2300      	movs	r3, #0
 80064e8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80064ea:	f7fc f807 	bl	80024fc <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f2:	1a9b      	subs	r3, r3, r2
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	4413      	add	r3, r2
 80064f8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80064fa:	f7fb ffff 	bl	80024fc <HAL_GetTick>
 80064fe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	330c      	adds	r3, #12
 8006506:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006508:	4b3d      	ldr	r3, [pc, #244]	@ (8006600 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	4613      	mov	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4413      	add	r3, r2
 8006512:	00da      	lsls	r2, r3, #3
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	0d1b      	lsrs	r3, r3, #20
 8006518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800651a:	fb02 f303 	mul.w	r3, r2, r3
 800651e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006520:	e060      	b.n	80065e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006528:	d107      	bne.n	800653a <SPI_WaitFifoStateUntilTimeout+0x62>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d104      	bne.n	800653a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	781b      	ldrb	r3, [r3, #0]
 8006534:	b2db      	uxtb	r3, r3
 8006536:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006538:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006540:	d050      	beq.n	80065e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006542:	f7fb ffdb 	bl	80024fc <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	6a3b      	ldr	r3, [r7, #32]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800654e:	429a      	cmp	r2, r3
 8006550:	d902      	bls.n	8006558 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006554:	2b00      	cmp	r3, #0
 8006556:	d13d      	bne.n	80065d4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	685a      	ldr	r2, [r3, #4]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006566:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006570:	d111      	bne.n	8006596 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800657a:	d004      	beq.n	8006586 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006584:	d107      	bne.n	8006596 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006594:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800659e:	d10f      	bne.n	80065c0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065ae:	601a      	str	r2, [r3, #0]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80065be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e010      	b.n	80065f6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80065da:	2300      	movs	r3, #0
 80065dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	3b01      	subs	r3, #1
 80065e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	689a      	ldr	r2, [r3, #8]
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	4013      	ands	r3, r2
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d196      	bne.n	8006522 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3728      	adds	r7, #40	@ 0x28
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	20000078 	.word	0x20000078

08006604 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af02      	add	r7, sp, #8
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	2200      	movs	r2, #0
 8006618:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f7ff ff5b 	bl	80064d8 <SPI_WaitFifoStateUntilTimeout>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d007      	beq.n	8006638 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800662c:	f043 0220 	orr.w	r2, r3, #32
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e027      	b.n	8006688 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	9300      	str	r3, [sp, #0]
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	2200      	movs	r2, #0
 8006640:	2180      	movs	r1, #128	@ 0x80
 8006642:	68f8      	ldr	r0, [r7, #12]
 8006644:	f7ff fec0 	bl	80063c8 <SPI_WaitFlagStateUntilTimeout>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d007      	beq.n	800665e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006652:	f043 0220 	orr.w	r2, r3, #32
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e014      	b.n	8006688 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	2200      	movs	r2, #0
 8006666:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f7ff ff34 	bl	80064d8 <SPI_WaitFifoStateUntilTimeout>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d007      	beq.n	8006686 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800667a:	f043 0220 	orr.w	r2, r3, #32
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e000      	b.n	8006688 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e049      	b.n	8006736 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d106      	bne.n	80066bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f7fb fdd2 	bl	8002260 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2202      	movs	r2, #2
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	3304      	adds	r3, #4
 80066cc:	4619      	mov	r1, r3
 80066ce:	4610      	mov	r0, r2
 80066d0:	f000 faf2 	bl	8006cb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	3708      	adds	r7, #8
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
	...

08006740 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d109      	bne.n	8006764 <HAL_TIM_PWM_Start+0x24>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b01      	cmp	r3, #1
 800675a:	bf14      	ite	ne
 800675c:	2301      	movne	r3, #1
 800675e:	2300      	moveq	r3, #0
 8006760:	b2db      	uxtb	r3, r3
 8006762:	e03c      	b.n	80067de <HAL_TIM_PWM_Start+0x9e>
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	2b04      	cmp	r3, #4
 8006768:	d109      	bne.n	800677e <HAL_TIM_PWM_Start+0x3e>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b01      	cmp	r3, #1
 8006774:	bf14      	ite	ne
 8006776:	2301      	movne	r3, #1
 8006778:	2300      	moveq	r3, #0
 800677a:	b2db      	uxtb	r3, r3
 800677c:	e02f      	b.n	80067de <HAL_TIM_PWM_Start+0x9e>
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	2b08      	cmp	r3, #8
 8006782:	d109      	bne.n	8006798 <HAL_TIM_PWM_Start+0x58>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800678a:	b2db      	uxtb	r3, r3
 800678c:	2b01      	cmp	r3, #1
 800678e:	bf14      	ite	ne
 8006790:	2301      	movne	r3, #1
 8006792:	2300      	moveq	r3, #0
 8006794:	b2db      	uxtb	r3, r3
 8006796:	e022      	b.n	80067de <HAL_TIM_PWM_Start+0x9e>
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	2b0c      	cmp	r3, #12
 800679c:	d109      	bne.n	80067b2 <HAL_TIM_PWM_Start+0x72>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	bf14      	ite	ne
 80067aa:	2301      	movne	r3, #1
 80067ac:	2300      	moveq	r3, #0
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	e015      	b.n	80067de <HAL_TIM_PWM_Start+0x9e>
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	2b10      	cmp	r3, #16
 80067b6:	d109      	bne.n	80067cc <HAL_TIM_PWM_Start+0x8c>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	bf14      	ite	ne
 80067c4:	2301      	movne	r3, #1
 80067c6:	2300      	moveq	r3, #0
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	e008      	b.n	80067de <HAL_TIM_PWM_Start+0x9e>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	bf14      	ite	ne
 80067d8:	2301      	movne	r3, #1
 80067da:	2300      	moveq	r3, #0
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d001      	beq.n	80067e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e0a1      	b.n	800692a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d104      	bne.n	80067f6 <HAL_TIM_PWM_Start+0xb6>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2202      	movs	r2, #2
 80067f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067f4:	e023      	b.n	800683e <HAL_TIM_PWM_Start+0xfe>
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	2b04      	cmp	r3, #4
 80067fa:	d104      	bne.n	8006806 <HAL_TIM_PWM_Start+0xc6>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2202      	movs	r2, #2
 8006800:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006804:	e01b      	b.n	800683e <HAL_TIM_PWM_Start+0xfe>
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	2b08      	cmp	r3, #8
 800680a:	d104      	bne.n	8006816 <HAL_TIM_PWM_Start+0xd6>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2202      	movs	r2, #2
 8006810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006814:	e013      	b.n	800683e <HAL_TIM_PWM_Start+0xfe>
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	2b0c      	cmp	r3, #12
 800681a:	d104      	bne.n	8006826 <HAL_TIM_PWM_Start+0xe6>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2202      	movs	r2, #2
 8006820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006824:	e00b      	b.n	800683e <HAL_TIM_PWM_Start+0xfe>
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2b10      	cmp	r3, #16
 800682a:	d104      	bne.n	8006836 <HAL_TIM_PWM_Start+0xf6>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2202      	movs	r2, #2
 8006830:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006834:	e003      	b.n	800683e <HAL_TIM_PWM_Start+0xfe>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2202      	movs	r2, #2
 800683a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2201      	movs	r2, #1
 8006844:	6839      	ldr	r1, [r7, #0]
 8006846:	4618      	mov	r0, r3
 8006848:	f000 fde6 	bl	8007418 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a38      	ldr	r2, [pc, #224]	@ (8006934 <HAL_TIM_PWM_Start+0x1f4>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d018      	beq.n	8006888 <HAL_TIM_PWM_Start+0x148>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a37      	ldr	r2, [pc, #220]	@ (8006938 <HAL_TIM_PWM_Start+0x1f8>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d013      	beq.n	8006888 <HAL_TIM_PWM_Start+0x148>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a35      	ldr	r2, [pc, #212]	@ (800693c <HAL_TIM_PWM_Start+0x1fc>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d00e      	beq.n	8006888 <HAL_TIM_PWM_Start+0x148>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a34      	ldr	r2, [pc, #208]	@ (8006940 <HAL_TIM_PWM_Start+0x200>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d009      	beq.n	8006888 <HAL_TIM_PWM_Start+0x148>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a32      	ldr	r2, [pc, #200]	@ (8006944 <HAL_TIM_PWM_Start+0x204>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d004      	beq.n	8006888 <HAL_TIM_PWM_Start+0x148>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a31      	ldr	r2, [pc, #196]	@ (8006948 <HAL_TIM_PWM_Start+0x208>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d101      	bne.n	800688c <HAL_TIM_PWM_Start+0x14c>
 8006888:	2301      	movs	r3, #1
 800688a:	e000      	b.n	800688e <HAL_TIM_PWM_Start+0x14e>
 800688c:	2300      	movs	r3, #0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d007      	beq.n	80068a2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a23      	ldr	r2, [pc, #140]	@ (8006934 <HAL_TIM_PWM_Start+0x1f4>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d01d      	beq.n	80068e8 <HAL_TIM_PWM_Start+0x1a8>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068b4:	d018      	beq.n	80068e8 <HAL_TIM_PWM_Start+0x1a8>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a24      	ldr	r2, [pc, #144]	@ (800694c <HAL_TIM_PWM_Start+0x20c>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d013      	beq.n	80068e8 <HAL_TIM_PWM_Start+0x1a8>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a22      	ldr	r2, [pc, #136]	@ (8006950 <HAL_TIM_PWM_Start+0x210>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d00e      	beq.n	80068e8 <HAL_TIM_PWM_Start+0x1a8>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a1a      	ldr	r2, [pc, #104]	@ (8006938 <HAL_TIM_PWM_Start+0x1f8>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d009      	beq.n	80068e8 <HAL_TIM_PWM_Start+0x1a8>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a18      	ldr	r2, [pc, #96]	@ (800693c <HAL_TIM_PWM_Start+0x1fc>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d004      	beq.n	80068e8 <HAL_TIM_PWM_Start+0x1a8>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a19      	ldr	r2, [pc, #100]	@ (8006948 <HAL_TIM_PWM_Start+0x208>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d115      	bne.n	8006914 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	4b19      	ldr	r3, [pc, #100]	@ (8006954 <HAL_TIM_PWM_Start+0x214>)
 80068f0:	4013      	ands	r3, r2
 80068f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2b06      	cmp	r3, #6
 80068f8:	d015      	beq.n	8006926 <HAL_TIM_PWM_Start+0x1e6>
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006900:	d011      	beq.n	8006926 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f042 0201 	orr.w	r2, r2, #1
 8006910:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006912:	e008      	b.n	8006926 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f042 0201 	orr.w	r2, r2, #1
 8006922:	601a      	str	r2, [r3, #0]
 8006924:	e000      	b.n	8006928 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006926:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	3710      	adds	r7, #16
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	40012c00 	.word	0x40012c00
 8006938:	40013400 	.word	0x40013400
 800693c:	40014000 	.word	0x40014000
 8006940:	40014400 	.word	0x40014400
 8006944:	40014800 	.word	0x40014800
 8006948:	40015000 	.word	0x40015000
 800694c:	40000400 	.word	0x40000400
 8006950:	40000800 	.word	0x40000800
 8006954:	00010007 	.word	0x00010007

08006958 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2200      	movs	r2, #0
 8006968:	6839      	ldr	r1, [r7, #0]
 800696a:	4618      	mov	r0, r3
 800696c:	f000 fd54 	bl	8007418 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a40      	ldr	r2, [pc, #256]	@ (8006a78 <HAL_TIM_PWM_Stop+0x120>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d018      	beq.n	80069ac <HAL_TIM_PWM_Stop+0x54>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a3f      	ldr	r2, [pc, #252]	@ (8006a7c <HAL_TIM_PWM_Stop+0x124>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d013      	beq.n	80069ac <HAL_TIM_PWM_Stop+0x54>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a3d      	ldr	r2, [pc, #244]	@ (8006a80 <HAL_TIM_PWM_Stop+0x128>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d00e      	beq.n	80069ac <HAL_TIM_PWM_Stop+0x54>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a3c      	ldr	r2, [pc, #240]	@ (8006a84 <HAL_TIM_PWM_Stop+0x12c>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d009      	beq.n	80069ac <HAL_TIM_PWM_Stop+0x54>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a3a      	ldr	r2, [pc, #232]	@ (8006a88 <HAL_TIM_PWM_Stop+0x130>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d004      	beq.n	80069ac <HAL_TIM_PWM_Stop+0x54>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a39      	ldr	r2, [pc, #228]	@ (8006a8c <HAL_TIM_PWM_Stop+0x134>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d101      	bne.n	80069b0 <HAL_TIM_PWM_Stop+0x58>
 80069ac:	2301      	movs	r3, #1
 80069ae:	e000      	b.n	80069b2 <HAL_TIM_PWM_Stop+0x5a>
 80069b0:	2300      	movs	r3, #0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d017      	beq.n	80069e6 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	6a1a      	ldr	r2, [r3, #32]
 80069bc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80069c0:	4013      	ands	r3, r2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d10f      	bne.n	80069e6 <HAL_TIM_PWM_Stop+0x8e>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6a1a      	ldr	r2, [r3, #32]
 80069cc:	f240 4344 	movw	r3, #1092	@ 0x444
 80069d0:	4013      	ands	r3, r2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d107      	bne.n	80069e6 <HAL_TIM_PWM_Stop+0x8e>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80069e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	6a1a      	ldr	r2, [r3, #32]
 80069ec:	f241 1311 	movw	r3, #4369	@ 0x1111
 80069f0:	4013      	ands	r3, r2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10f      	bne.n	8006a16 <HAL_TIM_PWM_Stop+0xbe>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	6a1a      	ldr	r2, [r3, #32]
 80069fc:	f240 4344 	movw	r3, #1092	@ 0x444
 8006a00:	4013      	ands	r3, r2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d107      	bne.n	8006a16 <HAL_TIM_PWM_Stop+0xbe>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f022 0201 	bic.w	r2, r2, #1
 8006a14:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d104      	bne.n	8006a26 <HAL_TIM_PWM_Stop+0xce>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a24:	e023      	b.n	8006a6e <HAL_TIM_PWM_Stop+0x116>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	2b04      	cmp	r3, #4
 8006a2a:	d104      	bne.n	8006a36 <HAL_TIM_PWM_Stop+0xde>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a34:	e01b      	b.n	8006a6e <HAL_TIM_PWM_Stop+0x116>
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	2b08      	cmp	r3, #8
 8006a3a:	d104      	bne.n	8006a46 <HAL_TIM_PWM_Stop+0xee>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a44:	e013      	b.n	8006a6e <HAL_TIM_PWM_Stop+0x116>
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	2b0c      	cmp	r3, #12
 8006a4a:	d104      	bne.n	8006a56 <HAL_TIM_PWM_Stop+0xfe>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a54:	e00b      	b.n	8006a6e <HAL_TIM_PWM_Stop+0x116>
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	2b10      	cmp	r3, #16
 8006a5a:	d104      	bne.n	8006a66 <HAL_TIM_PWM_Stop+0x10e>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a64:	e003      	b.n	8006a6e <HAL_TIM_PWM_Stop+0x116>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3708      	adds	r7, #8
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	40012c00 	.word	0x40012c00
 8006a7c:	40013400 	.word	0x40013400
 8006a80:	40014000 	.word	0x40014000
 8006a84:	40014400 	.word	0x40014400
 8006a88:	40014800 	.word	0x40014800
 8006a8c:	40015000 	.word	0x40015000

08006a90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b086      	sub	sp, #24
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d101      	bne.n	8006aae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006aaa:	2302      	movs	r3, #2
 8006aac:	e0ff      	b.n	8006cae <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2b14      	cmp	r3, #20
 8006aba:	f200 80f0 	bhi.w	8006c9e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006abe:	a201      	add	r2, pc, #4	@ (adr r2, 8006ac4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac4:	08006b19 	.word	0x08006b19
 8006ac8:	08006c9f 	.word	0x08006c9f
 8006acc:	08006c9f 	.word	0x08006c9f
 8006ad0:	08006c9f 	.word	0x08006c9f
 8006ad4:	08006b59 	.word	0x08006b59
 8006ad8:	08006c9f 	.word	0x08006c9f
 8006adc:	08006c9f 	.word	0x08006c9f
 8006ae0:	08006c9f 	.word	0x08006c9f
 8006ae4:	08006b9b 	.word	0x08006b9b
 8006ae8:	08006c9f 	.word	0x08006c9f
 8006aec:	08006c9f 	.word	0x08006c9f
 8006af0:	08006c9f 	.word	0x08006c9f
 8006af4:	08006bdb 	.word	0x08006bdb
 8006af8:	08006c9f 	.word	0x08006c9f
 8006afc:	08006c9f 	.word	0x08006c9f
 8006b00:	08006c9f 	.word	0x08006c9f
 8006b04:	08006c1d 	.word	0x08006c1d
 8006b08:	08006c9f 	.word	0x08006c9f
 8006b0c:	08006c9f 	.word	0x08006c9f
 8006b10:	08006c9f 	.word	0x08006c9f
 8006b14:	08006c5d 	.word	0x08006c5d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68b9      	ldr	r1, [r7, #8]
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f000 f974 	bl	8006e0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	699a      	ldr	r2, [r3, #24]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f042 0208 	orr.w	r2, r2, #8
 8006b32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	699a      	ldr	r2, [r3, #24]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 0204 	bic.w	r2, r2, #4
 8006b42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	6999      	ldr	r1, [r3, #24]
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	691a      	ldr	r2, [r3, #16]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	430a      	orrs	r2, r1
 8006b54:	619a      	str	r2, [r3, #24]
      break;
 8006b56:	e0a5      	b.n	8006ca4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68b9      	ldr	r1, [r7, #8]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 f9ee 	bl	8006f40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699a      	ldr	r2, [r3, #24]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	699a      	ldr	r2, [r3, #24]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	6999      	ldr	r1, [r3, #24]
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	021a      	lsls	r2, r3, #8
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	430a      	orrs	r2, r1
 8006b96:	619a      	str	r2, [r3, #24]
      break;
 8006b98:	e084      	b.n	8006ca4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68b9      	ldr	r1, [r7, #8]
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f000 fa61 	bl	8007068 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	69da      	ldr	r2, [r3, #28]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f042 0208 	orr.w	r2, r2, #8
 8006bb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	69da      	ldr	r2, [r3, #28]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 0204 	bic.w	r2, r2, #4
 8006bc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	69d9      	ldr	r1, [r3, #28]
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	691a      	ldr	r2, [r3, #16]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	430a      	orrs	r2, r1
 8006bd6:	61da      	str	r2, [r3, #28]
      break;
 8006bd8:	e064      	b.n	8006ca4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68b9      	ldr	r1, [r7, #8]
 8006be0:	4618      	mov	r0, r3
 8006be2:	f000 fad3 	bl	800718c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	69da      	ldr	r2, [r3, #28]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	69da      	ldr	r2, [r3, #28]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	69d9      	ldr	r1, [r3, #28]
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	021a      	lsls	r2, r3, #8
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	430a      	orrs	r2, r1
 8006c18:	61da      	str	r2, [r3, #28]
      break;
 8006c1a:	e043      	b.n	8006ca4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68b9      	ldr	r1, [r7, #8]
 8006c22:	4618      	mov	r0, r3
 8006c24:	f000 fb22 	bl	800726c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f042 0208 	orr.w	r2, r2, #8
 8006c36:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 0204 	bic.w	r2, r2, #4
 8006c46:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	691a      	ldr	r2, [r3, #16]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	430a      	orrs	r2, r1
 8006c58:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006c5a:	e023      	b.n	8006ca4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68b9      	ldr	r1, [r7, #8]
 8006c62:	4618      	mov	r0, r3
 8006c64:	f000 fb6c 	bl	8007340 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c76:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c86:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	021a      	lsls	r2, r3, #8
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	430a      	orrs	r2, r1
 8006c9a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006c9c:	e002      	b.n	8006ca4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	75fb      	strb	r3, [r7, #23]
      break;
 8006ca2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3718      	adds	r7, #24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop

08006cb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b085      	sub	sp, #20
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a48      	ldr	r2, [pc, #288]	@ (8006dec <TIM_Base_SetConfig+0x134>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d013      	beq.n	8006cf8 <TIM_Base_SetConfig+0x40>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cd6:	d00f      	beq.n	8006cf8 <TIM_Base_SetConfig+0x40>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a45      	ldr	r2, [pc, #276]	@ (8006df0 <TIM_Base_SetConfig+0x138>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d00b      	beq.n	8006cf8 <TIM_Base_SetConfig+0x40>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a44      	ldr	r2, [pc, #272]	@ (8006df4 <TIM_Base_SetConfig+0x13c>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d007      	beq.n	8006cf8 <TIM_Base_SetConfig+0x40>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a43      	ldr	r2, [pc, #268]	@ (8006df8 <TIM_Base_SetConfig+0x140>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d003      	beq.n	8006cf8 <TIM_Base_SetConfig+0x40>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a42      	ldr	r2, [pc, #264]	@ (8006dfc <TIM_Base_SetConfig+0x144>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d108      	bne.n	8006d0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a37      	ldr	r2, [pc, #220]	@ (8006dec <TIM_Base_SetConfig+0x134>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d01f      	beq.n	8006d52 <TIM_Base_SetConfig+0x9a>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d18:	d01b      	beq.n	8006d52 <TIM_Base_SetConfig+0x9a>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a34      	ldr	r2, [pc, #208]	@ (8006df0 <TIM_Base_SetConfig+0x138>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d017      	beq.n	8006d52 <TIM_Base_SetConfig+0x9a>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a33      	ldr	r2, [pc, #204]	@ (8006df4 <TIM_Base_SetConfig+0x13c>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d013      	beq.n	8006d52 <TIM_Base_SetConfig+0x9a>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a32      	ldr	r2, [pc, #200]	@ (8006df8 <TIM_Base_SetConfig+0x140>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d00f      	beq.n	8006d52 <TIM_Base_SetConfig+0x9a>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a32      	ldr	r2, [pc, #200]	@ (8006e00 <TIM_Base_SetConfig+0x148>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d00b      	beq.n	8006d52 <TIM_Base_SetConfig+0x9a>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a31      	ldr	r2, [pc, #196]	@ (8006e04 <TIM_Base_SetConfig+0x14c>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d007      	beq.n	8006d52 <TIM_Base_SetConfig+0x9a>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a30      	ldr	r2, [pc, #192]	@ (8006e08 <TIM_Base_SetConfig+0x150>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d003      	beq.n	8006d52 <TIM_Base_SetConfig+0x9a>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8006dfc <TIM_Base_SetConfig+0x144>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d108      	bne.n	8006d64 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	695b      	ldr	r3, [r3, #20]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	68fa      	ldr	r2, [r7, #12]
 8006d76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a18      	ldr	r2, [pc, #96]	@ (8006dec <TIM_Base_SetConfig+0x134>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d013      	beq.n	8006db8 <TIM_Base_SetConfig+0x100>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a19      	ldr	r2, [pc, #100]	@ (8006df8 <TIM_Base_SetConfig+0x140>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d00f      	beq.n	8006db8 <TIM_Base_SetConfig+0x100>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a19      	ldr	r2, [pc, #100]	@ (8006e00 <TIM_Base_SetConfig+0x148>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d00b      	beq.n	8006db8 <TIM_Base_SetConfig+0x100>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a18      	ldr	r2, [pc, #96]	@ (8006e04 <TIM_Base_SetConfig+0x14c>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d007      	beq.n	8006db8 <TIM_Base_SetConfig+0x100>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a17      	ldr	r2, [pc, #92]	@ (8006e08 <TIM_Base_SetConfig+0x150>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d003      	beq.n	8006db8 <TIM_Base_SetConfig+0x100>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a12      	ldr	r2, [pc, #72]	@ (8006dfc <TIM_Base_SetConfig+0x144>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d103      	bne.n	8006dc0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	691a      	ldr	r2, [r3, #16]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d105      	bne.n	8006dde <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	f023 0201 	bic.w	r2, r3, #1
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	611a      	str	r2, [r3, #16]
  }
}
 8006dde:	bf00      	nop
 8006de0:	3714      	adds	r7, #20
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	40012c00 	.word	0x40012c00
 8006df0:	40000400 	.word	0x40000400
 8006df4:	40000800 	.word	0x40000800
 8006df8:	40013400 	.word	0x40013400
 8006dfc:	40015000 	.word	0x40015000
 8006e00:	40014000 	.word	0x40014000
 8006e04:	40014400 	.word	0x40014400
 8006e08:	40014800 	.word	0x40014800

08006e0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b087      	sub	sp, #28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	f023 0201 	bic.w	r2, r3, #1
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f023 0303 	bic.w	r3, r3, #3
 8006e46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f023 0302 	bic.w	r3, r3, #2
 8006e58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a30      	ldr	r2, [pc, #192]	@ (8006f28 <TIM_OC1_SetConfig+0x11c>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d013      	beq.n	8006e94 <TIM_OC1_SetConfig+0x88>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a2f      	ldr	r2, [pc, #188]	@ (8006f2c <TIM_OC1_SetConfig+0x120>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d00f      	beq.n	8006e94 <TIM_OC1_SetConfig+0x88>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a2e      	ldr	r2, [pc, #184]	@ (8006f30 <TIM_OC1_SetConfig+0x124>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d00b      	beq.n	8006e94 <TIM_OC1_SetConfig+0x88>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a2d      	ldr	r2, [pc, #180]	@ (8006f34 <TIM_OC1_SetConfig+0x128>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d007      	beq.n	8006e94 <TIM_OC1_SetConfig+0x88>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a2c      	ldr	r2, [pc, #176]	@ (8006f38 <TIM_OC1_SetConfig+0x12c>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d003      	beq.n	8006e94 <TIM_OC1_SetConfig+0x88>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a2b      	ldr	r2, [pc, #172]	@ (8006f3c <TIM_OC1_SetConfig+0x130>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d10c      	bne.n	8006eae <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	f023 0308 	bic.w	r3, r3, #8
 8006e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f023 0304 	bic.w	r3, r3, #4
 8006eac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8006f28 <TIM_OC1_SetConfig+0x11c>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d013      	beq.n	8006ede <TIM_OC1_SetConfig+0xd2>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a1c      	ldr	r2, [pc, #112]	@ (8006f2c <TIM_OC1_SetConfig+0x120>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d00f      	beq.n	8006ede <TIM_OC1_SetConfig+0xd2>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a1b      	ldr	r2, [pc, #108]	@ (8006f30 <TIM_OC1_SetConfig+0x124>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d00b      	beq.n	8006ede <TIM_OC1_SetConfig+0xd2>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a1a      	ldr	r2, [pc, #104]	@ (8006f34 <TIM_OC1_SetConfig+0x128>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d007      	beq.n	8006ede <TIM_OC1_SetConfig+0xd2>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a19      	ldr	r2, [pc, #100]	@ (8006f38 <TIM_OC1_SetConfig+0x12c>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d003      	beq.n	8006ede <TIM_OC1_SetConfig+0xd2>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a18      	ldr	r2, [pc, #96]	@ (8006f3c <TIM_OC1_SetConfig+0x130>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d111      	bne.n	8006f02 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ee4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006eec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	693a      	ldr	r2, [r7, #16]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	693a      	ldr	r2, [r7, #16]
 8006f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	68fa      	ldr	r2, [r7, #12]
 8006f0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	685a      	ldr	r2, [r3, #4]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	621a      	str	r2, [r3, #32]
}
 8006f1c:	bf00      	nop
 8006f1e:	371c      	adds	r7, #28
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr
 8006f28:	40012c00 	.word	0x40012c00
 8006f2c:	40013400 	.word	0x40013400
 8006f30:	40014000 	.word	0x40014000
 8006f34:	40014400 	.word	0x40014400
 8006f38:	40014800 	.word	0x40014800
 8006f3c:	40015000 	.word	0x40015000

08006f40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a1b      	ldr	r3, [r3, #32]
 8006f4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6a1b      	ldr	r3, [r3, #32]
 8006f54:	f023 0210 	bic.w	r2, r3, #16
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	021b      	lsls	r3, r3, #8
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f023 0320 	bic.w	r3, r3, #32
 8006f8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	011b      	lsls	r3, r3, #4
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a2c      	ldr	r2, [pc, #176]	@ (8007050 <TIM_OC2_SetConfig+0x110>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d007      	beq.n	8006fb4 <TIM_OC2_SetConfig+0x74>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8007054 <TIM_OC2_SetConfig+0x114>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d003      	beq.n	8006fb4 <TIM_OC2_SetConfig+0x74>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a2a      	ldr	r2, [pc, #168]	@ (8007058 <TIM_OC2_SetConfig+0x118>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d10d      	bne.n	8006fd0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	011b      	lsls	r3, r3, #4
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8007050 <TIM_OC2_SetConfig+0x110>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d013      	beq.n	8007000 <TIM_OC2_SetConfig+0xc0>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4a1e      	ldr	r2, [pc, #120]	@ (8007054 <TIM_OC2_SetConfig+0x114>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d00f      	beq.n	8007000 <TIM_OC2_SetConfig+0xc0>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4a1e      	ldr	r2, [pc, #120]	@ (800705c <TIM_OC2_SetConfig+0x11c>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d00b      	beq.n	8007000 <TIM_OC2_SetConfig+0xc0>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a1d      	ldr	r2, [pc, #116]	@ (8007060 <TIM_OC2_SetConfig+0x120>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d007      	beq.n	8007000 <TIM_OC2_SetConfig+0xc0>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a1c      	ldr	r2, [pc, #112]	@ (8007064 <TIM_OC2_SetConfig+0x124>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d003      	beq.n	8007000 <TIM_OC2_SetConfig+0xc0>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4a17      	ldr	r2, [pc, #92]	@ (8007058 <TIM_OC2_SetConfig+0x118>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d113      	bne.n	8007028 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007006:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800700e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	695b      	ldr	r3, [r3, #20]
 8007014:	009b      	lsls	r3, r3, #2
 8007016:	693a      	ldr	r2, [r7, #16]
 8007018:	4313      	orrs	r3, r2
 800701a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	699b      	ldr	r3, [r3, #24]
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	693a      	ldr	r2, [r7, #16]
 8007024:	4313      	orrs	r3, r2
 8007026:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	693a      	ldr	r2, [r7, #16]
 800702c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685a      	ldr	r2, [r3, #4]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	697a      	ldr	r2, [r7, #20]
 8007040:	621a      	str	r2, [r3, #32]
}
 8007042:	bf00      	nop
 8007044:	371c      	adds	r7, #28
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	40012c00 	.word	0x40012c00
 8007054:	40013400 	.word	0x40013400
 8007058:	40015000 	.word	0x40015000
 800705c:	40014000 	.word	0x40014000
 8007060:	40014400 	.word	0x40014400
 8007064:	40014800 	.word	0x40014800

08007068 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007068:	b480      	push	{r7}
 800706a:	b087      	sub	sp, #28
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a1b      	ldr	r3, [r3, #32]
 8007076:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a1b      	ldr	r3, [r3, #32]
 800707c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800709a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f023 0303 	bic.w	r3, r3, #3
 80070a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80070b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	021b      	lsls	r3, r3, #8
 80070bc:	697a      	ldr	r2, [r7, #20]
 80070be:	4313      	orrs	r3, r2
 80070c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a2b      	ldr	r2, [pc, #172]	@ (8007174 <TIM_OC3_SetConfig+0x10c>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d007      	beq.n	80070da <TIM_OC3_SetConfig+0x72>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4a2a      	ldr	r2, [pc, #168]	@ (8007178 <TIM_OC3_SetConfig+0x110>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d003      	beq.n	80070da <TIM_OC3_SetConfig+0x72>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	4a29      	ldr	r2, [pc, #164]	@ (800717c <TIM_OC3_SetConfig+0x114>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d10d      	bne.n	80070f6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80070e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	021b      	lsls	r3, r3, #8
 80070e8:	697a      	ldr	r2, [r7, #20]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80070f4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a1e      	ldr	r2, [pc, #120]	@ (8007174 <TIM_OC3_SetConfig+0x10c>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d013      	beq.n	8007126 <TIM_OC3_SetConfig+0xbe>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a1d      	ldr	r2, [pc, #116]	@ (8007178 <TIM_OC3_SetConfig+0x110>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d00f      	beq.n	8007126 <TIM_OC3_SetConfig+0xbe>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a1d      	ldr	r2, [pc, #116]	@ (8007180 <TIM_OC3_SetConfig+0x118>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d00b      	beq.n	8007126 <TIM_OC3_SetConfig+0xbe>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a1c      	ldr	r2, [pc, #112]	@ (8007184 <TIM_OC3_SetConfig+0x11c>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d007      	beq.n	8007126 <TIM_OC3_SetConfig+0xbe>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a1b      	ldr	r2, [pc, #108]	@ (8007188 <TIM_OC3_SetConfig+0x120>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d003      	beq.n	8007126 <TIM_OC3_SetConfig+0xbe>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a16      	ldr	r2, [pc, #88]	@ (800717c <TIM_OC3_SetConfig+0x114>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d113      	bne.n	800714e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800712c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007134:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	695b      	ldr	r3, [r3, #20]
 800713a:	011b      	lsls	r3, r3, #4
 800713c:	693a      	ldr	r2, [r7, #16]
 800713e:	4313      	orrs	r3, r2
 8007140:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	699b      	ldr	r3, [r3, #24]
 8007146:	011b      	lsls	r3, r3, #4
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	4313      	orrs	r3, r2
 800714c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	697a      	ldr	r2, [r7, #20]
 8007166:	621a      	str	r2, [r3, #32]
}
 8007168:	bf00      	nop
 800716a:	371c      	adds	r7, #28
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr
 8007174:	40012c00 	.word	0x40012c00
 8007178:	40013400 	.word	0x40013400
 800717c:	40015000 	.word	0x40015000
 8007180:	40014000 	.word	0x40014000
 8007184:	40014400 	.word	0x40014400
 8007188:	40014800 	.word	0x40014800

0800718c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800718c:	b480      	push	{r7}
 800718e:	b087      	sub	sp, #28
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a1b      	ldr	r3, [r3, #32]
 80071a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	69db      	ldr	r3, [r3, #28]
 80071b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80071ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	021b      	lsls	r3, r3, #8
 80071ce:	68fa      	ldr	r2, [r7, #12]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80071da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	031b      	lsls	r3, r3, #12
 80071e2:	693a      	ldr	r2, [r7, #16]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a1a      	ldr	r2, [pc, #104]	@ (8007254 <TIM_OC4_SetConfig+0xc8>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d013      	beq.n	8007218 <TIM_OC4_SetConfig+0x8c>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a19      	ldr	r2, [pc, #100]	@ (8007258 <TIM_OC4_SetConfig+0xcc>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d00f      	beq.n	8007218 <TIM_OC4_SetConfig+0x8c>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a18      	ldr	r2, [pc, #96]	@ (800725c <TIM_OC4_SetConfig+0xd0>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d00b      	beq.n	8007218 <TIM_OC4_SetConfig+0x8c>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a17      	ldr	r2, [pc, #92]	@ (8007260 <TIM_OC4_SetConfig+0xd4>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d007      	beq.n	8007218 <TIM_OC4_SetConfig+0x8c>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a16      	ldr	r2, [pc, #88]	@ (8007264 <TIM_OC4_SetConfig+0xd8>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d003      	beq.n	8007218 <TIM_OC4_SetConfig+0x8c>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a15      	ldr	r2, [pc, #84]	@ (8007268 <TIM_OC4_SetConfig+0xdc>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d109      	bne.n	800722c <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800721e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	695b      	ldr	r3, [r3, #20]
 8007224:	019b      	lsls	r3, r3, #6
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	4313      	orrs	r3, r2
 800722a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	697a      	ldr	r2, [r7, #20]
 8007230:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	693a      	ldr	r2, [r7, #16]
 8007244:	621a      	str	r2, [r3, #32]
}
 8007246:	bf00      	nop
 8007248:	371c      	adds	r7, #28
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	40012c00 	.word	0x40012c00
 8007258:	40013400 	.word	0x40013400
 800725c:	40014000 	.word	0x40014000
 8007260:	40014400 	.word	0x40014400
 8007264:	40014800 	.word	0x40014800
 8007268:	40015000 	.word	0x40015000

0800726c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800726c:	b480      	push	{r7}
 800726e:	b087      	sub	sp, #28
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a1b      	ldr	r3, [r3, #32]
 800727a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6a1b      	ldr	r3, [r3, #32]
 8007280:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800729a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800729e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80072b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	041b      	lsls	r3, r3, #16
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a19      	ldr	r2, [pc, #100]	@ (8007328 <TIM_OC5_SetConfig+0xbc>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d013      	beq.n	80072ee <TIM_OC5_SetConfig+0x82>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a18      	ldr	r2, [pc, #96]	@ (800732c <TIM_OC5_SetConfig+0xc0>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d00f      	beq.n	80072ee <TIM_OC5_SetConfig+0x82>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a17      	ldr	r2, [pc, #92]	@ (8007330 <TIM_OC5_SetConfig+0xc4>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d00b      	beq.n	80072ee <TIM_OC5_SetConfig+0x82>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	4a16      	ldr	r2, [pc, #88]	@ (8007334 <TIM_OC5_SetConfig+0xc8>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d007      	beq.n	80072ee <TIM_OC5_SetConfig+0x82>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4a15      	ldr	r2, [pc, #84]	@ (8007338 <TIM_OC5_SetConfig+0xcc>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d003      	beq.n	80072ee <TIM_OC5_SetConfig+0x82>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a14      	ldr	r2, [pc, #80]	@ (800733c <TIM_OC5_SetConfig+0xd0>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d109      	bne.n	8007302 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	695b      	ldr	r3, [r3, #20]
 80072fa:	021b      	lsls	r3, r3, #8
 80072fc:	697a      	ldr	r2, [r7, #20]
 80072fe:	4313      	orrs	r3, r2
 8007300:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	697a      	ldr	r2, [r7, #20]
 8007306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	685a      	ldr	r2, [r3, #4]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	693a      	ldr	r2, [r7, #16]
 800731a:	621a      	str	r2, [r3, #32]
}
 800731c:	bf00      	nop
 800731e:	371c      	adds	r7, #28
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr
 8007328:	40012c00 	.word	0x40012c00
 800732c:	40013400 	.word	0x40013400
 8007330:	40014000 	.word	0x40014000
 8007334:	40014400 	.word	0x40014400
 8007338:	40014800 	.word	0x40014800
 800733c:	40015000 	.word	0x40015000

08007340 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800736e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	021b      	lsls	r3, r3, #8
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	4313      	orrs	r3, r2
 800737e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007386:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	051b      	lsls	r3, r3, #20
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	4313      	orrs	r3, r2
 8007392:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	4a1a      	ldr	r2, [pc, #104]	@ (8007400 <TIM_OC6_SetConfig+0xc0>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d013      	beq.n	80073c4 <TIM_OC6_SetConfig+0x84>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	4a19      	ldr	r2, [pc, #100]	@ (8007404 <TIM_OC6_SetConfig+0xc4>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d00f      	beq.n	80073c4 <TIM_OC6_SetConfig+0x84>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a18      	ldr	r2, [pc, #96]	@ (8007408 <TIM_OC6_SetConfig+0xc8>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d00b      	beq.n	80073c4 <TIM_OC6_SetConfig+0x84>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a17      	ldr	r2, [pc, #92]	@ (800740c <TIM_OC6_SetConfig+0xcc>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d007      	beq.n	80073c4 <TIM_OC6_SetConfig+0x84>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a16      	ldr	r2, [pc, #88]	@ (8007410 <TIM_OC6_SetConfig+0xd0>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d003      	beq.n	80073c4 <TIM_OC6_SetConfig+0x84>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a15      	ldr	r2, [pc, #84]	@ (8007414 <TIM_OC6_SetConfig+0xd4>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d109      	bne.n	80073d8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	695b      	ldr	r3, [r3, #20]
 80073d0:	029b      	lsls	r3, r3, #10
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	685a      	ldr	r2, [r3, #4]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	693a      	ldr	r2, [r7, #16]
 80073f0:	621a      	str	r2, [r3, #32]
}
 80073f2:	bf00      	nop
 80073f4:	371c      	adds	r7, #28
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	40012c00 	.word	0x40012c00
 8007404:	40013400 	.word	0x40013400
 8007408:	40014000 	.word	0x40014000
 800740c:	40014400 	.word	0x40014400
 8007410:	40014800 	.word	0x40014800
 8007414:	40015000 	.word	0x40015000

08007418 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007418:	b480      	push	{r7}
 800741a:	b087      	sub	sp, #28
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	f003 031f 	and.w	r3, r3, #31
 800742a:	2201      	movs	r2, #1
 800742c:	fa02 f303 	lsl.w	r3, r2, r3
 8007430:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6a1a      	ldr	r2, [r3, #32]
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	43db      	mvns	r3, r3
 800743a:	401a      	ands	r2, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6a1a      	ldr	r2, [r3, #32]
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	f003 031f 	and.w	r3, r3, #31
 800744a:	6879      	ldr	r1, [r7, #4]
 800744c:	fa01 f303 	lsl.w	r3, r1, r3
 8007450:	431a      	orrs	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	621a      	str	r2, [r3, #32]
}
 8007456:	bf00      	nop
 8007458:	371c      	adds	r7, #28
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
	...

08007464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007474:	2b01      	cmp	r3, #1
 8007476:	d101      	bne.n	800747c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007478:	2302      	movs	r3, #2
 800747a:	e06d      	b.n	8007558 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2202      	movs	r2, #2
 8007488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	689b      	ldr	r3, [r3, #8]
 800749a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a30      	ldr	r2, [pc, #192]	@ (8007564 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d009      	beq.n	80074ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a2f      	ldr	r2, [pc, #188]	@ (8007568 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d004      	beq.n	80074ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a2d      	ldr	r2, [pc, #180]	@ (800756c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d108      	bne.n	80074cc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80074c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	4313      	orrs	r3, r2
 80074dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a1e      	ldr	r2, [pc, #120]	@ (8007564 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d01d      	beq.n	800752c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f8:	d018      	beq.n	800752c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a1c      	ldr	r2, [pc, #112]	@ (8007570 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d013      	beq.n	800752c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a1a      	ldr	r2, [pc, #104]	@ (8007574 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d00e      	beq.n	800752c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a15      	ldr	r2, [pc, #84]	@ (8007568 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d009      	beq.n	800752c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a16      	ldr	r2, [pc, #88]	@ (8007578 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d004      	beq.n	800752c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a11      	ldr	r2, [pc, #68]	@ (800756c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d10c      	bne.n	8007546 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007532:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	68ba      	ldr	r2, [r7, #8]
 800753a:	4313      	orrs	r3, r2
 800753c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	68ba      	ldr	r2, [r7, #8]
 8007544:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	40012c00 	.word	0x40012c00
 8007568:	40013400 	.word	0x40013400
 800756c:	40015000 	.word	0x40015000
 8007570:	40000400 	.word	0x40000400
 8007574:	40000800 	.word	0x40000800
 8007578:	40014000 	.word	0x40014000

0800757c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007586:	2300      	movs	r3, #0
 8007588:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007590:	2b01      	cmp	r3, #1
 8007592:	d101      	bne.n	8007598 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007594:	2302      	movs	r3, #2
 8007596:	e06a      	b.n	800766e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	4313      	orrs	r3, r2
 80075ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	695b      	ldr	r3, [r3, #20]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	699b      	ldr	r3, [r3, #24]
 800760c:	041b      	lsls	r3, r3, #16
 800760e:	4313      	orrs	r3, r2
 8007610:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a19      	ldr	r2, [pc, #100]	@ (800767c <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d009      	beq.n	8007630 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a17      	ldr	r2, [pc, #92]	@ (8007680 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d004      	beq.n	8007630 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a16      	ldr	r2, [pc, #88]	@ (8007684 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d115      	bne.n	800765c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800763a:	051b      	lsls	r3, r3, #20
 800763c:	4313      	orrs	r3, r2
 800763e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	69db      	ldr	r3, [r3, #28]
 800764a:	4313      	orrs	r3, r2
 800764c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	6a1b      	ldr	r3, [r3, #32]
 8007658:	4313      	orrs	r3, r2
 800765a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2200      	movs	r2, #0
 8007668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	3714      	adds	r7, #20
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	40012c00 	.word	0x40012c00
 8007680:	40013400 	.word	0x40013400
 8007684:	40015000 	.word	0x40015000

08007688 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007698:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800769c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	b29a      	uxth	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80076a8:	2300      	movs	r3, #0
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3714      	adds	r7, #20
 80076ae:	46bd      	mov	sp, r7
 80076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b4:	4770      	bx	lr

080076b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80076b6:	b480      	push	{r7}
 80076b8:	b085      	sub	sp, #20
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80076be:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80076c2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	43db      	mvns	r3, r3
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	4013      	ands	r3, r2
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80076de:	2300      	movs	r3, #0
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3714      	adds	r7, #20
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	1d3b      	adds	r3, r7, #4
 80076f6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2200      	movs	r2, #0
 8007706:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2200      	movs	r2, #0
 8007716:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800771a:	2300      	movs	r3, #0
}
 800771c:	4618      	mov	r0, r3
 800771e:	3714      	adds	r7, #20
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007728:	b480      	push	{r7}
 800772a:	b09d      	sub	sp, #116	@ 0x74
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
 8007730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007732:	2300      	movs	r3, #0
 8007734:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	4413      	add	r3, r2
 8007742:	881b      	ldrh	r3, [r3, #0]
 8007744:	b29b      	uxth	r3, r3
 8007746:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800774a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800774e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	78db      	ldrb	r3, [r3, #3]
 8007756:	2b03      	cmp	r3, #3
 8007758:	d81f      	bhi.n	800779a <USB_ActivateEndpoint+0x72>
 800775a:	a201      	add	r2, pc, #4	@ (adr r2, 8007760 <USB_ActivateEndpoint+0x38>)
 800775c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007760:	08007771 	.word	0x08007771
 8007764:	0800778d 	.word	0x0800778d
 8007768:	080077a3 	.word	0x080077a3
 800776c:	0800777f 	.word	0x0800777f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007770:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007774:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007778:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800777c:	e012      	b.n	80077a4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800777e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007782:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007786:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800778a:	e00b      	b.n	80077a4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800778c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007790:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007794:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007798:	e004      	b.n	80077a4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80077a0:	e000      	b.n	80077a4 <USB_ActivateEndpoint+0x7c>
      break;
 80077a2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	441a      	add	r2, r3
 80077ae:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80077b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	4413      	add	r3, r2
 80077d0:	881b      	ldrh	r3, [r3, #0]
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	b21b      	sxth	r3, r3
 80077d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077de:	b21a      	sxth	r2, r3
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	b21b      	sxth	r3, r3
 80077e6:	4313      	orrs	r3, r2
 80077e8:	b21b      	sxth	r3, r3
 80077ea:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	441a      	add	r2, r3
 80077f8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80077fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007800:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007804:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007808:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800780c:	b29b      	uxth	r3, r3
 800780e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	7b1b      	ldrb	r3, [r3, #12]
 8007814:	2b00      	cmp	r3, #0
 8007816:	f040 8178 	bne.w	8007b0a <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	785b      	ldrb	r3, [r3, #1]
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 8084 	beq.w	800792c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	61bb      	str	r3, [r7, #24]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800782e:	b29b      	uxth	r3, r3
 8007830:	461a      	mov	r2, r3
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	4413      	add	r3, r2
 8007836:	61bb      	str	r3, [r7, #24]
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	00da      	lsls	r2, r3, #3
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	4413      	add	r3, r2
 8007842:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007846:	617b      	str	r3, [r7, #20]
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	88db      	ldrh	r3, [r3, #6]
 800784c:	085b      	lsrs	r3, r3, #1
 800784e:	b29b      	uxth	r3, r3
 8007850:	005b      	lsls	r3, r3, #1
 8007852:	b29a      	uxth	r2, r3
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	4413      	add	r3, r2
 8007862:	881b      	ldrh	r3, [r3, #0]
 8007864:	827b      	strh	r3, [r7, #18]
 8007866:	8a7b      	ldrh	r3, [r7, #18]
 8007868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800786c:	2b00      	cmp	r3, #0
 800786e:	d01b      	beq.n	80078a8 <USB_ActivateEndpoint+0x180>
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4413      	add	r3, r2
 800787a:	881b      	ldrh	r3, [r3, #0]
 800787c:	b29b      	uxth	r3, r3
 800787e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007886:	823b      	strh	r3, [r7, #16]
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	441a      	add	r2, r3
 8007892:	8a3b      	ldrh	r3, [r7, #16]
 8007894:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007898:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800789c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	78db      	ldrb	r3, [r3, #3]
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d020      	beq.n	80078f2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	4413      	add	r3, r2
 80078ba:	881b      	ldrh	r3, [r3, #0]
 80078bc:	b29b      	uxth	r3, r3
 80078be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078c6:	81bb      	strh	r3, [r7, #12]
 80078c8:	89bb      	ldrh	r3, [r7, #12]
 80078ca:	f083 0320 	eor.w	r3, r3, #32
 80078ce:	81bb      	strh	r3, [r7, #12]
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	441a      	add	r2, r3
 80078da:	89bb      	ldrh	r3, [r7, #12]
 80078dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	8013      	strh	r3, [r2, #0]
 80078f0:	e2d5      	b.n	8007e9e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	781b      	ldrb	r3, [r3, #0]
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	4413      	add	r3, r2
 80078fc:	881b      	ldrh	r3, [r3, #0]
 80078fe:	b29b      	uxth	r3, r3
 8007900:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007904:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007908:	81fb      	strh	r3, [r7, #14]
 800790a:	687a      	ldr	r2, [r7, #4]
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	441a      	add	r2, r3
 8007914:	89fb      	ldrh	r3, [r7, #14]
 8007916:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800791a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800791e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007926:	b29b      	uxth	r3, r3
 8007928:	8013      	strh	r3, [r2, #0]
 800792a:	e2b8      	b.n	8007e9e <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007936:	b29b      	uxth	r3, r3
 8007938:	461a      	mov	r2, r3
 800793a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800793c:	4413      	add	r3, r2
 800793e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	00da      	lsls	r2, r3, #3
 8007946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007948:	4413      	add	r3, r2
 800794a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800794e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	88db      	ldrh	r3, [r3, #6]
 8007954:	085b      	lsrs	r3, r3, #1
 8007956:	b29b      	uxth	r3, r3
 8007958:	005b      	lsls	r3, r3, #1
 800795a:	b29a      	uxth	r2, r3
 800795c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800796a:	b29b      	uxth	r3, r3
 800796c:	461a      	mov	r2, r3
 800796e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007970:	4413      	add	r3, r2
 8007972:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	781b      	ldrb	r3, [r3, #0]
 8007978:	00da      	lsls	r2, r3, #3
 800797a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797c:	4413      	add	r3, r2
 800797e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007982:	627b      	str	r3, [r7, #36]	@ 0x24
 8007984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007986:	881b      	ldrh	r3, [r3, #0]
 8007988:	b29b      	uxth	r3, r3
 800798a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800798e:	b29a      	uxth	r2, r3
 8007990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007992:	801a      	strh	r2, [r3, #0]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	691b      	ldr	r3, [r3, #16]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10a      	bne.n	80079b2 <USB_ActivateEndpoint+0x28a>
 800799c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799e:	881b      	ldrh	r3, [r3, #0]
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079aa:	b29a      	uxth	r2, r3
 80079ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ae:	801a      	strh	r2, [r3, #0]
 80079b0:	e039      	b.n	8007a26 <USB_ActivateEndpoint+0x2fe>
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	2b3e      	cmp	r3, #62	@ 0x3e
 80079b8:	d818      	bhi.n	80079ec <USB_ActivateEndpoint+0x2c4>
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	085b      	lsrs	r3, r3, #1
 80079c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d002      	beq.n	80079d4 <USB_ActivateEndpoint+0x2ac>
 80079ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079d0:	3301      	adds	r3, #1
 80079d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d6:	881b      	ldrh	r3, [r3, #0]
 80079d8:	b29a      	uxth	r2, r3
 80079da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079dc:	b29b      	uxth	r3, r3
 80079de:	029b      	lsls	r3, r3, #10
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	4313      	orrs	r3, r2
 80079e4:	b29a      	uxth	r2, r3
 80079e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e8:	801a      	strh	r2, [r3, #0]
 80079ea:	e01c      	b.n	8007a26 <USB_ActivateEndpoint+0x2fe>
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	691b      	ldr	r3, [r3, #16]
 80079f0:	095b      	lsrs	r3, r3, #5
 80079f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	f003 031f 	and.w	r3, r3, #31
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d102      	bne.n	8007a06 <USB_ActivateEndpoint+0x2de>
 8007a00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a02:	3b01      	subs	r3, #1
 8007a04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a08:	881b      	ldrh	r3, [r3, #0]
 8007a0a:	b29a      	uxth	r2, r3
 8007a0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	029b      	lsls	r3, r3, #10
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	4313      	orrs	r3, r2
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a20:	b29a      	uxth	r2, r3
 8007a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a24:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	781b      	ldrb	r3, [r3, #0]
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	4413      	add	r3, r2
 8007a30:	881b      	ldrh	r3, [r3, #0]
 8007a32:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007a34:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d01b      	beq.n	8007a76 <USB_ActivateEndpoint+0x34e>
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	4413      	add	r3, r2
 8007a48:	881b      	ldrh	r3, [r3, #0]
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a54:	843b      	strh	r3, [r7, #32]
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	441a      	add	r2, r3
 8007a60:	8c3b      	ldrh	r3, [r7, #32]
 8007a62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d124      	bne.n	8007ac8 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	781b      	ldrb	r3, [r3, #0]
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	4413      	add	r3, r2
 8007a88:	881b      	ldrh	r3, [r3, #0]
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a94:	83bb      	strh	r3, [r7, #28]
 8007a96:	8bbb      	ldrh	r3, [r7, #28]
 8007a98:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007a9c:	83bb      	strh	r3, [r7, #28]
 8007a9e:	8bbb      	ldrh	r3, [r7, #28]
 8007aa0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007aa4:	83bb      	strh	r3, [r7, #28]
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	441a      	add	r2, r3
 8007ab0:	8bbb      	ldrh	r3, [r7, #28]
 8007ab2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ab6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007aba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007abe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	8013      	strh	r3, [r2, #0]
 8007ac6:	e1ea      	b.n	8007e9e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	4413      	add	r3, r2
 8007ad2:	881b      	ldrh	r3, [r3, #0]
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ade:	83fb      	strh	r3, [r7, #30]
 8007ae0:	8bfb      	ldrh	r3, [r7, #30]
 8007ae2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007ae6:	83fb      	strh	r3, [r7, #30]
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	441a      	add	r2, r3
 8007af2:	8bfb      	ldrh	r3, [r7, #30]
 8007af4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007af8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007afc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	8013      	strh	r3, [r2, #0]
 8007b08:	e1c9      	b.n	8007e9e <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	78db      	ldrb	r3, [r3, #3]
 8007b0e:	2b02      	cmp	r3, #2
 8007b10:	d11e      	bne.n	8007b50 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	4413      	add	r3, r2
 8007b1c:	881b      	ldrh	r3, [r3, #0]
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b28:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	781b      	ldrb	r3, [r3, #0]
 8007b32:	009b      	lsls	r3, r3, #2
 8007b34:	441a      	add	r2, r3
 8007b36:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007b3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b42:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	8013      	strh	r3, [r2, #0]
 8007b4e:	e01d      	b.n	8007b8c <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007b50:	687a      	ldr	r2, [r7, #4]
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	781b      	ldrb	r3, [r3, #0]
 8007b56:	009b      	lsls	r3, r3, #2
 8007b58:	4413      	add	r3, r2
 8007b5a:	881b      	ldrh	r3, [r3, #0]
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b66:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	441a      	add	r2, r3
 8007b74:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007b78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	461a      	mov	r2, r3
 8007b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b9c:	4413      	add	r3, r2
 8007b9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	781b      	ldrb	r3, [r3, #0]
 8007ba4:	00da      	lsls	r2, r3, #3
 8007ba6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	891b      	ldrh	r3, [r3, #8]
 8007bb4:	085b      	lsrs	r3, r3, #1
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	005b      	lsls	r3, r3, #1
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007bbe:	801a      	strh	r2, [r3, #0]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	461a      	mov	r2, r3
 8007bce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bd0:	4413      	add	r3, r2
 8007bd2:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	00da      	lsls	r2, r3, #3
 8007bda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bdc:	4413      	add	r3, r2
 8007bde:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007be2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	895b      	ldrh	r3, [r3, #10]
 8007be8:	085b      	lsrs	r3, r3, #1
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	005b      	lsls	r3, r3, #1
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bf2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	785b      	ldrb	r3, [r3, #1]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f040 8093 	bne.w	8007d24 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	4413      	add	r3, r2
 8007c08:	881b      	ldrh	r3, [r3, #0]
 8007c0a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8007c0e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d01b      	beq.n	8007c52 <USB_ActivateEndpoint+0x52a>
 8007c1a:	687a      	ldr	r2, [r7, #4]
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	4413      	add	r3, r2
 8007c24:	881b      	ldrh	r3, [r3, #0]
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c30:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	441a      	add	r2, r3
 8007c3c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007c3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c46:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	781b      	ldrb	r3, [r3, #0]
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	4413      	add	r3, r2
 8007c5c:	881b      	ldrh	r3, [r3, #0]
 8007c5e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007c60:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d01b      	beq.n	8007ca2 <USB_ActivateEndpoint+0x57a>
 8007c6a:	687a      	ldr	r2, [r7, #4]
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	781b      	ldrb	r3, [r3, #0]
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	4413      	add	r3, r2
 8007c74:	881b      	ldrh	r3, [r3, #0]
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c80:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	441a      	add	r2, r3
 8007c8c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007c8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	781b      	ldrb	r3, [r3, #0]
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	4413      	add	r3, r2
 8007cac:	881b      	ldrh	r3, [r3, #0]
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cb8:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007cba:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007cbc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007cc0:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007cc2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007cc4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007cc8:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	781b      	ldrb	r3, [r3, #0]
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	441a      	add	r2, r3
 8007cd4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007cd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ce2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	4413      	add	r3, r2
 8007cf4:	881b      	ldrh	r3, [r3, #0]
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d00:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	441a      	add	r2, r3
 8007d0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007d0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	8013      	strh	r3, [r2, #0]
 8007d22:	e0bc      	b.n	8007e9e <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	4413      	add	r3, r2
 8007d2e:	881b      	ldrh	r3, [r3, #0]
 8007d30:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007d34:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d01d      	beq.n	8007d7c <USB_ActivateEndpoint+0x654>
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4413      	add	r3, r2
 8007d4a:	881b      	ldrh	r3, [r3, #0]
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d56:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8007d5a:	687a      	ldr	r2, [r7, #4]
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	441a      	add	r2, r3
 8007d64:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007d68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007d74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	781b      	ldrb	r3, [r3, #0]
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	881b      	ldrh	r3, [r3, #0]
 8007d88:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007d8c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8007d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d01d      	beq.n	8007dd4 <USB_ActivateEndpoint+0x6ac>
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	4413      	add	r3, r2
 8007da2:	881b      	ldrh	r3, [r3, #0]
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007daa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dae:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	009b      	lsls	r3, r3, #2
 8007dba:	441a      	add	r2, r3
 8007dbc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007dc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dcc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	78db      	ldrb	r3, [r3, #3]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d024      	beq.n	8007e26 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4413      	add	r3, r2
 8007de6:	881b      	ldrh	r3, [r3, #0]
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007dee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007df2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007df6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007dfa:	f083 0320 	eor.w	r3, r3, #32
 8007dfe:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	441a      	add	r2, r3
 8007e0c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007e10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	8013      	strh	r3, [r2, #0]
 8007e24:	e01d      	b.n	8007e62 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	4413      	add	r3, r2
 8007e30:	881b      	ldrh	r3, [r3, #0]
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e3c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007e40:	687a      	ldr	r2, [r7, #4]
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	009b      	lsls	r3, r3, #2
 8007e48:	441a      	add	r2, r3
 8007e4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007e4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4413      	add	r3, r2
 8007e6c:	881b      	ldrh	r3, [r3, #0]
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e78:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	441a      	add	r2, r3
 8007e86:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007e8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007e9e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3774      	adds	r7, #116	@ 0x74
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr
 8007eae:	bf00      	nop

08007eb0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b08d      	sub	sp, #52	@ 0x34
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	7b1b      	ldrb	r3, [r3, #12]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	f040 808e 	bne.w	8007fe0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	785b      	ldrb	r3, [r3, #1]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d044      	beq.n	8007f56 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	4413      	add	r3, r2
 8007ed6:	881b      	ldrh	r3, [r3, #0]
 8007ed8:	81bb      	strh	r3, [r7, #12]
 8007eda:	89bb      	ldrh	r3, [r7, #12]
 8007edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d01b      	beq.n	8007f1c <USB_DeactivateEndpoint+0x6c>
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	4413      	add	r3, r2
 8007eee:	881b      	ldrh	r3, [r3, #0]
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ef6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007efa:	817b      	strh	r3, [r7, #10]
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	441a      	add	r2, r3
 8007f06:	897b      	ldrh	r3, [r7, #10]
 8007f08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f14:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	4413      	add	r3, r2
 8007f26:	881b      	ldrh	r3, [r3, #0]
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f32:	813b      	strh	r3, [r7, #8]
 8007f34:	687a      	ldr	r2, [r7, #4]
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	009b      	lsls	r3, r3, #2
 8007f3c:	441a      	add	r2, r3
 8007f3e:	893b      	ldrh	r3, [r7, #8]
 8007f40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	8013      	strh	r3, [r2, #0]
 8007f54:	e192      	b.n	800827c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	4413      	add	r3, r2
 8007f60:	881b      	ldrh	r3, [r3, #0]
 8007f62:	827b      	strh	r3, [r7, #18]
 8007f64:	8a7b      	ldrh	r3, [r7, #18]
 8007f66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d01b      	beq.n	8007fa6 <USB_DeactivateEndpoint+0xf6>
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	4413      	add	r3, r2
 8007f78:	881b      	ldrh	r3, [r3, #0]
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f84:	823b      	strh	r3, [r7, #16]
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	441a      	add	r2, r3
 8007f90:	8a3b      	ldrh	r3, [r7, #16]
 8007f92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f9a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007fa6:	687a      	ldr	r2, [r7, #4]
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	4413      	add	r3, r2
 8007fb0:	881b      	ldrh	r3, [r3, #0]
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007fb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fbc:	81fb      	strh	r3, [r7, #14]
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	441a      	add	r2, r3
 8007fc8:	89fb      	ldrh	r3, [r7, #14]
 8007fca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	8013      	strh	r3, [r2, #0]
 8007fde:	e14d      	b.n	800827c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	785b      	ldrb	r3, [r3, #1]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	f040 80a5 	bne.w	8008134 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	4413      	add	r3, r2
 8007ff4:	881b      	ldrh	r3, [r3, #0]
 8007ff6:	843b      	strh	r3, [r7, #32]
 8007ff8:	8c3b      	ldrh	r3, [r7, #32]
 8007ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d01b      	beq.n	800803a <USB_DeactivateEndpoint+0x18a>
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	4413      	add	r3, r2
 800800c:	881b      	ldrh	r3, [r3, #0]
 800800e:	b29b      	uxth	r3, r3
 8008010:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008014:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008018:	83fb      	strh	r3, [r7, #30]
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	441a      	add	r2, r3
 8008024:	8bfb      	ldrh	r3, [r7, #30]
 8008026:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800802a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800802e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008036:	b29b      	uxth	r3, r3
 8008038:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	781b      	ldrb	r3, [r3, #0]
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	4413      	add	r3, r2
 8008044:	881b      	ldrh	r3, [r3, #0]
 8008046:	83bb      	strh	r3, [r7, #28]
 8008048:	8bbb      	ldrh	r3, [r7, #28]
 800804a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800804e:	2b00      	cmp	r3, #0
 8008050:	d01b      	beq.n	800808a <USB_DeactivateEndpoint+0x1da>
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	781b      	ldrb	r3, [r3, #0]
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	4413      	add	r3, r2
 800805c:	881b      	ldrh	r3, [r3, #0]
 800805e:	b29b      	uxth	r3, r3
 8008060:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008064:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008068:	837b      	strh	r3, [r7, #26]
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	441a      	add	r2, r3
 8008074:	8b7b      	ldrh	r3, [r7, #26]
 8008076:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800807a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800807e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008082:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008086:	b29b      	uxth	r3, r3
 8008088:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800808a:	687a      	ldr	r2, [r7, #4]
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	4413      	add	r3, r2
 8008094:	881b      	ldrh	r3, [r3, #0]
 8008096:	b29b      	uxth	r3, r3
 8008098:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800809c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080a0:	833b      	strh	r3, [r7, #24]
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	441a      	add	r2, r3
 80080ac:	8b3b      	ldrh	r3, [r7, #24]
 80080ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80080be:	b29b      	uxth	r3, r3
 80080c0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	4413      	add	r3, r2
 80080cc:	881b      	ldrh	r3, [r3, #0]
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80080d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080d8:	82fb      	strh	r3, [r7, #22]
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	441a      	add	r2, r3
 80080e4:	8afb      	ldrh	r3, [r7, #22]
 80080e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	4413      	add	r3, r2
 8008104:	881b      	ldrh	r3, [r3, #0]
 8008106:	b29b      	uxth	r3, r3
 8008108:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800810c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008110:	82bb      	strh	r3, [r7, #20]
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	781b      	ldrb	r3, [r3, #0]
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	441a      	add	r2, r3
 800811c:	8abb      	ldrh	r3, [r7, #20]
 800811e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008122:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008126:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800812a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800812e:	b29b      	uxth	r3, r3
 8008130:	8013      	strh	r3, [r2, #0]
 8008132:	e0a3      	b.n	800827c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	4413      	add	r3, r2
 800813e:	881b      	ldrh	r3, [r3, #0]
 8008140:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008142:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008144:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d01b      	beq.n	8008184 <USB_DeactivateEndpoint+0x2d4>
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	4413      	add	r3, r2
 8008156:	881b      	ldrh	r3, [r3, #0]
 8008158:	b29b      	uxth	r3, r3
 800815a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800815e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008162:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	441a      	add	r2, r3
 800816e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008170:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008174:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008178:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800817c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008180:	b29b      	uxth	r3, r3
 8008182:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	881b      	ldrh	r3, [r3, #0]
 8008190:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008192:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008198:	2b00      	cmp	r3, #0
 800819a:	d01b      	beq.n	80081d4 <USB_DeactivateEndpoint+0x324>
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	881b      	ldrh	r3, [r3, #0]
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081b2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	441a      	add	r2, r3
 80081be:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80081c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	781b      	ldrb	r3, [r3, #0]
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	4413      	add	r3, r2
 80081de:	881b      	ldrh	r3, [r3, #0]
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	441a      	add	r2, r3
 80081f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80081f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008200:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008204:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008208:	b29b      	uxth	r3, r3
 800820a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	4413      	add	r3, r2
 8008216:	881b      	ldrh	r3, [r3, #0]
 8008218:	b29b      	uxth	r3, r3
 800821a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800821e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008222:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	441a      	add	r2, r3
 800822e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008230:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008234:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008238:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800823c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008240:	b29b      	uxth	r3, r3
 8008242:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	4413      	add	r3, r2
 800824e:	881b      	ldrh	r3, [r3, #0]
 8008250:	b29b      	uxth	r3, r3
 8008252:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008256:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800825a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	441a      	add	r2, r3
 8008266:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008268:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800826c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008270:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008274:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008278:	b29b      	uxth	r3, r3
 800827a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800827c:	2300      	movs	r3, #0
}
 800827e:	4618      	mov	r0, r3
 8008280:	3734      	adds	r7, #52	@ 0x34
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr

0800828a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b0c2      	sub	sp, #264	@ 0x108
 800828e:	af00      	add	r7, sp, #0
 8008290:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008294:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008298:	6018      	str	r0, [r3, #0]
 800829a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800829e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082a2:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80082a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	785b      	ldrb	r3, [r3, #1]
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	f040 86b7 	bne.w	8009024 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80082b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	699a      	ldr	r2, [r3, #24]
 80082c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	691b      	ldr	r3, [r3, #16]
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d908      	bls.n	80082e4 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80082d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	691b      	ldr	r3, [r3, #16]
 80082de:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80082e2:	e007      	b.n	80082f4 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80082e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	699b      	ldr	r3, [r3, #24]
 80082f0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80082f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	7b1b      	ldrb	r3, [r3, #12]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d13a      	bne.n	800837a <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008304:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008308:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	6959      	ldr	r1, [r3, #20]
 8008310:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008314:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	88da      	ldrh	r2, [r3, #6]
 800831c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008320:	b29b      	uxth	r3, r3
 8008322:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008326:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800832a:	6800      	ldr	r0, [r0, #0]
 800832c:	f001 fc8d 	bl	8009c4a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008330:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008334:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	613b      	str	r3, [r7, #16]
 800833c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008340:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800834a:	b29b      	uxth	r3, r3
 800834c:	461a      	mov	r2, r3
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	4413      	add	r3, r2
 8008352:	613b      	str	r3, [r7, #16]
 8008354:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008358:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	00da      	lsls	r2, r3, #3
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	4413      	add	r3, r2
 8008366:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800836a:	60fb      	str	r3, [r7, #12]
 800836c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008370:	b29a      	uxth	r2, r3
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	801a      	strh	r2, [r3, #0]
 8008376:	f000 be1f 	b.w	8008fb8 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800837a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800837e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	78db      	ldrb	r3, [r3, #3]
 8008386:	2b02      	cmp	r3, #2
 8008388:	f040 8462 	bne.w	8008c50 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800838c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008390:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	6a1a      	ldr	r2, [r3, #32]
 8008398:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800839c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	f240 83df 	bls.w	8008b68 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80083aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	4413      	add	r3, r2
 80083c4:	881b      	ldrh	r3, [r3, #0]
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083d0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80083d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	441a      	add	r2, r3
 80083ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80083f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083fa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80083fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008402:	b29b      	uxth	r3, r3
 8008404:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800840a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6a1a      	ldr	r2, [r3, #32]
 8008412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008416:	1ad2      	subs	r2, r2, r3
 8008418:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800841c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008424:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008428:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008432:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	4413      	add	r3, r2
 800843e:	881b      	ldrh	r3, [r3, #0]
 8008440:	b29b      	uxth	r3, r3
 8008442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008446:	2b00      	cmp	r3, #0
 8008448:	f000 81c7 	beq.w	80087da <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800844c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008450:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	633b      	str	r3, [r7, #48]	@ 0x30
 8008458:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800845c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	785b      	ldrb	r3, [r3, #1]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d177      	bne.n	8008558 <USB_EPStartXfer+0x2ce>
 8008468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800846c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008474:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008478:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008482:	b29b      	uxth	r3, r3
 8008484:	461a      	mov	r2, r3
 8008486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008488:	4413      	add	r3, r2
 800848a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800848c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008490:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	00da      	lsls	r2, r3, #3
 800849a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849c:	4413      	add	r3, r2
 800849e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80084a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80084a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a6:	881b      	ldrh	r3, [r3, #0]
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b2:	801a      	strh	r2, [r3, #0]
 80084b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d10a      	bne.n	80084d2 <USB_EPStartXfer+0x248>
 80084bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084be:	881b      	ldrh	r3, [r3, #0]
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ce:	801a      	strh	r2, [r3, #0]
 80084d0:	e067      	b.n	80085a2 <USB_EPStartXfer+0x318>
 80084d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80084d8:	d81c      	bhi.n	8008514 <USB_EPStartXfer+0x28a>
 80084da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084de:	085b      	lsrs	r3, r3, #1
 80084e0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80084e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084e8:	f003 0301 	and.w	r3, r3, #1
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d004      	beq.n	80084fa <USB_EPStartXfer+0x270>
 80084f0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80084f4:	3301      	adds	r3, #1
 80084f6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80084fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fc:	881b      	ldrh	r3, [r3, #0]
 80084fe:	b29a      	uxth	r2, r3
 8008500:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008504:	b29b      	uxth	r3, r3
 8008506:	029b      	lsls	r3, r3, #10
 8008508:	b29b      	uxth	r3, r3
 800850a:	4313      	orrs	r3, r2
 800850c:	b29a      	uxth	r2, r3
 800850e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008510:	801a      	strh	r2, [r3, #0]
 8008512:	e046      	b.n	80085a2 <USB_EPStartXfer+0x318>
 8008514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008518:	095b      	lsrs	r3, r3, #5
 800851a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800851e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008522:	f003 031f 	and.w	r3, r3, #31
 8008526:	2b00      	cmp	r3, #0
 8008528:	d104      	bne.n	8008534 <USB_EPStartXfer+0x2aa>
 800852a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800852e:	3b01      	subs	r3, #1
 8008530:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008536:	881b      	ldrh	r3, [r3, #0]
 8008538:	b29a      	uxth	r2, r3
 800853a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800853e:	b29b      	uxth	r3, r3
 8008540:	029b      	lsls	r3, r3, #10
 8008542:	b29b      	uxth	r3, r3
 8008544:	4313      	orrs	r3, r2
 8008546:	b29b      	uxth	r3, r3
 8008548:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800854c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008550:	b29a      	uxth	r2, r3
 8008552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008554:	801a      	strh	r2, [r3, #0]
 8008556:	e024      	b.n	80085a2 <USB_EPStartXfer+0x318>
 8008558:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800855c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	785b      	ldrb	r3, [r3, #1]
 8008564:	2b01      	cmp	r3, #1
 8008566:	d11c      	bne.n	80085a2 <USB_EPStartXfer+0x318>
 8008568:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800856c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008576:	b29b      	uxth	r3, r3
 8008578:	461a      	mov	r2, r3
 800857a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800857c:	4413      	add	r3, r2
 800857e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008580:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008584:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	00da      	lsls	r2, r3, #3
 800858e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008590:	4413      	add	r3, r2
 8008592:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008596:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800859c:	b29a      	uxth	r2, r3
 800859e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80085a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	895b      	ldrh	r3, [r3, #10]
 80085ae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80085b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	6959      	ldr	r1, [r3, #20]
 80085be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80085c8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80085cc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80085d0:	6800      	ldr	r0, [r0, #0]
 80085d2:	f001 fb3a 	bl	8009c4a <USB_WritePMA>
            ep->xfer_buff += len;
 80085d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	695a      	ldr	r2, [r3, #20]
 80085e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085e6:	441a      	add	r2, r3
 80085e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80085f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	6a1a      	ldr	r2, [r3, #32]
 8008600:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008604:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	691b      	ldr	r3, [r3, #16]
 800860c:	429a      	cmp	r2, r3
 800860e:	d90f      	bls.n	8008630 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008610:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008614:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	6a1a      	ldr	r2, [r3, #32]
 800861c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008620:	1ad2      	subs	r2, r2, r3
 8008622:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008626:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	621a      	str	r2, [r3, #32]
 800862e:	e00e      	b.n	800864e <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8008630:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008634:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	6a1b      	ldr	r3, [r3, #32]
 800863c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008640:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008644:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2200      	movs	r2, #0
 800864c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800864e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008652:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	785b      	ldrb	r3, [r3, #1]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d177      	bne.n	800874e <USB_EPStartXfer+0x4c4>
 800865e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008662:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	61bb      	str	r3, [r7, #24]
 800866a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800866e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008678:	b29b      	uxth	r3, r3
 800867a:	461a      	mov	r2, r3
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	4413      	add	r3, r2
 8008680:	61bb      	str	r3, [r7, #24]
 8008682:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008686:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	00da      	lsls	r2, r3, #3
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	4413      	add	r3, r2
 8008694:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008698:	617b      	str	r3, [r7, #20]
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	881b      	ldrh	r3, [r3, #0]
 800869e:	b29b      	uxth	r3, r3
 80086a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086a4:	b29a      	uxth	r2, r3
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	801a      	strh	r2, [r3, #0]
 80086aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d10a      	bne.n	80086c8 <USB_EPStartXfer+0x43e>
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	881b      	ldrh	r3, [r3, #0]
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086c0:	b29a      	uxth	r2, r3
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	801a      	strh	r2, [r3, #0]
 80086c6:	e06d      	b.n	80087a4 <USB_EPStartXfer+0x51a>
 80086c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80086ce:	d81c      	bhi.n	800870a <USB_EPStartXfer+0x480>
 80086d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086d4:	085b      	lsrs	r3, r3, #1
 80086d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80086da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d004      	beq.n	80086f0 <USB_EPStartXfer+0x466>
 80086e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086ea:	3301      	adds	r3, #1
 80086ec:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	881b      	ldrh	r3, [r3, #0]
 80086f4:	b29a      	uxth	r2, r3
 80086f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086fa:	b29b      	uxth	r3, r3
 80086fc:	029b      	lsls	r3, r3, #10
 80086fe:	b29b      	uxth	r3, r3
 8008700:	4313      	orrs	r3, r2
 8008702:	b29a      	uxth	r2, r3
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	801a      	strh	r2, [r3, #0]
 8008708:	e04c      	b.n	80087a4 <USB_EPStartXfer+0x51a>
 800870a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800870e:	095b      	lsrs	r3, r3, #5
 8008710:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008714:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008718:	f003 031f 	and.w	r3, r3, #31
 800871c:	2b00      	cmp	r3, #0
 800871e:	d104      	bne.n	800872a <USB_EPStartXfer+0x4a0>
 8008720:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008724:	3b01      	subs	r3, #1
 8008726:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	881b      	ldrh	r3, [r3, #0]
 800872e:	b29a      	uxth	r2, r3
 8008730:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008734:	b29b      	uxth	r3, r3
 8008736:	029b      	lsls	r3, r3, #10
 8008738:	b29b      	uxth	r3, r3
 800873a:	4313      	orrs	r3, r2
 800873c:	b29b      	uxth	r3, r3
 800873e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008742:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008746:	b29a      	uxth	r2, r3
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	801a      	strh	r2, [r3, #0]
 800874c:	e02a      	b.n	80087a4 <USB_EPStartXfer+0x51a>
 800874e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008752:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	785b      	ldrb	r3, [r3, #1]
 800875a:	2b01      	cmp	r3, #1
 800875c:	d122      	bne.n	80087a4 <USB_EPStartXfer+0x51a>
 800875e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008762:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	623b      	str	r3, [r7, #32]
 800876a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800876e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008778:	b29b      	uxth	r3, r3
 800877a:	461a      	mov	r2, r3
 800877c:	6a3b      	ldr	r3, [r7, #32]
 800877e:	4413      	add	r3, r2
 8008780:	623b      	str	r3, [r7, #32]
 8008782:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008786:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	00da      	lsls	r2, r3, #3
 8008790:	6a3b      	ldr	r3, [r7, #32]
 8008792:	4413      	add	r3, r2
 8008794:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008798:	61fb      	str	r3, [r7, #28]
 800879a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800879e:	b29a      	uxth	r2, r3
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80087a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	891b      	ldrh	r3, [r3, #8]
 80087b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80087b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	6959      	ldr	r1, [r3, #20]
 80087c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80087ca:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80087ce:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80087d2:	6800      	ldr	r0, [r0, #0]
 80087d4:	f001 fa39 	bl	8009c4a <USB_WritePMA>
 80087d8:	e3ee      	b.n	8008fb8 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80087da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	785b      	ldrb	r3, [r3, #1]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d177      	bne.n	80088da <USB_EPStartXfer+0x650>
 80087ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008804:	b29b      	uxth	r3, r3
 8008806:	461a      	mov	r2, r3
 8008808:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800880a:	4413      	add	r3, r2
 800880c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800880e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008812:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	00da      	lsls	r2, r3, #3
 800881c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800881e:	4413      	add	r3, r2
 8008820:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008824:	647b      	str	r3, [r7, #68]	@ 0x44
 8008826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008828:	881b      	ldrh	r3, [r3, #0]
 800882a:	b29b      	uxth	r3, r3
 800882c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008830:	b29a      	uxth	r2, r3
 8008832:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008834:	801a      	strh	r2, [r3, #0]
 8008836:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800883a:	2b00      	cmp	r3, #0
 800883c:	d10a      	bne.n	8008854 <USB_EPStartXfer+0x5ca>
 800883e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008840:	881b      	ldrh	r3, [r3, #0]
 8008842:	b29b      	uxth	r3, r3
 8008844:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008848:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800884c:	b29a      	uxth	r2, r3
 800884e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008850:	801a      	strh	r2, [r3, #0]
 8008852:	e06d      	b.n	8008930 <USB_EPStartXfer+0x6a6>
 8008854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008858:	2b3e      	cmp	r3, #62	@ 0x3e
 800885a:	d81c      	bhi.n	8008896 <USB_EPStartXfer+0x60c>
 800885c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008860:	085b      	lsrs	r3, r3, #1
 8008862:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800886a:	f003 0301 	and.w	r3, r3, #1
 800886e:	2b00      	cmp	r3, #0
 8008870:	d004      	beq.n	800887c <USB_EPStartXfer+0x5f2>
 8008872:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008876:	3301      	adds	r3, #1
 8008878:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800887c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800887e:	881b      	ldrh	r3, [r3, #0]
 8008880:	b29a      	uxth	r2, r3
 8008882:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008886:	b29b      	uxth	r3, r3
 8008888:	029b      	lsls	r3, r3, #10
 800888a:	b29b      	uxth	r3, r3
 800888c:	4313      	orrs	r3, r2
 800888e:	b29a      	uxth	r2, r3
 8008890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008892:	801a      	strh	r2, [r3, #0]
 8008894:	e04c      	b.n	8008930 <USB_EPStartXfer+0x6a6>
 8008896:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800889a:	095b      	lsrs	r3, r3, #5
 800889c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80088a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088a4:	f003 031f 	and.w	r3, r3, #31
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d104      	bne.n	80088b6 <USB_EPStartXfer+0x62c>
 80088ac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80088b0:	3b01      	subs	r3, #1
 80088b2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80088b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088b8:	881b      	ldrh	r3, [r3, #0]
 80088ba:	b29a      	uxth	r2, r3
 80088bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80088c0:	b29b      	uxth	r3, r3
 80088c2:	029b      	lsls	r3, r3, #10
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	4313      	orrs	r3, r2
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088d2:	b29a      	uxth	r2, r3
 80088d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088d6:	801a      	strh	r2, [r3, #0]
 80088d8:	e02a      	b.n	8008930 <USB_EPStartXfer+0x6a6>
 80088da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	785b      	ldrb	r3, [r3, #1]
 80088e6:	2b01      	cmp	r3, #1
 80088e8:	d122      	bne.n	8008930 <USB_EPStartXfer+0x6a6>
 80088ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80088f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008904:	b29b      	uxth	r3, r3
 8008906:	461a      	mov	r2, r3
 8008908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800890a:	4413      	add	r3, r2
 800890c:	653b      	str	r3, [r7, #80]	@ 0x50
 800890e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008912:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	00da      	lsls	r2, r3, #3
 800891c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800891e:	4413      	add	r3, r2
 8008920:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008924:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800892a:	b29a      	uxth	r2, r3
 800892c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800892e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008930:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008934:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	891b      	ldrh	r3, [r3, #8]
 800893c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008940:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008944:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	6959      	ldr	r1, [r3, #20]
 800894c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008950:	b29b      	uxth	r3, r3
 8008952:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008956:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800895a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800895e:	6800      	ldr	r0, [r0, #0]
 8008960:	f001 f973 	bl	8009c4a <USB_WritePMA>
            ep->xfer_buff += len;
 8008964:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008968:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	695a      	ldr	r2, [r3, #20]
 8008970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008974:	441a      	add	r2, r3
 8008976:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800897a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008982:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008986:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	6a1a      	ldr	r2, [r3, #32]
 800898e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008992:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	429a      	cmp	r2, r3
 800899c:	d90f      	bls.n	80089be <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800899e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	6a1a      	ldr	r2, [r3, #32]
 80089aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ae:	1ad2      	subs	r2, r2, r3
 80089b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	621a      	str	r2, [r3, #32]
 80089bc:	e00e      	b.n	80089dc <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80089be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	6a1b      	ldr	r3, [r3, #32]
 80089ca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80089ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	2200      	movs	r2, #0
 80089da:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80089dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80089e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	785b      	ldrb	r3, [r3, #1]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d177      	bne.n	8008ae8 <USB_EPStartXfer+0x85e>
 80089f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a08:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	461a      	mov	r2, r3
 8008a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a18:	4413      	add	r3, r2
 8008a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	00da      	lsls	r2, r3, #3
 8008a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008a32:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a36:	881b      	ldrh	r3, [r3, #0]
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a3e:	b29a      	uxth	r2, r3
 8008a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a42:	801a      	strh	r2, [r3, #0]
 8008a44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d10a      	bne.n	8008a62 <USB_EPStartXfer+0x7d8>
 8008a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a4e:	881b      	ldrh	r3, [r3, #0]
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a5a:	b29a      	uxth	r2, r3
 8008a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a5e:	801a      	strh	r2, [r3, #0]
 8008a60:	e067      	b.n	8008b32 <USB_EPStartXfer+0x8a8>
 8008a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a66:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a68:	d81c      	bhi.n	8008aa4 <USB_EPStartXfer+0x81a>
 8008a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a6e:	085b      	lsrs	r3, r3, #1
 8008a70:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a78:	f003 0301 	and.w	r3, r3, #1
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d004      	beq.n	8008a8a <USB_EPStartXfer+0x800>
 8008a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a84:	3301      	adds	r3, #1
 8008a86:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a8c:	881b      	ldrh	r3, [r3, #0]
 8008a8e:	b29a      	uxth	r2, r3
 8008a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a94:	b29b      	uxth	r3, r3
 8008a96:	029b      	lsls	r3, r3, #10
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa0:	801a      	strh	r2, [r3, #0]
 8008aa2:	e046      	b.n	8008b32 <USB_EPStartXfer+0x8a8>
 8008aa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008aa8:	095b      	lsrs	r3, r3, #5
 8008aaa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ab2:	f003 031f 	and.w	r3, r3, #31
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d104      	bne.n	8008ac4 <USB_EPStartXfer+0x83a>
 8008aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008abe:	3b01      	subs	r3, #1
 8008ac0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ac6:	881b      	ldrh	r3, [r3, #0]
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	029b      	lsls	r3, r3, #10
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008adc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ae0:	b29a      	uxth	r2, r3
 8008ae2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ae4:	801a      	strh	r2, [r3, #0]
 8008ae6:	e024      	b.n	8008b32 <USB_EPStartXfer+0x8a8>
 8008ae8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008aec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	785b      	ldrb	r3, [r3, #1]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d11c      	bne.n	8008b32 <USB_EPStartXfer+0x8a8>
 8008af8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008afc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	461a      	mov	r2, r3
 8008b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b0c:	4413      	add	r3, r2
 8008b0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	00da      	lsls	r2, r3, #3
 8008b1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b20:	4413      	add	r3, r2
 8008b22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b2c:	b29a      	uxth	r2, r3
 8008b2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b30:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008b32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	895b      	ldrh	r3, [r3, #10]
 8008b3e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	6959      	ldr	r1, [r3, #20]
 8008b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008b58:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008b5c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008b60:	6800      	ldr	r0, [r0, #0]
 8008b62:	f001 f872 	bl	8009c4a <USB_WritePMA>
 8008b66:	e227      	b.n	8008fb8 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008b68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	6a1b      	ldr	r3, [r3, #32]
 8008b74:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008b78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b7c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	781b      	ldrb	r3, [r3, #0]
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	4413      	add	r3, r2
 8008b92:	881b      	ldrh	r3, [r3, #0]
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b9e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008ba2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ba6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	441a      	add	r2, r3
 8008bbc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008bc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008bd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bd8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008be0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008be4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bf4:	4413      	add	r3, r2
 8008bf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008bf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	781b      	ldrb	r3, [r3, #0]
 8008c04:	00da      	lsls	r2, r3, #3
 8008c06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c08:	4413      	add	r3, r2
 8008c0a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008c0e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c14:	b29a      	uxth	r2, r3
 8008c16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c18:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008c1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	891b      	ldrh	r3, [r3, #8]
 8008c26:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	6959      	ldr	r1, [r3, #20]
 8008c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008c40:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008c44:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008c48:	6800      	ldr	r0, [r0, #0]
 8008c4a:	f000 fffe 	bl	8009c4a <USB_WritePMA>
 8008c4e:	e1b3      	b.n	8008fb8 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008c50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	6a1a      	ldr	r2, [r3, #32]
 8008c5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c60:	1ad2      	subs	r2, r2, r3
 8008c62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008c6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c72:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	4413      	add	r3, r2
 8008c88:	881b      	ldrh	r3, [r3, #0]
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	f000 80c6 	beq.w	8008e22 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008c96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	673b      	str	r3, [r7, #112]	@ 0x70
 8008ca2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ca6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	785b      	ldrb	r3, [r3, #1]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d177      	bne.n	8008da2 <USB_EPStartXfer+0xb18>
 8008cb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	461a      	mov	r2, r3
 8008cd0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cd2:	4413      	add	r3, r2
 8008cd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	00da      	lsls	r2, r3, #3
 8008ce4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008cec:	667b      	str	r3, [r7, #100]	@ 0x64
 8008cee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cf0:	881b      	ldrh	r3, [r3, #0]
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cf8:	b29a      	uxth	r2, r3
 8008cfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cfc:	801a      	strh	r2, [r3, #0]
 8008cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d10a      	bne.n	8008d1c <USB_EPStartXfer+0xa92>
 8008d06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d08:	881b      	ldrh	r3, [r3, #0]
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d14:	b29a      	uxth	r2, r3
 8008d16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d18:	801a      	strh	r2, [r3, #0]
 8008d1a:	e067      	b.n	8008dec <USB_EPStartXfer+0xb62>
 8008d1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d20:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d22:	d81c      	bhi.n	8008d5e <USB_EPStartXfer+0xad4>
 8008d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d28:	085b      	lsrs	r3, r3, #1
 8008d2a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d32:	f003 0301 	and.w	r3, r3, #1
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d004      	beq.n	8008d44 <USB_EPStartXfer+0xaba>
 8008d3a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008d3e:	3301      	adds	r3, #1
 8008d40:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d46:	881b      	ldrh	r3, [r3, #0]
 8008d48:	b29a      	uxth	r2, r3
 8008d4a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	029b      	lsls	r3, r3, #10
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	4313      	orrs	r3, r2
 8008d56:	b29a      	uxth	r2, r3
 8008d58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d5a:	801a      	strh	r2, [r3, #0]
 8008d5c:	e046      	b.n	8008dec <USB_EPStartXfer+0xb62>
 8008d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d62:	095b      	lsrs	r3, r3, #5
 8008d64:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d6c:	f003 031f 	and.w	r3, r3, #31
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d104      	bne.n	8008d7e <USB_EPStartXfer+0xaf4>
 8008d74:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d80:	881b      	ldrh	r3, [r3, #0]
 8008d82:	b29a      	uxth	r2, r3
 8008d84:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	029b      	lsls	r3, r3, #10
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d9e:	801a      	strh	r2, [r3, #0]
 8008da0:	e024      	b.n	8008dec <USB_EPStartXfer+0xb62>
 8008da2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008da6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	785b      	ldrb	r3, [r3, #1]
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d11c      	bne.n	8008dec <USB_EPStartXfer+0xb62>
 8008db2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008db6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008dc6:	4413      	add	r3, r2
 8008dc8:	673b      	str	r3, [r7, #112]	@ 0x70
 8008dca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	781b      	ldrb	r3, [r3, #0]
 8008dd6:	00da      	lsls	r2, r3, #3
 8008dd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008dda:	4413      	add	r3, r2
 8008ddc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008de0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008de2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008de6:	b29a      	uxth	r2, r3
 8008de8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008dea:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008dec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008df0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	895b      	ldrh	r3, [r3, #10]
 8008df8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008dfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	6959      	ldr	r1, [r3, #20]
 8008e08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008e12:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008e16:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008e1a:	6800      	ldr	r0, [r0, #0]
 8008e1c:	f000 ff15 	bl	8009c4a <USB_WritePMA>
 8008e20:	e0ca      	b.n	8008fb8 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008e22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	785b      	ldrb	r3, [r3, #1]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d177      	bne.n	8008f22 <USB_EPStartXfer+0xc98>
 8008e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008e3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	461a      	mov	r2, r3
 8008e50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008e52:	4413      	add	r3, r2
 8008e54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008e56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	781b      	ldrb	r3, [r3, #0]
 8008e62:	00da      	lsls	r2, r3, #3
 8008e64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008e66:	4413      	add	r3, r2
 8008e68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e70:	881b      	ldrh	r3, [r3, #0]
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e7c:	801a      	strh	r2, [r3, #0]
 8008e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d10a      	bne.n	8008e9c <USB_EPStartXfer+0xc12>
 8008e86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e88:	881b      	ldrh	r3, [r3, #0]
 8008e8a:	b29b      	uxth	r3, r3
 8008e8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e94:	b29a      	uxth	r2, r3
 8008e96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e98:	801a      	strh	r2, [r3, #0]
 8008e9a:	e073      	b.n	8008f84 <USB_EPStartXfer+0xcfa>
 8008e9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ea0:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ea2:	d81c      	bhi.n	8008ede <USB_EPStartXfer+0xc54>
 8008ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ea8:	085b      	lsrs	r3, r3, #1
 8008eaa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008eae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eb2:	f003 0301 	and.w	r3, r3, #1
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d004      	beq.n	8008ec4 <USB_EPStartXfer+0xc3a>
 8008eba:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008ebe:	3301      	adds	r3, #1
 8008ec0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008ec4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ec6:	881b      	ldrh	r3, [r3, #0]
 8008ec8:	b29a      	uxth	r2, r3
 8008eca:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	029b      	lsls	r3, r3, #10
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	b29a      	uxth	r2, r3
 8008ed8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008eda:	801a      	strh	r2, [r3, #0]
 8008edc:	e052      	b.n	8008f84 <USB_EPStartXfer+0xcfa>
 8008ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ee2:	095b      	lsrs	r3, r3, #5
 8008ee4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eec:	f003 031f 	and.w	r3, r3, #31
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d104      	bne.n	8008efe <USB_EPStartXfer+0xc74>
 8008ef4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008ef8:	3b01      	subs	r3, #1
 8008efa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008efe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f00:	881b      	ldrh	r3, [r3, #0]
 8008f02:	b29a      	uxth	r2, r3
 8008f04:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008f08:	b29b      	uxth	r3, r3
 8008f0a:	029b      	lsls	r3, r3, #10
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	b29b      	uxth	r3, r3
 8008f12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f1a:	b29a      	uxth	r2, r3
 8008f1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f1e:	801a      	strh	r2, [r3, #0]
 8008f20:	e030      	b.n	8008f84 <USB_EPStartXfer+0xcfa>
 8008f22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	785b      	ldrb	r3, [r3, #1]
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d128      	bne.n	8008f84 <USB_EPStartXfer+0xcfa>
 8008f32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f4e:	b29b      	uxth	r3, r3
 8008f50:	461a      	mov	r2, r3
 8008f52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f56:	4413      	add	r3, r2
 8008f58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	00da      	lsls	r2, r3, #3
 8008f6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f6e:	4413      	add	r3, r2
 8008f70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008f74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f7c:	b29a      	uxth	r2, r3
 8008f7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f82:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008f84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	891b      	ldrh	r3, [r3, #8]
 8008f90:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	6959      	ldr	r1, [r3, #20]
 8008fa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fa4:	b29b      	uxth	r3, r3
 8008fa6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008faa:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008fae:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008fb2:	6800      	ldr	r0, [r0, #0]
 8008fb4:	f000 fe49 	bl	8009c4a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008fb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fbc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	4413      	add	r3, r2
 8008fd2:	881b      	ldrh	r3, [r3, #0]
 8008fd4:	b29b      	uxth	r3, r3
 8008fd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fde:	817b      	strh	r3, [r7, #10]
 8008fe0:	897b      	ldrh	r3, [r7, #10]
 8008fe2:	f083 0310 	eor.w	r3, r3, #16
 8008fe6:	817b      	strh	r3, [r7, #10]
 8008fe8:	897b      	ldrh	r3, [r7, #10]
 8008fea:	f083 0320 	eor.w	r3, r3, #32
 8008fee:	817b      	strh	r3, [r7, #10]
 8008ff0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ff4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ffe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	781b      	ldrb	r3, [r3, #0]
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	441a      	add	r2, r3
 800900a:	897b      	ldrh	r3, [r7, #10]
 800900c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009010:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009014:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009018:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800901c:	b29b      	uxth	r3, r3
 800901e:	8013      	strh	r3, [r2, #0]
 8009020:	f000 bcdf 	b.w	80099e2 <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009024:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009028:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	7b1b      	ldrb	r3, [r3, #12]
 8009030:	2b00      	cmp	r3, #0
 8009032:	f040 80bc 	bne.w	80091ae <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009036:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800903a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	699a      	ldr	r2, [r3, #24]
 8009042:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009046:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	429a      	cmp	r2, r3
 8009050:	d917      	bls.n	8009082 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8009052:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009056:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8009062:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009066:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	699a      	ldr	r2, [r3, #24]
 800906e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009072:	1ad2      	subs	r2, r2, r3
 8009074:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009078:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	619a      	str	r2, [r3, #24]
 8009080:	e00e      	b.n	80090a0 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8009082:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009086:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	699b      	ldr	r3, [r3, #24]
 800908e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8009092:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009096:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2200      	movs	r2, #0
 800909e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80090a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090a4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80090ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090bc:	b29b      	uxth	r3, r3
 80090be:	461a      	mov	r2, r3
 80090c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80090c4:	4413      	add	r3, r2
 80090c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80090ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	00da      	lsls	r2, r3, #3
 80090d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80090dc:	4413      	add	r3, r2
 80090de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80090e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090ea:	881b      	ldrh	r3, [r3, #0]
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090f2:	b29a      	uxth	r2, r3
 80090f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090f8:	801a      	strh	r2, [r3, #0]
 80090fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d10d      	bne.n	800911e <USB_EPStartXfer+0xe94>
 8009102:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009106:	881b      	ldrh	r3, [r3, #0]
 8009108:	b29b      	uxth	r3, r3
 800910a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800910e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009112:	b29a      	uxth	r2, r3
 8009114:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009118:	801a      	strh	r2, [r3, #0]
 800911a:	f000 bc28 	b.w	800996e <USB_EPStartXfer+0x16e4>
 800911e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009122:	2b3e      	cmp	r3, #62	@ 0x3e
 8009124:	d81f      	bhi.n	8009166 <USB_EPStartXfer+0xedc>
 8009126:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800912a:	085b      	lsrs	r3, r3, #1
 800912c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009134:	f003 0301 	and.w	r3, r3, #1
 8009138:	2b00      	cmp	r3, #0
 800913a:	d004      	beq.n	8009146 <USB_EPStartXfer+0xebc>
 800913c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009140:	3301      	adds	r3, #1
 8009142:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009146:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800914a:	881b      	ldrh	r3, [r3, #0]
 800914c:	b29a      	uxth	r2, r3
 800914e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009152:	b29b      	uxth	r3, r3
 8009154:	029b      	lsls	r3, r3, #10
 8009156:	b29b      	uxth	r3, r3
 8009158:	4313      	orrs	r3, r2
 800915a:	b29a      	uxth	r2, r3
 800915c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009160:	801a      	strh	r2, [r3, #0]
 8009162:	f000 bc04 	b.w	800996e <USB_EPStartXfer+0x16e4>
 8009166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800916a:	095b      	lsrs	r3, r3, #5
 800916c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009174:	f003 031f 	and.w	r3, r3, #31
 8009178:	2b00      	cmp	r3, #0
 800917a:	d104      	bne.n	8009186 <USB_EPStartXfer+0xefc>
 800917c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009180:	3b01      	subs	r3, #1
 8009182:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009186:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800918a:	881b      	ldrh	r3, [r3, #0]
 800918c:	b29a      	uxth	r2, r3
 800918e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009192:	b29b      	uxth	r3, r3
 8009194:	029b      	lsls	r3, r3, #10
 8009196:	b29b      	uxth	r3, r3
 8009198:	4313      	orrs	r3, r2
 800919a:	b29b      	uxth	r3, r3
 800919c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80091aa:	801a      	strh	r2, [r3, #0]
 80091ac:	e3df      	b.n	800996e <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80091ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	78db      	ldrb	r3, [r3, #3]
 80091ba:	2b02      	cmp	r3, #2
 80091bc:	f040 8218 	bne.w	80095f0 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80091c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	785b      	ldrb	r3, [r3, #1]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	f040 809d 	bne.w	800930c <USB_EPStartXfer+0x1082>
 80091d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80091e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	461a      	mov	r2, r3
 80091f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091f6:	4413      	add	r3, r2
 80091f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80091fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009200:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	00da      	lsls	r2, r3, #3
 800920a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800920e:	4413      	add	r3, r2
 8009210:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009214:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009218:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800921c:	881b      	ldrh	r3, [r3, #0]
 800921e:	b29b      	uxth	r3, r3
 8009220:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009224:	b29a      	uxth	r2, r3
 8009226:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800922a:	801a      	strh	r2, [r3, #0]
 800922c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009230:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	691b      	ldr	r3, [r3, #16]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d10c      	bne.n	8009256 <USB_EPStartXfer+0xfcc>
 800923c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009240:	881b      	ldrh	r3, [r3, #0]
 8009242:	b29b      	uxth	r3, r3
 8009244:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009248:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800924c:	b29a      	uxth	r2, r3
 800924e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009252:	801a      	strh	r2, [r3, #0]
 8009254:	e08f      	b.n	8009376 <USB_EPStartXfer+0x10ec>
 8009256:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800925a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	2b3e      	cmp	r3, #62	@ 0x3e
 8009264:	d826      	bhi.n	80092b4 <USB_EPStartXfer+0x102a>
 8009266:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800926a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	691b      	ldr	r3, [r3, #16]
 8009272:	085b      	lsrs	r3, r3, #1
 8009274:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800927c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	691b      	ldr	r3, [r3, #16]
 8009284:	f003 0301 	and.w	r3, r3, #1
 8009288:	2b00      	cmp	r3, #0
 800928a:	d004      	beq.n	8009296 <USB_EPStartXfer+0x100c>
 800928c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009290:	3301      	adds	r3, #1
 8009292:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009296:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800929a:	881b      	ldrh	r3, [r3, #0]
 800929c:	b29a      	uxth	r2, r3
 800929e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	029b      	lsls	r3, r3, #10
 80092a6:	b29b      	uxth	r3, r3
 80092a8:	4313      	orrs	r3, r2
 80092aa:	b29a      	uxth	r2, r3
 80092ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80092b0:	801a      	strh	r2, [r3, #0]
 80092b2:	e060      	b.n	8009376 <USB_EPStartXfer+0x10ec>
 80092b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	095b      	lsrs	r3, r3, #5
 80092c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80092c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	691b      	ldr	r3, [r3, #16]
 80092d2:	f003 031f 	and.w	r3, r3, #31
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d104      	bne.n	80092e4 <USB_EPStartXfer+0x105a>
 80092da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092de:	3b01      	subs	r3, #1
 80092e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80092e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80092e8:	881b      	ldrh	r3, [r3, #0]
 80092ea:	b29a      	uxth	r2, r3
 80092ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	029b      	lsls	r3, r3, #10
 80092f4:	b29b      	uxth	r3, r3
 80092f6:	4313      	orrs	r3, r2
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009302:	b29a      	uxth	r2, r3
 8009304:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009308:	801a      	strh	r2, [r3, #0]
 800930a:	e034      	b.n	8009376 <USB_EPStartXfer+0x10ec>
 800930c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009310:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	785b      	ldrb	r3, [r3, #1]
 8009318:	2b01      	cmp	r3, #1
 800931a:	d12c      	bne.n	8009376 <USB_EPStartXfer+0x10ec>
 800931c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009320:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800932a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800932e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009338:	b29b      	uxth	r3, r3
 800933a:	461a      	mov	r2, r3
 800933c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009340:	4413      	add	r3, r2
 8009342:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009346:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800934a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	00da      	lsls	r2, r3, #3
 8009354:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009358:	4413      	add	r3, r2
 800935a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800935e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009362:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009366:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	b29a      	uxth	r2, r3
 8009370:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009374:	801a      	strh	r2, [r3, #0]
 8009376:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800937a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009384:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009388:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	785b      	ldrb	r3, [r3, #1]
 8009390:	2b00      	cmp	r3, #0
 8009392:	f040 809d 	bne.w	80094d0 <USB_EPStartXfer+0x1246>
 8009396:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800939a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	461a      	mov	r2, r3
 80093b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80093ba:	4413      	add	r3, r2
 80093bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	781b      	ldrb	r3, [r3, #0]
 80093cc:	00da      	lsls	r2, r3, #3
 80093ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80093d2:	4413      	add	r3, r2
 80093d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80093d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093e0:	881b      	ldrh	r3, [r3, #0]
 80093e2:	b29b      	uxth	r3, r3
 80093e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093ee:	801a      	strh	r2, [r3, #0]
 80093f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d10c      	bne.n	800941a <USB_EPStartXfer+0x1190>
 8009400:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009404:	881b      	ldrh	r3, [r3, #0]
 8009406:	b29b      	uxth	r3, r3
 8009408:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800940c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009410:	b29a      	uxth	r2, r3
 8009412:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009416:	801a      	strh	r2, [r3, #0]
 8009418:	e088      	b.n	800952c <USB_EPStartXfer+0x12a2>
 800941a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800941e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	691b      	ldr	r3, [r3, #16]
 8009426:	2b3e      	cmp	r3, #62	@ 0x3e
 8009428:	d826      	bhi.n	8009478 <USB_EPStartXfer+0x11ee>
 800942a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800942e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	085b      	lsrs	r3, r3, #1
 8009438:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800943c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009440:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	691b      	ldr	r3, [r3, #16]
 8009448:	f003 0301 	and.w	r3, r3, #1
 800944c:	2b00      	cmp	r3, #0
 800944e:	d004      	beq.n	800945a <USB_EPStartXfer+0x11d0>
 8009450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009454:	3301      	adds	r3, #1
 8009456:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800945a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800945e:	881b      	ldrh	r3, [r3, #0]
 8009460:	b29a      	uxth	r2, r3
 8009462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009466:	b29b      	uxth	r3, r3
 8009468:	029b      	lsls	r3, r3, #10
 800946a:	b29b      	uxth	r3, r3
 800946c:	4313      	orrs	r3, r2
 800946e:	b29a      	uxth	r2, r3
 8009470:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009474:	801a      	strh	r2, [r3, #0]
 8009476:	e059      	b.n	800952c <USB_EPStartXfer+0x12a2>
 8009478:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800947c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	691b      	ldr	r3, [r3, #16]
 8009484:	095b      	lsrs	r3, r3, #5
 8009486:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800948a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800948e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	691b      	ldr	r3, [r3, #16]
 8009496:	f003 031f 	and.w	r3, r3, #31
 800949a:	2b00      	cmp	r3, #0
 800949c:	d104      	bne.n	80094a8 <USB_EPStartXfer+0x121e>
 800949e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094a2:	3b01      	subs	r3, #1
 80094a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094ac:	881b      	ldrh	r3, [r3, #0]
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	029b      	lsls	r3, r3, #10
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	4313      	orrs	r3, r2
 80094bc:	b29b      	uxth	r3, r3
 80094be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094c6:	b29a      	uxth	r2, r3
 80094c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094cc:	801a      	strh	r2, [r3, #0]
 80094ce:	e02d      	b.n	800952c <USB_EPStartXfer+0x12a2>
 80094d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	785b      	ldrb	r3, [r3, #1]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d125      	bne.n	800952c <USB_EPStartXfer+0x12a2>
 80094e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	461a      	mov	r2, r3
 80094f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80094f6:	4413      	add	r3, r2
 80094f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80094fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009500:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	781b      	ldrb	r3, [r3, #0]
 8009508:	00da      	lsls	r2, r3, #3
 800950a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800950e:	4413      	add	r3, r2
 8009510:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009514:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009518:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800951c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	691b      	ldr	r3, [r3, #16]
 8009524:	b29a      	uxth	r2, r3
 8009526:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800952a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800952c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009530:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	69db      	ldr	r3, [r3, #28]
 8009538:	2b00      	cmp	r3, #0
 800953a:	f000 8218 	beq.w	800996e <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800953e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009542:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009546:	681a      	ldr	r2, [r3, #0]
 8009548:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800954c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	4413      	add	r3, r2
 8009558:	881b      	ldrh	r3, [r3, #0]
 800955a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800955e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009562:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009566:	2b00      	cmp	r3, #0
 8009568:	d005      	beq.n	8009576 <USB_EPStartXfer+0x12ec>
 800956a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800956e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009572:	2b00      	cmp	r3, #0
 8009574:	d10d      	bne.n	8009592 <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009576:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800957a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800957e:	2b00      	cmp	r3, #0
 8009580:	f040 81f5 	bne.w	800996e <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009584:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800958c:	2b00      	cmp	r3, #0
 800958e:	f040 81ee 	bne.w	800996e <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009592:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009596:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	4413      	add	r3, r2
 80095ac:	881b      	ldrh	r3, [r3, #0]
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095b8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80095bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80095c4:	681a      	ldr	r2, [r3, #0]
 80095c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	009b      	lsls	r3, r3, #2
 80095d4:	441a      	add	r2, r3
 80095d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80095da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095e6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	8013      	strh	r3, [r2, #0]
 80095ee:	e1be      	b.n	800996e <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80095f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	78db      	ldrb	r3, [r3, #3]
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	f040 81b4 	bne.w	800996a <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009602:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009606:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	699a      	ldr	r2, [r3, #24]
 800960e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009612:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	691b      	ldr	r3, [r3, #16]
 800961a:	429a      	cmp	r2, r3
 800961c:	d917      	bls.n	800964e <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 800961e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009622:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800962e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009632:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	699a      	ldr	r2, [r3, #24]
 800963a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800963e:	1ad2      	subs	r2, r2, r3
 8009640:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009644:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	619a      	str	r2, [r3, #24]
 800964c:	e00e      	b.n	800966c <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 800964e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009652:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	699b      	ldr	r3, [r3, #24]
 800965a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800965e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009662:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	2200      	movs	r2, #0
 800966a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800966c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009670:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	785b      	ldrb	r3, [r3, #1]
 8009678:	2b00      	cmp	r3, #0
 800967a:	f040 8085 	bne.w	8009788 <USB_EPStartXfer+0x14fe>
 800967e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009682:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800968c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009690:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800969a:	b29b      	uxth	r3, r3
 800969c:	461a      	mov	r2, r3
 800969e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096a2:	4413      	add	r3, r2
 80096a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80096a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	00da      	lsls	r2, r3, #3
 80096b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096ba:	4413      	add	r3, r2
 80096bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80096c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80096c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80096c8:	881b      	ldrh	r3, [r3, #0]
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096d0:	b29a      	uxth	r2, r3
 80096d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80096d6:	801a      	strh	r2, [r3, #0]
 80096d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d10c      	bne.n	80096fa <USB_EPStartXfer+0x1470>
 80096e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80096e4:	881b      	ldrh	r3, [r3, #0]
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80096f6:	801a      	strh	r2, [r3, #0]
 80096f8:	e077      	b.n	80097ea <USB_EPStartXfer+0x1560>
 80096fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8009700:	d81e      	bhi.n	8009740 <USB_EPStartXfer+0x14b6>
 8009702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009706:	085b      	lsrs	r3, r3, #1
 8009708:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800970c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009710:	f003 0301 	and.w	r3, r3, #1
 8009714:	2b00      	cmp	r3, #0
 8009716:	d004      	beq.n	8009722 <USB_EPStartXfer+0x1498>
 8009718:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800971c:	3301      	adds	r3, #1
 800971e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009722:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009726:	881b      	ldrh	r3, [r3, #0]
 8009728:	b29a      	uxth	r2, r3
 800972a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800972e:	b29b      	uxth	r3, r3
 8009730:	029b      	lsls	r3, r3, #10
 8009732:	b29b      	uxth	r3, r3
 8009734:	4313      	orrs	r3, r2
 8009736:	b29a      	uxth	r2, r3
 8009738:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800973c:	801a      	strh	r2, [r3, #0]
 800973e:	e054      	b.n	80097ea <USB_EPStartXfer+0x1560>
 8009740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009744:	095b      	lsrs	r3, r3, #5
 8009746:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800974a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800974e:	f003 031f 	and.w	r3, r3, #31
 8009752:	2b00      	cmp	r3, #0
 8009754:	d104      	bne.n	8009760 <USB_EPStartXfer+0x14d6>
 8009756:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800975a:	3b01      	subs	r3, #1
 800975c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009760:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009764:	881b      	ldrh	r3, [r3, #0]
 8009766:	b29a      	uxth	r2, r3
 8009768:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800976c:	b29b      	uxth	r3, r3
 800976e:	029b      	lsls	r3, r3, #10
 8009770:	b29b      	uxth	r3, r3
 8009772:	4313      	orrs	r3, r2
 8009774:	b29b      	uxth	r3, r3
 8009776:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800977a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800977e:	b29a      	uxth	r2, r3
 8009780:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009784:	801a      	strh	r2, [r3, #0]
 8009786:	e030      	b.n	80097ea <USB_EPStartXfer+0x1560>
 8009788:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800978c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	785b      	ldrb	r3, [r3, #1]
 8009794:	2b01      	cmp	r3, #1
 8009796:	d128      	bne.n	80097ea <USB_EPStartXfer+0x1560>
 8009798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800979c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80097a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	461a      	mov	r2, r3
 80097b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80097bc:	4413      	add	r3, r2
 80097be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80097c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	00da      	lsls	r2, r3, #3
 80097d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80097d4:	4413      	add	r3, r2
 80097d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80097da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80097de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097e2:	b29a      	uxth	r2, r3
 80097e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80097e8:	801a      	strh	r2, [r3, #0]
 80097ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80097f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	785b      	ldrb	r3, [r3, #1]
 8009804:	2b00      	cmp	r3, #0
 8009806:	f040 8085 	bne.w	8009914 <USB_EPStartXfer+0x168a>
 800980a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800980e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009818:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800981c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009826:	b29b      	uxth	r3, r3
 8009828:	461a      	mov	r2, r3
 800982a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800982e:	4413      	add	r3, r2
 8009830:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009838:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	00da      	lsls	r2, r3, #3
 8009842:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009846:	4413      	add	r3, r2
 8009848:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800984c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009850:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009854:	881b      	ldrh	r3, [r3, #0]
 8009856:	b29b      	uxth	r3, r3
 8009858:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800985c:	b29a      	uxth	r2, r3
 800985e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009862:	801a      	strh	r2, [r3, #0]
 8009864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10c      	bne.n	8009886 <USB_EPStartXfer+0x15fc>
 800986c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009870:	881b      	ldrh	r3, [r3, #0]
 8009872:	b29b      	uxth	r3, r3
 8009874:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009878:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800987c:	b29a      	uxth	r2, r3
 800987e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009882:	801a      	strh	r2, [r3, #0]
 8009884:	e073      	b.n	800996e <USB_EPStartXfer+0x16e4>
 8009886:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800988a:	2b3e      	cmp	r3, #62	@ 0x3e
 800988c:	d81e      	bhi.n	80098cc <USB_EPStartXfer+0x1642>
 800988e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009892:	085b      	lsrs	r3, r3, #1
 8009894:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800989c:	f003 0301 	and.w	r3, r3, #1
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d004      	beq.n	80098ae <USB_EPStartXfer+0x1624>
 80098a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098a8:	3301      	adds	r3, #1
 80098aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80098ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80098b2:	881b      	ldrh	r3, [r3, #0]
 80098b4:	b29a      	uxth	r2, r3
 80098b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	029b      	lsls	r3, r3, #10
 80098be:	b29b      	uxth	r3, r3
 80098c0:	4313      	orrs	r3, r2
 80098c2:	b29a      	uxth	r2, r3
 80098c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80098c8:	801a      	strh	r2, [r3, #0]
 80098ca:	e050      	b.n	800996e <USB_EPStartXfer+0x16e4>
 80098cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098d0:	095b      	lsrs	r3, r3, #5
 80098d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80098d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098da:	f003 031f 	and.w	r3, r3, #31
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d104      	bne.n	80098ec <USB_EPStartXfer+0x1662>
 80098e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098e6:	3b01      	subs	r3, #1
 80098e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80098ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80098f0:	881b      	ldrh	r3, [r3, #0]
 80098f2:	b29a      	uxth	r2, r3
 80098f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	029b      	lsls	r3, r3, #10
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	4313      	orrs	r3, r2
 8009900:	b29b      	uxth	r3, r3
 8009902:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009906:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800990a:	b29a      	uxth	r2, r3
 800990c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009910:	801a      	strh	r2, [r3, #0]
 8009912:	e02c      	b.n	800996e <USB_EPStartXfer+0x16e4>
 8009914:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009918:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	785b      	ldrb	r3, [r3, #1]
 8009920:	2b01      	cmp	r3, #1
 8009922:	d124      	bne.n	800996e <USB_EPStartXfer+0x16e4>
 8009924:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009928:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009932:	b29b      	uxth	r3, r3
 8009934:	461a      	mov	r2, r3
 8009936:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800993a:	4413      	add	r3, r2
 800993c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009940:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009944:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	781b      	ldrb	r3, [r3, #0]
 800994c:	00da      	lsls	r2, r3, #3
 800994e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009952:	4413      	add	r3, r2
 8009954:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009958:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800995c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009960:	b29a      	uxth	r2, r3
 8009962:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009966:	801a      	strh	r2, [r3, #0]
 8009968:	e001      	b.n	800996e <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e03a      	b.n	80099e4 <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800996e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009972:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009976:	681a      	ldr	r2, [r3, #0]
 8009978:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800997c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	009b      	lsls	r3, r3, #2
 8009986:	4413      	add	r3, r2
 8009988:	881b      	ldrh	r3, [r3, #0]
 800998a:	b29b      	uxth	r3, r3
 800998c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009990:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009994:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009998:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800999c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80099a0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80099a4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80099a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80099ac:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80099b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	441a      	add	r2, r3
 80099ca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80099ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099de:	b29b      	uxth	r3, r3
 80099e0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80099e2:	2300      	movs	r3, #0
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}

080099ee <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80099ee:	b480      	push	{r7}
 80099f0:	b085      	sub	sp, #20
 80099f2:	af00      	add	r7, sp, #0
 80099f4:	6078      	str	r0, [r7, #4]
 80099f6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	785b      	ldrb	r3, [r3, #1]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d020      	beq.n	8009a42 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	781b      	ldrb	r3, [r3, #0]
 8009a06:	009b      	lsls	r3, r3, #2
 8009a08:	4413      	add	r3, r2
 8009a0a:	881b      	ldrh	r3, [r3, #0]
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a16:	81bb      	strh	r3, [r7, #12]
 8009a18:	89bb      	ldrh	r3, [r7, #12]
 8009a1a:	f083 0310 	eor.w	r3, r3, #16
 8009a1e:	81bb      	strh	r3, [r7, #12]
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	009b      	lsls	r3, r3, #2
 8009a28:	441a      	add	r2, r3
 8009a2a:	89bb      	ldrh	r3, [r7, #12]
 8009a2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	8013      	strh	r3, [r2, #0]
 8009a40:	e01f      	b.n	8009a82 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	881b      	ldrh	r3, [r3, #0]
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a58:	81fb      	strh	r3, [r7, #14]
 8009a5a:	89fb      	ldrh	r3, [r7, #14]
 8009a5c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009a60:	81fb      	strh	r3, [r7, #14]
 8009a62:	687a      	ldr	r2, [r7, #4]
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	441a      	add	r2, r3
 8009a6c:	89fb      	ldrh	r3, [r7, #14]
 8009a6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009a82:	2300      	movs	r3, #0
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3714      	adds	r7, #20
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b087      	sub	sp, #28
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	7b1b      	ldrb	r3, [r3, #12]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f040 809d 	bne.w	8009bde <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	785b      	ldrb	r3, [r3, #1]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d04c      	beq.n	8009b46 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009aac:	687a      	ldr	r2, [r7, #4]
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	4413      	add	r3, r2
 8009ab6:	881b      	ldrh	r3, [r3, #0]
 8009ab8:	823b      	strh	r3, [r7, #16]
 8009aba:	8a3b      	ldrh	r3, [r7, #16]
 8009abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d01b      	beq.n	8009afc <USB_EPClearStall+0x6c>
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	4413      	add	r3, r2
 8009ace:	881b      	ldrh	r3, [r3, #0]
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ada:	81fb      	strh	r3, [r7, #14]
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	441a      	add	r2, r3
 8009ae6:	89fb      	ldrh	r3, [r7, #14]
 8009ae8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009aec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009af0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009af4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009af8:	b29b      	uxth	r3, r3
 8009afa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	78db      	ldrb	r3, [r3, #3]
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d06c      	beq.n	8009bde <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	009b      	lsls	r3, r3, #2
 8009b0c:	4413      	add	r3, r2
 8009b0e:	881b      	ldrh	r3, [r3, #0]
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b1a:	81bb      	strh	r3, [r7, #12]
 8009b1c:	89bb      	ldrh	r3, [r7, #12]
 8009b1e:	f083 0320 	eor.w	r3, r3, #32
 8009b22:	81bb      	strh	r3, [r7, #12]
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	781b      	ldrb	r3, [r3, #0]
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	441a      	add	r2, r3
 8009b2e:	89bb      	ldrh	r3, [r7, #12]
 8009b30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b40:	b29b      	uxth	r3, r3
 8009b42:	8013      	strh	r3, [r2, #0]
 8009b44:	e04b      	b.n	8009bde <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009b46:	687a      	ldr	r2, [r7, #4]
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	781b      	ldrb	r3, [r3, #0]
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	4413      	add	r3, r2
 8009b50:	881b      	ldrh	r3, [r3, #0]
 8009b52:	82fb      	strh	r3, [r7, #22]
 8009b54:	8afb      	ldrh	r3, [r7, #22]
 8009b56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d01b      	beq.n	8009b96 <USB_EPClearStall+0x106>
 8009b5e:	687a      	ldr	r2, [r7, #4]
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	781b      	ldrb	r3, [r3, #0]
 8009b64:	009b      	lsls	r3, r3, #2
 8009b66:	4413      	add	r3, r2
 8009b68:	881b      	ldrh	r3, [r3, #0]
 8009b6a:	b29b      	uxth	r3, r3
 8009b6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b74:	82bb      	strh	r3, [r7, #20]
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	781b      	ldrb	r3, [r3, #0]
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	441a      	add	r2, r3
 8009b80:	8abb      	ldrh	r3, [r7, #20]
 8009b82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009b8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	4413      	add	r3, r2
 8009ba0:	881b      	ldrh	r3, [r3, #0]
 8009ba2:	b29b      	uxth	r3, r3
 8009ba4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ba8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bac:	827b      	strh	r3, [r7, #18]
 8009bae:	8a7b      	ldrh	r3, [r7, #18]
 8009bb0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009bb4:	827b      	strh	r3, [r7, #18]
 8009bb6:	8a7b      	ldrh	r3, [r7, #18]
 8009bb8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009bbc:	827b      	strh	r3, [r7, #18]
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	781b      	ldrb	r3, [r3, #0]
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	441a      	add	r2, r3
 8009bc8:	8a7b      	ldrh	r3, [r7, #18]
 8009bca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009bce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009bd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009bd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bda:	b29b      	uxth	r3, r3
 8009bdc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009bde:	2300      	movs	r3, #0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	371c      	adds	r7, #28
 8009be4:	46bd      	mov	sp, r7
 8009be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bea:	4770      	bx	lr

08009bec <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009bf8:	78fb      	ldrb	r3, [r7, #3]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d103      	bne.n	8009c06 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2280      	movs	r2, #128	@ 0x80
 8009c02:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009c06:	2300      	movs	r3, #0
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	370c      	adds	r7, #12
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr

08009c14 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b083      	sub	sp, #12
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	370c      	adds	r7, #12
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr

08009c2a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009c2a:	b480      	push	{r7}
 8009c2c:	b085      	sub	sp, #20
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009c38:	b29b      	uxth	r3, r3
 8009c3a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3714      	adds	r7, #20
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr

08009c4a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009c4a:	b480      	push	{r7}
 8009c4c:	b08b      	sub	sp, #44	@ 0x2c
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	60f8      	str	r0, [r7, #12]
 8009c52:	60b9      	str	r1, [r7, #8]
 8009c54:	4611      	mov	r1, r2
 8009c56:	461a      	mov	r2, r3
 8009c58:	460b      	mov	r3, r1
 8009c5a:	80fb      	strh	r3, [r7, #6]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009c60:	88bb      	ldrh	r3, [r7, #4]
 8009c62:	3301      	adds	r3, #1
 8009c64:	085b      	lsrs	r3, r3, #1
 8009c66:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009c70:	88fa      	ldrh	r2, [r7, #6]
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	4413      	add	r3, r2
 8009c76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c7a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009c7c:	69bb      	ldr	r3, [r7, #24]
 8009c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c80:	e01c      	b.n	8009cbc <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8009c82:	69fb      	ldr	r3, [r7, #28]
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009c88:	69fb      	ldr	r3, [r7, #28]
 8009c8a:	3301      	adds	r3, #1
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	b21b      	sxth	r3, r3
 8009c90:	021b      	lsls	r3, r3, #8
 8009c92:	b21a      	sxth	r2, r3
 8009c94:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	b21b      	sxth	r3, r3
 8009c9c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009c9e:	6a3b      	ldr	r3, [r7, #32]
 8009ca0:	8a7a      	ldrh	r2, [r7, #18]
 8009ca2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009ca4:	6a3b      	ldr	r3, [r7, #32]
 8009ca6:	3302      	adds	r3, #2
 8009ca8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8009caa:	69fb      	ldr	r3, [r7, #28]
 8009cac:	3301      	adds	r3, #1
 8009cae:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	3301      	adds	r3, #1
 8009cb4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb8:	3b01      	subs	r3, #1
 8009cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d1df      	bne.n	8009c82 <USB_WritePMA+0x38>
  }
}
 8009cc2:	bf00      	nop
 8009cc4:	bf00      	nop
 8009cc6:	372c      	adds	r7, #44	@ 0x2c
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b08b      	sub	sp, #44	@ 0x2c
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	4611      	mov	r1, r2
 8009cdc:	461a      	mov	r2, r3
 8009cde:	460b      	mov	r3, r1
 8009ce0:	80fb      	strh	r3, [r7, #6]
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009ce6:	88bb      	ldrh	r3, [r7, #4]
 8009ce8:	085b      	lsrs	r3, r3, #1
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009cf6:	88fa      	ldrh	r2, [r7, #6]
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	4413      	add	r3, r2
 8009cfc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d00:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009d02:	69bb      	ldr	r3, [r7, #24]
 8009d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d06:	e018      	b.n	8009d3a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009d08:	6a3b      	ldr	r3, [r7, #32]
 8009d0a:	881b      	ldrh	r3, [r3, #0]
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009d10:	6a3b      	ldr	r3, [r7, #32]
 8009d12:	3302      	adds	r3, #2
 8009d14:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	b2da      	uxtb	r2, r3
 8009d1a:	69fb      	ldr	r3, [r7, #28]
 8009d1c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	3301      	adds	r3, #1
 8009d22:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	0a1b      	lsrs	r3, r3, #8
 8009d28:	b2da      	uxtb	r2, r3
 8009d2a:	69fb      	ldr	r3, [r7, #28]
 8009d2c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009d2e:	69fb      	ldr	r3, [r7, #28]
 8009d30:	3301      	adds	r3, #1
 8009d32:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d36:	3b01      	subs	r3, #1
 8009d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d1e3      	bne.n	8009d08 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009d40:	88bb      	ldrh	r3, [r7, #4]
 8009d42:	f003 0301 	and.w	r3, r3, #1
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d007      	beq.n	8009d5c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	881b      	ldrh	r3, [r3, #0]
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	b2da      	uxtb	r2, r3
 8009d58:	69fb      	ldr	r3, [r7, #28]
 8009d5a:	701a      	strb	r2, [r3, #0]
  }
}
 8009d5c:	bf00      	nop
 8009d5e:	372c      	adds	r7, #44	@ 0x2c
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b084      	sub	sp, #16
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	460b      	mov	r3, r1
 8009d72:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009d74:	2300      	movs	r3, #0
 8009d76:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	7c1b      	ldrb	r3, [r3, #16]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d115      	bne.n	8009dac <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009d80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d84:	2202      	movs	r2, #2
 8009d86:	2181      	movs	r1, #129	@ 0x81
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f001 fe98 	bl	800babe <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2201      	movs	r2, #1
 8009d92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009d94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d98:	2202      	movs	r2, #2
 8009d9a:	2101      	movs	r1, #1
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f001 fe8e 	bl	800babe <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2201      	movs	r2, #1
 8009da6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8009daa:	e012      	b.n	8009dd2 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009dac:	2340      	movs	r3, #64	@ 0x40
 8009dae:	2202      	movs	r2, #2
 8009db0:	2181      	movs	r1, #129	@ 0x81
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f001 fe83 	bl	800babe <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009dbe:	2340      	movs	r3, #64	@ 0x40
 8009dc0:	2202      	movs	r2, #2
 8009dc2:	2101      	movs	r1, #1
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f001 fe7a 	bl	800babe <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2201      	movs	r2, #1
 8009dce:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009dd2:	2308      	movs	r3, #8
 8009dd4:	2203      	movs	r2, #3
 8009dd6:	2182      	movs	r1, #130	@ 0x82
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f001 fe70 	bl	800babe <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009de4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009de8:	f001 ff90 	bl	800bd0c <USBD_static_malloc>
 8009dec:	4602      	mov	r2, r0
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d102      	bne.n	8009e04 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	73fb      	strb	r3, [r7, #15]
 8009e02:	e026      	b.n	8009e52 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e0a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	2200      	movs	r2, #0
 8009e22:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	7c1b      	ldrb	r3, [r3, #16]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d109      	bne.n	8009e42 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009e34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009e38:	2101      	movs	r1, #1
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f001 ff30 	bl	800bca0 <USBD_LL_PrepareReceive>
 8009e40:	e007      	b.n	8009e52 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009e48:	2340      	movs	r3, #64	@ 0x40
 8009e4a:	2101      	movs	r1, #1
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f001 ff27 	bl	800bca0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3710      	adds	r7, #16
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}

08009e5c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b084      	sub	sp, #16
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	460b      	mov	r3, r1
 8009e66:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009e6c:	2181      	movs	r1, #129	@ 0x81
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f001 fe4b 	bl	800bb0a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009e7a:	2101      	movs	r1, #1
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f001 fe44 	bl	800bb0a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009e8a:	2182      	movs	r1, #130	@ 0x82
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f001 fe3c 	bl	800bb0a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2200      	movs	r2, #0
 8009e96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d00e      	beq.n	8009ec0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f001 ff38 	bl	800bd28 <USBD_static_free>
    pdev->pClassData = NULL;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8009ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3710      	adds	r7, #16
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b086      	sub	sp, #24
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
 8009ed2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009eda:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009edc:	2300      	movs	r3, #0
 8009ede:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	781b      	ldrb	r3, [r3, #0]
 8009eec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d039      	beq.n	8009f68 <USBD_CDC_Setup+0x9e>
 8009ef4:	2b20      	cmp	r3, #32
 8009ef6:	d17f      	bne.n	8009ff8 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	88db      	ldrh	r3, [r3, #6]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d029      	beq.n	8009f54 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	b25b      	sxtb	r3, r3
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	da11      	bge.n	8009f2e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f10:	689b      	ldr	r3, [r3, #8]
 8009f12:	683a      	ldr	r2, [r7, #0]
 8009f14:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009f16:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f18:	683a      	ldr	r2, [r7, #0]
 8009f1a:	88d2      	ldrh	r2, [r2, #6]
 8009f1c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009f1e:	6939      	ldr	r1, [r7, #16]
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	88db      	ldrh	r3, [r3, #6]
 8009f24:	461a      	mov	r2, r3
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f001 fa10 	bl	800b34c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009f2c:	e06b      	b.n	800a006 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	785a      	ldrb	r2, [r3, #1]
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	88db      	ldrh	r3, [r3, #6]
 8009f3c:	b2da      	uxtb	r2, r3
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009f44:	6939      	ldr	r1, [r7, #16]
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	88db      	ldrh	r3, [r3, #6]
 8009f4a:	461a      	mov	r2, r3
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f001 fa2b 	bl	800b3a8 <USBD_CtlPrepareRx>
      break;
 8009f52:	e058      	b.n	800a006 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	683a      	ldr	r2, [r7, #0]
 8009f5e:	7850      	ldrb	r0, [r2, #1]
 8009f60:	2200      	movs	r2, #0
 8009f62:	6839      	ldr	r1, [r7, #0]
 8009f64:	4798      	blx	r3
      break;
 8009f66:	e04e      	b.n	800a006 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	785b      	ldrb	r3, [r3, #1]
 8009f6c:	2b0b      	cmp	r3, #11
 8009f6e:	d02e      	beq.n	8009fce <USBD_CDC_Setup+0x104>
 8009f70:	2b0b      	cmp	r3, #11
 8009f72:	dc38      	bgt.n	8009fe6 <USBD_CDC_Setup+0x11c>
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d002      	beq.n	8009f7e <USBD_CDC_Setup+0xb4>
 8009f78:	2b0a      	cmp	r3, #10
 8009f7a:	d014      	beq.n	8009fa6 <USBD_CDC_Setup+0xdc>
 8009f7c:	e033      	b.n	8009fe6 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f84:	2b03      	cmp	r3, #3
 8009f86:	d107      	bne.n	8009f98 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009f88:	f107 030c 	add.w	r3, r7, #12
 8009f8c:	2202      	movs	r2, #2
 8009f8e:	4619      	mov	r1, r3
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f001 f9db 	bl	800b34c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009f96:	e02e      	b.n	8009ff6 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f001 f96b 	bl	800b276 <USBD_CtlError>
            ret = USBD_FAIL;
 8009fa0:	2302      	movs	r3, #2
 8009fa2:	75fb      	strb	r3, [r7, #23]
          break;
 8009fa4:	e027      	b.n	8009ff6 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fac:	2b03      	cmp	r3, #3
 8009fae:	d107      	bne.n	8009fc0 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009fb0:	f107 030f 	add.w	r3, r7, #15
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f001 f9c7 	bl	800b34c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009fbe:	e01a      	b.n	8009ff6 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009fc0:	6839      	ldr	r1, [r7, #0]
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f001 f957 	bl	800b276 <USBD_CtlError>
            ret = USBD_FAIL;
 8009fc8:	2302      	movs	r3, #2
 8009fca:	75fb      	strb	r3, [r7, #23]
          break;
 8009fcc:	e013      	b.n	8009ff6 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fd4:	2b03      	cmp	r3, #3
 8009fd6:	d00d      	beq.n	8009ff4 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009fd8:	6839      	ldr	r1, [r7, #0]
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f001 f94b 	bl	800b276 <USBD_CtlError>
            ret = USBD_FAIL;
 8009fe0:	2302      	movs	r3, #2
 8009fe2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009fe4:	e006      	b.n	8009ff4 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009fe6:	6839      	ldr	r1, [r7, #0]
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f001 f944 	bl	800b276 <USBD_CtlError>
          ret = USBD_FAIL;
 8009fee:	2302      	movs	r3, #2
 8009ff0:	75fb      	strb	r3, [r7, #23]
          break;
 8009ff2:	e000      	b.n	8009ff6 <USBD_CDC_Setup+0x12c>
          break;
 8009ff4:	bf00      	nop
      }
      break;
 8009ff6:	e006      	b.n	800a006 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009ff8:	6839      	ldr	r1, [r7, #0]
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f001 f93b 	bl	800b276 <USBD_CtlError>
      ret = USBD_FAIL;
 800a000:	2302      	movs	r3, #2
 800a002:	75fb      	strb	r3, [r7, #23]
      break;
 800a004:	bf00      	nop
  }

  return ret;
 800a006:	7dfb      	ldrb	r3, [r7, #23]
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3718      	adds	r7, #24
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}

0800a010 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	460b      	mov	r3, r1
 800a01a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a022:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a02a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a032:	2b00      	cmp	r3, #0
 800a034:	d03a      	beq.n	800a0ac <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a036:	78fa      	ldrb	r2, [r7, #3]
 800a038:	6879      	ldr	r1, [r7, #4]
 800a03a:	4613      	mov	r3, r2
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	4413      	add	r3, r2
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	440b      	add	r3, r1
 800a044:	331c      	adds	r3, #28
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d029      	beq.n	800a0a0 <USBD_CDC_DataIn+0x90>
 800a04c:	78fa      	ldrb	r2, [r7, #3]
 800a04e:	6879      	ldr	r1, [r7, #4]
 800a050:	4613      	mov	r3, r2
 800a052:	009b      	lsls	r3, r3, #2
 800a054:	4413      	add	r3, r2
 800a056:	009b      	lsls	r3, r3, #2
 800a058:	440b      	add	r3, r1
 800a05a:	331c      	adds	r3, #28
 800a05c:	681a      	ldr	r2, [r3, #0]
 800a05e:	78f9      	ldrb	r1, [r7, #3]
 800a060:	68b8      	ldr	r0, [r7, #8]
 800a062:	460b      	mov	r3, r1
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	440b      	add	r3, r1
 800a068:	00db      	lsls	r3, r3, #3
 800a06a:	4403      	add	r3, r0
 800a06c:	3320      	adds	r3, #32
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	fbb2 f1f3 	udiv	r1, r2, r3
 800a074:	fb01 f303 	mul.w	r3, r1, r3
 800a078:	1ad3      	subs	r3, r2, r3
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d110      	bne.n	800a0a0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a07e:	78fa      	ldrb	r2, [r7, #3]
 800a080:	6879      	ldr	r1, [r7, #4]
 800a082:	4613      	mov	r3, r2
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	4413      	add	r3, r2
 800a088:	009b      	lsls	r3, r3, #2
 800a08a:	440b      	add	r3, r1
 800a08c:	331c      	adds	r3, #28
 800a08e:	2200      	movs	r2, #0
 800a090:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a092:	78f9      	ldrb	r1, [r7, #3]
 800a094:	2300      	movs	r3, #0
 800a096:	2200      	movs	r2, #0
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f001 fdde 	bl	800bc5a <USBD_LL_Transmit>
 800a09e:	e003      	b.n	800a0a8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	e000      	b.n	800a0ae <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a0ac:	2302      	movs	r3, #2
  }
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3710      	adds	r7, #16
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}

0800a0b6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a0b6:	b580      	push	{r7, lr}
 800a0b8:	b084      	sub	sp, #16
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
 800a0be:	460b      	mov	r3, r1
 800a0c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0c8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a0ca:	78fb      	ldrb	r3, [r7, #3]
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f001 fe09 	bl	800bce6 <USBD_LL_GetRxDataSize>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d00d      	beq.n	800a102 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a0ec:	68db      	ldr	r3, [r3, #12]
 800a0ee:	68fa      	ldr	r2, [r7, #12]
 800a0f0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a0fa:	4611      	mov	r1, r2
 800a0fc:	4798      	blx	r3

    return USBD_OK;
 800a0fe:	2300      	movs	r3, #0
 800a100:	e000      	b.n	800a104 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a102:	2302      	movs	r3, #2
  }
}
 800a104:	4618      	mov	r0, r3
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a11a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a122:	2b00      	cmp	r3, #0
 800a124:	d014      	beq.n	800a150 <USBD_CDC_EP0_RxReady+0x44>
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a12c:	2bff      	cmp	r3, #255	@ 0xff
 800a12e:	d00f      	beq.n	800a150 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a136:	689b      	ldr	r3, [r3, #8]
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a13e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a140:	68fa      	ldr	r2, [r7, #12]
 800a142:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a146:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	22ff      	movs	r2, #255	@ 0xff
 800a14c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800a150:	2300      	movs	r3, #0
}
 800a152:	4618      	mov	r0, r3
 800a154:	3710      	adds	r7, #16
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
	...

0800a15c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2243      	movs	r2, #67	@ 0x43
 800a168:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a16a:	4b03      	ldr	r3, [pc, #12]	@ (800a178 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	370c      	adds	r7, #12
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr
 800a178:	2000010c 	.word	0x2000010c

0800a17c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b083      	sub	sp, #12
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2243      	movs	r2, #67	@ 0x43
 800a188:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a18a:	4b03      	ldr	r3, [pc, #12]	@ (800a198 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	370c      	adds	r7, #12
 800a190:	46bd      	mov	sp, r7
 800a192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a196:	4770      	bx	lr
 800a198:	200000c8 	.word	0x200000c8

0800a19c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2243      	movs	r2, #67	@ 0x43
 800a1a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a1aa:	4b03      	ldr	r3, [pc, #12]	@ (800a1b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	370c      	adds	r7, #12
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr
 800a1b8:	20000150 	.word	0x20000150

0800a1bc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	220a      	movs	r2, #10
 800a1c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a1ca:	4b03      	ldr	r3, [pc, #12]	@ (800a1d8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	370c      	adds	r7, #12
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr
 800a1d8:	20000084 	.word	0x20000084

0800a1dc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b085      	sub	sp, #20
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a1e6:	2302      	movs	r3, #2
 800a1e8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d005      	beq.n	800a1fc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	683a      	ldr	r2, [r7, #0]
 800a1f4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a1fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3714      	adds	r7, #20
 800a202:	46bd      	mov	sp, r7
 800a204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a208:	4770      	bx	lr

0800a20a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a20a:	b480      	push	{r7}
 800a20c:	b087      	sub	sp, #28
 800a20e:	af00      	add	r7, sp, #0
 800a210:	60f8      	str	r0, [r7, #12]
 800a212:	60b9      	str	r1, [r7, #8]
 800a214:	4613      	mov	r3, r2
 800a216:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a21e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	68ba      	ldr	r2, [r7, #8]
 800a224:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a228:	88fa      	ldrh	r2, [r7, #6]
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800a230:	2300      	movs	r3, #0
}
 800a232:	4618      	mov	r0, r3
 800a234:	371c      	adds	r7, #28
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr

0800a23e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a23e:	b480      	push	{r7}
 800a240:	b085      	sub	sp, #20
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]
 800a246:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a24e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	683a      	ldr	r2, [r7, #0]
 800a254:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 800a258:	2300      	movs	r3, #0
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3714      	adds	r7, #20
 800a25e:	46bd      	mov	sp, r7
 800a260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a264:	4770      	bx	lr

0800a266 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b084      	sub	sp, #16
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a274:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d01c      	beq.n	800a2ba <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a286:	2b00      	cmp	r3, #0
 800a288:	d115      	bne.n	800a2b6 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2201      	movs	r2, #1
 800a28e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	2181      	movs	r1, #129	@ 0x81
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f001 fcd4 	bl	800bc5a <USBD_LL_Transmit>

      return USBD_OK;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	e002      	b.n	800a2bc <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	e000      	b.n	800a2bc <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a2ba:	2302      	movs	r3, #2
  }
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3710      	adds	r7, #16
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}

0800a2c4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2d2:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d017      	beq.n	800a30e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	7c1b      	ldrb	r3, [r3, #16]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d109      	bne.n	800a2fa <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a2ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2f0:	2101      	movs	r1, #1
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f001 fcd4 	bl	800bca0 <USBD_LL_PrepareReceive>
 800a2f8:	e007      	b.n	800a30a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a300:	2340      	movs	r3, #64	@ 0x40
 800a302:	2101      	movs	r1, #1
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f001 fccb 	bl	800bca0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a30a:	2300      	movs	r3, #0
 800a30c:	e000      	b.n	800a310 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a30e:	2302      	movs	r3, #2
  }
}
 800a310:	4618      	mov	r0, r3
 800a312:	3710      	adds	r7, #16
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}

0800a318 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b084      	sub	sp, #16
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	60f8      	str	r0, [r7, #12]
 800a320:	60b9      	str	r1, [r7, #8]
 800a322:	4613      	mov	r3, r2
 800a324:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d101      	bne.n	800a330 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a32c:	2302      	movs	r3, #2
 800a32e:	e01a      	b.n	800a366 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a336:	2b00      	cmp	r3, #0
 800a338:	d003      	beq.n	800a342 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2200      	movs	r2, #0
 800a33e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d003      	beq.n	800a350 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	68ba      	ldr	r2, [r7, #8]
 800a34c:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	2201      	movs	r2, #1
 800a354:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	79fa      	ldrb	r2, [r7, #7]
 800a35c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a35e:	68f8      	ldr	r0, [r7, #12]
 800a360:	f001 fb36 	bl	800b9d0 <USBD_LL_Init>

  return USBD_OK;
 800a364:	2300      	movs	r3, #0
}
 800a366:	4618      	mov	r0, r3
 800a368:	3710      	adds	r7, #16
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}

0800a36e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a36e:	b480      	push	{r7}
 800a370:	b085      	sub	sp, #20
 800a372:	af00      	add	r7, sp, #0
 800a374:	6078      	str	r0, [r7, #4]
 800a376:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a378:	2300      	movs	r3, #0
 800a37a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d006      	beq.n	800a390 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	683a      	ldr	r2, [r7, #0]
 800a386:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800a38a:	2300      	movs	r3, #0
 800a38c:	73fb      	strb	r3, [r7, #15]
 800a38e:	e001      	b.n	800a394 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a390:	2302      	movs	r3, #2
 800a392:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a394:	7bfb      	ldrb	r3, [r7, #15]
}
 800a396:	4618      	mov	r0, r3
 800a398:	3714      	adds	r7, #20
 800a39a:	46bd      	mov	sp, r7
 800a39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a0:	4770      	bx	lr

0800a3a2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a3a2:	b580      	push	{r7, lr}
 800a3a4:	b082      	sub	sp, #8
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f001 fb6c 	bl	800ba88 <USBD_LL_Start>

  return USBD_OK;
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3708      	adds	r7, #8
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a3ba:	b480      	push	{r7}
 800a3bc:	b083      	sub	sp, #12
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a3c2:	2300      	movs	r3, #0
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	370c      	adds	r7, #12
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr

0800a3d0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b084      	sub	sp, #16
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	460b      	mov	r3, r1
 800a3da:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a3dc:	2302      	movs	r3, #2
 800a3de:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d00c      	beq.n	800a404 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	78fa      	ldrb	r2, [r7, #3]
 800a3f4:	4611      	mov	r1, r2
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	4798      	blx	r3
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d101      	bne.n	800a404 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a400:	2300      	movs	r3, #0
 800a402:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a404:	7bfb      	ldrb	r3, [r7, #15]
}
 800a406:	4618      	mov	r0, r3
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}

0800a40e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a40e:	b580      	push	{r7, lr}
 800a410:	b082      	sub	sp, #8
 800a412:	af00      	add	r7, sp, #0
 800a414:	6078      	str	r0, [r7, #4]
 800a416:	460b      	mov	r3, r1
 800a418:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	78fa      	ldrb	r2, [r7, #3]
 800a424:	4611      	mov	r1, r2
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	4798      	blx	r3

  return USBD_OK;
 800a42a:	2300      	movs	r3, #0
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3708      	adds	r7, #8
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b082      	sub	sp, #8
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a444:	6839      	ldr	r1, [r7, #0]
 800a446:	4618      	mov	r0, r3
 800a448:	f000 fedb 	bl	800b202 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2201      	movs	r2, #1
 800a450:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a45a:	461a      	mov	r2, r3
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a468:	f003 031f 	and.w	r3, r3, #31
 800a46c:	2b02      	cmp	r3, #2
 800a46e:	d016      	beq.n	800a49e <USBD_LL_SetupStage+0x6a>
 800a470:	2b02      	cmp	r3, #2
 800a472:	d81c      	bhi.n	800a4ae <USBD_LL_SetupStage+0x7a>
 800a474:	2b00      	cmp	r3, #0
 800a476:	d002      	beq.n	800a47e <USBD_LL_SetupStage+0x4a>
 800a478:	2b01      	cmp	r3, #1
 800a47a:	d008      	beq.n	800a48e <USBD_LL_SetupStage+0x5a>
 800a47c:	e017      	b.n	800a4ae <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a484:	4619      	mov	r1, r3
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 f9ce 	bl	800a828 <USBD_StdDevReq>
      break;
 800a48c:	e01a      	b.n	800a4c4 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a494:	4619      	mov	r1, r3
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f000 fa30 	bl	800a8fc <USBD_StdItfReq>
      break;
 800a49c:	e012      	b.n	800a4c4 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 fa70 	bl	800a98c <USBD_StdEPReq>
      break;
 800a4ac:	e00a      	b.n	800a4c4 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a4b4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f001 fb43 	bl	800bb48 <USBD_LL_StallEP>
      break;
 800a4c2:	bf00      	nop
  }

  return USBD_OK;
 800a4c4:	2300      	movs	r3, #0
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3708      	adds	r7, #8
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b086      	sub	sp, #24
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	60f8      	str	r0, [r7, #12]
 800a4d6:	460b      	mov	r3, r1
 800a4d8:	607a      	str	r2, [r7, #4]
 800a4da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a4dc:	7afb      	ldrb	r3, [r7, #11]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d14b      	bne.n	800a57a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a4e8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a4f0:	2b03      	cmp	r3, #3
 800a4f2:	d134      	bne.n	800a55e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	68da      	ldr	r2, [r3, #12]
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	691b      	ldr	r3, [r3, #16]
 800a4fc:	429a      	cmp	r2, r3
 800a4fe:	d919      	bls.n	800a534 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a500:	697b      	ldr	r3, [r7, #20]
 800a502:	68da      	ldr	r2, [r3, #12]
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	691b      	ldr	r3, [r3, #16]
 800a508:	1ad2      	subs	r2, r2, r3
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	68da      	ldr	r2, [r3, #12]
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a516:	429a      	cmp	r2, r3
 800a518:	d203      	bcs.n	800a522 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a51e:	b29b      	uxth	r3, r3
 800a520:	e002      	b.n	800a528 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a526:	b29b      	uxth	r3, r3
 800a528:	461a      	mov	r2, r3
 800a52a:	6879      	ldr	r1, [r7, #4]
 800a52c:	68f8      	ldr	r0, [r7, #12]
 800a52e:	f000 ff59 	bl	800b3e4 <USBD_CtlContinueRx>
 800a532:	e038      	b.n	800a5a6 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a53a:	691b      	ldr	r3, [r3, #16]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d00a      	beq.n	800a556 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a546:	2b03      	cmp	r3, #3
 800a548:	d105      	bne.n	800a556 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a550:	691b      	ldr	r3, [r3, #16]
 800a552:	68f8      	ldr	r0, [r7, #12]
 800a554:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a556:	68f8      	ldr	r0, [r7, #12]
 800a558:	f000 ff56 	bl	800b408 <USBD_CtlSendStatus>
 800a55c:	e023      	b.n	800a5a6 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a564:	2b05      	cmp	r3, #5
 800a566:	d11e      	bne.n	800a5a6 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	2200      	movs	r2, #0
 800a56c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a570:	2100      	movs	r1, #0
 800a572:	68f8      	ldr	r0, [r7, #12]
 800a574:	f001 fae8 	bl	800bb48 <USBD_LL_StallEP>
 800a578:	e015      	b.n	800a5a6 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a580:	699b      	ldr	r3, [r3, #24]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d00d      	beq.n	800a5a2 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a58c:	2b03      	cmp	r3, #3
 800a58e:	d108      	bne.n	800a5a2 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a596:	699b      	ldr	r3, [r3, #24]
 800a598:	7afa      	ldrb	r2, [r7, #11]
 800a59a:	4611      	mov	r1, r2
 800a59c:	68f8      	ldr	r0, [r7, #12]
 800a59e:	4798      	blx	r3
 800a5a0:	e001      	b.n	800a5a6 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a5a2:	2302      	movs	r3, #2
 800a5a4:	e000      	b.n	800a5a8 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a5a6:	2300      	movs	r3, #0
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3718      	adds	r7, #24
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b086      	sub	sp, #24
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	60f8      	str	r0, [r7, #12]
 800a5b8:	460b      	mov	r3, r1
 800a5ba:	607a      	str	r2, [r7, #4]
 800a5bc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a5be:	7afb      	ldrb	r3, [r7, #11]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d17f      	bne.n	800a6c4 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	3314      	adds	r3, #20
 800a5c8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a5d0:	2b02      	cmp	r3, #2
 800a5d2:	d15c      	bne.n	800a68e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	68da      	ldr	r2, [r3, #12]
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	691b      	ldr	r3, [r3, #16]
 800a5dc:	429a      	cmp	r2, r3
 800a5de:	d915      	bls.n	800a60c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	68da      	ldr	r2, [r3, #12]
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	691b      	ldr	r3, [r3, #16]
 800a5e8:	1ad2      	subs	r2, r2, r3
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	68db      	ldr	r3, [r3, #12]
 800a5f2:	b29b      	uxth	r3, r3
 800a5f4:	461a      	mov	r2, r3
 800a5f6:	6879      	ldr	r1, [r7, #4]
 800a5f8:	68f8      	ldr	r0, [r7, #12]
 800a5fa:	f000 fec3 	bl	800b384 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5fe:	2300      	movs	r3, #0
 800a600:	2200      	movs	r2, #0
 800a602:	2100      	movs	r1, #0
 800a604:	68f8      	ldr	r0, [r7, #12]
 800a606:	f001 fb4b 	bl	800bca0 <USBD_LL_PrepareReceive>
 800a60a:	e04e      	b.n	800a6aa <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	697a      	ldr	r2, [r7, #20]
 800a612:	6912      	ldr	r2, [r2, #16]
 800a614:	fbb3 f1f2 	udiv	r1, r3, r2
 800a618:	fb01 f202 	mul.w	r2, r1, r2
 800a61c:	1a9b      	subs	r3, r3, r2
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d11c      	bne.n	800a65c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	689a      	ldr	r2, [r3, #8]
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d316      	bcc.n	800a65c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	689a      	ldr	r2, [r3, #8]
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a638:	429a      	cmp	r2, r3
 800a63a:	d20f      	bcs.n	800a65c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a63c:	2200      	movs	r2, #0
 800a63e:	2100      	movs	r1, #0
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f000 fe9f 	bl	800b384 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2200      	movs	r2, #0
 800a64a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a64e:	2300      	movs	r3, #0
 800a650:	2200      	movs	r2, #0
 800a652:	2100      	movs	r1, #0
 800a654:	68f8      	ldr	r0, [r7, #12]
 800a656:	f001 fb23 	bl	800bca0 <USBD_LL_PrepareReceive>
 800a65a:	e026      	b.n	800a6aa <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a662:	68db      	ldr	r3, [r3, #12]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d00a      	beq.n	800a67e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a66e:	2b03      	cmp	r3, #3
 800a670:	d105      	bne.n	800a67e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a678:	68db      	ldr	r3, [r3, #12]
 800a67a:	68f8      	ldr	r0, [r7, #12]
 800a67c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a67e:	2180      	movs	r1, #128	@ 0x80
 800a680:	68f8      	ldr	r0, [r7, #12]
 800a682:	f001 fa61 	bl	800bb48 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a686:	68f8      	ldr	r0, [r7, #12]
 800a688:	f000 fed1 	bl	800b42e <USBD_CtlReceiveStatus>
 800a68c:	e00d      	b.n	800a6aa <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a694:	2b04      	cmp	r3, #4
 800a696:	d004      	beq.n	800a6a2 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d103      	bne.n	800a6aa <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a6a2:	2180      	movs	r1, #128	@ 0x80
 800a6a4:	68f8      	ldr	r0, [r7, #12]
 800a6a6:	f001 fa4f 	bl	800bb48 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d11d      	bne.n	800a6f0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a6b4:	68f8      	ldr	r0, [r7, #12]
 800a6b6:	f7ff fe80 	bl	800a3ba <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a6c2:	e015      	b.n	800a6f0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6ca:	695b      	ldr	r3, [r3, #20]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00d      	beq.n	800a6ec <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a6d6:	2b03      	cmp	r3, #3
 800a6d8:	d108      	bne.n	800a6ec <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6e0:	695b      	ldr	r3, [r3, #20]
 800a6e2:	7afa      	ldrb	r2, [r7, #11]
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	68f8      	ldr	r0, [r7, #12]
 800a6e8:	4798      	blx	r3
 800a6ea:	e001      	b.n	800a6f0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a6ec:	2302      	movs	r3, #2
 800a6ee:	e000      	b.n	800a6f2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a6f0:	2300      	movs	r3, #0
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3718      	adds	r7, #24
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}

0800a6fa <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a6fa:	b580      	push	{r7, lr}
 800a6fc:	b082      	sub	sp, #8
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a702:	2340      	movs	r3, #64	@ 0x40
 800a704:	2200      	movs	r2, #0
 800a706:	2100      	movs	r1, #0
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f001 f9d8 	bl	800babe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2201      	movs	r2, #1
 800a712:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2240      	movs	r2, #64	@ 0x40
 800a71a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a71e:	2340      	movs	r3, #64	@ 0x40
 800a720:	2200      	movs	r2, #0
 800a722:	2180      	movs	r1, #128	@ 0x80
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f001 f9ca 	bl	800babe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2201      	movs	r2, #1
 800a72e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2240      	movs	r2, #64	@ 0x40
 800a734:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2201      	movs	r2, #1
 800a73a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2200      	movs	r2, #0
 800a742:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2200      	movs	r2, #0
 800a750:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d009      	beq.n	800a772 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	687a      	ldr	r2, [r7, #4]
 800a768:	6852      	ldr	r2, [r2, #4]
 800a76a:	b2d2      	uxtb	r2, r2
 800a76c:	4611      	mov	r1, r2
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	4798      	blx	r3
  }

  return USBD_OK;
 800a772:	2300      	movs	r3, #0
}
 800a774:	4618      	mov	r0, r3
 800a776:	3708      	adds	r7, #8
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}

0800a77c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a77c:	b480      	push	{r7}
 800a77e:	b083      	sub	sp, #12
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	460b      	mov	r3, r1
 800a786:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	78fa      	ldrb	r2, [r7, #3]
 800a78c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	370c      	adds	r7, #12
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr

0800a79c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b083      	sub	sp, #12
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2204      	movs	r2, #4
 800a7b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	370c      	adds	r7, #12
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr

0800a7c6 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a7c6:	b480      	push	{r7}
 800a7c8:	b083      	sub	sp, #12
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7d4:	2b04      	cmp	r3, #4
 800a7d6:	d105      	bne.n	800a7e4 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a7e4:	2300      	movs	r3, #0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	370c      	adds	r7, #12
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f0:	4770      	bx	lr

0800a7f2 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a7f2:	b580      	push	{r7, lr}
 800a7f4:	b082      	sub	sp, #8
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a800:	2b03      	cmp	r3, #3
 800a802:	d10b      	bne.n	800a81c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a80a:	69db      	ldr	r3, [r3, #28]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d005      	beq.n	800a81c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a816:	69db      	ldr	r3, [r3, #28]
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a81c:	2300      	movs	r3, #0
}
 800a81e:	4618      	mov	r0, r3
 800a820:	3708      	adds	r7, #8
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}
	...

0800a828 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b084      	sub	sp, #16
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a832:	2300      	movs	r3, #0
 800a834:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	781b      	ldrb	r3, [r3, #0]
 800a83a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a83e:	2b40      	cmp	r3, #64	@ 0x40
 800a840:	d005      	beq.n	800a84e <USBD_StdDevReq+0x26>
 800a842:	2b40      	cmp	r3, #64	@ 0x40
 800a844:	d84f      	bhi.n	800a8e6 <USBD_StdDevReq+0xbe>
 800a846:	2b00      	cmp	r3, #0
 800a848:	d009      	beq.n	800a85e <USBD_StdDevReq+0x36>
 800a84a:	2b20      	cmp	r3, #32
 800a84c:	d14b      	bne.n	800a8e6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a854:	689b      	ldr	r3, [r3, #8]
 800a856:	6839      	ldr	r1, [r7, #0]
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	4798      	blx	r3
      break;
 800a85c:	e048      	b.n	800a8f0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	785b      	ldrb	r3, [r3, #1]
 800a862:	2b09      	cmp	r3, #9
 800a864:	d839      	bhi.n	800a8da <USBD_StdDevReq+0xb2>
 800a866:	a201      	add	r2, pc, #4	@ (adr r2, 800a86c <USBD_StdDevReq+0x44>)
 800a868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a86c:	0800a8bd 	.word	0x0800a8bd
 800a870:	0800a8d1 	.word	0x0800a8d1
 800a874:	0800a8db 	.word	0x0800a8db
 800a878:	0800a8c7 	.word	0x0800a8c7
 800a87c:	0800a8db 	.word	0x0800a8db
 800a880:	0800a89f 	.word	0x0800a89f
 800a884:	0800a895 	.word	0x0800a895
 800a888:	0800a8db 	.word	0x0800a8db
 800a88c:	0800a8b3 	.word	0x0800a8b3
 800a890:	0800a8a9 	.word	0x0800a8a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a894:	6839      	ldr	r1, [r7, #0]
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 f9dc 	bl	800ac54 <USBD_GetDescriptor>
          break;
 800a89c:	e022      	b.n	800a8e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a89e:	6839      	ldr	r1, [r7, #0]
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 fb3f 	bl	800af24 <USBD_SetAddress>
          break;
 800a8a6:	e01d      	b.n	800a8e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a8a8:	6839      	ldr	r1, [r7, #0]
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f000 fb7e 	bl	800afac <USBD_SetConfig>
          break;
 800a8b0:	e018      	b.n	800a8e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a8b2:	6839      	ldr	r1, [r7, #0]
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f000 fc07 	bl	800b0c8 <USBD_GetConfig>
          break;
 800a8ba:	e013      	b.n	800a8e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a8bc:	6839      	ldr	r1, [r7, #0]
 800a8be:	6878      	ldr	r0, [r7, #4]
 800a8c0:	f000 fc37 	bl	800b132 <USBD_GetStatus>
          break;
 800a8c4:	e00e      	b.n	800a8e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a8c6:	6839      	ldr	r1, [r7, #0]
 800a8c8:	6878      	ldr	r0, [r7, #4]
 800a8ca:	f000 fc65 	bl	800b198 <USBD_SetFeature>
          break;
 800a8ce:	e009      	b.n	800a8e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a8d0:	6839      	ldr	r1, [r7, #0]
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 fc74 	bl	800b1c0 <USBD_ClrFeature>
          break;
 800a8d8:	e004      	b.n	800a8e4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a8da:	6839      	ldr	r1, [r7, #0]
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f000 fcca 	bl	800b276 <USBD_CtlError>
          break;
 800a8e2:	bf00      	nop
      }
      break;
 800a8e4:	e004      	b.n	800a8f0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a8e6:	6839      	ldr	r1, [r7, #0]
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 fcc4 	bl	800b276 <USBD_CtlError>
      break;
 800a8ee:	bf00      	nop
  }

  return ret;
 800a8f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3710      	adds	r7, #16
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop

0800a8fc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b084      	sub	sp, #16
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a906:	2300      	movs	r3, #0
 800a908:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	781b      	ldrb	r3, [r3, #0]
 800a90e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a912:	2b40      	cmp	r3, #64	@ 0x40
 800a914:	d005      	beq.n	800a922 <USBD_StdItfReq+0x26>
 800a916:	2b40      	cmp	r3, #64	@ 0x40
 800a918:	d82e      	bhi.n	800a978 <USBD_StdItfReq+0x7c>
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d001      	beq.n	800a922 <USBD_StdItfReq+0x26>
 800a91e:	2b20      	cmp	r3, #32
 800a920:	d12a      	bne.n	800a978 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a928:	3b01      	subs	r3, #1
 800a92a:	2b02      	cmp	r3, #2
 800a92c:	d81d      	bhi.n	800a96a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	889b      	ldrh	r3, [r3, #4]
 800a932:	b2db      	uxtb	r3, r3
 800a934:	2b01      	cmp	r3, #1
 800a936:	d813      	bhi.n	800a960 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a93e:	689b      	ldr	r3, [r3, #8]
 800a940:	6839      	ldr	r1, [r7, #0]
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	4798      	blx	r3
 800a946:	4603      	mov	r3, r0
 800a948:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	88db      	ldrh	r3, [r3, #6]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d110      	bne.n	800a974 <USBD_StdItfReq+0x78>
 800a952:	7bfb      	ldrb	r3, [r7, #15]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d10d      	bne.n	800a974 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f000 fd55 	bl	800b408 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a95e:	e009      	b.n	800a974 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a960:	6839      	ldr	r1, [r7, #0]
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f000 fc87 	bl	800b276 <USBD_CtlError>
          break;
 800a968:	e004      	b.n	800a974 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a96a:	6839      	ldr	r1, [r7, #0]
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f000 fc82 	bl	800b276 <USBD_CtlError>
          break;
 800a972:	e000      	b.n	800a976 <USBD_StdItfReq+0x7a>
          break;
 800a974:	bf00      	nop
      }
      break;
 800a976:	e004      	b.n	800a982 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a978:	6839      	ldr	r1, [r7, #0]
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f000 fc7b 	bl	800b276 <USBD_CtlError>
      break;
 800a980:	bf00      	nop
  }

  return USBD_OK;
 800a982:	2300      	movs	r3, #0
}
 800a984:	4618      	mov	r0, r3
 800a986:	3710      	adds	r7, #16
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}

0800a98c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b084      	sub	sp, #16
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
 800a994:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a996:	2300      	movs	r3, #0
 800a998:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	889b      	ldrh	r3, [r3, #4]
 800a99e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9a8:	2b40      	cmp	r3, #64	@ 0x40
 800a9aa:	d007      	beq.n	800a9bc <USBD_StdEPReq+0x30>
 800a9ac:	2b40      	cmp	r3, #64	@ 0x40
 800a9ae:	f200 8146 	bhi.w	800ac3e <USBD_StdEPReq+0x2b2>
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d00a      	beq.n	800a9cc <USBD_StdEPReq+0x40>
 800a9b6:	2b20      	cmp	r3, #32
 800a9b8:	f040 8141 	bne.w	800ac3e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	6839      	ldr	r1, [r7, #0]
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	4798      	blx	r3
      break;
 800a9ca:	e13d      	b.n	800ac48 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	781b      	ldrb	r3, [r3, #0]
 800a9d0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9d4:	2b20      	cmp	r3, #32
 800a9d6:	d10a      	bne.n	800a9ee <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	6839      	ldr	r1, [r7, #0]
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	4798      	blx	r3
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a9ea:	7bfb      	ldrb	r3, [r7, #15]
 800a9ec:	e12d      	b.n	800ac4a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	785b      	ldrb	r3, [r3, #1]
 800a9f2:	2b03      	cmp	r3, #3
 800a9f4:	d007      	beq.n	800aa06 <USBD_StdEPReq+0x7a>
 800a9f6:	2b03      	cmp	r3, #3
 800a9f8:	f300 811b 	bgt.w	800ac32 <USBD_StdEPReq+0x2a6>
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d072      	beq.n	800aae6 <USBD_StdEPReq+0x15a>
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d03a      	beq.n	800aa7a <USBD_StdEPReq+0xee>
 800aa04:	e115      	b.n	800ac32 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa0c:	2b02      	cmp	r3, #2
 800aa0e:	d002      	beq.n	800aa16 <USBD_StdEPReq+0x8a>
 800aa10:	2b03      	cmp	r3, #3
 800aa12:	d015      	beq.n	800aa40 <USBD_StdEPReq+0xb4>
 800aa14:	e02b      	b.n	800aa6e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa16:	7bbb      	ldrb	r3, [r7, #14]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d00c      	beq.n	800aa36 <USBD_StdEPReq+0xaa>
 800aa1c:	7bbb      	ldrb	r3, [r7, #14]
 800aa1e:	2b80      	cmp	r3, #128	@ 0x80
 800aa20:	d009      	beq.n	800aa36 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800aa22:	7bbb      	ldrb	r3, [r7, #14]
 800aa24:	4619      	mov	r1, r3
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f001 f88e 	bl	800bb48 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800aa2c:	2180      	movs	r1, #128	@ 0x80
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f001 f88a 	bl	800bb48 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aa34:	e020      	b.n	800aa78 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800aa36:	6839      	ldr	r1, [r7, #0]
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f000 fc1c 	bl	800b276 <USBD_CtlError>
              break;
 800aa3e:	e01b      	b.n	800aa78 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	885b      	ldrh	r3, [r3, #2]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d10e      	bne.n	800aa66 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800aa48:	7bbb      	ldrb	r3, [r7, #14]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d00b      	beq.n	800aa66 <USBD_StdEPReq+0xda>
 800aa4e:	7bbb      	ldrb	r3, [r7, #14]
 800aa50:	2b80      	cmp	r3, #128	@ 0x80
 800aa52:	d008      	beq.n	800aa66 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	88db      	ldrh	r3, [r3, #6]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d104      	bne.n	800aa66 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800aa5c:	7bbb      	ldrb	r3, [r7, #14]
 800aa5e:	4619      	mov	r1, r3
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f001 f871 	bl	800bb48 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 fcce 	bl	800b408 <USBD_CtlSendStatus>

              break;
 800aa6c:	e004      	b.n	800aa78 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800aa6e:	6839      	ldr	r1, [r7, #0]
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f000 fc00 	bl	800b276 <USBD_CtlError>
              break;
 800aa76:	bf00      	nop
          }
          break;
 800aa78:	e0e0      	b.n	800ac3c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa80:	2b02      	cmp	r3, #2
 800aa82:	d002      	beq.n	800aa8a <USBD_StdEPReq+0xfe>
 800aa84:	2b03      	cmp	r3, #3
 800aa86:	d015      	beq.n	800aab4 <USBD_StdEPReq+0x128>
 800aa88:	e026      	b.n	800aad8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa8a:	7bbb      	ldrb	r3, [r7, #14]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d00c      	beq.n	800aaaa <USBD_StdEPReq+0x11e>
 800aa90:	7bbb      	ldrb	r3, [r7, #14]
 800aa92:	2b80      	cmp	r3, #128	@ 0x80
 800aa94:	d009      	beq.n	800aaaa <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800aa96:	7bbb      	ldrb	r3, [r7, #14]
 800aa98:	4619      	mov	r1, r3
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f001 f854 	bl	800bb48 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800aaa0:	2180      	movs	r1, #128	@ 0x80
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f001 f850 	bl	800bb48 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aaa8:	e01c      	b.n	800aae4 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800aaaa:	6839      	ldr	r1, [r7, #0]
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f000 fbe2 	bl	800b276 <USBD_CtlError>
              break;
 800aab2:	e017      	b.n	800aae4 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	885b      	ldrh	r3, [r3, #2]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d112      	bne.n	800aae2 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aabc:	7bbb      	ldrb	r3, [r7, #14]
 800aabe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d004      	beq.n	800aad0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800aac6:	7bbb      	ldrb	r3, [r7, #14]
 800aac8:	4619      	mov	r1, r3
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f001 f85b 	bl	800bb86 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f000 fc99 	bl	800b408 <USBD_CtlSendStatus>
              }
              break;
 800aad6:	e004      	b.n	800aae2 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800aad8:	6839      	ldr	r1, [r7, #0]
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f000 fbcb 	bl	800b276 <USBD_CtlError>
              break;
 800aae0:	e000      	b.n	800aae4 <USBD_StdEPReq+0x158>
              break;
 800aae2:	bf00      	nop
          }
          break;
 800aae4:	e0aa      	b.n	800ac3c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaec:	2b02      	cmp	r3, #2
 800aaee:	d002      	beq.n	800aaf6 <USBD_StdEPReq+0x16a>
 800aaf0:	2b03      	cmp	r3, #3
 800aaf2:	d032      	beq.n	800ab5a <USBD_StdEPReq+0x1ce>
 800aaf4:	e097      	b.n	800ac26 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aaf6:	7bbb      	ldrb	r3, [r7, #14]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d007      	beq.n	800ab0c <USBD_StdEPReq+0x180>
 800aafc:	7bbb      	ldrb	r3, [r7, #14]
 800aafe:	2b80      	cmp	r3, #128	@ 0x80
 800ab00:	d004      	beq.n	800ab0c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ab02:	6839      	ldr	r1, [r7, #0]
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 fbb6 	bl	800b276 <USBD_CtlError>
                break;
 800ab0a:	e091      	b.n	800ac30 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	da0b      	bge.n	800ab2c <USBD_StdEPReq+0x1a0>
 800ab14:	7bbb      	ldrb	r3, [r7, #14]
 800ab16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab1a:	4613      	mov	r3, r2
 800ab1c:	009b      	lsls	r3, r3, #2
 800ab1e:	4413      	add	r3, r2
 800ab20:	009b      	lsls	r3, r3, #2
 800ab22:	3310      	adds	r3, #16
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	4413      	add	r3, r2
 800ab28:	3304      	adds	r3, #4
 800ab2a:	e00b      	b.n	800ab44 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ab2c:	7bbb      	ldrb	r3, [r7, #14]
 800ab2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab32:	4613      	mov	r3, r2
 800ab34:	009b      	lsls	r3, r3, #2
 800ab36:	4413      	add	r3, r2
 800ab38:	009b      	lsls	r3, r3, #2
 800ab3a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ab3e:	687a      	ldr	r2, [r7, #4]
 800ab40:	4413      	add	r3, r2
 800ab42:	3304      	adds	r3, #4
 800ab44:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	2202      	movs	r2, #2
 800ab50:	4619      	mov	r1, r3
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 fbfa 	bl	800b34c <USBD_CtlSendData>
              break;
 800ab58:	e06a      	b.n	800ac30 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ab5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	da11      	bge.n	800ab86 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ab62:	7bbb      	ldrb	r3, [r7, #14]
 800ab64:	f003 020f 	and.w	r2, r3, #15
 800ab68:	6879      	ldr	r1, [r7, #4]
 800ab6a:	4613      	mov	r3, r2
 800ab6c:	009b      	lsls	r3, r3, #2
 800ab6e:	4413      	add	r3, r2
 800ab70:	009b      	lsls	r3, r3, #2
 800ab72:	440b      	add	r3, r1
 800ab74:	3318      	adds	r3, #24
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d117      	bne.n	800abac <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800ab7c:	6839      	ldr	r1, [r7, #0]
 800ab7e:	6878      	ldr	r0, [r7, #4]
 800ab80:	f000 fb79 	bl	800b276 <USBD_CtlError>
                  break;
 800ab84:	e054      	b.n	800ac30 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ab86:	7bbb      	ldrb	r3, [r7, #14]
 800ab88:	f003 020f 	and.w	r2, r3, #15
 800ab8c:	6879      	ldr	r1, [r7, #4]
 800ab8e:	4613      	mov	r3, r2
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	4413      	add	r3, r2
 800ab94:	009b      	lsls	r3, r3, #2
 800ab96:	440b      	add	r3, r1
 800ab98:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d104      	bne.n	800abac <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800aba2:	6839      	ldr	r1, [r7, #0]
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f000 fb66 	bl	800b276 <USBD_CtlError>
                  break;
 800abaa:	e041      	b.n	800ac30 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	da0b      	bge.n	800abcc <USBD_StdEPReq+0x240>
 800abb4:	7bbb      	ldrb	r3, [r7, #14]
 800abb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800abba:	4613      	mov	r3, r2
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	4413      	add	r3, r2
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	3310      	adds	r3, #16
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	4413      	add	r3, r2
 800abc8:	3304      	adds	r3, #4
 800abca:	e00b      	b.n	800abe4 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800abcc:	7bbb      	ldrb	r3, [r7, #14]
 800abce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abd2:	4613      	mov	r3, r2
 800abd4:	009b      	lsls	r3, r3, #2
 800abd6:	4413      	add	r3, r2
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800abde:	687a      	ldr	r2, [r7, #4]
 800abe0:	4413      	add	r3, r2
 800abe2:	3304      	adds	r3, #4
 800abe4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800abe6:	7bbb      	ldrb	r3, [r7, #14]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d002      	beq.n	800abf2 <USBD_StdEPReq+0x266>
 800abec:	7bbb      	ldrb	r3, [r7, #14]
 800abee:	2b80      	cmp	r3, #128	@ 0x80
 800abf0:	d103      	bne.n	800abfa <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	2200      	movs	r2, #0
 800abf6:	601a      	str	r2, [r3, #0]
 800abf8:	e00e      	b.n	800ac18 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800abfa:	7bbb      	ldrb	r3, [r7, #14]
 800abfc:	4619      	mov	r1, r3
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f000 ffe0 	bl	800bbc4 <USBD_LL_IsStallEP>
 800ac04:	4603      	mov	r3, r0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d003      	beq.n	800ac12 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2201      	movs	r2, #1
 800ac0e:	601a      	str	r2, [r3, #0]
 800ac10:	e002      	b.n	800ac18 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	2200      	movs	r2, #0
 800ac16:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	2202      	movs	r2, #2
 800ac1c:	4619      	mov	r1, r3
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 fb94 	bl	800b34c <USBD_CtlSendData>
              break;
 800ac24:	e004      	b.n	800ac30 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ac26:	6839      	ldr	r1, [r7, #0]
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f000 fb24 	bl	800b276 <USBD_CtlError>
              break;
 800ac2e:	bf00      	nop
          }
          break;
 800ac30:	e004      	b.n	800ac3c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ac32:	6839      	ldr	r1, [r7, #0]
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 fb1e 	bl	800b276 <USBD_CtlError>
          break;
 800ac3a:	bf00      	nop
      }
      break;
 800ac3c:	e004      	b.n	800ac48 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800ac3e:	6839      	ldr	r1, [r7, #0]
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f000 fb18 	bl	800b276 <USBD_CtlError>
      break;
 800ac46:	bf00      	nop
  }

  return ret;
 800ac48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3710      	adds	r7, #16
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}
	...

0800ac54 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ac62:	2300      	movs	r3, #0
 800ac64:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ac66:	2300      	movs	r3, #0
 800ac68:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	885b      	ldrh	r3, [r3, #2]
 800ac6e:	0a1b      	lsrs	r3, r3, #8
 800ac70:	b29b      	uxth	r3, r3
 800ac72:	3b01      	subs	r3, #1
 800ac74:	2b06      	cmp	r3, #6
 800ac76:	f200 8128 	bhi.w	800aeca <USBD_GetDescriptor+0x276>
 800ac7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ac80 <USBD_GetDescriptor+0x2c>)
 800ac7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac80:	0800ac9d 	.word	0x0800ac9d
 800ac84:	0800acb5 	.word	0x0800acb5
 800ac88:	0800acf5 	.word	0x0800acf5
 800ac8c:	0800aecb 	.word	0x0800aecb
 800ac90:	0800aecb 	.word	0x0800aecb
 800ac94:	0800ae6b 	.word	0x0800ae6b
 800ac98:	0800ae97 	.word	0x0800ae97
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	7c12      	ldrb	r2, [r2, #16]
 800aca8:	f107 0108 	add.w	r1, r7, #8
 800acac:	4610      	mov	r0, r2
 800acae:	4798      	blx	r3
 800acb0:	60f8      	str	r0, [r7, #12]
      break;
 800acb2:	e112      	b.n	800aeda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	7c1b      	ldrb	r3, [r3, #16]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d10d      	bne.n	800acd8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acc4:	f107 0208 	add.w	r2, r7, #8
 800acc8:	4610      	mov	r0, r2
 800acca:	4798      	blx	r3
 800accc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	3301      	adds	r3, #1
 800acd2:	2202      	movs	r2, #2
 800acd4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800acd6:	e100      	b.n	800aeda <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ace0:	f107 0208 	add.w	r2, r7, #8
 800ace4:	4610      	mov	r0, r2
 800ace6:	4798      	blx	r3
 800ace8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	3301      	adds	r3, #1
 800acee:	2202      	movs	r2, #2
 800acf0:	701a      	strb	r2, [r3, #0]
      break;
 800acf2:	e0f2      	b.n	800aeda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	885b      	ldrh	r3, [r3, #2]
 800acf8:	b2db      	uxtb	r3, r3
 800acfa:	2b05      	cmp	r3, #5
 800acfc:	f200 80ac 	bhi.w	800ae58 <USBD_GetDescriptor+0x204>
 800ad00:	a201      	add	r2, pc, #4	@ (adr r2, 800ad08 <USBD_GetDescriptor+0xb4>)
 800ad02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad06:	bf00      	nop
 800ad08:	0800ad21 	.word	0x0800ad21
 800ad0c:	0800ad55 	.word	0x0800ad55
 800ad10:	0800ad89 	.word	0x0800ad89
 800ad14:	0800adbd 	.word	0x0800adbd
 800ad18:	0800adf1 	.word	0x0800adf1
 800ad1c:	0800ae25 	.word	0x0800ae25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d00b      	beq.n	800ad44 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	687a      	ldr	r2, [r7, #4]
 800ad36:	7c12      	ldrb	r2, [r2, #16]
 800ad38:	f107 0108 	add.w	r1, r7, #8
 800ad3c:	4610      	mov	r0, r2
 800ad3e:	4798      	blx	r3
 800ad40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad42:	e091      	b.n	800ae68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad44:	6839      	ldr	r1, [r7, #0]
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 fa95 	bl	800b276 <USBD_CtlError>
            err++;
 800ad4c:	7afb      	ldrb	r3, [r7, #11]
 800ad4e:	3301      	adds	r3, #1
 800ad50:	72fb      	strb	r3, [r7, #11]
          break;
 800ad52:	e089      	b.n	800ae68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d00b      	beq.n	800ad78 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	7c12      	ldrb	r2, [r2, #16]
 800ad6c:	f107 0108 	add.w	r1, r7, #8
 800ad70:	4610      	mov	r0, r2
 800ad72:	4798      	blx	r3
 800ad74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad76:	e077      	b.n	800ae68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad78:	6839      	ldr	r1, [r7, #0]
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 fa7b 	bl	800b276 <USBD_CtlError>
            err++;
 800ad80:	7afb      	ldrb	r3, [r7, #11]
 800ad82:	3301      	adds	r3, #1
 800ad84:	72fb      	strb	r3, [r7, #11]
          break;
 800ad86:	e06f      	b.n	800ae68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad8e:	68db      	ldr	r3, [r3, #12]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d00b      	beq.n	800adac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ad9a:	68db      	ldr	r3, [r3, #12]
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	7c12      	ldrb	r2, [r2, #16]
 800ada0:	f107 0108 	add.w	r1, r7, #8
 800ada4:	4610      	mov	r0, r2
 800ada6:	4798      	blx	r3
 800ada8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adaa:	e05d      	b.n	800ae68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800adac:	6839      	ldr	r1, [r7, #0]
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 fa61 	bl	800b276 <USBD_CtlError>
            err++;
 800adb4:	7afb      	ldrb	r3, [r7, #11]
 800adb6:	3301      	adds	r3, #1
 800adb8:	72fb      	strb	r3, [r7, #11]
          break;
 800adba:	e055      	b.n	800ae68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800adc2:	691b      	ldr	r3, [r3, #16]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d00b      	beq.n	800ade0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800adce:	691b      	ldr	r3, [r3, #16]
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	7c12      	ldrb	r2, [r2, #16]
 800add4:	f107 0108 	add.w	r1, r7, #8
 800add8:	4610      	mov	r0, r2
 800adda:	4798      	blx	r3
 800addc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adde:	e043      	b.n	800ae68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ade0:	6839      	ldr	r1, [r7, #0]
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 fa47 	bl	800b276 <USBD_CtlError>
            err++;
 800ade8:	7afb      	ldrb	r3, [r7, #11]
 800adea:	3301      	adds	r3, #1
 800adec:	72fb      	strb	r3, [r7, #11]
          break;
 800adee:	e03b      	b.n	800ae68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800adf6:	695b      	ldr	r3, [r3, #20]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d00b      	beq.n	800ae14 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ae02:	695b      	ldr	r3, [r3, #20]
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	7c12      	ldrb	r2, [r2, #16]
 800ae08:	f107 0108 	add.w	r1, r7, #8
 800ae0c:	4610      	mov	r0, r2
 800ae0e:	4798      	blx	r3
 800ae10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae12:	e029      	b.n	800ae68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae14:	6839      	ldr	r1, [r7, #0]
 800ae16:	6878      	ldr	r0, [r7, #4]
 800ae18:	f000 fa2d 	bl	800b276 <USBD_CtlError>
            err++;
 800ae1c:	7afb      	ldrb	r3, [r7, #11]
 800ae1e:	3301      	adds	r3, #1
 800ae20:	72fb      	strb	r3, [r7, #11]
          break;
 800ae22:	e021      	b.n	800ae68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ae2a:	699b      	ldr	r3, [r3, #24]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d00b      	beq.n	800ae48 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800ae36:	699b      	ldr	r3, [r3, #24]
 800ae38:	687a      	ldr	r2, [r7, #4]
 800ae3a:	7c12      	ldrb	r2, [r2, #16]
 800ae3c:	f107 0108 	add.w	r1, r7, #8
 800ae40:	4610      	mov	r0, r2
 800ae42:	4798      	blx	r3
 800ae44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae46:	e00f      	b.n	800ae68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae48:	6839      	ldr	r1, [r7, #0]
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 fa13 	bl	800b276 <USBD_CtlError>
            err++;
 800ae50:	7afb      	ldrb	r3, [r7, #11]
 800ae52:	3301      	adds	r3, #1
 800ae54:	72fb      	strb	r3, [r7, #11]
          break;
 800ae56:	e007      	b.n	800ae68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800ae58:	6839      	ldr	r1, [r7, #0]
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 fa0b 	bl	800b276 <USBD_CtlError>
          err++;
 800ae60:	7afb      	ldrb	r3, [r7, #11]
 800ae62:	3301      	adds	r3, #1
 800ae64:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800ae66:	e038      	b.n	800aeda <USBD_GetDescriptor+0x286>
 800ae68:	e037      	b.n	800aeda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	7c1b      	ldrb	r3, [r3, #16]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d109      	bne.n	800ae86 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae7a:	f107 0208 	add.w	r2, r7, #8
 800ae7e:	4610      	mov	r0, r2
 800ae80:	4798      	blx	r3
 800ae82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ae84:	e029      	b.n	800aeda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ae86:	6839      	ldr	r1, [r7, #0]
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f9f4 	bl	800b276 <USBD_CtlError>
        err++;
 800ae8e:	7afb      	ldrb	r3, [r7, #11]
 800ae90:	3301      	adds	r3, #1
 800ae92:	72fb      	strb	r3, [r7, #11]
      break;
 800ae94:	e021      	b.n	800aeda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	7c1b      	ldrb	r3, [r3, #16]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d10d      	bne.n	800aeba <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aea6:	f107 0208 	add.w	r2, r7, #8
 800aeaa:	4610      	mov	r0, r2
 800aeac:	4798      	blx	r3
 800aeae:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	2207      	movs	r2, #7
 800aeb6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aeb8:	e00f      	b.n	800aeda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aeba:	6839      	ldr	r1, [r7, #0]
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	f000 f9da 	bl	800b276 <USBD_CtlError>
        err++;
 800aec2:	7afb      	ldrb	r3, [r7, #11]
 800aec4:	3301      	adds	r3, #1
 800aec6:	72fb      	strb	r3, [r7, #11]
      break;
 800aec8:	e007      	b.n	800aeda <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800aeca:	6839      	ldr	r1, [r7, #0]
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 f9d2 	bl	800b276 <USBD_CtlError>
      err++;
 800aed2:	7afb      	ldrb	r3, [r7, #11]
 800aed4:	3301      	adds	r3, #1
 800aed6:	72fb      	strb	r3, [r7, #11]
      break;
 800aed8:	bf00      	nop
  }

  if (err != 0U)
 800aeda:	7afb      	ldrb	r3, [r7, #11]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d11c      	bne.n	800af1a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800aee0:	893b      	ldrh	r3, [r7, #8]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d011      	beq.n	800af0a <USBD_GetDescriptor+0x2b6>
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	88db      	ldrh	r3, [r3, #6]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d00d      	beq.n	800af0a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	88da      	ldrh	r2, [r3, #6]
 800aef2:	893b      	ldrh	r3, [r7, #8]
 800aef4:	4293      	cmp	r3, r2
 800aef6:	bf28      	it	cs
 800aef8:	4613      	movcs	r3, r2
 800aefa:	b29b      	uxth	r3, r3
 800aefc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800aefe:	893b      	ldrh	r3, [r7, #8]
 800af00:	461a      	mov	r2, r3
 800af02:	68f9      	ldr	r1, [r7, #12]
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f000 fa21 	bl	800b34c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	88db      	ldrh	r3, [r3, #6]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d104      	bne.n	800af1c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f000 fa78 	bl	800b408 <USBD_CtlSendStatus>
 800af18:	e000      	b.n	800af1c <USBD_GetDescriptor+0x2c8>
    return;
 800af1a:	bf00      	nop
    }
  }
}
 800af1c:	3710      	adds	r7, #16
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop

0800af24 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b084      	sub	sp, #16
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	889b      	ldrh	r3, [r3, #4]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d130      	bne.n	800af98 <USBD_SetAddress+0x74>
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	88db      	ldrh	r3, [r3, #6]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d12c      	bne.n	800af98 <USBD_SetAddress+0x74>
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	885b      	ldrh	r3, [r3, #2]
 800af42:	2b7f      	cmp	r3, #127	@ 0x7f
 800af44:	d828      	bhi.n	800af98 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	885b      	ldrh	r3, [r3, #2]
 800af4a:	b2db      	uxtb	r3, r3
 800af4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af50:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af58:	2b03      	cmp	r3, #3
 800af5a:	d104      	bne.n	800af66 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800af5c:	6839      	ldr	r1, [r7, #0]
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f000 f989 	bl	800b276 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af64:	e01d      	b.n	800afa2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	7bfa      	ldrb	r2, [r7, #15]
 800af6a:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800af6e:	7bfb      	ldrb	r3, [r7, #15]
 800af70:	4619      	mov	r1, r3
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fe52 	bl	800bc1c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f000 fa45 	bl	800b408 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800af7e:	7bfb      	ldrb	r3, [r7, #15]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d004      	beq.n	800af8e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2202      	movs	r2, #2
 800af88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af8c:	e009      	b.n	800afa2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2201      	movs	r2, #1
 800af92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af96:	e004      	b.n	800afa2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800af98:	6839      	ldr	r1, [r7, #0]
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 f96b 	bl	800b276 <USBD_CtlError>
  }
}
 800afa0:	bf00      	nop
 800afa2:	bf00      	nop
 800afa4:	3710      	adds	r7, #16
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
	...

0800afac <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b082      	sub	sp, #8
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	885b      	ldrh	r3, [r3, #2]
 800afba:	b2da      	uxtb	r2, r3
 800afbc:	4b41      	ldr	r3, [pc, #260]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800afbe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800afc0:	4b40      	ldr	r3, [pc, #256]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	2b01      	cmp	r3, #1
 800afc6:	d904      	bls.n	800afd2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800afc8:	6839      	ldr	r1, [r7, #0]
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 f953 	bl	800b276 <USBD_CtlError>
 800afd0:	e075      	b.n	800b0be <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afd8:	2b02      	cmp	r3, #2
 800afda:	d002      	beq.n	800afe2 <USBD_SetConfig+0x36>
 800afdc:	2b03      	cmp	r3, #3
 800afde:	d023      	beq.n	800b028 <USBD_SetConfig+0x7c>
 800afe0:	e062      	b.n	800b0a8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800afe2:	4b38      	ldr	r3, [pc, #224]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d01a      	beq.n	800b020 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800afea:	4b36      	ldr	r3, [pc, #216]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	461a      	mov	r2, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2203      	movs	r2, #3
 800aff8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800affc:	4b31      	ldr	r3, [pc, #196]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	4619      	mov	r1, r3
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f7ff f9e4 	bl	800a3d0 <USBD_SetClassConfig>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b02      	cmp	r3, #2
 800b00c:	d104      	bne.n	800b018 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b00e:	6839      	ldr	r1, [r7, #0]
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 f930 	bl	800b276 <USBD_CtlError>
            return;
 800b016:	e052      	b.n	800b0be <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f000 f9f5 	bl	800b408 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b01e:	e04e      	b.n	800b0be <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f000 f9f1 	bl	800b408 <USBD_CtlSendStatus>
        break;
 800b026:	e04a      	b.n	800b0be <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b028:	4b26      	ldr	r3, [pc, #152]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800b02a:	781b      	ldrb	r3, [r3, #0]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d112      	bne.n	800b056 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2202      	movs	r2, #2
 800b034:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800b038:	4b22      	ldr	r3, [pc, #136]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	461a      	mov	r2, r3
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b042:	4b20      	ldr	r3, [pc, #128]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	4619      	mov	r1, r3
 800b048:	6878      	ldr	r0, [r7, #4]
 800b04a:	f7ff f9e0 	bl	800a40e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 f9da 	bl	800b408 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b054:	e033      	b.n	800b0be <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b056:	4b1b      	ldr	r3, [pc, #108]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	461a      	mov	r2, r3
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	429a      	cmp	r2, r3
 800b062:	d01d      	beq.n	800b0a0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	b2db      	uxtb	r3, r3
 800b06a:	4619      	mov	r1, r3
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	f7ff f9ce 	bl	800a40e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b072:	4b14      	ldr	r3, [pc, #80]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	461a      	mov	r2, r3
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b07c:	4b11      	ldr	r3, [pc, #68]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800b07e:	781b      	ldrb	r3, [r3, #0]
 800b080:	4619      	mov	r1, r3
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f7ff f9a4 	bl	800a3d0 <USBD_SetClassConfig>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b02      	cmp	r3, #2
 800b08c:	d104      	bne.n	800b098 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b08e:	6839      	ldr	r1, [r7, #0]
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f000 f8f0 	bl	800b276 <USBD_CtlError>
            return;
 800b096:	e012      	b.n	800b0be <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f000 f9b5 	bl	800b408 <USBD_CtlSendStatus>
        break;
 800b09e:	e00e      	b.n	800b0be <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 f9b1 	bl	800b408 <USBD_CtlSendStatus>
        break;
 800b0a6:	e00a      	b.n	800b0be <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b0a8:	6839      	ldr	r1, [r7, #0]
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 f8e3 	bl	800b276 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b0b0:	4b04      	ldr	r3, [pc, #16]	@ (800b0c4 <USBD_SetConfig+0x118>)
 800b0b2:	781b      	ldrb	r3, [r3, #0]
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f7ff f9a9 	bl	800a40e <USBD_ClrClassConfig>
        break;
 800b0bc:	bf00      	nop
    }
  }
}
 800b0be:	3708      	adds	r7, #8
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}
 800b0c4:	200006f0 	.word	0x200006f0

0800b0c8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b082      	sub	sp, #8
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
 800b0d0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	88db      	ldrh	r3, [r3, #6]
 800b0d6:	2b01      	cmp	r3, #1
 800b0d8:	d004      	beq.n	800b0e4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b0da:	6839      	ldr	r1, [r7, #0]
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 f8ca 	bl	800b276 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b0e2:	e022      	b.n	800b12a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0ea:	2b02      	cmp	r3, #2
 800b0ec:	dc02      	bgt.n	800b0f4 <USBD_GetConfig+0x2c>
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	dc03      	bgt.n	800b0fa <USBD_GetConfig+0x32>
 800b0f2:	e015      	b.n	800b120 <USBD_GetConfig+0x58>
 800b0f4:	2b03      	cmp	r3, #3
 800b0f6:	d00b      	beq.n	800b110 <USBD_GetConfig+0x48>
 800b0f8:	e012      	b.n	800b120 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	3308      	adds	r3, #8
 800b104:	2201      	movs	r2, #1
 800b106:	4619      	mov	r1, r3
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 f91f 	bl	800b34c <USBD_CtlSendData>
        break;
 800b10e:	e00c      	b.n	800b12a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	3304      	adds	r3, #4
 800b114:	2201      	movs	r2, #1
 800b116:	4619      	mov	r1, r3
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f000 f917 	bl	800b34c <USBD_CtlSendData>
        break;
 800b11e:	e004      	b.n	800b12a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b120:	6839      	ldr	r1, [r7, #0]
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f000 f8a7 	bl	800b276 <USBD_CtlError>
        break;
 800b128:	bf00      	nop
}
 800b12a:	bf00      	nop
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b132:	b580      	push	{r7, lr}
 800b134:	b082      	sub	sp, #8
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
 800b13a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b142:	3b01      	subs	r3, #1
 800b144:	2b02      	cmp	r3, #2
 800b146:	d81e      	bhi.n	800b186 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	88db      	ldrh	r3, [r3, #6]
 800b14c:	2b02      	cmp	r3, #2
 800b14e:	d004      	beq.n	800b15a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b150:	6839      	ldr	r1, [r7, #0]
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f000 f88f 	bl	800b276 <USBD_CtlError>
        break;
 800b158:	e01a      	b.n	800b190 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2201      	movs	r2, #1
 800b15e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b166:	2b00      	cmp	r3, #0
 800b168:	d005      	beq.n	800b176 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	68db      	ldr	r3, [r3, #12]
 800b16e:	f043 0202 	orr.w	r2, r3, #2
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	330c      	adds	r3, #12
 800b17a:	2202      	movs	r2, #2
 800b17c:	4619      	mov	r1, r3
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 f8e4 	bl	800b34c <USBD_CtlSendData>
      break;
 800b184:	e004      	b.n	800b190 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b186:	6839      	ldr	r1, [r7, #0]
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f000 f874 	bl	800b276 <USBD_CtlError>
      break;
 800b18e:	bf00      	nop
  }
}
 800b190:	bf00      	nop
 800b192:	3708      	adds	r7, #8
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
 800b1a0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	885b      	ldrh	r3, [r3, #2]
 800b1a6:	2b01      	cmp	r3, #1
 800b1a8:	d106      	bne.n	800b1b8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f000 f928 	bl	800b408 <USBD_CtlSendStatus>
  }
}
 800b1b8:	bf00      	nop
 800b1ba:	3708      	adds	r7, #8
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}

0800b1c0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b082      	sub	sp, #8
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1d0:	3b01      	subs	r3, #1
 800b1d2:	2b02      	cmp	r3, #2
 800b1d4:	d80b      	bhi.n	800b1ee <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	885b      	ldrh	r3, [r3, #2]
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d10c      	bne.n	800b1f8 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 f90e 	bl	800b408 <USBD_CtlSendStatus>
      }
      break;
 800b1ec:	e004      	b.n	800b1f8 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b1ee:	6839      	ldr	r1, [r7, #0]
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f000 f840 	bl	800b276 <USBD_CtlError>
      break;
 800b1f6:	e000      	b.n	800b1fa <USBD_ClrFeature+0x3a>
      break;
 800b1f8:	bf00      	nop
  }
}
 800b1fa:	bf00      	nop
 800b1fc:	3708      	adds	r7, #8
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}

0800b202 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b202:	b480      	push	{r7}
 800b204:	b083      	sub	sp, #12
 800b206:	af00      	add	r7, sp, #0
 800b208:	6078      	str	r0, [r7, #4]
 800b20a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	781a      	ldrb	r2, [r3, #0]
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	785a      	ldrb	r2, [r3, #1]
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	3302      	adds	r3, #2
 800b220:	781b      	ldrb	r3, [r3, #0]
 800b222:	461a      	mov	r2, r3
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	3303      	adds	r3, #3
 800b228:	781b      	ldrb	r3, [r3, #0]
 800b22a:	021b      	lsls	r3, r3, #8
 800b22c:	b29b      	uxth	r3, r3
 800b22e:	4413      	add	r3, r2
 800b230:	b29a      	uxth	r2, r3
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	3304      	adds	r3, #4
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	461a      	mov	r2, r3
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	3305      	adds	r3, #5
 800b242:	781b      	ldrb	r3, [r3, #0]
 800b244:	021b      	lsls	r3, r3, #8
 800b246:	b29b      	uxth	r3, r3
 800b248:	4413      	add	r3, r2
 800b24a:	b29a      	uxth	r2, r3
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	3306      	adds	r3, #6
 800b254:	781b      	ldrb	r3, [r3, #0]
 800b256:	461a      	mov	r2, r3
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	3307      	adds	r3, #7
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	021b      	lsls	r3, r3, #8
 800b260:	b29b      	uxth	r3, r3
 800b262:	4413      	add	r3, r2
 800b264:	b29a      	uxth	r2, r3
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	80da      	strh	r2, [r3, #6]

}
 800b26a:	bf00      	nop
 800b26c:	370c      	adds	r7, #12
 800b26e:	46bd      	mov	sp, r7
 800b270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b274:	4770      	bx	lr

0800b276 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b276:	b580      	push	{r7, lr}
 800b278:	b082      	sub	sp, #8
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	6078      	str	r0, [r7, #4]
 800b27e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b280:	2180      	movs	r1, #128	@ 0x80
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f000 fc60 	bl	800bb48 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b288:	2100      	movs	r1, #0
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f000 fc5c 	bl	800bb48 <USBD_LL_StallEP>
}
 800b290:	bf00      	nop
 800b292:	3708      	adds	r7, #8
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}

0800b298 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b086      	sub	sp, #24
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d032      	beq.n	800b314 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b2ae:	68f8      	ldr	r0, [r7, #12]
 800b2b0:	f000 f834 	bl	800b31c <USBD_GetLen>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	3301      	adds	r3, #1
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	005b      	lsls	r3, r3, #1
 800b2bc:	b29a      	uxth	r2, r3
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b2c2:	7dfb      	ldrb	r3, [r7, #23]
 800b2c4:	1c5a      	adds	r2, r3, #1
 800b2c6:	75fa      	strb	r2, [r7, #23]
 800b2c8:	461a      	mov	r2, r3
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	4413      	add	r3, r2
 800b2ce:	687a      	ldr	r2, [r7, #4]
 800b2d0:	7812      	ldrb	r2, [r2, #0]
 800b2d2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b2d4:	7dfb      	ldrb	r3, [r7, #23]
 800b2d6:	1c5a      	adds	r2, r3, #1
 800b2d8:	75fa      	strb	r2, [r7, #23]
 800b2da:	461a      	mov	r2, r3
 800b2dc:	68bb      	ldr	r3, [r7, #8]
 800b2de:	4413      	add	r3, r2
 800b2e0:	2203      	movs	r2, #3
 800b2e2:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b2e4:	e012      	b.n	800b30c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	1c5a      	adds	r2, r3, #1
 800b2ea:	60fa      	str	r2, [r7, #12]
 800b2ec:	7dfa      	ldrb	r2, [r7, #23]
 800b2ee:	1c51      	adds	r1, r2, #1
 800b2f0:	75f9      	strb	r1, [r7, #23]
 800b2f2:	4611      	mov	r1, r2
 800b2f4:	68ba      	ldr	r2, [r7, #8]
 800b2f6:	440a      	add	r2, r1
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b2fc:	7dfb      	ldrb	r3, [r7, #23]
 800b2fe:	1c5a      	adds	r2, r3, #1
 800b300:	75fa      	strb	r2, [r7, #23]
 800b302:	461a      	mov	r2, r3
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	4413      	add	r3, r2
 800b308:	2200      	movs	r2, #0
 800b30a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	781b      	ldrb	r3, [r3, #0]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d1e8      	bne.n	800b2e6 <USBD_GetString+0x4e>
    }
  }
}
 800b314:	bf00      	nop
 800b316:	3718      	adds	r7, #24
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}

0800b31c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b085      	sub	sp, #20
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b324:	2300      	movs	r3, #0
 800b326:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b328:	e005      	b.n	800b336 <USBD_GetLen+0x1a>
  {
    len++;
 800b32a:	7bfb      	ldrb	r3, [r7, #15]
 800b32c:	3301      	adds	r3, #1
 800b32e:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	3301      	adds	r3, #1
 800b334:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	781b      	ldrb	r3, [r3, #0]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d1f5      	bne.n	800b32a <USBD_GetLen+0xe>
  }

  return len;
 800b33e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3714      	adds	r7, #20
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr

0800b34c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b084      	sub	sp, #16
 800b350:	af00      	add	r7, sp, #0
 800b352:	60f8      	str	r0, [r7, #12]
 800b354:	60b9      	str	r1, [r7, #8]
 800b356:	4613      	mov	r3, r2
 800b358:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	2202      	movs	r2, #2
 800b35e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b362:	88fa      	ldrh	r2, [r7, #6]
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b368:	88fa      	ldrh	r2, [r7, #6]
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b36e:	88fb      	ldrh	r3, [r7, #6]
 800b370:	68ba      	ldr	r2, [r7, #8]
 800b372:	2100      	movs	r1, #0
 800b374:	68f8      	ldr	r0, [r7, #12]
 800b376:	f000 fc70 	bl	800bc5a <USBD_LL_Transmit>

  return USBD_OK;
 800b37a:	2300      	movs	r3, #0
}
 800b37c:	4618      	mov	r0, r3
 800b37e:	3710      	adds	r7, #16
 800b380:	46bd      	mov	sp, r7
 800b382:	bd80      	pop	{r7, pc}

0800b384 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b084      	sub	sp, #16
 800b388:	af00      	add	r7, sp, #0
 800b38a:	60f8      	str	r0, [r7, #12]
 800b38c:	60b9      	str	r1, [r7, #8]
 800b38e:	4613      	mov	r3, r2
 800b390:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b392:	88fb      	ldrh	r3, [r7, #6]
 800b394:	68ba      	ldr	r2, [r7, #8]
 800b396:	2100      	movs	r1, #0
 800b398:	68f8      	ldr	r0, [r7, #12]
 800b39a:	f000 fc5e 	bl	800bc5a <USBD_LL_Transmit>

  return USBD_OK;
 800b39e:	2300      	movs	r3, #0
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3710      	adds	r7, #16
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}

0800b3a8 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b084      	sub	sp, #16
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	60f8      	str	r0, [r7, #12]
 800b3b0:	60b9      	str	r1, [r7, #8]
 800b3b2:	4613      	mov	r3, r2
 800b3b4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	2203      	movs	r2, #3
 800b3ba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b3be:	88fa      	ldrh	r2, [r7, #6]
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b3c6:	88fa      	ldrh	r2, [r7, #6]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b3ce:	88fb      	ldrh	r3, [r7, #6]
 800b3d0:	68ba      	ldr	r2, [r7, #8]
 800b3d2:	2100      	movs	r1, #0
 800b3d4:	68f8      	ldr	r0, [r7, #12]
 800b3d6:	f000 fc63 	bl	800bca0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b3da:	2300      	movs	r3, #0
}
 800b3dc:	4618      	mov	r0, r3
 800b3de:	3710      	adds	r7, #16
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}

0800b3e4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	60f8      	str	r0, [r7, #12]
 800b3ec:	60b9      	str	r1, [r7, #8]
 800b3ee:	4613      	mov	r3, r2
 800b3f0:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b3f2:	88fb      	ldrh	r3, [r7, #6]
 800b3f4:	68ba      	ldr	r2, [r7, #8]
 800b3f6:	2100      	movs	r1, #0
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	f000 fc51 	bl	800bca0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b3fe:	2300      	movs	r3, #0
}
 800b400:	4618      	mov	r0, r3
 800b402:	3710      	adds	r7, #16
 800b404:	46bd      	mov	sp, r7
 800b406:	bd80      	pop	{r7, pc}

0800b408 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b082      	sub	sp, #8
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2204      	movs	r2, #4
 800b414:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b418:	2300      	movs	r3, #0
 800b41a:	2200      	movs	r2, #0
 800b41c:	2100      	movs	r1, #0
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f000 fc1b 	bl	800bc5a <USBD_LL_Transmit>

  return USBD_OK;
 800b424:	2300      	movs	r3, #0
}
 800b426:	4618      	mov	r0, r3
 800b428:	3708      	adds	r7, #8
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}

0800b42e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b42e:	b580      	push	{r7, lr}
 800b430:	b082      	sub	sp, #8
 800b432:	af00      	add	r7, sp, #0
 800b434:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2205      	movs	r2, #5
 800b43a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b43e:	2300      	movs	r3, #0
 800b440:	2200      	movs	r2, #0
 800b442:	2100      	movs	r1, #0
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f000 fc2b 	bl	800bca0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b44a:	2300      	movs	r3, #0
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	3708      	adds	r7, #8
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b458:	2200      	movs	r2, #0
 800b45a:	4912      	ldr	r1, [pc, #72]	@ (800b4a4 <MX_USB_DEVICE_Init+0x50>)
 800b45c:	4812      	ldr	r0, [pc, #72]	@ (800b4a8 <MX_USB_DEVICE_Init+0x54>)
 800b45e:	f7fe ff5b 	bl	800a318 <USBD_Init>
 800b462:	4603      	mov	r3, r0
 800b464:	2b00      	cmp	r3, #0
 800b466:	d001      	beq.n	800b46c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b468:	f7f6 fb8c 	bl	8001b84 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b46c:	490f      	ldr	r1, [pc, #60]	@ (800b4ac <MX_USB_DEVICE_Init+0x58>)
 800b46e:	480e      	ldr	r0, [pc, #56]	@ (800b4a8 <MX_USB_DEVICE_Init+0x54>)
 800b470:	f7fe ff7d 	bl	800a36e <USBD_RegisterClass>
 800b474:	4603      	mov	r3, r0
 800b476:	2b00      	cmp	r3, #0
 800b478:	d001      	beq.n	800b47e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b47a:	f7f6 fb83 	bl	8001b84 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b47e:	490c      	ldr	r1, [pc, #48]	@ (800b4b0 <MX_USB_DEVICE_Init+0x5c>)
 800b480:	4809      	ldr	r0, [pc, #36]	@ (800b4a8 <MX_USB_DEVICE_Init+0x54>)
 800b482:	f7fe feab 	bl	800a1dc <USBD_CDC_RegisterInterface>
 800b486:	4603      	mov	r3, r0
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d001      	beq.n	800b490 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b48c:	f7f6 fb7a 	bl	8001b84 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b490:	4805      	ldr	r0, [pc, #20]	@ (800b4a8 <MX_USB_DEVICE_Init+0x54>)
 800b492:	f7fe ff86 	bl	800a3a2 <USBD_Start>
 800b496:	4603      	mov	r3, r0
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d001      	beq.n	800b4a0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b49c:	f7f6 fb72 	bl	8001b84 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b4a0:	bf00      	nop
 800b4a2:	bd80      	pop	{r7, pc}
 800b4a4:	200001a4 	.word	0x200001a4
 800b4a8:	200006f4 	.word	0x200006f4
 800b4ac:	20000090 	.word	0x20000090
 800b4b0:	20000194 	.word	0x20000194

0800b4b4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	4905      	ldr	r1, [pc, #20]	@ (800b4d0 <CDC_Init_FS+0x1c>)
 800b4bc:	4805      	ldr	r0, [pc, #20]	@ (800b4d4 <CDC_Init_FS+0x20>)
 800b4be:	f7fe fea4 	bl	800a20a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b4c2:	4905      	ldr	r1, [pc, #20]	@ (800b4d8 <CDC_Init_FS+0x24>)
 800b4c4:	4803      	ldr	r0, [pc, #12]	@ (800b4d4 <CDC_Init_FS+0x20>)
 800b4c6:	f7fe feba 	bl	800a23e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b4ca:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	20000db8 	.word	0x20000db8
 800b4d4:	200006f4 	.word	0x200006f4
 800b4d8:	200009b8 	.word	0x200009b8

0800b4dc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b4dc:	b480      	push	{r7}
 800b4de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b4e0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ea:	4770      	bx	lr

0800b4ec <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b083      	sub	sp, #12
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	6039      	str	r1, [r7, #0]
 800b4f6:	71fb      	strb	r3, [r7, #7]
 800b4f8:	4613      	mov	r3, r2
 800b4fa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b4fc:	79fb      	ldrb	r3, [r7, #7]
 800b4fe:	2b23      	cmp	r3, #35	@ 0x23
 800b500:	d84a      	bhi.n	800b598 <CDC_Control_FS+0xac>
 800b502:	a201      	add	r2, pc, #4	@ (adr r2, 800b508 <CDC_Control_FS+0x1c>)
 800b504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b508:	0800b599 	.word	0x0800b599
 800b50c:	0800b599 	.word	0x0800b599
 800b510:	0800b599 	.word	0x0800b599
 800b514:	0800b599 	.word	0x0800b599
 800b518:	0800b599 	.word	0x0800b599
 800b51c:	0800b599 	.word	0x0800b599
 800b520:	0800b599 	.word	0x0800b599
 800b524:	0800b599 	.word	0x0800b599
 800b528:	0800b599 	.word	0x0800b599
 800b52c:	0800b599 	.word	0x0800b599
 800b530:	0800b599 	.word	0x0800b599
 800b534:	0800b599 	.word	0x0800b599
 800b538:	0800b599 	.word	0x0800b599
 800b53c:	0800b599 	.word	0x0800b599
 800b540:	0800b599 	.word	0x0800b599
 800b544:	0800b599 	.word	0x0800b599
 800b548:	0800b599 	.word	0x0800b599
 800b54c:	0800b599 	.word	0x0800b599
 800b550:	0800b599 	.word	0x0800b599
 800b554:	0800b599 	.word	0x0800b599
 800b558:	0800b599 	.word	0x0800b599
 800b55c:	0800b599 	.word	0x0800b599
 800b560:	0800b599 	.word	0x0800b599
 800b564:	0800b599 	.word	0x0800b599
 800b568:	0800b599 	.word	0x0800b599
 800b56c:	0800b599 	.word	0x0800b599
 800b570:	0800b599 	.word	0x0800b599
 800b574:	0800b599 	.word	0x0800b599
 800b578:	0800b599 	.word	0x0800b599
 800b57c:	0800b599 	.word	0x0800b599
 800b580:	0800b599 	.word	0x0800b599
 800b584:	0800b599 	.word	0x0800b599
 800b588:	0800b599 	.word	0x0800b599
 800b58c:	0800b599 	.word	0x0800b599
 800b590:	0800b599 	.word	0x0800b599
 800b594:	0800b599 	.word	0x0800b599
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b598:	bf00      	nop
  }

  return (USBD_OK);
 800b59a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	370c      	adds	r7, #12
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b082      	sub	sp, #8
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
 800b5b0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

   //Receive_CmdVel(Buf, *Len, &cmd_vel_data);

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b5b2:	6879      	ldr	r1, [r7, #4]
 800b5b4:	4805      	ldr	r0, [pc, #20]	@ (800b5cc <CDC_Receive_FS+0x24>)
 800b5b6:	f7fe fe42 	bl	800a23e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b5ba:	4804      	ldr	r0, [pc, #16]	@ (800b5cc <CDC_Receive_FS+0x24>)
 800b5bc:	f7fe fe82 	bl	800a2c4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b5c0:	2300      	movs	r3, #0




  /* USER CODE END 6 */
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3708      	adds	r7, #8
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}
 800b5ca:	bf00      	nop
 800b5cc:	200006f4 	.word	0x200006f4

0800b5d0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b084      	sub	sp, #16
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	460b      	mov	r3, r1
 800b5da:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b5e0:	4b0d      	ldr	r3, [pc, #52]	@ (800b618 <CDC_Transmit_FS+0x48>)
 800b5e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5e6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d001      	beq.n	800b5f6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b5f2:	2301      	movs	r3, #1
 800b5f4:	e00b      	b.n	800b60e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b5f6:	887b      	ldrh	r3, [r7, #2]
 800b5f8:	461a      	mov	r2, r3
 800b5fa:	6879      	ldr	r1, [r7, #4]
 800b5fc:	4806      	ldr	r0, [pc, #24]	@ (800b618 <CDC_Transmit_FS+0x48>)
 800b5fe:	f7fe fe04 	bl	800a20a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b602:	4805      	ldr	r0, [pc, #20]	@ (800b618 <CDC_Transmit_FS+0x48>)
 800b604:	f7fe fe2f 	bl	800a266 <USBD_CDC_TransmitPacket>
 800b608:	4603      	mov	r3, r0
 800b60a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b60c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b60e:	4618      	mov	r0, r3
 800b610:	3710      	adds	r7, #16
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}
 800b616:	bf00      	nop
 800b618:	200006f4 	.word	0x200006f4

0800b61c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	4603      	mov	r3, r0
 800b624:	6039      	str	r1, [r7, #0]
 800b626:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	2212      	movs	r2, #18
 800b62c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b62e:	4b03      	ldr	r3, [pc, #12]	@ (800b63c <USBD_FS_DeviceDescriptor+0x20>)
}
 800b630:	4618      	mov	r0, r3
 800b632:	370c      	adds	r7, #12
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr
 800b63c:	200001c0 	.word	0x200001c0

0800b640 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b640:	b480      	push	{r7}
 800b642:	b083      	sub	sp, #12
 800b644:	af00      	add	r7, sp, #0
 800b646:	4603      	mov	r3, r0
 800b648:	6039      	str	r1, [r7, #0]
 800b64a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	2204      	movs	r2, #4
 800b650:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b652:	4b03      	ldr	r3, [pc, #12]	@ (800b660 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b654:	4618      	mov	r0, r3
 800b656:	370c      	adds	r7, #12
 800b658:	46bd      	mov	sp, r7
 800b65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65e:	4770      	bx	lr
 800b660:	200001d4 	.word	0x200001d4

0800b664 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b082      	sub	sp, #8
 800b668:	af00      	add	r7, sp, #0
 800b66a:	4603      	mov	r3, r0
 800b66c:	6039      	str	r1, [r7, #0]
 800b66e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b670:	79fb      	ldrb	r3, [r7, #7]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d105      	bne.n	800b682 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b676:	683a      	ldr	r2, [r7, #0]
 800b678:	4907      	ldr	r1, [pc, #28]	@ (800b698 <USBD_FS_ProductStrDescriptor+0x34>)
 800b67a:	4808      	ldr	r0, [pc, #32]	@ (800b69c <USBD_FS_ProductStrDescriptor+0x38>)
 800b67c:	f7ff fe0c 	bl	800b298 <USBD_GetString>
 800b680:	e004      	b.n	800b68c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b682:	683a      	ldr	r2, [r7, #0]
 800b684:	4904      	ldr	r1, [pc, #16]	@ (800b698 <USBD_FS_ProductStrDescriptor+0x34>)
 800b686:	4805      	ldr	r0, [pc, #20]	@ (800b69c <USBD_FS_ProductStrDescriptor+0x38>)
 800b688:	f7ff fe06 	bl	800b298 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b68c:	4b02      	ldr	r3, [pc, #8]	@ (800b698 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3708      	adds	r7, #8
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}
 800b696:	bf00      	nop
 800b698:	200011b8 	.word	0x200011b8
 800b69c:	080107b0 	.word	0x080107b0

0800b6a0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	6039      	str	r1, [r7, #0]
 800b6aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b6ac:	683a      	ldr	r2, [r7, #0]
 800b6ae:	4904      	ldr	r1, [pc, #16]	@ (800b6c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b6b0:	4804      	ldr	r0, [pc, #16]	@ (800b6c4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b6b2:	f7ff fdf1 	bl	800b298 <USBD_GetString>
  return USBD_StrDesc;
 800b6b6:	4b02      	ldr	r3, [pc, #8]	@ (800b6c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3708      	adds	r7, #8
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}
 800b6c0:	200011b8 	.word	0x200011b8
 800b6c4:	080107c8 	.word	0x080107c8

0800b6c8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b082      	sub	sp, #8
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	6039      	str	r1, [r7, #0]
 800b6d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	221a      	movs	r2, #26
 800b6d8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b6da:	f000 f843 	bl	800b764 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b6de:	4b02      	ldr	r3, [pc, #8]	@ (800b6e8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3708      	adds	r7, #8
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}
 800b6e8:	200001d8 	.word	0x200001d8

0800b6ec <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b082      	sub	sp, #8
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	6039      	str	r1, [r7, #0]
 800b6f6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b6f8:	79fb      	ldrb	r3, [r7, #7]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d105      	bne.n	800b70a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b6fe:	683a      	ldr	r2, [r7, #0]
 800b700:	4907      	ldr	r1, [pc, #28]	@ (800b720 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b702:	4808      	ldr	r0, [pc, #32]	@ (800b724 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b704:	f7ff fdc8 	bl	800b298 <USBD_GetString>
 800b708:	e004      	b.n	800b714 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b70a:	683a      	ldr	r2, [r7, #0]
 800b70c:	4904      	ldr	r1, [pc, #16]	@ (800b720 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b70e:	4805      	ldr	r0, [pc, #20]	@ (800b724 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b710:	f7ff fdc2 	bl	800b298 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b714:	4b02      	ldr	r3, [pc, #8]	@ (800b720 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b716:	4618      	mov	r0, r3
 800b718:	3708      	adds	r7, #8
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bd80      	pop	{r7, pc}
 800b71e:	bf00      	nop
 800b720:	200011b8 	.word	0x200011b8
 800b724:	080107dc 	.word	0x080107dc

0800b728 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	4603      	mov	r3, r0
 800b730:	6039      	str	r1, [r7, #0]
 800b732:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b734:	79fb      	ldrb	r3, [r7, #7]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d105      	bne.n	800b746 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b73a:	683a      	ldr	r2, [r7, #0]
 800b73c:	4907      	ldr	r1, [pc, #28]	@ (800b75c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b73e:	4808      	ldr	r0, [pc, #32]	@ (800b760 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b740:	f7ff fdaa 	bl	800b298 <USBD_GetString>
 800b744:	e004      	b.n	800b750 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b746:	683a      	ldr	r2, [r7, #0]
 800b748:	4904      	ldr	r1, [pc, #16]	@ (800b75c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b74a:	4805      	ldr	r0, [pc, #20]	@ (800b760 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b74c:	f7ff fda4 	bl	800b298 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b750:	4b02      	ldr	r3, [pc, #8]	@ (800b75c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b752:	4618      	mov	r0, r3
 800b754:	3708      	adds	r7, #8
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}
 800b75a:	bf00      	nop
 800b75c:	200011b8 	.word	0x200011b8
 800b760:	080107e8 	.word	0x080107e8

0800b764 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b084      	sub	sp, #16
 800b768:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b76a:	4b0f      	ldr	r3, [pc, #60]	@ (800b7a8 <Get_SerialNum+0x44>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b770:	4b0e      	ldr	r3, [pc, #56]	@ (800b7ac <Get_SerialNum+0x48>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b776:	4b0e      	ldr	r3, [pc, #56]	@ (800b7b0 <Get_SerialNum+0x4c>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b77c:	68fa      	ldr	r2, [r7, #12]
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	4413      	add	r3, r2
 800b782:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d009      	beq.n	800b79e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b78a:	2208      	movs	r2, #8
 800b78c:	4909      	ldr	r1, [pc, #36]	@ (800b7b4 <Get_SerialNum+0x50>)
 800b78e:	68f8      	ldr	r0, [r7, #12]
 800b790:	f000 f814 	bl	800b7bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b794:	2204      	movs	r2, #4
 800b796:	4908      	ldr	r1, [pc, #32]	@ (800b7b8 <Get_SerialNum+0x54>)
 800b798:	68b8      	ldr	r0, [r7, #8]
 800b79a:	f000 f80f 	bl	800b7bc <IntToUnicode>
  }
}
 800b79e:	bf00      	nop
 800b7a0:	3710      	adds	r7, #16
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	1ffff7ac 	.word	0x1ffff7ac
 800b7ac:	1ffff7b0 	.word	0x1ffff7b0
 800b7b0:	1ffff7b4 	.word	0x1ffff7b4
 800b7b4:	200001da 	.word	0x200001da
 800b7b8:	200001ea 	.word	0x200001ea

0800b7bc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b7bc:	b480      	push	{r7}
 800b7be:	b087      	sub	sp, #28
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	60f8      	str	r0, [r7, #12]
 800b7c4:	60b9      	str	r1, [r7, #8]
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	75fb      	strb	r3, [r7, #23]
 800b7d2:	e027      	b.n	800b824 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	0f1b      	lsrs	r3, r3, #28
 800b7d8:	2b09      	cmp	r3, #9
 800b7da:	d80b      	bhi.n	800b7f4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	0f1b      	lsrs	r3, r3, #28
 800b7e0:	b2da      	uxtb	r2, r3
 800b7e2:	7dfb      	ldrb	r3, [r7, #23]
 800b7e4:	005b      	lsls	r3, r3, #1
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	440b      	add	r3, r1
 800b7ec:	3230      	adds	r2, #48	@ 0x30
 800b7ee:	b2d2      	uxtb	r2, r2
 800b7f0:	701a      	strb	r2, [r3, #0]
 800b7f2:	e00a      	b.n	800b80a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	0f1b      	lsrs	r3, r3, #28
 800b7f8:	b2da      	uxtb	r2, r3
 800b7fa:	7dfb      	ldrb	r3, [r7, #23]
 800b7fc:	005b      	lsls	r3, r3, #1
 800b7fe:	4619      	mov	r1, r3
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	440b      	add	r3, r1
 800b804:	3237      	adds	r2, #55	@ 0x37
 800b806:	b2d2      	uxtb	r2, r2
 800b808:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	011b      	lsls	r3, r3, #4
 800b80e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b810:	7dfb      	ldrb	r3, [r7, #23]
 800b812:	005b      	lsls	r3, r3, #1
 800b814:	3301      	adds	r3, #1
 800b816:	68ba      	ldr	r2, [r7, #8]
 800b818:	4413      	add	r3, r2
 800b81a:	2200      	movs	r2, #0
 800b81c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b81e:	7dfb      	ldrb	r3, [r7, #23]
 800b820:	3301      	adds	r3, #1
 800b822:	75fb      	strb	r3, [r7, #23]
 800b824:	7dfa      	ldrb	r2, [r7, #23]
 800b826:	79fb      	ldrb	r3, [r7, #7]
 800b828:	429a      	cmp	r2, r3
 800b82a:	d3d3      	bcc.n	800b7d4 <IntToUnicode+0x18>
  }
}
 800b82c:	bf00      	nop
 800b82e:	bf00      	nop
 800b830:	371c      	adds	r7, #28
 800b832:	46bd      	mov	sp, r7
 800b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b838:	4770      	bx	lr
	...

0800b83c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b084      	sub	sp, #16
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	4a10      	ldr	r2, [pc, #64]	@ (800b88c <HAL_PCD_MspInit+0x50>)
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d119      	bne.n	800b882 <HAL_PCD_MspInit+0x46>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b84e:	4b10      	ldr	r3, [pc, #64]	@ (800b890 <HAL_PCD_MspInit+0x54>)
 800b850:	69db      	ldr	r3, [r3, #28]
 800b852:	4a0f      	ldr	r2, [pc, #60]	@ (800b890 <HAL_PCD_MspInit+0x54>)
 800b854:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b858:	61d3      	str	r3, [r2, #28]
 800b85a:	4b0d      	ldr	r3, [pc, #52]	@ (800b890 <HAL_PCD_MspInit+0x54>)
 800b85c:	69db      	ldr	r3, [r3, #28]
 800b85e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b862:	60fb      	str	r3, [r7, #12]
 800b864:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    __HAL_REMAPINTERRUPT_USB_ENABLE();
 800b866:	4b0b      	ldr	r3, [pc, #44]	@ (800b894 <HAL_PCD_MspInit+0x58>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	4a0a      	ldr	r2, [pc, #40]	@ (800b894 <HAL_PCD_MspInit+0x58>)
 800b86c:	f043 0320 	orr.w	r3, r3, #32
 800b870:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800b872:	2200      	movs	r2, #0
 800b874:	2100      	movs	r1, #0
 800b876:	204b      	movs	r0, #75	@ 0x4b
 800b878:	f7f7 f847 	bl	800290a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800b87c:	204b      	movs	r0, #75	@ 0x4b
 800b87e:	f7f7 f860 	bl	8002942 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b882:	bf00      	nop
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop
 800b88c:	40005c00 	.word	0x40005c00
 800b890:	40021000 	.word	0x40021000
 800b894:	40010000 	.word	0x40010000

0800b898 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b082      	sub	sp, #8
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	4610      	mov	r0, r2
 800b8b0:	f7fe fdc0 	bl	800a434 <USBD_LL_SetupStage>
}
 800b8b4:	bf00      	nop
 800b8b6:	3708      	adds	r7, #8
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}

0800b8bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b082      	sub	sp, #8
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	460b      	mov	r3, r1
 800b8c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800b8ce:	78fa      	ldrb	r2, [r7, #3]
 800b8d0:	6879      	ldr	r1, [r7, #4]
 800b8d2:	4613      	mov	r3, r2
 800b8d4:	009b      	lsls	r3, r3, #2
 800b8d6:	4413      	add	r3, r2
 800b8d8:	00db      	lsls	r3, r3, #3
 800b8da:	440b      	add	r3, r1
 800b8dc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b8e0:	681a      	ldr	r2, [r3, #0]
 800b8e2:	78fb      	ldrb	r3, [r7, #3]
 800b8e4:	4619      	mov	r1, r3
 800b8e6:	f7fe fdf2 	bl	800a4ce <USBD_LL_DataOutStage>
}
 800b8ea:	bf00      	nop
 800b8ec:	3708      	adds	r7, #8
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}

0800b8f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8f2:	b580      	push	{r7, lr}
 800b8f4:	b082      	sub	sp, #8
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	6078      	str	r0, [r7, #4]
 800b8fa:	460b      	mov	r3, r1
 800b8fc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800b904:	78fa      	ldrb	r2, [r7, #3]
 800b906:	6879      	ldr	r1, [r7, #4]
 800b908:	4613      	mov	r3, r2
 800b90a:	009b      	lsls	r3, r3, #2
 800b90c:	4413      	add	r3, r2
 800b90e:	00db      	lsls	r3, r3, #3
 800b910:	440b      	add	r3, r1
 800b912:	3324      	adds	r3, #36	@ 0x24
 800b914:	681a      	ldr	r2, [r3, #0]
 800b916:	78fb      	ldrb	r3, [r7, #3]
 800b918:	4619      	mov	r1, r3
 800b91a:	f7fe fe49 	bl	800a5b0 <USBD_LL_DataInStage>
}
 800b91e:	bf00      	nop
 800b920:	3708      	adds	r7, #8
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}

0800b926 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b926:	b580      	push	{r7, lr}
 800b928:	b082      	sub	sp, #8
 800b92a:	af00      	add	r7, sp, #0
 800b92c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b934:	4618      	mov	r0, r3
 800b936:	f7fe ff5c 	bl	800a7f2 <USBD_LL_SOF>
}
 800b93a:	bf00      	nop
 800b93c:	3708      	adds	r7, #8
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}

0800b942 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b942:	b580      	push	{r7, lr}
 800b944:	b084      	sub	sp, #16
 800b946:	af00      	add	r7, sp, #0
 800b948:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b94a:	2301      	movs	r3, #1
 800b94c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	795b      	ldrb	r3, [r3, #5]
 800b952:	2b02      	cmp	r3, #2
 800b954:	d001      	beq.n	800b95a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b956:	f7f6 f915 	bl	8001b84 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b960:	7bfa      	ldrb	r2, [r7, #15]
 800b962:	4611      	mov	r1, r2
 800b964:	4618      	mov	r0, r3
 800b966:	f7fe ff09 	bl	800a77c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b970:	4618      	mov	r0, r3
 800b972:	f7fe fec2 	bl	800a6fa <USBD_LL_Reset>
}
 800b976:	bf00      	nop
 800b978:	3710      	adds	r7, #16
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
	...

0800b980 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b082      	sub	sp, #8
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b98e:	4618      	mov	r0, r3
 800b990:	f7fe ff04 	bl	800a79c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	7a5b      	ldrb	r3, [r3, #9]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d005      	beq.n	800b9a8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b99c:	4b04      	ldr	r3, [pc, #16]	@ (800b9b0 <HAL_PCD_SuspendCallback+0x30>)
 800b99e:	691b      	ldr	r3, [r3, #16]
 800b9a0:	4a03      	ldr	r2, [pc, #12]	@ (800b9b0 <HAL_PCD_SuspendCallback+0x30>)
 800b9a2:	f043 0306 	orr.w	r3, r3, #6
 800b9a6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b9a8:	bf00      	nop
 800b9aa:	3708      	adds	r7, #8
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bd80      	pop	{r7, pc}
 800b9b0:	e000ed00 	.word	0xe000ed00

0800b9b4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b082      	sub	sp, #8
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f7fe feff 	bl	800a7c6 <USBD_LL_Resume>
}
 800b9c8:	bf00      	nop
 800b9ca:	3708      	adds	r7, #8
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b9d8:	4a29      	ldr	r2, [pc, #164]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f8c2 32d0 	str.w	r3, [r2, #720]	@ 0x2d0
  pdev->pData = &hpcd_USB_FS;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	4a27      	ldr	r2, [pc, #156]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800b9e4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b9e8:	4b25      	ldr	r3, [pc, #148]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800b9ea:	4a26      	ldr	r2, [pc, #152]	@ (800ba84 <USBD_LL_Init+0xb4>)
 800b9ec:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b9ee:	4b24      	ldr	r3, [pc, #144]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800b9f0:	2208      	movs	r2, #8
 800b9f2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b9f4:	4b22      	ldr	r3, [pc, #136]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800b9f6:	2202      	movs	r2, #2
 800b9f8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b9fa:	4b21      	ldr	r3, [pc, #132]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800b9fc:	2202      	movs	r2, #2
 800b9fe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ba00:	4b1f      	ldr	r3, [pc, #124]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800ba02:	2200      	movs	r2, #0
 800ba04:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800ba06:	4b1e      	ldr	r3, [pc, #120]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800ba08:	2200      	movs	r2, #0
 800ba0a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800ba0c:	4b1c      	ldr	r3, [pc, #112]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800ba0e:	2200      	movs	r2, #0
 800ba10:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800ba12:	481b      	ldr	r0, [pc, #108]	@ (800ba80 <USBD_LL_Init+0xb0>)
 800ba14:	f7f7 f952 	bl	8002cbc <HAL_PCD_Init>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d001      	beq.n	800ba22 <USBD_LL_Init+0x52>
  {
    Error_Handler( );
 800ba1e:	f7f6 f8b1 	bl	8001b84 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ba28:	2318      	movs	r3, #24
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	2100      	movs	r1, #0
 800ba2e:	f7f8 fdb5 	bl	800459c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ba38:	2358      	movs	r3, #88	@ 0x58
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	2180      	movs	r1, #128	@ 0x80
 800ba3e:	f7f8 fdad 	bl	800459c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ba48:	23c0      	movs	r3, #192	@ 0xc0
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	2181      	movs	r1, #129	@ 0x81
 800ba4e:	f7f8 fda5 	bl	800459c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ba58:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	2101      	movs	r1, #1
 800ba60:	f7f8 fd9c 	bl	800459c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ba6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ba6e:	2200      	movs	r2, #0
 800ba70:	2182      	movs	r1, #130	@ 0x82
 800ba72:	f7f8 fd93 	bl	800459c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ba76:	2300      	movs	r3, #0
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3708      	adds	r7, #8
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	200013b8 	.word	0x200013b8
 800ba84:	40005c00 	.word	0x40005c00

0800ba88 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b084      	sub	sp, #16
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba90:	2300      	movs	r3, #0
 800ba92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba94:	2300      	movs	r3, #0
 800ba96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ba9e:	4618      	mov	r0, r3
 800baa0:	f7f7 f9d3 	bl	8002e4a <HAL_PCD_Start>
 800baa4:	4603      	mov	r3, r0
 800baa6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800baa8:	7bfb      	ldrb	r3, [r7, #15]
 800baaa:	4618      	mov	r0, r3
 800baac:	f000 f952 	bl	800bd54 <USBD_Get_USB_Status>
 800bab0:	4603      	mov	r3, r0
 800bab2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bab4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3710      	adds	r7, #16
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}

0800babe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800babe:	b580      	push	{r7, lr}
 800bac0:	b084      	sub	sp, #16
 800bac2:	af00      	add	r7, sp, #0
 800bac4:	6078      	str	r0, [r7, #4]
 800bac6:	4608      	mov	r0, r1
 800bac8:	4611      	mov	r1, r2
 800baca:	461a      	mov	r2, r3
 800bacc:	4603      	mov	r3, r0
 800bace:	70fb      	strb	r3, [r7, #3]
 800bad0:	460b      	mov	r3, r1
 800bad2:	70bb      	strb	r3, [r7, #2]
 800bad4:	4613      	mov	r3, r2
 800bad6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bad8:	2300      	movs	r3, #0
 800bada:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800badc:	2300      	movs	r3, #0
 800bade:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bae6:	78bb      	ldrb	r3, [r7, #2]
 800bae8:	883a      	ldrh	r2, [r7, #0]
 800baea:	78f9      	ldrb	r1, [r7, #3]
 800baec:	f7f7 facb 	bl	8003086 <HAL_PCD_EP_Open>
 800baf0:	4603      	mov	r3, r0
 800baf2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800baf4:	7bfb      	ldrb	r3, [r7, #15]
 800baf6:	4618      	mov	r0, r3
 800baf8:	f000 f92c 	bl	800bd54 <USBD_Get_USB_Status>
 800bafc:	4603      	mov	r3, r0
 800bafe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb00:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb02:	4618      	mov	r0, r3
 800bb04:	3710      	adds	r7, #16
 800bb06:	46bd      	mov	sp, r7
 800bb08:	bd80      	pop	{r7, pc}

0800bb0a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bb0a:	b580      	push	{r7, lr}
 800bb0c:	b084      	sub	sp, #16
 800bb0e:	af00      	add	r7, sp, #0
 800bb10:	6078      	str	r0, [r7, #4]
 800bb12:	460b      	mov	r3, r1
 800bb14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb16:	2300      	movs	r3, #0
 800bb18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bb24:	78fa      	ldrb	r2, [r7, #3]
 800bb26:	4611      	mov	r1, r2
 800bb28:	4618      	mov	r0, r3
 800bb2a:	f7f7 fb09 	bl	8003140 <HAL_PCD_EP_Close>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb32:	7bfb      	ldrb	r3, [r7, #15]
 800bb34:	4618      	mov	r0, r3
 800bb36:	f000 f90d 	bl	800bd54 <USBD_Get_USB_Status>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb3e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3710      	adds	r7, #16
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	460b      	mov	r3, r1
 800bb52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb54:	2300      	movs	r3, #0
 800bb56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bb62:	78fa      	ldrb	r2, [r7, #3]
 800bb64:	4611      	mov	r1, r2
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7f7 fbb2 	bl	80032d0 <HAL_PCD_EP_SetStall>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb70:	7bfb      	ldrb	r3, [r7, #15]
 800bb72:	4618      	mov	r0, r3
 800bb74:	f000 f8ee 	bl	800bd54 <USBD_Get_USB_Status>
 800bb78:	4603      	mov	r3, r0
 800bb7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3710      	adds	r7, #16
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}

0800bb86 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bb86:	b580      	push	{r7, lr}
 800bb88:	b084      	sub	sp, #16
 800bb8a:	af00      	add	r7, sp, #0
 800bb8c:	6078      	str	r0, [r7, #4]
 800bb8e:	460b      	mov	r3, r1
 800bb90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb92:	2300      	movs	r3, #0
 800bb94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb96:	2300      	movs	r3, #0
 800bb98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bba0:	78fa      	ldrb	r2, [r7, #3]
 800bba2:	4611      	mov	r1, r2
 800bba4:	4618      	mov	r0, r3
 800bba6:	f7f7 fbe5 	bl	8003374 <HAL_PCD_EP_ClrStall>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbae:	7bfb      	ldrb	r3, [r7, #15]
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f000 f8cf 	bl	800bd54 <USBD_Get_USB_Status>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbba:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3710      	adds	r7, #16
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}

0800bbc4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b085      	sub	sp, #20
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
 800bbcc:	460b      	mov	r3, r1
 800bbce:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bbd6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bbd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	da0b      	bge.n	800bbf8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bbe0:	78fb      	ldrb	r3, [r7, #3]
 800bbe2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bbe6:	68f9      	ldr	r1, [r7, #12]
 800bbe8:	4613      	mov	r3, r2
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	4413      	add	r3, r2
 800bbee:	00db      	lsls	r3, r3, #3
 800bbf0:	440b      	add	r3, r1
 800bbf2:	3312      	adds	r3, #18
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	e00b      	b.n	800bc10 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bbf8:	78fb      	ldrb	r3, [r7, #3]
 800bbfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bbfe:	68f9      	ldr	r1, [r7, #12]
 800bc00:	4613      	mov	r3, r2
 800bc02:	009b      	lsls	r3, r3, #2
 800bc04:	4413      	add	r3, r2
 800bc06:	00db      	lsls	r3, r3, #3
 800bc08:	440b      	add	r3, r1
 800bc0a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800bc0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3714      	adds	r7, #20
 800bc14:	46bd      	mov	sp, r7
 800bc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1a:	4770      	bx	lr

0800bc1c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b084      	sub	sp, #16
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	460b      	mov	r3, r1
 800bc26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bc36:	78fa      	ldrb	r2, [r7, #3]
 800bc38:	4611      	mov	r1, r2
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	f7f7 f9ff 	bl	800303e <HAL_PCD_SetAddress>
 800bc40:	4603      	mov	r3, r0
 800bc42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc44:	7bfb      	ldrb	r3, [r7, #15]
 800bc46:	4618      	mov	r0, r3
 800bc48:	f000 f884 	bl	800bd54 <USBD_Get_USB_Status>
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc50:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc52:	4618      	mov	r0, r3
 800bc54:	3710      	adds	r7, #16
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}

0800bc5a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bc5a:	b580      	push	{r7, lr}
 800bc5c:	b086      	sub	sp, #24
 800bc5e:	af00      	add	r7, sp, #0
 800bc60:	60f8      	str	r0, [r7, #12]
 800bc62:	607a      	str	r2, [r7, #4]
 800bc64:	461a      	mov	r2, r3
 800bc66:	460b      	mov	r3, r1
 800bc68:	72fb      	strb	r3, [r7, #11]
 800bc6a:	4613      	mov	r3, r2
 800bc6c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc72:	2300      	movs	r3, #0
 800bc74:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bc7c:	893b      	ldrh	r3, [r7, #8]
 800bc7e:	7af9      	ldrb	r1, [r7, #11]
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	f7f7 faee 	bl	8003262 <HAL_PCD_EP_Transmit>
 800bc86:	4603      	mov	r3, r0
 800bc88:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc8a:	7dfb      	ldrb	r3, [r7, #23]
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f000 f861 	bl	800bd54 <USBD_Get_USB_Status>
 800bc92:	4603      	mov	r3, r0
 800bc94:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bc96:	7dbb      	ldrb	r3, [r7, #22]
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3718      	adds	r7, #24
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}

0800bca0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b086      	sub	sp, #24
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	60f8      	str	r0, [r7, #12]
 800bca8:	607a      	str	r2, [r7, #4]
 800bcaa:	461a      	mov	r2, r3
 800bcac:	460b      	mov	r3, r1
 800bcae:	72fb      	strb	r3, [r7, #11]
 800bcb0:	4613      	mov	r3, r2
 800bcb2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800bcc2:	893b      	ldrh	r3, [r7, #8]
 800bcc4:	7af9      	ldrb	r1, [r7, #11]
 800bcc6:	687a      	ldr	r2, [r7, #4]
 800bcc8:	f7f7 fa82 	bl	80031d0 <HAL_PCD_EP_Receive>
 800bccc:	4603      	mov	r3, r0
 800bcce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcd0:	7dfb      	ldrb	r3, [r7, #23]
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f000 f83e 	bl	800bd54 <USBD_Get_USB_Status>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bcdc:	7dbb      	ldrb	r3, [r7, #22]
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3718      	adds	r7, #24
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bce6:	b580      	push	{r7, lr}
 800bce8:	b082      	sub	sp, #8
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
 800bcee:	460b      	mov	r3, r1
 800bcf0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bcf8:	78fa      	ldrb	r2, [r7, #3]
 800bcfa:	4611      	mov	r1, r2
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f7f7 fa98 	bl	8003232 <HAL_PCD_EP_GetRxCount>
 800bd02:	4603      	mov	r3, r0
}
 800bd04:	4618      	mov	r0, r3
 800bd06:	3708      	adds	r7, #8
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}

0800bd0c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b083      	sub	sp, #12
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bd14:	4b03      	ldr	r3, [pc, #12]	@ (800bd24 <USBD_static_malloc+0x18>)
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	370c      	adds	r7, #12
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd20:	4770      	bx	lr
 800bd22:	bf00      	nop
 800bd24:	2000168c 	.word	0x2000168c

0800bd28 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b083      	sub	sp, #12
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]

}
 800bd30:	bf00      	nop
 800bd32:	370c      	adds	r7, #12
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr

0800bd3c <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	b083      	sub	sp, #12
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	460b      	mov	r3, r1
 800bd46:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800bd48:	bf00      	nop
 800bd4a:	370c      	adds	r7, #12
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd52:	4770      	bx	lr

0800bd54 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bd54:	b480      	push	{r7}
 800bd56:	b085      	sub	sp, #20
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bd62:	79fb      	ldrb	r3, [r7, #7]
 800bd64:	2b03      	cmp	r3, #3
 800bd66:	d817      	bhi.n	800bd98 <USBD_Get_USB_Status+0x44>
 800bd68:	a201      	add	r2, pc, #4	@ (adr r2, 800bd70 <USBD_Get_USB_Status+0x1c>)
 800bd6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd6e:	bf00      	nop
 800bd70:	0800bd81 	.word	0x0800bd81
 800bd74:	0800bd87 	.word	0x0800bd87
 800bd78:	0800bd8d 	.word	0x0800bd8d
 800bd7c:	0800bd93 	.word	0x0800bd93
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bd80:	2300      	movs	r3, #0
 800bd82:	73fb      	strb	r3, [r7, #15]
    break;
 800bd84:	e00b      	b.n	800bd9e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bd86:	2302      	movs	r3, #2
 800bd88:	73fb      	strb	r3, [r7, #15]
    break;
 800bd8a:	e008      	b.n	800bd9e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bd8c:	2301      	movs	r3, #1
 800bd8e:	73fb      	strb	r3, [r7, #15]
    break;
 800bd90:	e005      	b.n	800bd9e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bd92:	2302      	movs	r3, #2
 800bd94:	73fb      	strb	r3, [r7, #15]
    break;
 800bd96:	e002      	b.n	800bd9e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bd98:	2302      	movs	r3, #2
 800bd9a:	73fb      	strb	r3, [r7, #15]
    break;
 800bd9c:	bf00      	nop
  }
  return usb_status;
 800bd9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3714      	adds	r7, #20
 800bda4:	46bd      	mov	sp, r7
 800bda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdaa:	4770      	bx	lr

0800bdac <__cvt>:
 800bdac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bdb0:	ec57 6b10 	vmov	r6, r7, d0
 800bdb4:	2f00      	cmp	r7, #0
 800bdb6:	460c      	mov	r4, r1
 800bdb8:	4619      	mov	r1, r3
 800bdba:	463b      	mov	r3, r7
 800bdbc:	bfbb      	ittet	lt
 800bdbe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bdc2:	461f      	movlt	r7, r3
 800bdc4:	2300      	movge	r3, #0
 800bdc6:	232d      	movlt	r3, #45	@ 0x2d
 800bdc8:	700b      	strb	r3, [r1, #0]
 800bdca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bdcc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bdd0:	4691      	mov	r9, r2
 800bdd2:	f023 0820 	bic.w	r8, r3, #32
 800bdd6:	bfbc      	itt	lt
 800bdd8:	4632      	movlt	r2, r6
 800bdda:	4616      	movlt	r6, r2
 800bddc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bde0:	d005      	beq.n	800bdee <__cvt+0x42>
 800bde2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bde6:	d100      	bne.n	800bdea <__cvt+0x3e>
 800bde8:	3401      	adds	r4, #1
 800bdea:	2102      	movs	r1, #2
 800bdec:	e000      	b.n	800bdf0 <__cvt+0x44>
 800bdee:	2103      	movs	r1, #3
 800bdf0:	ab03      	add	r3, sp, #12
 800bdf2:	9301      	str	r3, [sp, #4]
 800bdf4:	ab02      	add	r3, sp, #8
 800bdf6:	9300      	str	r3, [sp, #0]
 800bdf8:	ec47 6b10 	vmov	d0, r6, r7
 800bdfc:	4653      	mov	r3, sl
 800bdfe:	4622      	mov	r2, r4
 800be00:	f001 f8a6 	bl	800cf50 <_dtoa_r>
 800be04:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800be08:	4605      	mov	r5, r0
 800be0a:	d119      	bne.n	800be40 <__cvt+0x94>
 800be0c:	f019 0f01 	tst.w	r9, #1
 800be10:	d00e      	beq.n	800be30 <__cvt+0x84>
 800be12:	eb00 0904 	add.w	r9, r0, r4
 800be16:	2200      	movs	r2, #0
 800be18:	2300      	movs	r3, #0
 800be1a:	4630      	mov	r0, r6
 800be1c:	4639      	mov	r1, r7
 800be1e:	f7f4 fe5b 	bl	8000ad8 <__aeabi_dcmpeq>
 800be22:	b108      	cbz	r0, 800be28 <__cvt+0x7c>
 800be24:	f8cd 900c 	str.w	r9, [sp, #12]
 800be28:	2230      	movs	r2, #48	@ 0x30
 800be2a:	9b03      	ldr	r3, [sp, #12]
 800be2c:	454b      	cmp	r3, r9
 800be2e:	d31e      	bcc.n	800be6e <__cvt+0xc2>
 800be30:	9b03      	ldr	r3, [sp, #12]
 800be32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800be34:	1b5b      	subs	r3, r3, r5
 800be36:	4628      	mov	r0, r5
 800be38:	6013      	str	r3, [r2, #0]
 800be3a:	b004      	add	sp, #16
 800be3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800be44:	eb00 0904 	add.w	r9, r0, r4
 800be48:	d1e5      	bne.n	800be16 <__cvt+0x6a>
 800be4a:	7803      	ldrb	r3, [r0, #0]
 800be4c:	2b30      	cmp	r3, #48	@ 0x30
 800be4e:	d10a      	bne.n	800be66 <__cvt+0xba>
 800be50:	2200      	movs	r2, #0
 800be52:	2300      	movs	r3, #0
 800be54:	4630      	mov	r0, r6
 800be56:	4639      	mov	r1, r7
 800be58:	f7f4 fe3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800be5c:	b918      	cbnz	r0, 800be66 <__cvt+0xba>
 800be5e:	f1c4 0401 	rsb	r4, r4, #1
 800be62:	f8ca 4000 	str.w	r4, [sl]
 800be66:	f8da 3000 	ldr.w	r3, [sl]
 800be6a:	4499      	add	r9, r3
 800be6c:	e7d3      	b.n	800be16 <__cvt+0x6a>
 800be6e:	1c59      	adds	r1, r3, #1
 800be70:	9103      	str	r1, [sp, #12]
 800be72:	701a      	strb	r2, [r3, #0]
 800be74:	e7d9      	b.n	800be2a <__cvt+0x7e>

0800be76 <__exponent>:
 800be76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be78:	2900      	cmp	r1, #0
 800be7a:	bfba      	itte	lt
 800be7c:	4249      	neglt	r1, r1
 800be7e:	232d      	movlt	r3, #45	@ 0x2d
 800be80:	232b      	movge	r3, #43	@ 0x2b
 800be82:	2909      	cmp	r1, #9
 800be84:	7002      	strb	r2, [r0, #0]
 800be86:	7043      	strb	r3, [r0, #1]
 800be88:	dd29      	ble.n	800bede <__exponent+0x68>
 800be8a:	f10d 0307 	add.w	r3, sp, #7
 800be8e:	461d      	mov	r5, r3
 800be90:	270a      	movs	r7, #10
 800be92:	461a      	mov	r2, r3
 800be94:	fbb1 f6f7 	udiv	r6, r1, r7
 800be98:	fb07 1416 	mls	r4, r7, r6, r1
 800be9c:	3430      	adds	r4, #48	@ 0x30
 800be9e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bea2:	460c      	mov	r4, r1
 800bea4:	2c63      	cmp	r4, #99	@ 0x63
 800bea6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800beaa:	4631      	mov	r1, r6
 800beac:	dcf1      	bgt.n	800be92 <__exponent+0x1c>
 800beae:	3130      	adds	r1, #48	@ 0x30
 800beb0:	1e94      	subs	r4, r2, #2
 800beb2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800beb6:	1c41      	adds	r1, r0, #1
 800beb8:	4623      	mov	r3, r4
 800beba:	42ab      	cmp	r3, r5
 800bebc:	d30a      	bcc.n	800bed4 <__exponent+0x5e>
 800bebe:	f10d 0309 	add.w	r3, sp, #9
 800bec2:	1a9b      	subs	r3, r3, r2
 800bec4:	42ac      	cmp	r4, r5
 800bec6:	bf88      	it	hi
 800bec8:	2300      	movhi	r3, #0
 800beca:	3302      	adds	r3, #2
 800becc:	4403      	add	r3, r0
 800bece:	1a18      	subs	r0, r3, r0
 800bed0:	b003      	add	sp, #12
 800bed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bed4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bed8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bedc:	e7ed      	b.n	800beba <__exponent+0x44>
 800bede:	2330      	movs	r3, #48	@ 0x30
 800bee0:	3130      	adds	r1, #48	@ 0x30
 800bee2:	7083      	strb	r3, [r0, #2]
 800bee4:	70c1      	strb	r1, [r0, #3]
 800bee6:	1d03      	adds	r3, r0, #4
 800bee8:	e7f1      	b.n	800bece <__exponent+0x58>
	...

0800beec <_printf_float>:
 800beec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef0:	b08d      	sub	sp, #52	@ 0x34
 800bef2:	460c      	mov	r4, r1
 800bef4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bef8:	4616      	mov	r6, r2
 800befa:	461f      	mov	r7, r3
 800befc:	4605      	mov	r5, r0
 800befe:	f000 ff1f 	bl	800cd40 <_localeconv_r>
 800bf02:	6803      	ldr	r3, [r0, #0]
 800bf04:	9304      	str	r3, [sp, #16]
 800bf06:	4618      	mov	r0, r3
 800bf08:	f7f4 f9ba 	bl	8000280 <strlen>
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf10:	f8d8 3000 	ldr.w	r3, [r8]
 800bf14:	9005      	str	r0, [sp, #20]
 800bf16:	3307      	adds	r3, #7
 800bf18:	f023 0307 	bic.w	r3, r3, #7
 800bf1c:	f103 0208 	add.w	r2, r3, #8
 800bf20:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bf24:	f8d4 b000 	ldr.w	fp, [r4]
 800bf28:	f8c8 2000 	str.w	r2, [r8]
 800bf2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bf30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bf34:	9307      	str	r3, [sp, #28]
 800bf36:	f8cd 8018 	str.w	r8, [sp, #24]
 800bf3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bf3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf42:	4b9c      	ldr	r3, [pc, #624]	@ (800c1b4 <_printf_float+0x2c8>)
 800bf44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bf48:	f7f4 fdf8 	bl	8000b3c <__aeabi_dcmpun>
 800bf4c:	bb70      	cbnz	r0, 800bfac <_printf_float+0xc0>
 800bf4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf52:	4b98      	ldr	r3, [pc, #608]	@ (800c1b4 <_printf_float+0x2c8>)
 800bf54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bf58:	f7f4 fdd2 	bl	8000b00 <__aeabi_dcmple>
 800bf5c:	bb30      	cbnz	r0, 800bfac <_printf_float+0xc0>
 800bf5e:	2200      	movs	r2, #0
 800bf60:	2300      	movs	r3, #0
 800bf62:	4640      	mov	r0, r8
 800bf64:	4649      	mov	r1, r9
 800bf66:	f7f4 fdc1 	bl	8000aec <__aeabi_dcmplt>
 800bf6a:	b110      	cbz	r0, 800bf72 <_printf_float+0x86>
 800bf6c:	232d      	movs	r3, #45	@ 0x2d
 800bf6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf72:	4a91      	ldr	r2, [pc, #580]	@ (800c1b8 <_printf_float+0x2cc>)
 800bf74:	4b91      	ldr	r3, [pc, #580]	@ (800c1bc <_printf_float+0x2d0>)
 800bf76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bf7a:	bf8c      	ite	hi
 800bf7c:	4690      	movhi	r8, r2
 800bf7e:	4698      	movls	r8, r3
 800bf80:	2303      	movs	r3, #3
 800bf82:	6123      	str	r3, [r4, #16]
 800bf84:	f02b 0304 	bic.w	r3, fp, #4
 800bf88:	6023      	str	r3, [r4, #0]
 800bf8a:	f04f 0900 	mov.w	r9, #0
 800bf8e:	9700      	str	r7, [sp, #0]
 800bf90:	4633      	mov	r3, r6
 800bf92:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bf94:	4621      	mov	r1, r4
 800bf96:	4628      	mov	r0, r5
 800bf98:	f000 f9d2 	bl	800c340 <_printf_common>
 800bf9c:	3001      	adds	r0, #1
 800bf9e:	f040 808d 	bne.w	800c0bc <_printf_float+0x1d0>
 800bfa2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bfa6:	b00d      	add	sp, #52	@ 0x34
 800bfa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfac:	4642      	mov	r2, r8
 800bfae:	464b      	mov	r3, r9
 800bfb0:	4640      	mov	r0, r8
 800bfb2:	4649      	mov	r1, r9
 800bfb4:	f7f4 fdc2 	bl	8000b3c <__aeabi_dcmpun>
 800bfb8:	b140      	cbz	r0, 800bfcc <_printf_float+0xe0>
 800bfba:	464b      	mov	r3, r9
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	bfbc      	itt	lt
 800bfc0:	232d      	movlt	r3, #45	@ 0x2d
 800bfc2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bfc6:	4a7e      	ldr	r2, [pc, #504]	@ (800c1c0 <_printf_float+0x2d4>)
 800bfc8:	4b7e      	ldr	r3, [pc, #504]	@ (800c1c4 <_printf_float+0x2d8>)
 800bfca:	e7d4      	b.n	800bf76 <_printf_float+0x8a>
 800bfcc:	6863      	ldr	r3, [r4, #4]
 800bfce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bfd2:	9206      	str	r2, [sp, #24]
 800bfd4:	1c5a      	adds	r2, r3, #1
 800bfd6:	d13b      	bne.n	800c050 <_printf_float+0x164>
 800bfd8:	2306      	movs	r3, #6
 800bfda:	6063      	str	r3, [r4, #4]
 800bfdc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	6022      	str	r2, [r4, #0]
 800bfe4:	9303      	str	r3, [sp, #12]
 800bfe6:	ab0a      	add	r3, sp, #40	@ 0x28
 800bfe8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bfec:	ab09      	add	r3, sp, #36	@ 0x24
 800bfee:	9300      	str	r3, [sp, #0]
 800bff0:	6861      	ldr	r1, [r4, #4]
 800bff2:	ec49 8b10 	vmov	d0, r8, r9
 800bff6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bffa:	4628      	mov	r0, r5
 800bffc:	f7ff fed6 	bl	800bdac <__cvt>
 800c000:	9b06      	ldr	r3, [sp, #24]
 800c002:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c004:	2b47      	cmp	r3, #71	@ 0x47
 800c006:	4680      	mov	r8, r0
 800c008:	d129      	bne.n	800c05e <_printf_float+0x172>
 800c00a:	1cc8      	adds	r0, r1, #3
 800c00c:	db02      	blt.n	800c014 <_printf_float+0x128>
 800c00e:	6863      	ldr	r3, [r4, #4]
 800c010:	4299      	cmp	r1, r3
 800c012:	dd41      	ble.n	800c098 <_printf_float+0x1ac>
 800c014:	f1aa 0a02 	sub.w	sl, sl, #2
 800c018:	fa5f fa8a 	uxtb.w	sl, sl
 800c01c:	3901      	subs	r1, #1
 800c01e:	4652      	mov	r2, sl
 800c020:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c024:	9109      	str	r1, [sp, #36]	@ 0x24
 800c026:	f7ff ff26 	bl	800be76 <__exponent>
 800c02a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c02c:	1813      	adds	r3, r2, r0
 800c02e:	2a01      	cmp	r2, #1
 800c030:	4681      	mov	r9, r0
 800c032:	6123      	str	r3, [r4, #16]
 800c034:	dc02      	bgt.n	800c03c <_printf_float+0x150>
 800c036:	6822      	ldr	r2, [r4, #0]
 800c038:	07d2      	lsls	r2, r2, #31
 800c03a:	d501      	bpl.n	800c040 <_printf_float+0x154>
 800c03c:	3301      	adds	r3, #1
 800c03e:	6123      	str	r3, [r4, #16]
 800c040:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c044:	2b00      	cmp	r3, #0
 800c046:	d0a2      	beq.n	800bf8e <_printf_float+0xa2>
 800c048:	232d      	movs	r3, #45	@ 0x2d
 800c04a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c04e:	e79e      	b.n	800bf8e <_printf_float+0xa2>
 800c050:	9a06      	ldr	r2, [sp, #24]
 800c052:	2a47      	cmp	r2, #71	@ 0x47
 800c054:	d1c2      	bne.n	800bfdc <_printf_float+0xf0>
 800c056:	2b00      	cmp	r3, #0
 800c058:	d1c0      	bne.n	800bfdc <_printf_float+0xf0>
 800c05a:	2301      	movs	r3, #1
 800c05c:	e7bd      	b.n	800bfda <_printf_float+0xee>
 800c05e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c062:	d9db      	bls.n	800c01c <_printf_float+0x130>
 800c064:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c068:	d118      	bne.n	800c09c <_printf_float+0x1b0>
 800c06a:	2900      	cmp	r1, #0
 800c06c:	6863      	ldr	r3, [r4, #4]
 800c06e:	dd0b      	ble.n	800c088 <_printf_float+0x19c>
 800c070:	6121      	str	r1, [r4, #16]
 800c072:	b913      	cbnz	r3, 800c07a <_printf_float+0x18e>
 800c074:	6822      	ldr	r2, [r4, #0]
 800c076:	07d0      	lsls	r0, r2, #31
 800c078:	d502      	bpl.n	800c080 <_printf_float+0x194>
 800c07a:	3301      	adds	r3, #1
 800c07c:	440b      	add	r3, r1
 800c07e:	6123      	str	r3, [r4, #16]
 800c080:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c082:	f04f 0900 	mov.w	r9, #0
 800c086:	e7db      	b.n	800c040 <_printf_float+0x154>
 800c088:	b913      	cbnz	r3, 800c090 <_printf_float+0x1a4>
 800c08a:	6822      	ldr	r2, [r4, #0]
 800c08c:	07d2      	lsls	r2, r2, #31
 800c08e:	d501      	bpl.n	800c094 <_printf_float+0x1a8>
 800c090:	3302      	adds	r3, #2
 800c092:	e7f4      	b.n	800c07e <_printf_float+0x192>
 800c094:	2301      	movs	r3, #1
 800c096:	e7f2      	b.n	800c07e <_printf_float+0x192>
 800c098:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c09c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c09e:	4299      	cmp	r1, r3
 800c0a0:	db05      	blt.n	800c0ae <_printf_float+0x1c2>
 800c0a2:	6823      	ldr	r3, [r4, #0]
 800c0a4:	6121      	str	r1, [r4, #16]
 800c0a6:	07d8      	lsls	r0, r3, #31
 800c0a8:	d5ea      	bpl.n	800c080 <_printf_float+0x194>
 800c0aa:	1c4b      	adds	r3, r1, #1
 800c0ac:	e7e7      	b.n	800c07e <_printf_float+0x192>
 800c0ae:	2900      	cmp	r1, #0
 800c0b0:	bfd4      	ite	le
 800c0b2:	f1c1 0202 	rsble	r2, r1, #2
 800c0b6:	2201      	movgt	r2, #1
 800c0b8:	4413      	add	r3, r2
 800c0ba:	e7e0      	b.n	800c07e <_printf_float+0x192>
 800c0bc:	6823      	ldr	r3, [r4, #0]
 800c0be:	055a      	lsls	r2, r3, #21
 800c0c0:	d407      	bmi.n	800c0d2 <_printf_float+0x1e6>
 800c0c2:	6923      	ldr	r3, [r4, #16]
 800c0c4:	4642      	mov	r2, r8
 800c0c6:	4631      	mov	r1, r6
 800c0c8:	4628      	mov	r0, r5
 800c0ca:	47b8      	blx	r7
 800c0cc:	3001      	adds	r0, #1
 800c0ce:	d12b      	bne.n	800c128 <_printf_float+0x23c>
 800c0d0:	e767      	b.n	800bfa2 <_printf_float+0xb6>
 800c0d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c0d6:	f240 80dd 	bls.w	800c294 <_printf_float+0x3a8>
 800c0da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c0de:	2200      	movs	r2, #0
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	f7f4 fcf9 	bl	8000ad8 <__aeabi_dcmpeq>
 800c0e6:	2800      	cmp	r0, #0
 800c0e8:	d033      	beq.n	800c152 <_printf_float+0x266>
 800c0ea:	4a37      	ldr	r2, [pc, #220]	@ (800c1c8 <_printf_float+0x2dc>)
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	4631      	mov	r1, r6
 800c0f0:	4628      	mov	r0, r5
 800c0f2:	47b8      	blx	r7
 800c0f4:	3001      	adds	r0, #1
 800c0f6:	f43f af54 	beq.w	800bfa2 <_printf_float+0xb6>
 800c0fa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c0fe:	4543      	cmp	r3, r8
 800c100:	db02      	blt.n	800c108 <_printf_float+0x21c>
 800c102:	6823      	ldr	r3, [r4, #0]
 800c104:	07d8      	lsls	r0, r3, #31
 800c106:	d50f      	bpl.n	800c128 <_printf_float+0x23c>
 800c108:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c10c:	4631      	mov	r1, r6
 800c10e:	4628      	mov	r0, r5
 800c110:	47b8      	blx	r7
 800c112:	3001      	adds	r0, #1
 800c114:	f43f af45 	beq.w	800bfa2 <_printf_float+0xb6>
 800c118:	f04f 0900 	mov.w	r9, #0
 800c11c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c120:	f104 0a1a 	add.w	sl, r4, #26
 800c124:	45c8      	cmp	r8, r9
 800c126:	dc09      	bgt.n	800c13c <_printf_float+0x250>
 800c128:	6823      	ldr	r3, [r4, #0]
 800c12a:	079b      	lsls	r3, r3, #30
 800c12c:	f100 8103 	bmi.w	800c336 <_printf_float+0x44a>
 800c130:	68e0      	ldr	r0, [r4, #12]
 800c132:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c134:	4298      	cmp	r0, r3
 800c136:	bfb8      	it	lt
 800c138:	4618      	movlt	r0, r3
 800c13a:	e734      	b.n	800bfa6 <_printf_float+0xba>
 800c13c:	2301      	movs	r3, #1
 800c13e:	4652      	mov	r2, sl
 800c140:	4631      	mov	r1, r6
 800c142:	4628      	mov	r0, r5
 800c144:	47b8      	blx	r7
 800c146:	3001      	adds	r0, #1
 800c148:	f43f af2b 	beq.w	800bfa2 <_printf_float+0xb6>
 800c14c:	f109 0901 	add.w	r9, r9, #1
 800c150:	e7e8      	b.n	800c124 <_printf_float+0x238>
 800c152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c154:	2b00      	cmp	r3, #0
 800c156:	dc39      	bgt.n	800c1cc <_printf_float+0x2e0>
 800c158:	4a1b      	ldr	r2, [pc, #108]	@ (800c1c8 <_printf_float+0x2dc>)
 800c15a:	2301      	movs	r3, #1
 800c15c:	4631      	mov	r1, r6
 800c15e:	4628      	mov	r0, r5
 800c160:	47b8      	blx	r7
 800c162:	3001      	adds	r0, #1
 800c164:	f43f af1d 	beq.w	800bfa2 <_printf_float+0xb6>
 800c168:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c16c:	ea59 0303 	orrs.w	r3, r9, r3
 800c170:	d102      	bne.n	800c178 <_printf_float+0x28c>
 800c172:	6823      	ldr	r3, [r4, #0]
 800c174:	07d9      	lsls	r1, r3, #31
 800c176:	d5d7      	bpl.n	800c128 <_printf_float+0x23c>
 800c178:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c17c:	4631      	mov	r1, r6
 800c17e:	4628      	mov	r0, r5
 800c180:	47b8      	blx	r7
 800c182:	3001      	adds	r0, #1
 800c184:	f43f af0d 	beq.w	800bfa2 <_printf_float+0xb6>
 800c188:	f04f 0a00 	mov.w	sl, #0
 800c18c:	f104 0b1a 	add.w	fp, r4, #26
 800c190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c192:	425b      	negs	r3, r3
 800c194:	4553      	cmp	r3, sl
 800c196:	dc01      	bgt.n	800c19c <_printf_float+0x2b0>
 800c198:	464b      	mov	r3, r9
 800c19a:	e793      	b.n	800c0c4 <_printf_float+0x1d8>
 800c19c:	2301      	movs	r3, #1
 800c19e:	465a      	mov	r2, fp
 800c1a0:	4631      	mov	r1, r6
 800c1a2:	4628      	mov	r0, r5
 800c1a4:	47b8      	blx	r7
 800c1a6:	3001      	adds	r0, #1
 800c1a8:	f43f aefb 	beq.w	800bfa2 <_printf_float+0xb6>
 800c1ac:	f10a 0a01 	add.w	sl, sl, #1
 800c1b0:	e7ee      	b.n	800c190 <_printf_float+0x2a4>
 800c1b2:	bf00      	nop
 800c1b4:	7fefffff 	.word	0x7fefffff
 800c1b8:	0801082c 	.word	0x0801082c
 800c1bc:	08010828 	.word	0x08010828
 800c1c0:	08010834 	.word	0x08010834
 800c1c4:	08010830 	.word	0x08010830
 800c1c8:	08010838 	.word	0x08010838
 800c1cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c1ce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c1d2:	4553      	cmp	r3, sl
 800c1d4:	bfa8      	it	ge
 800c1d6:	4653      	movge	r3, sl
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	4699      	mov	r9, r3
 800c1dc:	dc36      	bgt.n	800c24c <_printf_float+0x360>
 800c1de:	f04f 0b00 	mov.w	fp, #0
 800c1e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c1e6:	f104 021a 	add.w	r2, r4, #26
 800c1ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c1ec:	9306      	str	r3, [sp, #24]
 800c1ee:	eba3 0309 	sub.w	r3, r3, r9
 800c1f2:	455b      	cmp	r3, fp
 800c1f4:	dc31      	bgt.n	800c25a <_printf_float+0x36e>
 800c1f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1f8:	459a      	cmp	sl, r3
 800c1fa:	dc3a      	bgt.n	800c272 <_printf_float+0x386>
 800c1fc:	6823      	ldr	r3, [r4, #0]
 800c1fe:	07da      	lsls	r2, r3, #31
 800c200:	d437      	bmi.n	800c272 <_printf_float+0x386>
 800c202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c204:	ebaa 0903 	sub.w	r9, sl, r3
 800c208:	9b06      	ldr	r3, [sp, #24]
 800c20a:	ebaa 0303 	sub.w	r3, sl, r3
 800c20e:	4599      	cmp	r9, r3
 800c210:	bfa8      	it	ge
 800c212:	4699      	movge	r9, r3
 800c214:	f1b9 0f00 	cmp.w	r9, #0
 800c218:	dc33      	bgt.n	800c282 <_printf_float+0x396>
 800c21a:	f04f 0800 	mov.w	r8, #0
 800c21e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c222:	f104 0b1a 	add.w	fp, r4, #26
 800c226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c228:	ebaa 0303 	sub.w	r3, sl, r3
 800c22c:	eba3 0309 	sub.w	r3, r3, r9
 800c230:	4543      	cmp	r3, r8
 800c232:	f77f af79 	ble.w	800c128 <_printf_float+0x23c>
 800c236:	2301      	movs	r3, #1
 800c238:	465a      	mov	r2, fp
 800c23a:	4631      	mov	r1, r6
 800c23c:	4628      	mov	r0, r5
 800c23e:	47b8      	blx	r7
 800c240:	3001      	adds	r0, #1
 800c242:	f43f aeae 	beq.w	800bfa2 <_printf_float+0xb6>
 800c246:	f108 0801 	add.w	r8, r8, #1
 800c24a:	e7ec      	b.n	800c226 <_printf_float+0x33a>
 800c24c:	4642      	mov	r2, r8
 800c24e:	4631      	mov	r1, r6
 800c250:	4628      	mov	r0, r5
 800c252:	47b8      	blx	r7
 800c254:	3001      	adds	r0, #1
 800c256:	d1c2      	bne.n	800c1de <_printf_float+0x2f2>
 800c258:	e6a3      	b.n	800bfa2 <_printf_float+0xb6>
 800c25a:	2301      	movs	r3, #1
 800c25c:	4631      	mov	r1, r6
 800c25e:	4628      	mov	r0, r5
 800c260:	9206      	str	r2, [sp, #24]
 800c262:	47b8      	blx	r7
 800c264:	3001      	adds	r0, #1
 800c266:	f43f ae9c 	beq.w	800bfa2 <_printf_float+0xb6>
 800c26a:	9a06      	ldr	r2, [sp, #24]
 800c26c:	f10b 0b01 	add.w	fp, fp, #1
 800c270:	e7bb      	b.n	800c1ea <_printf_float+0x2fe>
 800c272:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c276:	4631      	mov	r1, r6
 800c278:	4628      	mov	r0, r5
 800c27a:	47b8      	blx	r7
 800c27c:	3001      	adds	r0, #1
 800c27e:	d1c0      	bne.n	800c202 <_printf_float+0x316>
 800c280:	e68f      	b.n	800bfa2 <_printf_float+0xb6>
 800c282:	9a06      	ldr	r2, [sp, #24]
 800c284:	464b      	mov	r3, r9
 800c286:	4442      	add	r2, r8
 800c288:	4631      	mov	r1, r6
 800c28a:	4628      	mov	r0, r5
 800c28c:	47b8      	blx	r7
 800c28e:	3001      	adds	r0, #1
 800c290:	d1c3      	bne.n	800c21a <_printf_float+0x32e>
 800c292:	e686      	b.n	800bfa2 <_printf_float+0xb6>
 800c294:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c298:	f1ba 0f01 	cmp.w	sl, #1
 800c29c:	dc01      	bgt.n	800c2a2 <_printf_float+0x3b6>
 800c29e:	07db      	lsls	r3, r3, #31
 800c2a0:	d536      	bpl.n	800c310 <_printf_float+0x424>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	4642      	mov	r2, r8
 800c2a6:	4631      	mov	r1, r6
 800c2a8:	4628      	mov	r0, r5
 800c2aa:	47b8      	blx	r7
 800c2ac:	3001      	adds	r0, #1
 800c2ae:	f43f ae78 	beq.w	800bfa2 <_printf_float+0xb6>
 800c2b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2b6:	4631      	mov	r1, r6
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	47b8      	blx	r7
 800c2bc:	3001      	adds	r0, #1
 800c2be:	f43f ae70 	beq.w	800bfa2 <_printf_float+0xb6>
 800c2c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c2ce:	f7f4 fc03 	bl	8000ad8 <__aeabi_dcmpeq>
 800c2d2:	b9c0      	cbnz	r0, 800c306 <_printf_float+0x41a>
 800c2d4:	4653      	mov	r3, sl
 800c2d6:	f108 0201 	add.w	r2, r8, #1
 800c2da:	4631      	mov	r1, r6
 800c2dc:	4628      	mov	r0, r5
 800c2de:	47b8      	blx	r7
 800c2e0:	3001      	adds	r0, #1
 800c2e2:	d10c      	bne.n	800c2fe <_printf_float+0x412>
 800c2e4:	e65d      	b.n	800bfa2 <_printf_float+0xb6>
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	465a      	mov	r2, fp
 800c2ea:	4631      	mov	r1, r6
 800c2ec:	4628      	mov	r0, r5
 800c2ee:	47b8      	blx	r7
 800c2f0:	3001      	adds	r0, #1
 800c2f2:	f43f ae56 	beq.w	800bfa2 <_printf_float+0xb6>
 800c2f6:	f108 0801 	add.w	r8, r8, #1
 800c2fa:	45d0      	cmp	r8, sl
 800c2fc:	dbf3      	blt.n	800c2e6 <_printf_float+0x3fa>
 800c2fe:	464b      	mov	r3, r9
 800c300:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c304:	e6df      	b.n	800c0c6 <_printf_float+0x1da>
 800c306:	f04f 0800 	mov.w	r8, #0
 800c30a:	f104 0b1a 	add.w	fp, r4, #26
 800c30e:	e7f4      	b.n	800c2fa <_printf_float+0x40e>
 800c310:	2301      	movs	r3, #1
 800c312:	4642      	mov	r2, r8
 800c314:	e7e1      	b.n	800c2da <_printf_float+0x3ee>
 800c316:	2301      	movs	r3, #1
 800c318:	464a      	mov	r2, r9
 800c31a:	4631      	mov	r1, r6
 800c31c:	4628      	mov	r0, r5
 800c31e:	47b8      	blx	r7
 800c320:	3001      	adds	r0, #1
 800c322:	f43f ae3e 	beq.w	800bfa2 <_printf_float+0xb6>
 800c326:	f108 0801 	add.w	r8, r8, #1
 800c32a:	68e3      	ldr	r3, [r4, #12]
 800c32c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c32e:	1a5b      	subs	r3, r3, r1
 800c330:	4543      	cmp	r3, r8
 800c332:	dcf0      	bgt.n	800c316 <_printf_float+0x42a>
 800c334:	e6fc      	b.n	800c130 <_printf_float+0x244>
 800c336:	f04f 0800 	mov.w	r8, #0
 800c33a:	f104 0919 	add.w	r9, r4, #25
 800c33e:	e7f4      	b.n	800c32a <_printf_float+0x43e>

0800c340 <_printf_common>:
 800c340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c344:	4616      	mov	r6, r2
 800c346:	4698      	mov	r8, r3
 800c348:	688a      	ldr	r2, [r1, #8]
 800c34a:	690b      	ldr	r3, [r1, #16]
 800c34c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c350:	4293      	cmp	r3, r2
 800c352:	bfb8      	it	lt
 800c354:	4613      	movlt	r3, r2
 800c356:	6033      	str	r3, [r6, #0]
 800c358:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c35c:	4607      	mov	r7, r0
 800c35e:	460c      	mov	r4, r1
 800c360:	b10a      	cbz	r2, 800c366 <_printf_common+0x26>
 800c362:	3301      	adds	r3, #1
 800c364:	6033      	str	r3, [r6, #0]
 800c366:	6823      	ldr	r3, [r4, #0]
 800c368:	0699      	lsls	r1, r3, #26
 800c36a:	bf42      	ittt	mi
 800c36c:	6833      	ldrmi	r3, [r6, #0]
 800c36e:	3302      	addmi	r3, #2
 800c370:	6033      	strmi	r3, [r6, #0]
 800c372:	6825      	ldr	r5, [r4, #0]
 800c374:	f015 0506 	ands.w	r5, r5, #6
 800c378:	d106      	bne.n	800c388 <_printf_common+0x48>
 800c37a:	f104 0a19 	add.w	sl, r4, #25
 800c37e:	68e3      	ldr	r3, [r4, #12]
 800c380:	6832      	ldr	r2, [r6, #0]
 800c382:	1a9b      	subs	r3, r3, r2
 800c384:	42ab      	cmp	r3, r5
 800c386:	dc26      	bgt.n	800c3d6 <_printf_common+0x96>
 800c388:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c38c:	6822      	ldr	r2, [r4, #0]
 800c38e:	3b00      	subs	r3, #0
 800c390:	bf18      	it	ne
 800c392:	2301      	movne	r3, #1
 800c394:	0692      	lsls	r2, r2, #26
 800c396:	d42b      	bmi.n	800c3f0 <_printf_common+0xb0>
 800c398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c39c:	4641      	mov	r1, r8
 800c39e:	4638      	mov	r0, r7
 800c3a0:	47c8      	blx	r9
 800c3a2:	3001      	adds	r0, #1
 800c3a4:	d01e      	beq.n	800c3e4 <_printf_common+0xa4>
 800c3a6:	6823      	ldr	r3, [r4, #0]
 800c3a8:	6922      	ldr	r2, [r4, #16]
 800c3aa:	f003 0306 	and.w	r3, r3, #6
 800c3ae:	2b04      	cmp	r3, #4
 800c3b0:	bf02      	ittt	eq
 800c3b2:	68e5      	ldreq	r5, [r4, #12]
 800c3b4:	6833      	ldreq	r3, [r6, #0]
 800c3b6:	1aed      	subeq	r5, r5, r3
 800c3b8:	68a3      	ldr	r3, [r4, #8]
 800c3ba:	bf0c      	ite	eq
 800c3bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c3c0:	2500      	movne	r5, #0
 800c3c2:	4293      	cmp	r3, r2
 800c3c4:	bfc4      	itt	gt
 800c3c6:	1a9b      	subgt	r3, r3, r2
 800c3c8:	18ed      	addgt	r5, r5, r3
 800c3ca:	2600      	movs	r6, #0
 800c3cc:	341a      	adds	r4, #26
 800c3ce:	42b5      	cmp	r5, r6
 800c3d0:	d11a      	bne.n	800c408 <_printf_common+0xc8>
 800c3d2:	2000      	movs	r0, #0
 800c3d4:	e008      	b.n	800c3e8 <_printf_common+0xa8>
 800c3d6:	2301      	movs	r3, #1
 800c3d8:	4652      	mov	r2, sl
 800c3da:	4641      	mov	r1, r8
 800c3dc:	4638      	mov	r0, r7
 800c3de:	47c8      	blx	r9
 800c3e0:	3001      	adds	r0, #1
 800c3e2:	d103      	bne.n	800c3ec <_printf_common+0xac>
 800c3e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ec:	3501      	adds	r5, #1
 800c3ee:	e7c6      	b.n	800c37e <_printf_common+0x3e>
 800c3f0:	18e1      	adds	r1, r4, r3
 800c3f2:	1c5a      	adds	r2, r3, #1
 800c3f4:	2030      	movs	r0, #48	@ 0x30
 800c3f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c3fa:	4422      	add	r2, r4
 800c3fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c400:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c404:	3302      	adds	r3, #2
 800c406:	e7c7      	b.n	800c398 <_printf_common+0x58>
 800c408:	2301      	movs	r3, #1
 800c40a:	4622      	mov	r2, r4
 800c40c:	4641      	mov	r1, r8
 800c40e:	4638      	mov	r0, r7
 800c410:	47c8      	blx	r9
 800c412:	3001      	adds	r0, #1
 800c414:	d0e6      	beq.n	800c3e4 <_printf_common+0xa4>
 800c416:	3601      	adds	r6, #1
 800c418:	e7d9      	b.n	800c3ce <_printf_common+0x8e>
	...

0800c41c <_printf_i>:
 800c41c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c420:	7e0f      	ldrb	r7, [r1, #24]
 800c422:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c424:	2f78      	cmp	r7, #120	@ 0x78
 800c426:	4691      	mov	r9, r2
 800c428:	4680      	mov	r8, r0
 800c42a:	460c      	mov	r4, r1
 800c42c:	469a      	mov	sl, r3
 800c42e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c432:	d807      	bhi.n	800c444 <_printf_i+0x28>
 800c434:	2f62      	cmp	r7, #98	@ 0x62
 800c436:	d80a      	bhi.n	800c44e <_printf_i+0x32>
 800c438:	2f00      	cmp	r7, #0
 800c43a:	f000 80d1 	beq.w	800c5e0 <_printf_i+0x1c4>
 800c43e:	2f58      	cmp	r7, #88	@ 0x58
 800c440:	f000 80b8 	beq.w	800c5b4 <_printf_i+0x198>
 800c444:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c448:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c44c:	e03a      	b.n	800c4c4 <_printf_i+0xa8>
 800c44e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c452:	2b15      	cmp	r3, #21
 800c454:	d8f6      	bhi.n	800c444 <_printf_i+0x28>
 800c456:	a101      	add	r1, pc, #4	@ (adr r1, 800c45c <_printf_i+0x40>)
 800c458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c45c:	0800c4b5 	.word	0x0800c4b5
 800c460:	0800c4c9 	.word	0x0800c4c9
 800c464:	0800c445 	.word	0x0800c445
 800c468:	0800c445 	.word	0x0800c445
 800c46c:	0800c445 	.word	0x0800c445
 800c470:	0800c445 	.word	0x0800c445
 800c474:	0800c4c9 	.word	0x0800c4c9
 800c478:	0800c445 	.word	0x0800c445
 800c47c:	0800c445 	.word	0x0800c445
 800c480:	0800c445 	.word	0x0800c445
 800c484:	0800c445 	.word	0x0800c445
 800c488:	0800c5c7 	.word	0x0800c5c7
 800c48c:	0800c4f3 	.word	0x0800c4f3
 800c490:	0800c581 	.word	0x0800c581
 800c494:	0800c445 	.word	0x0800c445
 800c498:	0800c445 	.word	0x0800c445
 800c49c:	0800c5e9 	.word	0x0800c5e9
 800c4a0:	0800c445 	.word	0x0800c445
 800c4a4:	0800c4f3 	.word	0x0800c4f3
 800c4a8:	0800c445 	.word	0x0800c445
 800c4ac:	0800c445 	.word	0x0800c445
 800c4b0:	0800c589 	.word	0x0800c589
 800c4b4:	6833      	ldr	r3, [r6, #0]
 800c4b6:	1d1a      	adds	r2, r3, #4
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	6032      	str	r2, [r6, #0]
 800c4bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c4c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	e09c      	b.n	800c602 <_printf_i+0x1e6>
 800c4c8:	6833      	ldr	r3, [r6, #0]
 800c4ca:	6820      	ldr	r0, [r4, #0]
 800c4cc:	1d19      	adds	r1, r3, #4
 800c4ce:	6031      	str	r1, [r6, #0]
 800c4d0:	0606      	lsls	r6, r0, #24
 800c4d2:	d501      	bpl.n	800c4d8 <_printf_i+0xbc>
 800c4d4:	681d      	ldr	r5, [r3, #0]
 800c4d6:	e003      	b.n	800c4e0 <_printf_i+0xc4>
 800c4d8:	0645      	lsls	r5, r0, #25
 800c4da:	d5fb      	bpl.n	800c4d4 <_printf_i+0xb8>
 800c4dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c4e0:	2d00      	cmp	r5, #0
 800c4e2:	da03      	bge.n	800c4ec <_printf_i+0xd0>
 800c4e4:	232d      	movs	r3, #45	@ 0x2d
 800c4e6:	426d      	negs	r5, r5
 800c4e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c4ec:	4858      	ldr	r0, [pc, #352]	@ (800c650 <_printf_i+0x234>)
 800c4ee:	230a      	movs	r3, #10
 800c4f0:	e011      	b.n	800c516 <_printf_i+0xfa>
 800c4f2:	6821      	ldr	r1, [r4, #0]
 800c4f4:	6833      	ldr	r3, [r6, #0]
 800c4f6:	0608      	lsls	r0, r1, #24
 800c4f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800c4fc:	d402      	bmi.n	800c504 <_printf_i+0xe8>
 800c4fe:	0649      	lsls	r1, r1, #25
 800c500:	bf48      	it	mi
 800c502:	b2ad      	uxthmi	r5, r5
 800c504:	2f6f      	cmp	r7, #111	@ 0x6f
 800c506:	4852      	ldr	r0, [pc, #328]	@ (800c650 <_printf_i+0x234>)
 800c508:	6033      	str	r3, [r6, #0]
 800c50a:	bf14      	ite	ne
 800c50c:	230a      	movne	r3, #10
 800c50e:	2308      	moveq	r3, #8
 800c510:	2100      	movs	r1, #0
 800c512:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c516:	6866      	ldr	r6, [r4, #4]
 800c518:	60a6      	str	r6, [r4, #8]
 800c51a:	2e00      	cmp	r6, #0
 800c51c:	db05      	blt.n	800c52a <_printf_i+0x10e>
 800c51e:	6821      	ldr	r1, [r4, #0]
 800c520:	432e      	orrs	r6, r5
 800c522:	f021 0104 	bic.w	r1, r1, #4
 800c526:	6021      	str	r1, [r4, #0]
 800c528:	d04b      	beq.n	800c5c2 <_printf_i+0x1a6>
 800c52a:	4616      	mov	r6, r2
 800c52c:	fbb5 f1f3 	udiv	r1, r5, r3
 800c530:	fb03 5711 	mls	r7, r3, r1, r5
 800c534:	5dc7      	ldrb	r7, [r0, r7]
 800c536:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c53a:	462f      	mov	r7, r5
 800c53c:	42bb      	cmp	r3, r7
 800c53e:	460d      	mov	r5, r1
 800c540:	d9f4      	bls.n	800c52c <_printf_i+0x110>
 800c542:	2b08      	cmp	r3, #8
 800c544:	d10b      	bne.n	800c55e <_printf_i+0x142>
 800c546:	6823      	ldr	r3, [r4, #0]
 800c548:	07df      	lsls	r7, r3, #31
 800c54a:	d508      	bpl.n	800c55e <_printf_i+0x142>
 800c54c:	6923      	ldr	r3, [r4, #16]
 800c54e:	6861      	ldr	r1, [r4, #4]
 800c550:	4299      	cmp	r1, r3
 800c552:	bfde      	ittt	le
 800c554:	2330      	movle	r3, #48	@ 0x30
 800c556:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c55a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c55e:	1b92      	subs	r2, r2, r6
 800c560:	6122      	str	r2, [r4, #16]
 800c562:	f8cd a000 	str.w	sl, [sp]
 800c566:	464b      	mov	r3, r9
 800c568:	aa03      	add	r2, sp, #12
 800c56a:	4621      	mov	r1, r4
 800c56c:	4640      	mov	r0, r8
 800c56e:	f7ff fee7 	bl	800c340 <_printf_common>
 800c572:	3001      	adds	r0, #1
 800c574:	d14a      	bne.n	800c60c <_printf_i+0x1f0>
 800c576:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c57a:	b004      	add	sp, #16
 800c57c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c580:	6823      	ldr	r3, [r4, #0]
 800c582:	f043 0320 	orr.w	r3, r3, #32
 800c586:	6023      	str	r3, [r4, #0]
 800c588:	4832      	ldr	r0, [pc, #200]	@ (800c654 <_printf_i+0x238>)
 800c58a:	2778      	movs	r7, #120	@ 0x78
 800c58c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c590:	6823      	ldr	r3, [r4, #0]
 800c592:	6831      	ldr	r1, [r6, #0]
 800c594:	061f      	lsls	r7, r3, #24
 800c596:	f851 5b04 	ldr.w	r5, [r1], #4
 800c59a:	d402      	bmi.n	800c5a2 <_printf_i+0x186>
 800c59c:	065f      	lsls	r7, r3, #25
 800c59e:	bf48      	it	mi
 800c5a0:	b2ad      	uxthmi	r5, r5
 800c5a2:	6031      	str	r1, [r6, #0]
 800c5a4:	07d9      	lsls	r1, r3, #31
 800c5a6:	bf44      	itt	mi
 800c5a8:	f043 0320 	orrmi.w	r3, r3, #32
 800c5ac:	6023      	strmi	r3, [r4, #0]
 800c5ae:	b11d      	cbz	r5, 800c5b8 <_printf_i+0x19c>
 800c5b0:	2310      	movs	r3, #16
 800c5b2:	e7ad      	b.n	800c510 <_printf_i+0xf4>
 800c5b4:	4826      	ldr	r0, [pc, #152]	@ (800c650 <_printf_i+0x234>)
 800c5b6:	e7e9      	b.n	800c58c <_printf_i+0x170>
 800c5b8:	6823      	ldr	r3, [r4, #0]
 800c5ba:	f023 0320 	bic.w	r3, r3, #32
 800c5be:	6023      	str	r3, [r4, #0]
 800c5c0:	e7f6      	b.n	800c5b0 <_printf_i+0x194>
 800c5c2:	4616      	mov	r6, r2
 800c5c4:	e7bd      	b.n	800c542 <_printf_i+0x126>
 800c5c6:	6833      	ldr	r3, [r6, #0]
 800c5c8:	6825      	ldr	r5, [r4, #0]
 800c5ca:	6961      	ldr	r1, [r4, #20]
 800c5cc:	1d18      	adds	r0, r3, #4
 800c5ce:	6030      	str	r0, [r6, #0]
 800c5d0:	062e      	lsls	r6, r5, #24
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	d501      	bpl.n	800c5da <_printf_i+0x1be>
 800c5d6:	6019      	str	r1, [r3, #0]
 800c5d8:	e002      	b.n	800c5e0 <_printf_i+0x1c4>
 800c5da:	0668      	lsls	r0, r5, #25
 800c5dc:	d5fb      	bpl.n	800c5d6 <_printf_i+0x1ba>
 800c5de:	8019      	strh	r1, [r3, #0]
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	6123      	str	r3, [r4, #16]
 800c5e4:	4616      	mov	r6, r2
 800c5e6:	e7bc      	b.n	800c562 <_printf_i+0x146>
 800c5e8:	6833      	ldr	r3, [r6, #0]
 800c5ea:	1d1a      	adds	r2, r3, #4
 800c5ec:	6032      	str	r2, [r6, #0]
 800c5ee:	681e      	ldr	r6, [r3, #0]
 800c5f0:	6862      	ldr	r2, [r4, #4]
 800c5f2:	2100      	movs	r1, #0
 800c5f4:	4630      	mov	r0, r6
 800c5f6:	f7f3 fdf3 	bl	80001e0 <memchr>
 800c5fa:	b108      	cbz	r0, 800c600 <_printf_i+0x1e4>
 800c5fc:	1b80      	subs	r0, r0, r6
 800c5fe:	6060      	str	r0, [r4, #4]
 800c600:	6863      	ldr	r3, [r4, #4]
 800c602:	6123      	str	r3, [r4, #16]
 800c604:	2300      	movs	r3, #0
 800c606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c60a:	e7aa      	b.n	800c562 <_printf_i+0x146>
 800c60c:	6923      	ldr	r3, [r4, #16]
 800c60e:	4632      	mov	r2, r6
 800c610:	4649      	mov	r1, r9
 800c612:	4640      	mov	r0, r8
 800c614:	47d0      	blx	sl
 800c616:	3001      	adds	r0, #1
 800c618:	d0ad      	beq.n	800c576 <_printf_i+0x15a>
 800c61a:	6823      	ldr	r3, [r4, #0]
 800c61c:	079b      	lsls	r3, r3, #30
 800c61e:	d413      	bmi.n	800c648 <_printf_i+0x22c>
 800c620:	68e0      	ldr	r0, [r4, #12]
 800c622:	9b03      	ldr	r3, [sp, #12]
 800c624:	4298      	cmp	r0, r3
 800c626:	bfb8      	it	lt
 800c628:	4618      	movlt	r0, r3
 800c62a:	e7a6      	b.n	800c57a <_printf_i+0x15e>
 800c62c:	2301      	movs	r3, #1
 800c62e:	4632      	mov	r2, r6
 800c630:	4649      	mov	r1, r9
 800c632:	4640      	mov	r0, r8
 800c634:	47d0      	blx	sl
 800c636:	3001      	adds	r0, #1
 800c638:	d09d      	beq.n	800c576 <_printf_i+0x15a>
 800c63a:	3501      	adds	r5, #1
 800c63c:	68e3      	ldr	r3, [r4, #12]
 800c63e:	9903      	ldr	r1, [sp, #12]
 800c640:	1a5b      	subs	r3, r3, r1
 800c642:	42ab      	cmp	r3, r5
 800c644:	dcf2      	bgt.n	800c62c <_printf_i+0x210>
 800c646:	e7eb      	b.n	800c620 <_printf_i+0x204>
 800c648:	2500      	movs	r5, #0
 800c64a:	f104 0619 	add.w	r6, r4, #25
 800c64e:	e7f5      	b.n	800c63c <_printf_i+0x220>
 800c650:	0801083a 	.word	0x0801083a
 800c654:	0801084b 	.word	0x0801084b

0800c658 <_scanf_float>:
 800c658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c65c:	b087      	sub	sp, #28
 800c65e:	4691      	mov	r9, r2
 800c660:	9303      	str	r3, [sp, #12]
 800c662:	688b      	ldr	r3, [r1, #8]
 800c664:	1e5a      	subs	r2, r3, #1
 800c666:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c66a:	bf81      	itttt	hi
 800c66c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c670:	eb03 0b05 	addhi.w	fp, r3, r5
 800c674:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c678:	608b      	strhi	r3, [r1, #8]
 800c67a:	680b      	ldr	r3, [r1, #0]
 800c67c:	460a      	mov	r2, r1
 800c67e:	f04f 0500 	mov.w	r5, #0
 800c682:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c686:	f842 3b1c 	str.w	r3, [r2], #28
 800c68a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c68e:	4680      	mov	r8, r0
 800c690:	460c      	mov	r4, r1
 800c692:	bf98      	it	ls
 800c694:	f04f 0b00 	movls.w	fp, #0
 800c698:	9201      	str	r2, [sp, #4]
 800c69a:	4616      	mov	r6, r2
 800c69c:	46aa      	mov	sl, r5
 800c69e:	462f      	mov	r7, r5
 800c6a0:	9502      	str	r5, [sp, #8]
 800c6a2:	68a2      	ldr	r2, [r4, #8]
 800c6a4:	b15a      	cbz	r2, 800c6be <_scanf_float+0x66>
 800c6a6:	f8d9 3000 	ldr.w	r3, [r9]
 800c6aa:	781b      	ldrb	r3, [r3, #0]
 800c6ac:	2b4e      	cmp	r3, #78	@ 0x4e
 800c6ae:	d863      	bhi.n	800c778 <_scanf_float+0x120>
 800c6b0:	2b40      	cmp	r3, #64	@ 0x40
 800c6b2:	d83b      	bhi.n	800c72c <_scanf_float+0xd4>
 800c6b4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c6b8:	b2c8      	uxtb	r0, r1
 800c6ba:	280e      	cmp	r0, #14
 800c6bc:	d939      	bls.n	800c732 <_scanf_float+0xda>
 800c6be:	b11f      	cbz	r7, 800c6c8 <_scanf_float+0x70>
 800c6c0:	6823      	ldr	r3, [r4, #0]
 800c6c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c6c6:	6023      	str	r3, [r4, #0]
 800c6c8:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c6cc:	f1ba 0f01 	cmp.w	sl, #1
 800c6d0:	f200 8114 	bhi.w	800c8fc <_scanf_float+0x2a4>
 800c6d4:	9b01      	ldr	r3, [sp, #4]
 800c6d6:	429e      	cmp	r6, r3
 800c6d8:	f200 8105 	bhi.w	800c8e6 <_scanf_float+0x28e>
 800c6dc:	2001      	movs	r0, #1
 800c6de:	b007      	add	sp, #28
 800c6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6e4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c6e8:	2a0d      	cmp	r2, #13
 800c6ea:	d8e8      	bhi.n	800c6be <_scanf_float+0x66>
 800c6ec:	a101      	add	r1, pc, #4	@ (adr r1, 800c6f4 <_scanf_float+0x9c>)
 800c6ee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c6f2:	bf00      	nop
 800c6f4:	0800c83d 	.word	0x0800c83d
 800c6f8:	0800c6bf 	.word	0x0800c6bf
 800c6fc:	0800c6bf 	.word	0x0800c6bf
 800c700:	0800c6bf 	.word	0x0800c6bf
 800c704:	0800c899 	.word	0x0800c899
 800c708:	0800c873 	.word	0x0800c873
 800c70c:	0800c6bf 	.word	0x0800c6bf
 800c710:	0800c6bf 	.word	0x0800c6bf
 800c714:	0800c84b 	.word	0x0800c84b
 800c718:	0800c6bf 	.word	0x0800c6bf
 800c71c:	0800c6bf 	.word	0x0800c6bf
 800c720:	0800c6bf 	.word	0x0800c6bf
 800c724:	0800c6bf 	.word	0x0800c6bf
 800c728:	0800c807 	.word	0x0800c807
 800c72c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c730:	e7da      	b.n	800c6e8 <_scanf_float+0x90>
 800c732:	290e      	cmp	r1, #14
 800c734:	d8c3      	bhi.n	800c6be <_scanf_float+0x66>
 800c736:	a001      	add	r0, pc, #4	@ (adr r0, 800c73c <_scanf_float+0xe4>)
 800c738:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c73c:	0800c7f7 	.word	0x0800c7f7
 800c740:	0800c6bf 	.word	0x0800c6bf
 800c744:	0800c7f7 	.word	0x0800c7f7
 800c748:	0800c887 	.word	0x0800c887
 800c74c:	0800c6bf 	.word	0x0800c6bf
 800c750:	0800c799 	.word	0x0800c799
 800c754:	0800c7dd 	.word	0x0800c7dd
 800c758:	0800c7dd 	.word	0x0800c7dd
 800c75c:	0800c7dd 	.word	0x0800c7dd
 800c760:	0800c7dd 	.word	0x0800c7dd
 800c764:	0800c7dd 	.word	0x0800c7dd
 800c768:	0800c7dd 	.word	0x0800c7dd
 800c76c:	0800c7dd 	.word	0x0800c7dd
 800c770:	0800c7dd 	.word	0x0800c7dd
 800c774:	0800c7dd 	.word	0x0800c7dd
 800c778:	2b6e      	cmp	r3, #110	@ 0x6e
 800c77a:	d809      	bhi.n	800c790 <_scanf_float+0x138>
 800c77c:	2b60      	cmp	r3, #96	@ 0x60
 800c77e:	d8b1      	bhi.n	800c6e4 <_scanf_float+0x8c>
 800c780:	2b54      	cmp	r3, #84	@ 0x54
 800c782:	d07b      	beq.n	800c87c <_scanf_float+0x224>
 800c784:	2b59      	cmp	r3, #89	@ 0x59
 800c786:	d19a      	bne.n	800c6be <_scanf_float+0x66>
 800c788:	2d07      	cmp	r5, #7
 800c78a:	d198      	bne.n	800c6be <_scanf_float+0x66>
 800c78c:	2508      	movs	r5, #8
 800c78e:	e02f      	b.n	800c7f0 <_scanf_float+0x198>
 800c790:	2b74      	cmp	r3, #116	@ 0x74
 800c792:	d073      	beq.n	800c87c <_scanf_float+0x224>
 800c794:	2b79      	cmp	r3, #121	@ 0x79
 800c796:	e7f6      	b.n	800c786 <_scanf_float+0x12e>
 800c798:	6821      	ldr	r1, [r4, #0]
 800c79a:	05c8      	lsls	r0, r1, #23
 800c79c:	d51e      	bpl.n	800c7dc <_scanf_float+0x184>
 800c79e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c7a2:	6021      	str	r1, [r4, #0]
 800c7a4:	3701      	adds	r7, #1
 800c7a6:	f1bb 0f00 	cmp.w	fp, #0
 800c7aa:	d003      	beq.n	800c7b4 <_scanf_float+0x15c>
 800c7ac:	3201      	adds	r2, #1
 800c7ae:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800c7b2:	60a2      	str	r2, [r4, #8]
 800c7b4:	68a3      	ldr	r3, [r4, #8]
 800c7b6:	3b01      	subs	r3, #1
 800c7b8:	60a3      	str	r3, [r4, #8]
 800c7ba:	6923      	ldr	r3, [r4, #16]
 800c7bc:	3301      	adds	r3, #1
 800c7be:	6123      	str	r3, [r4, #16]
 800c7c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c7c4:	3b01      	subs	r3, #1
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	f8c9 3004 	str.w	r3, [r9, #4]
 800c7cc:	f340 8082 	ble.w	800c8d4 <_scanf_float+0x27c>
 800c7d0:	f8d9 3000 	ldr.w	r3, [r9]
 800c7d4:	3301      	adds	r3, #1
 800c7d6:	f8c9 3000 	str.w	r3, [r9]
 800c7da:	e762      	b.n	800c6a2 <_scanf_float+0x4a>
 800c7dc:	eb1a 0105 	adds.w	r1, sl, r5
 800c7e0:	f47f af6d 	bne.w	800c6be <_scanf_float+0x66>
 800c7e4:	6822      	ldr	r2, [r4, #0]
 800c7e6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c7ea:	6022      	str	r2, [r4, #0]
 800c7ec:	460d      	mov	r5, r1
 800c7ee:	468a      	mov	sl, r1
 800c7f0:	f806 3b01 	strb.w	r3, [r6], #1
 800c7f4:	e7de      	b.n	800c7b4 <_scanf_float+0x15c>
 800c7f6:	6822      	ldr	r2, [r4, #0]
 800c7f8:	0610      	lsls	r0, r2, #24
 800c7fa:	f57f af60 	bpl.w	800c6be <_scanf_float+0x66>
 800c7fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c802:	6022      	str	r2, [r4, #0]
 800c804:	e7f4      	b.n	800c7f0 <_scanf_float+0x198>
 800c806:	f1ba 0f00 	cmp.w	sl, #0
 800c80a:	d10c      	bne.n	800c826 <_scanf_float+0x1ce>
 800c80c:	b977      	cbnz	r7, 800c82c <_scanf_float+0x1d4>
 800c80e:	6822      	ldr	r2, [r4, #0]
 800c810:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c814:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c818:	d108      	bne.n	800c82c <_scanf_float+0x1d4>
 800c81a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c81e:	6022      	str	r2, [r4, #0]
 800c820:	f04f 0a01 	mov.w	sl, #1
 800c824:	e7e4      	b.n	800c7f0 <_scanf_float+0x198>
 800c826:	f1ba 0f02 	cmp.w	sl, #2
 800c82a:	d050      	beq.n	800c8ce <_scanf_float+0x276>
 800c82c:	2d01      	cmp	r5, #1
 800c82e:	d002      	beq.n	800c836 <_scanf_float+0x1de>
 800c830:	2d04      	cmp	r5, #4
 800c832:	f47f af44 	bne.w	800c6be <_scanf_float+0x66>
 800c836:	3501      	adds	r5, #1
 800c838:	b2ed      	uxtb	r5, r5
 800c83a:	e7d9      	b.n	800c7f0 <_scanf_float+0x198>
 800c83c:	f1ba 0f01 	cmp.w	sl, #1
 800c840:	f47f af3d 	bne.w	800c6be <_scanf_float+0x66>
 800c844:	f04f 0a02 	mov.w	sl, #2
 800c848:	e7d2      	b.n	800c7f0 <_scanf_float+0x198>
 800c84a:	b975      	cbnz	r5, 800c86a <_scanf_float+0x212>
 800c84c:	2f00      	cmp	r7, #0
 800c84e:	f47f af37 	bne.w	800c6c0 <_scanf_float+0x68>
 800c852:	6822      	ldr	r2, [r4, #0]
 800c854:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c858:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c85c:	f040 8103 	bne.w	800ca66 <_scanf_float+0x40e>
 800c860:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c864:	6022      	str	r2, [r4, #0]
 800c866:	2501      	movs	r5, #1
 800c868:	e7c2      	b.n	800c7f0 <_scanf_float+0x198>
 800c86a:	2d03      	cmp	r5, #3
 800c86c:	d0e3      	beq.n	800c836 <_scanf_float+0x1de>
 800c86e:	2d05      	cmp	r5, #5
 800c870:	e7df      	b.n	800c832 <_scanf_float+0x1da>
 800c872:	2d02      	cmp	r5, #2
 800c874:	f47f af23 	bne.w	800c6be <_scanf_float+0x66>
 800c878:	2503      	movs	r5, #3
 800c87a:	e7b9      	b.n	800c7f0 <_scanf_float+0x198>
 800c87c:	2d06      	cmp	r5, #6
 800c87e:	f47f af1e 	bne.w	800c6be <_scanf_float+0x66>
 800c882:	2507      	movs	r5, #7
 800c884:	e7b4      	b.n	800c7f0 <_scanf_float+0x198>
 800c886:	6822      	ldr	r2, [r4, #0]
 800c888:	0591      	lsls	r1, r2, #22
 800c88a:	f57f af18 	bpl.w	800c6be <_scanf_float+0x66>
 800c88e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c892:	6022      	str	r2, [r4, #0]
 800c894:	9702      	str	r7, [sp, #8]
 800c896:	e7ab      	b.n	800c7f0 <_scanf_float+0x198>
 800c898:	6822      	ldr	r2, [r4, #0]
 800c89a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c89e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c8a2:	d005      	beq.n	800c8b0 <_scanf_float+0x258>
 800c8a4:	0550      	lsls	r0, r2, #21
 800c8a6:	f57f af0a 	bpl.w	800c6be <_scanf_float+0x66>
 800c8aa:	2f00      	cmp	r7, #0
 800c8ac:	f000 80db 	beq.w	800ca66 <_scanf_float+0x40e>
 800c8b0:	0591      	lsls	r1, r2, #22
 800c8b2:	bf58      	it	pl
 800c8b4:	9902      	ldrpl	r1, [sp, #8]
 800c8b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c8ba:	bf58      	it	pl
 800c8bc:	1a79      	subpl	r1, r7, r1
 800c8be:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c8c2:	bf58      	it	pl
 800c8c4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c8c8:	6022      	str	r2, [r4, #0]
 800c8ca:	2700      	movs	r7, #0
 800c8cc:	e790      	b.n	800c7f0 <_scanf_float+0x198>
 800c8ce:	f04f 0a03 	mov.w	sl, #3
 800c8d2:	e78d      	b.n	800c7f0 <_scanf_float+0x198>
 800c8d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c8d8:	4649      	mov	r1, r9
 800c8da:	4640      	mov	r0, r8
 800c8dc:	4798      	blx	r3
 800c8de:	2800      	cmp	r0, #0
 800c8e0:	f43f aedf 	beq.w	800c6a2 <_scanf_float+0x4a>
 800c8e4:	e6eb      	b.n	800c6be <_scanf_float+0x66>
 800c8e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c8ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c8ee:	464a      	mov	r2, r9
 800c8f0:	4640      	mov	r0, r8
 800c8f2:	4798      	blx	r3
 800c8f4:	6923      	ldr	r3, [r4, #16]
 800c8f6:	3b01      	subs	r3, #1
 800c8f8:	6123      	str	r3, [r4, #16]
 800c8fa:	e6eb      	b.n	800c6d4 <_scanf_float+0x7c>
 800c8fc:	1e6b      	subs	r3, r5, #1
 800c8fe:	2b06      	cmp	r3, #6
 800c900:	d824      	bhi.n	800c94c <_scanf_float+0x2f4>
 800c902:	2d02      	cmp	r5, #2
 800c904:	d836      	bhi.n	800c974 <_scanf_float+0x31c>
 800c906:	9b01      	ldr	r3, [sp, #4]
 800c908:	429e      	cmp	r6, r3
 800c90a:	f67f aee7 	bls.w	800c6dc <_scanf_float+0x84>
 800c90e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c912:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c916:	464a      	mov	r2, r9
 800c918:	4640      	mov	r0, r8
 800c91a:	4798      	blx	r3
 800c91c:	6923      	ldr	r3, [r4, #16]
 800c91e:	3b01      	subs	r3, #1
 800c920:	6123      	str	r3, [r4, #16]
 800c922:	e7f0      	b.n	800c906 <_scanf_float+0x2ae>
 800c924:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c928:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c92c:	464a      	mov	r2, r9
 800c92e:	4640      	mov	r0, r8
 800c930:	4798      	blx	r3
 800c932:	6923      	ldr	r3, [r4, #16]
 800c934:	3b01      	subs	r3, #1
 800c936:	6123      	str	r3, [r4, #16]
 800c938:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c93c:	fa5f fa8a 	uxtb.w	sl, sl
 800c940:	f1ba 0f02 	cmp.w	sl, #2
 800c944:	d1ee      	bne.n	800c924 <_scanf_float+0x2cc>
 800c946:	3d03      	subs	r5, #3
 800c948:	b2ed      	uxtb	r5, r5
 800c94a:	1b76      	subs	r6, r6, r5
 800c94c:	6823      	ldr	r3, [r4, #0]
 800c94e:	05da      	lsls	r2, r3, #23
 800c950:	d530      	bpl.n	800c9b4 <_scanf_float+0x35c>
 800c952:	055b      	lsls	r3, r3, #21
 800c954:	d511      	bpl.n	800c97a <_scanf_float+0x322>
 800c956:	9b01      	ldr	r3, [sp, #4]
 800c958:	429e      	cmp	r6, r3
 800c95a:	f67f aebf 	bls.w	800c6dc <_scanf_float+0x84>
 800c95e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c962:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c966:	464a      	mov	r2, r9
 800c968:	4640      	mov	r0, r8
 800c96a:	4798      	blx	r3
 800c96c:	6923      	ldr	r3, [r4, #16]
 800c96e:	3b01      	subs	r3, #1
 800c970:	6123      	str	r3, [r4, #16]
 800c972:	e7f0      	b.n	800c956 <_scanf_float+0x2fe>
 800c974:	46aa      	mov	sl, r5
 800c976:	46b3      	mov	fp, r6
 800c978:	e7de      	b.n	800c938 <_scanf_float+0x2e0>
 800c97a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c97e:	6923      	ldr	r3, [r4, #16]
 800c980:	2965      	cmp	r1, #101	@ 0x65
 800c982:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c986:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800c98a:	6123      	str	r3, [r4, #16]
 800c98c:	d00c      	beq.n	800c9a8 <_scanf_float+0x350>
 800c98e:	2945      	cmp	r1, #69	@ 0x45
 800c990:	d00a      	beq.n	800c9a8 <_scanf_float+0x350>
 800c992:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c996:	464a      	mov	r2, r9
 800c998:	4640      	mov	r0, r8
 800c99a:	4798      	blx	r3
 800c99c:	6923      	ldr	r3, [r4, #16]
 800c99e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c9a2:	3b01      	subs	r3, #1
 800c9a4:	1eb5      	subs	r5, r6, #2
 800c9a6:	6123      	str	r3, [r4, #16]
 800c9a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c9ac:	464a      	mov	r2, r9
 800c9ae:	4640      	mov	r0, r8
 800c9b0:	4798      	blx	r3
 800c9b2:	462e      	mov	r6, r5
 800c9b4:	6822      	ldr	r2, [r4, #0]
 800c9b6:	f012 0210 	ands.w	r2, r2, #16
 800c9ba:	d001      	beq.n	800c9c0 <_scanf_float+0x368>
 800c9bc:	2000      	movs	r0, #0
 800c9be:	e68e      	b.n	800c6de <_scanf_float+0x86>
 800c9c0:	7032      	strb	r2, [r6, #0]
 800c9c2:	6823      	ldr	r3, [r4, #0]
 800c9c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c9c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c9cc:	d125      	bne.n	800ca1a <_scanf_float+0x3c2>
 800c9ce:	9b02      	ldr	r3, [sp, #8]
 800c9d0:	429f      	cmp	r7, r3
 800c9d2:	d00a      	beq.n	800c9ea <_scanf_float+0x392>
 800c9d4:	1bda      	subs	r2, r3, r7
 800c9d6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c9da:	429e      	cmp	r6, r3
 800c9dc:	bf28      	it	cs
 800c9de:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c9e2:	4922      	ldr	r1, [pc, #136]	@ (800ca6c <_scanf_float+0x414>)
 800c9e4:	4630      	mov	r0, r6
 800c9e6:	f000 f93d 	bl	800cc64 <siprintf>
 800c9ea:	9901      	ldr	r1, [sp, #4]
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	4640      	mov	r0, r8
 800c9f0:	f002 fc2a 	bl	800f248 <_strtod_r>
 800c9f4:	9b03      	ldr	r3, [sp, #12]
 800c9f6:	6821      	ldr	r1, [r4, #0]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f011 0f02 	tst.w	r1, #2
 800c9fe:	ec57 6b10 	vmov	r6, r7, d0
 800ca02:	f103 0204 	add.w	r2, r3, #4
 800ca06:	d015      	beq.n	800ca34 <_scanf_float+0x3dc>
 800ca08:	9903      	ldr	r1, [sp, #12]
 800ca0a:	600a      	str	r2, [r1, #0]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	e9c3 6700 	strd	r6, r7, [r3]
 800ca12:	68e3      	ldr	r3, [r4, #12]
 800ca14:	3301      	adds	r3, #1
 800ca16:	60e3      	str	r3, [r4, #12]
 800ca18:	e7d0      	b.n	800c9bc <_scanf_float+0x364>
 800ca1a:	9b04      	ldr	r3, [sp, #16]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d0e4      	beq.n	800c9ea <_scanf_float+0x392>
 800ca20:	9905      	ldr	r1, [sp, #20]
 800ca22:	230a      	movs	r3, #10
 800ca24:	3101      	adds	r1, #1
 800ca26:	4640      	mov	r0, r8
 800ca28:	f002 fc8e 	bl	800f348 <_strtol_r>
 800ca2c:	9b04      	ldr	r3, [sp, #16]
 800ca2e:	9e05      	ldr	r6, [sp, #20]
 800ca30:	1ac2      	subs	r2, r0, r3
 800ca32:	e7d0      	b.n	800c9d6 <_scanf_float+0x37e>
 800ca34:	f011 0f04 	tst.w	r1, #4
 800ca38:	9903      	ldr	r1, [sp, #12]
 800ca3a:	600a      	str	r2, [r1, #0]
 800ca3c:	d1e6      	bne.n	800ca0c <_scanf_float+0x3b4>
 800ca3e:	681d      	ldr	r5, [r3, #0]
 800ca40:	4632      	mov	r2, r6
 800ca42:	463b      	mov	r3, r7
 800ca44:	4630      	mov	r0, r6
 800ca46:	4639      	mov	r1, r7
 800ca48:	f7f4 f878 	bl	8000b3c <__aeabi_dcmpun>
 800ca4c:	b128      	cbz	r0, 800ca5a <_scanf_float+0x402>
 800ca4e:	4808      	ldr	r0, [pc, #32]	@ (800ca70 <_scanf_float+0x418>)
 800ca50:	f000 f9ee 	bl	800ce30 <nanf>
 800ca54:	ed85 0a00 	vstr	s0, [r5]
 800ca58:	e7db      	b.n	800ca12 <_scanf_float+0x3ba>
 800ca5a:	4630      	mov	r0, r6
 800ca5c:	4639      	mov	r1, r7
 800ca5e:	f7f4 f8cb 	bl	8000bf8 <__aeabi_d2f>
 800ca62:	6028      	str	r0, [r5, #0]
 800ca64:	e7d5      	b.n	800ca12 <_scanf_float+0x3ba>
 800ca66:	2700      	movs	r7, #0
 800ca68:	e62e      	b.n	800c6c8 <_scanf_float+0x70>
 800ca6a:	bf00      	nop
 800ca6c:	0801085c 	.word	0x0801085c
 800ca70:	0801099d 	.word	0x0801099d

0800ca74 <std>:
 800ca74:	2300      	movs	r3, #0
 800ca76:	b510      	push	{r4, lr}
 800ca78:	4604      	mov	r4, r0
 800ca7a:	e9c0 3300 	strd	r3, r3, [r0]
 800ca7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca82:	6083      	str	r3, [r0, #8]
 800ca84:	8181      	strh	r1, [r0, #12]
 800ca86:	6643      	str	r3, [r0, #100]	@ 0x64
 800ca88:	81c2      	strh	r2, [r0, #14]
 800ca8a:	6183      	str	r3, [r0, #24]
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	2208      	movs	r2, #8
 800ca90:	305c      	adds	r0, #92	@ 0x5c
 800ca92:	f000 f94c 	bl	800cd2e <memset>
 800ca96:	4b0d      	ldr	r3, [pc, #52]	@ (800cacc <std+0x58>)
 800ca98:	6263      	str	r3, [r4, #36]	@ 0x24
 800ca9a:	4b0d      	ldr	r3, [pc, #52]	@ (800cad0 <std+0x5c>)
 800ca9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ca9e:	4b0d      	ldr	r3, [pc, #52]	@ (800cad4 <std+0x60>)
 800caa0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800caa2:	4b0d      	ldr	r3, [pc, #52]	@ (800cad8 <std+0x64>)
 800caa4:	6323      	str	r3, [r4, #48]	@ 0x30
 800caa6:	4b0d      	ldr	r3, [pc, #52]	@ (800cadc <std+0x68>)
 800caa8:	6224      	str	r4, [r4, #32]
 800caaa:	429c      	cmp	r4, r3
 800caac:	d006      	beq.n	800cabc <std+0x48>
 800caae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cab2:	4294      	cmp	r4, r2
 800cab4:	d002      	beq.n	800cabc <std+0x48>
 800cab6:	33d0      	adds	r3, #208	@ 0xd0
 800cab8:	429c      	cmp	r4, r3
 800caba:	d105      	bne.n	800cac8 <std+0x54>
 800cabc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cac4:	f000 b9b0 	b.w	800ce28 <__retarget_lock_init_recursive>
 800cac8:	bd10      	pop	{r4, pc}
 800caca:	bf00      	nop
 800cacc:	0800cca9 	.word	0x0800cca9
 800cad0:	0800cccb 	.word	0x0800cccb
 800cad4:	0800cd03 	.word	0x0800cd03
 800cad8:	0800cd27 	.word	0x0800cd27
 800cadc:	200018ac 	.word	0x200018ac

0800cae0 <stdio_exit_handler>:
 800cae0:	4a02      	ldr	r2, [pc, #8]	@ (800caec <stdio_exit_handler+0xc>)
 800cae2:	4903      	ldr	r1, [pc, #12]	@ (800caf0 <stdio_exit_handler+0x10>)
 800cae4:	4803      	ldr	r0, [pc, #12]	@ (800caf4 <stdio_exit_handler+0x14>)
 800cae6:	f000 b869 	b.w	800cbbc <_fwalk_sglue>
 800caea:	bf00      	nop
 800caec:	200001f4 	.word	0x200001f4
 800caf0:	0800f705 	.word	0x0800f705
 800caf4:	20000204 	.word	0x20000204

0800caf8 <cleanup_stdio>:
 800caf8:	6841      	ldr	r1, [r0, #4]
 800cafa:	4b0c      	ldr	r3, [pc, #48]	@ (800cb2c <cleanup_stdio+0x34>)
 800cafc:	4299      	cmp	r1, r3
 800cafe:	b510      	push	{r4, lr}
 800cb00:	4604      	mov	r4, r0
 800cb02:	d001      	beq.n	800cb08 <cleanup_stdio+0x10>
 800cb04:	f002 fdfe 	bl	800f704 <_fflush_r>
 800cb08:	68a1      	ldr	r1, [r4, #8]
 800cb0a:	4b09      	ldr	r3, [pc, #36]	@ (800cb30 <cleanup_stdio+0x38>)
 800cb0c:	4299      	cmp	r1, r3
 800cb0e:	d002      	beq.n	800cb16 <cleanup_stdio+0x1e>
 800cb10:	4620      	mov	r0, r4
 800cb12:	f002 fdf7 	bl	800f704 <_fflush_r>
 800cb16:	68e1      	ldr	r1, [r4, #12]
 800cb18:	4b06      	ldr	r3, [pc, #24]	@ (800cb34 <cleanup_stdio+0x3c>)
 800cb1a:	4299      	cmp	r1, r3
 800cb1c:	d004      	beq.n	800cb28 <cleanup_stdio+0x30>
 800cb1e:	4620      	mov	r0, r4
 800cb20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb24:	f002 bdee 	b.w	800f704 <_fflush_r>
 800cb28:	bd10      	pop	{r4, pc}
 800cb2a:	bf00      	nop
 800cb2c:	200018ac 	.word	0x200018ac
 800cb30:	20001914 	.word	0x20001914
 800cb34:	2000197c 	.word	0x2000197c

0800cb38 <global_stdio_init.part.0>:
 800cb38:	b510      	push	{r4, lr}
 800cb3a:	4b0b      	ldr	r3, [pc, #44]	@ (800cb68 <global_stdio_init.part.0+0x30>)
 800cb3c:	4c0b      	ldr	r4, [pc, #44]	@ (800cb6c <global_stdio_init.part.0+0x34>)
 800cb3e:	4a0c      	ldr	r2, [pc, #48]	@ (800cb70 <global_stdio_init.part.0+0x38>)
 800cb40:	601a      	str	r2, [r3, #0]
 800cb42:	4620      	mov	r0, r4
 800cb44:	2200      	movs	r2, #0
 800cb46:	2104      	movs	r1, #4
 800cb48:	f7ff ff94 	bl	800ca74 <std>
 800cb4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cb50:	2201      	movs	r2, #1
 800cb52:	2109      	movs	r1, #9
 800cb54:	f7ff ff8e 	bl	800ca74 <std>
 800cb58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cb5c:	2202      	movs	r2, #2
 800cb5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb62:	2112      	movs	r1, #18
 800cb64:	f7ff bf86 	b.w	800ca74 <std>
 800cb68:	200019e4 	.word	0x200019e4
 800cb6c:	200018ac 	.word	0x200018ac
 800cb70:	0800cae1 	.word	0x0800cae1

0800cb74 <__sfp_lock_acquire>:
 800cb74:	4801      	ldr	r0, [pc, #4]	@ (800cb7c <__sfp_lock_acquire+0x8>)
 800cb76:	f000 b958 	b.w	800ce2a <__retarget_lock_acquire_recursive>
 800cb7a:	bf00      	nop
 800cb7c:	200019ed 	.word	0x200019ed

0800cb80 <__sfp_lock_release>:
 800cb80:	4801      	ldr	r0, [pc, #4]	@ (800cb88 <__sfp_lock_release+0x8>)
 800cb82:	f000 b953 	b.w	800ce2c <__retarget_lock_release_recursive>
 800cb86:	bf00      	nop
 800cb88:	200019ed 	.word	0x200019ed

0800cb8c <__sinit>:
 800cb8c:	b510      	push	{r4, lr}
 800cb8e:	4604      	mov	r4, r0
 800cb90:	f7ff fff0 	bl	800cb74 <__sfp_lock_acquire>
 800cb94:	6a23      	ldr	r3, [r4, #32]
 800cb96:	b11b      	cbz	r3, 800cba0 <__sinit+0x14>
 800cb98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb9c:	f7ff bff0 	b.w	800cb80 <__sfp_lock_release>
 800cba0:	4b04      	ldr	r3, [pc, #16]	@ (800cbb4 <__sinit+0x28>)
 800cba2:	6223      	str	r3, [r4, #32]
 800cba4:	4b04      	ldr	r3, [pc, #16]	@ (800cbb8 <__sinit+0x2c>)
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d1f5      	bne.n	800cb98 <__sinit+0xc>
 800cbac:	f7ff ffc4 	bl	800cb38 <global_stdio_init.part.0>
 800cbb0:	e7f2      	b.n	800cb98 <__sinit+0xc>
 800cbb2:	bf00      	nop
 800cbb4:	0800caf9 	.word	0x0800caf9
 800cbb8:	200019e4 	.word	0x200019e4

0800cbbc <_fwalk_sglue>:
 800cbbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbc0:	4607      	mov	r7, r0
 800cbc2:	4688      	mov	r8, r1
 800cbc4:	4614      	mov	r4, r2
 800cbc6:	2600      	movs	r6, #0
 800cbc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cbcc:	f1b9 0901 	subs.w	r9, r9, #1
 800cbd0:	d505      	bpl.n	800cbde <_fwalk_sglue+0x22>
 800cbd2:	6824      	ldr	r4, [r4, #0]
 800cbd4:	2c00      	cmp	r4, #0
 800cbd6:	d1f7      	bne.n	800cbc8 <_fwalk_sglue+0xc>
 800cbd8:	4630      	mov	r0, r6
 800cbda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbde:	89ab      	ldrh	r3, [r5, #12]
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	d907      	bls.n	800cbf4 <_fwalk_sglue+0x38>
 800cbe4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cbe8:	3301      	adds	r3, #1
 800cbea:	d003      	beq.n	800cbf4 <_fwalk_sglue+0x38>
 800cbec:	4629      	mov	r1, r5
 800cbee:	4638      	mov	r0, r7
 800cbf0:	47c0      	blx	r8
 800cbf2:	4306      	orrs	r6, r0
 800cbf4:	3568      	adds	r5, #104	@ 0x68
 800cbf6:	e7e9      	b.n	800cbcc <_fwalk_sglue+0x10>

0800cbf8 <sniprintf>:
 800cbf8:	b40c      	push	{r2, r3}
 800cbfa:	b530      	push	{r4, r5, lr}
 800cbfc:	4b18      	ldr	r3, [pc, #96]	@ (800cc60 <sniprintf+0x68>)
 800cbfe:	1e0c      	subs	r4, r1, #0
 800cc00:	681d      	ldr	r5, [r3, #0]
 800cc02:	b09d      	sub	sp, #116	@ 0x74
 800cc04:	da08      	bge.n	800cc18 <sniprintf+0x20>
 800cc06:	238b      	movs	r3, #139	@ 0x8b
 800cc08:	602b      	str	r3, [r5, #0]
 800cc0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc0e:	b01d      	add	sp, #116	@ 0x74
 800cc10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc14:	b002      	add	sp, #8
 800cc16:	4770      	bx	lr
 800cc18:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800cc1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cc20:	f04f 0300 	mov.w	r3, #0
 800cc24:	931b      	str	r3, [sp, #108]	@ 0x6c
 800cc26:	bf14      	ite	ne
 800cc28:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800cc2c:	4623      	moveq	r3, r4
 800cc2e:	9304      	str	r3, [sp, #16]
 800cc30:	9307      	str	r3, [sp, #28]
 800cc32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cc36:	9002      	str	r0, [sp, #8]
 800cc38:	9006      	str	r0, [sp, #24]
 800cc3a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cc3e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cc40:	ab21      	add	r3, sp, #132	@ 0x84
 800cc42:	a902      	add	r1, sp, #8
 800cc44:	4628      	mov	r0, r5
 800cc46:	9301      	str	r3, [sp, #4]
 800cc48:	f002 fbdc 	bl	800f404 <_svfiprintf_r>
 800cc4c:	1c43      	adds	r3, r0, #1
 800cc4e:	bfbc      	itt	lt
 800cc50:	238b      	movlt	r3, #139	@ 0x8b
 800cc52:	602b      	strlt	r3, [r5, #0]
 800cc54:	2c00      	cmp	r4, #0
 800cc56:	d0da      	beq.n	800cc0e <sniprintf+0x16>
 800cc58:	9b02      	ldr	r3, [sp, #8]
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	701a      	strb	r2, [r3, #0]
 800cc5e:	e7d6      	b.n	800cc0e <sniprintf+0x16>
 800cc60:	20000200 	.word	0x20000200

0800cc64 <siprintf>:
 800cc64:	b40e      	push	{r1, r2, r3}
 800cc66:	b510      	push	{r4, lr}
 800cc68:	b09d      	sub	sp, #116	@ 0x74
 800cc6a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800cc6c:	9002      	str	r0, [sp, #8]
 800cc6e:	9006      	str	r0, [sp, #24]
 800cc70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cc74:	480a      	ldr	r0, [pc, #40]	@ (800cca0 <siprintf+0x3c>)
 800cc76:	9107      	str	r1, [sp, #28]
 800cc78:	9104      	str	r1, [sp, #16]
 800cc7a:	490a      	ldr	r1, [pc, #40]	@ (800cca4 <siprintf+0x40>)
 800cc7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc80:	9105      	str	r1, [sp, #20]
 800cc82:	2400      	movs	r4, #0
 800cc84:	a902      	add	r1, sp, #8
 800cc86:	6800      	ldr	r0, [r0, #0]
 800cc88:	9301      	str	r3, [sp, #4]
 800cc8a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800cc8c:	f002 fbba 	bl	800f404 <_svfiprintf_r>
 800cc90:	9b02      	ldr	r3, [sp, #8]
 800cc92:	701c      	strb	r4, [r3, #0]
 800cc94:	b01d      	add	sp, #116	@ 0x74
 800cc96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc9a:	b003      	add	sp, #12
 800cc9c:	4770      	bx	lr
 800cc9e:	bf00      	nop
 800cca0:	20000200 	.word	0x20000200
 800cca4:	ffff0208 	.word	0xffff0208

0800cca8 <__sread>:
 800cca8:	b510      	push	{r4, lr}
 800ccaa:	460c      	mov	r4, r1
 800ccac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccb0:	f000 f86c 	bl	800cd8c <_read_r>
 800ccb4:	2800      	cmp	r0, #0
 800ccb6:	bfab      	itete	ge
 800ccb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ccba:	89a3      	ldrhlt	r3, [r4, #12]
 800ccbc:	181b      	addge	r3, r3, r0
 800ccbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ccc2:	bfac      	ite	ge
 800ccc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ccc6:	81a3      	strhlt	r3, [r4, #12]
 800ccc8:	bd10      	pop	{r4, pc}

0800ccca <__swrite>:
 800ccca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccce:	461f      	mov	r7, r3
 800ccd0:	898b      	ldrh	r3, [r1, #12]
 800ccd2:	05db      	lsls	r3, r3, #23
 800ccd4:	4605      	mov	r5, r0
 800ccd6:	460c      	mov	r4, r1
 800ccd8:	4616      	mov	r6, r2
 800ccda:	d505      	bpl.n	800cce8 <__swrite+0x1e>
 800ccdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cce0:	2302      	movs	r3, #2
 800cce2:	2200      	movs	r2, #0
 800cce4:	f000 f840 	bl	800cd68 <_lseek_r>
 800cce8:	89a3      	ldrh	r3, [r4, #12]
 800ccea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ccf2:	81a3      	strh	r3, [r4, #12]
 800ccf4:	4632      	mov	r2, r6
 800ccf6:	463b      	mov	r3, r7
 800ccf8:	4628      	mov	r0, r5
 800ccfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccfe:	f000 b857 	b.w	800cdb0 <_write_r>

0800cd02 <__sseek>:
 800cd02:	b510      	push	{r4, lr}
 800cd04:	460c      	mov	r4, r1
 800cd06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd0a:	f000 f82d 	bl	800cd68 <_lseek_r>
 800cd0e:	1c43      	adds	r3, r0, #1
 800cd10:	89a3      	ldrh	r3, [r4, #12]
 800cd12:	bf15      	itete	ne
 800cd14:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cd16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cd1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cd1e:	81a3      	strheq	r3, [r4, #12]
 800cd20:	bf18      	it	ne
 800cd22:	81a3      	strhne	r3, [r4, #12]
 800cd24:	bd10      	pop	{r4, pc}

0800cd26 <__sclose>:
 800cd26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd2a:	f000 b80d 	b.w	800cd48 <_close_r>

0800cd2e <memset>:
 800cd2e:	4402      	add	r2, r0
 800cd30:	4603      	mov	r3, r0
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d100      	bne.n	800cd38 <memset+0xa>
 800cd36:	4770      	bx	lr
 800cd38:	f803 1b01 	strb.w	r1, [r3], #1
 800cd3c:	e7f9      	b.n	800cd32 <memset+0x4>
	...

0800cd40 <_localeconv_r>:
 800cd40:	4800      	ldr	r0, [pc, #0]	@ (800cd44 <_localeconv_r+0x4>)
 800cd42:	4770      	bx	lr
 800cd44:	20000340 	.word	0x20000340

0800cd48 <_close_r>:
 800cd48:	b538      	push	{r3, r4, r5, lr}
 800cd4a:	4d06      	ldr	r5, [pc, #24]	@ (800cd64 <_close_r+0x1c>)
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	4604      	mov	r4, r0
 800cd50:	4608      	mov	r0, r1
 800cd52:	602b      	str	r3, [r5, #0]
 800cd54:	f7f5 f8c6 	bl	8001ee4 <_close>
 800cd58:	1c43      	adds	r3, r0, #1
 800cd5a:	d102      	bne.n	800cd62 <_close_r+0x1a>
 800cd5c:	682b      	ldr	r3, [r5, #0]
 800cd5e:	b103      	cbz	r3, 800cd62 <_close_r+0x1a>
 800cd60:	6023      	str	r3, [r4, #0]
 800cd62:	bd38      	pop	{r3, r4, r5, pc}
 800cd64:	200019e8 	.word	0x200019e8

0800cd68 <_lseek_r>:
 800cd68:	b538      	push	{r3, r4, r5, lr}
 800cd6a:	4d07      	ldr	r5, [pc, #28]	@ (800cd88 <_lseek_r+0x20>)
 800cd6c:	4604      	mov	r4, r0
 800cd6e:	4608      	mov	r0, r1
 800cd70:	4611      	mov	r1, r2
 800cd72:	2200      	movs	r2, #0
 800cd74:	602a      	str	r2, [r5, #0]
 800cd76:	461a      	mov	r2, r3
 800cd78:	f7f5 f8db 	bl	8001f32 <_lseek>
 800cd7c:	1c43      	adds	r3, r0, #1
 800cd7e:	d102      	bne.n	800cd86 <_lseek_r+0x1e>
 800cd80:	682b      	ldr	r3, [r5, #0]
 800cd82:	b103      	cbz	r3, 800cd86 <_lseek_r+0x1e>
 800cd84:	6023      	str	r3, [r4, #0]
 800cd86:	bd38      	pop	{r3, r4, r5, pc}
 800cd88:	200019e8 	.word	0x200019e8

0800cd8c <_read_r>:
 800cd8c:	b538      	push	{r3, r4, r5, lr}
 800cd8e:	4d07      	ldr	r5, [pc, #28]	@ (800cdac <_read_r+0x20>)
 800cd90:	4604      	mov	r4, r0
 800cd92:	4608      	mov	r0, r1
 800cd94:	4611      	mov	r1, r2
 800cd96:	2200      	movs	r2, #0
 800cd98:	602a      	str	r2, [r5, #0]
 800cd9a:	461a      	mov	r2, r3
 800cd9c:	f7f5 f869 	bl	8001e72 <_read>
 800cda0:	1c43      	adds	r3, r0, #1
 800cda2:	d102      	bne.n	800cdaa <_read_r+0x1e>
 800cda4:	682b      	ldr	r3, [r5, #0]
 800cda6:	b103      	cbz	r3, 800cdaa <_read_r+0x1e>
 800cda8:	6023      	str	r3, [r4, #0]
 800cdaa:	bd38      	pop	{r3, r4, r5, pc}
 800cdac:	200019e8 	.word	0x200019e8

0800cdb0 <_write_r>:
 800cdb0:	b538      	push	{r3, r4, r5, lr}
 800cdb2:	4d07      	ldr	r5, [pc, #28]	@ (800cdd0 <_write_r+0x20>)
 800cdb4:	4604      	mov	r4, r0
 800cdb6:	4608      	mov	r0, r1
 800cdb8:	4611      	mov	r1, r2
 800cdba:	2200      	movs	r2, #0
 800cdbc:	602a      	str	r2, [r5, #0]
 800cdbe:	461a      	mov	r2, r3
 800cdc0:	f7f5 f874 	bl	8001eac <_write>
 800cdc4:	1c43      	adds	r3, r0, #1
 800cdc6:	d102      	bne.n	800cdce <_write_r+0x1e>
 800cdc8:	682b      	ldr	r3, [r5, #0]
 800cdca:	b103      	cbz	r3, 800cdce <_write_r+0x1e>
 800cdcc:	6023      	str	r3, [r4, #0]
 800cdce:	bd38      	pop	{r3, r4, r5, pc}
 800cdd0:	200019e8 	.word	0x200019e8

0800cdd4 <__errno>:
 800cdd4:	4b01      	ldr	r3, [pc, #4]	@ (800cddc <__errno+0x8>)
 800cdd6:	6818      	ldr	r0, [r3, #0]
 800cdd8:	4770      	bx	lr
 800cdda:	bf00      	nop
 800cddc:	20000200 	.word	0x20000200

0800cde0 <__libc_init_array>:
 800cde0:	b570      	push	{r4, r5, r6, lr}
 800cde2:	4d0d      	ldr	r5, [pc, #52]	@ (800ce18 <__libc_init_array+0x38>)
 800cde4:	4c0d      	ldr	r4, [pc, #52]	@ (800ce1c <__libc_init_array+0x3c>)
 800cde6:	1b64      	subs	r4, r4, r5
 800cde8:	10a4      	asrs	r4, r4, #2
 800cdea:	2600      	movs	r6, #0
 800cdec:	42a6      	cmp	r6, r4
 800cdee:	d109      	bne.n	800ce04 <__libc_init_array+0x24>
 800cdf0:	4d0b      	ldr	r5, [pc, #44]	@ (800ce20 <__libc_init_array+0x40>)
 800cdf2:	4c0c      	ldr	r4, [pc, #48]	@ (800ce24 <__libc_init_array+0x44>)
 800cdf4:	f003 fb76 	bl	80104e4 <_init>
 800cdf8:	1b64      	subs	r4, r4, r5
 800cdfa:	10a4      	asrs	r4, r4, #2
 800cdfc:	2600      	movs	r6, #0
 800cdfe:	42a6      	cmp	r6, r4
 800ce00:	d105      	bne.n	800ce0e <__libc_init_array+0x2e>
 800ce02:	bd70      	pop	{r4, r5, r6, pc}
 800ce04:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce08:	4798      	blx	r3
 800ce0a:	3601      	adds	r6, #1
 800ce0c:	e7ee      	b.n	800cdec <__libc_init_array+0xc>
 800ce0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce12:	4798      	blx	r3
 800ce14:	3601      	adds	r6, #1
 800ce16:	e7f2      	b.n	800cdfe <__libc_init_array+0x1e>
 800ce18:	08010c5c 	.word	0x08010c5c
 800ce1c:	08010c5c 	.word	0x08010c5c
 800ce20:	08010c5c 	.word	0x08010c5c
 800ce24:	08010c60 	.word	0x08010c60

0800ce28 <__retarget_lock_init_recursive>:
 800ce28:	4770      	bx	lr

0800ce2a <__retarget_lock_acquire_recursive>:
 800ce2a:	4770      	bx	lr

0800ce2c <__retarget_lock_release_recursive>:
 800ce2c:	4770      	bx	lr
	...

0800ce30 <nanf>:
 800ce30:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ce38 <nanf+0x8>
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop
 800ce38:	7fc00000 	.word	0x7fc00000

0800ce3c <quorem>:
 800ce3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce40:	6903      	ldr	r3, [r0, #16]
 800ce42:	690c      	ldr	r4, [r1, #16]
 800ce44:	42a3      	cmp	r3, r4
 800ce46:	4607      	mov	r7, r0
 800ce48:	db7e      	blt.n	800cf48 <quorem+0x10c>
 800ce4a:	3c01      	subs	r4, #1
 800ce4c:	f101 0814 	add.w	r8, r1, #20
 800ce50:	00a3      	lsls	r3, r4, #2
 800ce52:	f100 0514 	add.w	r5, r0, #20
 800ce56:	9300      	str	r3, [sp, #0]
 800ce58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce5c:	9301      	str	r3, [sp, #4]
 800ce5e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ce62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce66:	3301      	adds	r3, #1
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ce6e:	fbb2 f6f3 	udiv	r6, r2, r3
 800ce72:	d32e      	bcc.n	800ced2 <quorem+0x96>
 800ce74:	f04f 0a00 	mov.w	sl, #0
 800ce78:	46c4      	mov	ip, r8
 800ce7a:	46ae      	mov	lr, r5
 800ce7c:	46d3      	mov	fp, sl
 800ce7e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ce82:	b298      	uxth	r0, r3
 800ce84:	fb06 a000 	mla	r0, r6, r0, sl
 800ce88:	0c02      	lsrs	r2, r0, #16
 800ce8a:	0c1b      	lsrs	r3, r3, #16
 800ce8c:	fb06 2303 	mla	r3, r6, r3, r2
 800ce90:	f8de 2000 	ldr.w	r2, [lr]
 800ce94:	b280      	uxth	r0, r0
 800ce96:	b292      	uxth	r2, r2
 800ce98:	1a12      	subs	r2, r2, r0
 800ce9a:	445a      	add	r2, fp
 800ce9c:	f8de 0000 	ldr.w	r0, [lr]
 800cea0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cea4:	b29b      	uxth	r3, r3
 800cea6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ceaa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ceae:	b292      	uxth	r2, r2
 800ceb0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ceb4:	45e1      	cmp	r9, ip
 800ceb6:	f84e 2b04 	str.w	r2, [lr], #4
 800ceba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cebe:	d2de      	bcs.n	800ce7e <quorem+0x42>
 800cec0:	9b00      	ldr	r3, [sp, #0]
 800cec2:	58eb      	ldr	r3, [r5, r3]
 800cec4:	b92b      	cbnz	r3, 800ced2 <quorem+0x96>
 800cec6:	9b01      	ldr	r3, [sp, #4]
 800cec8:	3b04      	subs	r3, #4
 800ceca:	429d      	cmp	r5, r3
 800cecc:	461a      	mov	r2, r3
 800cece:	d32f      	bcc.n	800cf30 <quorem+0xf4>
 800ced0:	613c      	str	r4, [r7, #16]
 800ced2:	4638      	mov	r0, r7
 800ced4:	f001 f9c8 	bl	800e268 <__mcmp>
 800ced8:	2800      	cmp	r0, #0
 800ceda:	db25      	blt.n	800cf28 <quorem+0xec>
 800cedc:	4629      	mov	r1, r5
 800cede:	2000      	movs	r0, #0
 800cee0:	f858 2b04 	ldr.w	r2, [r8], #4
 800cee4:	f8d1 c000 	ldr.w	ip, [r1]
 800cee8:	fa1f fe82 	uxth.w	lr, r2
 800ceec:	fa1f f38c 	uxth.w	r3, ip
 800cef0:	eba3 030e 	sub.w	r3, r3, lr
 800cef4:	4403      	add	r3, r0
 800cef6:	0c12      	lsrs	r2, r2, #16
 800cef8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cefc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cf00:	b29b      	uxth	r3, r3
 800cf02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf06:	45c1      	cmp	r9, r8
 800cf08:	f841 3b04 	str.w	r3, [r1], #4
 800cf0c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cf10:	d2e6      	bcs.n	800cee0 <quorem+0xa4>
 800cf12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cf16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cf1a:	b922      	cbnz	r2, 800cf26 <quorem+0xea>
 800cf1c:	3b04      	subs	r3, #4
 800cf1e:	429d      	cmp	r5, r3
 800cf20:	461a      	mov	r2, r3
 800cf22:	d30b      	bcc.n	800cf3c <quorem+0x100>
 800cf24:	613c      	str	r4, [r7, #16]
 800cf26:	3601      	adds	r6, #1
 800cf28:	4630      	mov	r0, r6
 800cf2a:	b003      	add	sp, #12
 800cf2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf30:	6812      	ldr	r2, [r2, #0]
 800cf32:	3b04      	subs	r3, #4
 800cf34:	2a00      	cmp	r2, #0
 800cf36:	d1cb      	bne.n	800ced0 <quorem+0x94>
 800cf38:	3c01      	subs	r4, #1
 800cf3a:	e7c6      	b.n	800ceca <quorem+0x8e>
 800cf3c:	6812      	ldr	r2, [r2, #0]
 800cf3e:	3b04      	subs	r3, #4
 800cf40:	2a00      	cmp	r2, #0
 800cf42:	d1ef      	bne.n	800cf24 <quorem+0xe8>
 800cf44:	3c01      	subs	r4, #1
 800cf46:	e7ea      	b.n	800cf1e <quorem+0xe2>
 800cf48:	2000      	movs	r0, #0
 800cf4a:	e7ee      	b.n	800cf2a <quorem+0xee>
 800cf4c:	0000      	movs	r0, r0
	...

0800cf50 <_dtoa_r>:
 800cf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf54:	69c7      	ldr	r7, [r0, #28]
 800cf56:	b097      	sub	sp, #92	@ 0x5c
 800cf58:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cf5c:	ec55 4b10 	vmov	r4, r5, d0
 800cf60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cf62:	9107      	str	r1, [sp, #28]
 800cf64:	4681      	mov	r9, r0
 800cf66:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf68:	9311      	str	r3, [sp, #68]	@ 0x44
 800cf6a:	b97f      	cbnz	r7, 800cf8c <_dtoa_r+0x3c>
 800cf6c:	2010      	movs	r0, #16
 800cf6e:	f000 fe09 	bl	800db84 <malloc>
 800cf72:	4602      	mov	r2, r0
 800cf74:	f8c9 001c 	str.w	r0, [r9, #28]
 800cf78:	b920      	cbnz	r0, 800cf84 <_dtoa_r+0x34>
 800cf7a:	4ba9      	ldr	r3, [pc, #676]	@ (800d220 <_dtoa_r+0x2d0>)
 800cf7c:	21ef      	movs	r1, #239	@ 0xef
 800cf7e:	48a9      	ldr	r0, [pc, #676]	@ (800d224 <_dtoa_r+0x2d4>)
 800cf80:	f002 fc3a 	bl	800f7f8 <__assert_func>
 800cf84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cf88:	6007      	str	r7, [r0, #0]
 800cf8a:	60c7      	str	r7, [r0, #12]
 800cf8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cf90:	6819      	ldr	r1, [r3, #0]
 800cf92:	b159      	cbz	r1, 800cfac <_dtoa_r+0x5c>
 800cf94:	685a      	ldr	r2, [r3, #4]
 800cf96:	604a      	str	r2, [r1, #4]
 800cf98:	2301      	movs	r3, #1
 800cf9a:	4093      	lsls	r3, r2
 800cf9c:	608b      	str	r3, [r1, #8]
 800cf9e:	4648      	mov	r0, r9
 800cfa0:	f000 fee6 	bl	800dd70 <_Bfree>
 800cfa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	601a      	str	r2, [r3, #0]
 800cfac:	1e2b      	subs	r3, r5, #0
 800cfae:	bfb9      	ittee	lt
 800cfb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cfb4:	9305      	strlt	r3, [sp, #20]
 800cfb6:	2300      	movge	r3, #0
 800cfb8:	6033      	strge	r3, [r6, #0]
 800cfba:	9f05      	ldr	r7, [sp, #20]
 800cfbc:	4b9a      	ldr	r3, [pc, #616]	@ (800d228 <_dtoa_r+0x2d8>)
 800cfbe:	bfbc      	itt	lt
 800cfc0:	2201      	movlt	r2, #1
 800cfc2:	6032      	strlt	r2, [r6, #0]
 800cfc4:	43bb      	bics	r3, r7
 800cfc6:	d112      	bne.n	800cfee <_dtoa_r+0x9e>
 800cfc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cfca:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cfce:	6013      	str	r3, [r2, #0]
 800cfd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cfd4:	4323      	orrs	r3, r4
 800cfd6:	f000 855a 	beq.w	800da8e <_dtoa_r+0xb3e>
 800cfda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cfdc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d23c <_dtoa_r+0x2ec>
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	f000 855c 	beq.w	800da9e <_dtoa_r+0xb4e>
 800cfe6:	f10a 0303 	add.w	r3, sl, #3
 800cfea:	f000 bd56 	b.w	800da9a <_dtoa_r+0xb4a>
 800cfee:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cff2:	2200      	movs	r2, #0
 800cff4:	ec51 0b17 	vmov	r0, r1, d7
 800cff8:	2300      	movs	r3, #0
 800cffa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800cffe:	f7f3 fd6b 	bl	8000ad8 <__aeabi_dcmpeq>
 800d002:	4680      	mov	r8, r0
 800d004:	b158      	cbz	r0, 800d01e <_dtoa_r+0xce>
 800d006:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d008:	2301      	movs	r3, #1
 800d00a:	6013      	str	r3, [r2, #0]
 800d00c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d00e:	b113      	cbz	r3, 800d016 <_dtoa_r+0xc6>
 800d010:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d012:	4b86      	ldr	r3, [pc, #536]	@ (800d22c <_dtoa_r+0x2dc>)
 800d014:	6013      	str	r3, [r2, #0]
 800d016:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d240 <_dtoa_r+0x2f0>
 800d01a:	f000 bd40 	b.w	800da9e <_dtoa_r+0xb4e>
 800d01e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d022:	aa14      	add	r2, sp, #80	@ 0x50
 800d024:	a915      	add	r1, sp, #84	@ 0x54
 800d026:	4648      	mov	r0, r9
 800d028:	f001 fa3e 	bl	800e4a8 <__d2b>
 800d02c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d030:	9002      	str	r0, [sp, #8]
 800d032:	2e00      	cmp	r6, #0
 800d034:	d078      	beq.n	800d128 <_dtoa_r+0x1d8>
 800d036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d038:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d03c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d040:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d044:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d048:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d04c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d050:	4619      	mov	r1, r3
 800d052:	2200      	movs	r2, #0
 800d054:	4b76      	ldr	r3, [pc, #472]	@ (800d230 <_dtoa_r+0x2e0>)
 800d056:	f7f3 f91f 	bl	8000298 <__aeabi_dsub>
 800d05a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d208 <_dtoa_r+0x2b8>)
 800d05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d060:	f7f3 fad2 	bl	8000608 <__aeabi_dmul>
 800d064:	a36a      	add	r3, pc, #424	@ (adr r3, 800d210 <_dtoa_r+0x2c0>)
 800d066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06a:	f7f3 f917 	bl	800029c <__adddf3>
 800d06e:	4604      	mov	r4, r0
 800d070:	4630      	mov	r0, r6
 800d072:	460d      	mov	r5, r1
 800d074:	f7f3 fa5e 	bl	8000534 <__aeabi_i2d>
 800d078:	a367      	add	r3, pc, #412	@ (adr r3, 800d218 <_dtoa_r+0x2c8>)
 800d07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d07e:	f7f3 fac3 	bl	8000608 <__aeabi_dmul>
 800d082:	4602      	mov	r2, r0
 800d084:	460b      	mov	r3, r1
 800d086:	4620      	mov	r0, r4
 800d088:	4629      	mov	r1, r5
 800d08a:	f7f3 f907 	bl	800029c <__adddf3>
 800d08e:	4604      	mov	r4, r0
 800d090:	460d      	mov	r5, r1
 800d092:	f7f3 fd69 	bl	8000b68 <__aeabi_d2iz>
 800d096:	2200      	movs	r2, #0
 800d098:	4607      	mov	r7, r0
 800d09a:	2300      	movs	r3, #0
 800d09c:	4620      	mov	r0, r4
 800d09e:	4629      	mov	r1, r5
 800d0a0:	f7f3 fd24 	bl	8000aec <__aeabi_dcmplt>
 800d0a4:	b140      	cbz	r0, 800d0b8 <_dtoa_r+0x168>
 800d0a6:	4638      	mov	r0, r7
 800d0a8:	f7f3 fa44 	bl	8000534 <__aeabi_i2d>
 800d0ac:	4622      	mov	r2, r4
 800d0ae:	462b      	mov	r3, r5
 800d0b0:	f7f3 fd12 	bl	8000ad8 <__aeabi_dcmpeq>
 800d0b4:	b900      	cbnz	r0, 800d0b8 <_dtoa_r+0x168>
 800d0b6:	3f01      	subs	r7, #1
 800d0b8:	2f16      	cmp	r7, #22
 800d0ba:	d852      	bhi.n	800d162 <_dtoa_r+0x212>
 800d0bc:	4b5d      	ldr	r3, [pc, #372]	@ (800d234 <_dtoa_r+0x2e4>)
 800d0be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d0ca:	f7f3 fd0f 	bl	8000aec <__aeabi_dcmplt>
 800d0ce:	2800      	cmp	r0, #0
 800d0d0:	d049      	beq.n	800d166 <_dtoa_r+0x216>
 800d0d2:	3f01      	subs	r7, #1
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800d0d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d0da:	1b9b      	subs	r3, r3, r6
 800d0dc:	1e5a      	subs	r2, r3, #1
 800d0de:	bf45      	ittet	mi
 800d0e0:	f1c3 0301 	rsbmi	r3, r3, #1
 800d0e4:	9300      	strmi	r3, [sp, #0]
 800d0e6:	2300      	movpl	r3, #0
 800d0e8:	2300      	movmi	r3, #0
 800d0ea:	9206      	str	r2, [sp, #24]
 800d0ec:	bf54      	ite	pl
 800d0ee:	9300      	strpl	r3, [sp, #0]
 800d0f0:	9306      	strmi	r3, [sp, #24]
 800d0f2:	2f00      	cmp	r7, #0
 800d0f4:	db39      	blt.n	800d16a <_dtoa_r+0x21a>
 800d0f6:	9b06      	ldr	r3, [sp, #24]
 800d0f8:	970d      	str	r7, [sp, #52]	@ 0x34
 800d0fa:	443b      	add	r3, r7
 800d0fc:	9306      	str	r3, [sp, #24]
 800d0fe:	2300      	movs	r3, #0
 800d100:	9308      	str	r3, [sp, #32]
 800d102:	9b07      	ldr	r3, [sp, #28]
 800d104:	2b09      	cmp	r3, #9
 800d106:	d863      	bhi.n	800d1d0 <_dtoa_r+0x280>
 800d108:	2b05      	cmp	r3, #5
 800d10a:	bfc4      	itt	gt
 800d10c:	3b04      	subgt	r3, #4
 800d10e:	9307      	strgt	r3, [sp, #28]
 800d110:	9b07      	ldr	r3, [sp, #28]
 800d112:	f1a3 0302 	sub.w	r3, r3, #2
 800d116:	bfcc      	ite	gt
 800d118:	2400      	movgt	r4, #0
 800d11a:	2401      	movle	r4, #1
 800d11c:	2b03      	cmp	r3, #3
 800d11e:	d863      	bhi.n	800d1e8 <_dtoa_r+0x298>
 800d120:	e8df f003 	tbb	[pc, r3]
 800d124:	2b375452 	.word	0x2b375452
 800d128:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d12c:	441e      	add	r6, r3
 800d12e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d132:	2b20      	cmp	r3, #32
 800d134:	bfc1      	itttt	gt
 800d136:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d13a:	409f      	lslgt	r7, r3
 800d13c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d140:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d144:	bfd6      	itet	le
 800d146:	f1c3 0320 	rsble	r3, r3, #32
 800d14a:	ea47 0003 	orrgt.w	r0, r7, r3
 800d14e:	fa04 f003 	lslle.w	r0, r4, r3
 800d152:	f7f3 f9df 	bl	8000514 <__aeabi_ui2d>
 800d156:	2201      	movs	r2, #1
 800d158:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d15c:	3e01      	subs	r6, #1
 800d15e:	9212      	str	r2, [sp, #72]	@ 0x48
 800d160:	e776      	b.n	800d050 <_dtoa_r+0x100>
 800d162:	2301      	movs	r3, #1
 800d164:	e7b7      	b.n	800d0d6 <_dtoa_r+0x186>
 800d166:	9010      	str	r0, [sp, #64]	@ 0x40
 800d168:	e7b6      	b.n	800d0d8 <_dtoa_r+0x188>
 800d16a:	9b00      	ldr	r3, [sp, #0]
 800d16c:	1bdb      	subs	r3, r3, r7
 800d16e:	9300      	str	r3, [sp, #0]
 800d170:	427b      	negs	r3, r7
 800d172:	9308      	str	r3, [sp, #32]
 800d174:	2300      	movs	r3, #0
 800d176:	930d      	str	r3, [sp, #52]	@ 0x34
 800d178:	e7c3      	b.n	800d102 <_dtoa_r+0x1b2>
 800d17a:	2301      	movs	r3, #1
 800d17c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d17e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d180:	eb07 0b03 	add.w	fp, r7, r3
 800d184:	f10b 0301 	add.w	r3, fp, #1
 800d188:	2b01      	cmp	r3, #1
 800d18a:	9303      	str	r3, [sp, #12]
 800d18c:	bfb8      	it	lt
 800d18e:	2301      	movlt	r3, #1
 800d190:	e006      	b.n	800d1a0 <_dtoa_r+0x250>
 800d192:	2301      	movs	r3, #1
 800d194:	9309      	str	r3, [sp, #36]	@ 0x24
 800d196:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d198:	2b00      	cmp	r3, #0
 800d19a:	dd28      	ble.n	800d1ee <_dtoa_r+0x29e>
 800d19c:	469b      	mov	fp, r3
 800d19e:	9303      	str	r3, [sp, #12]
 800d1a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d1a4:	2100      	movs	r1, #0
 800d1a6:	2204      	movs	r2, #4
 800d1a8:	f102 0514 	add.w	r5, r2, #20
 800d1ac:	429d      	cmp	r5, r3
 800d1ae:	d926      	bls.n	800d1fe <_dtoa_r+0x2ae>
 800d1b0:	6041      	str	r1, [r0, #4]
 800d1b2:	4648      	mov	r0, r9
 800d1b4:	f000 fd9c 	bl	800dcf0 <_Balloc>
 800d1b8:	4682      	mov	sl, r0
 800d1ba:	2800      	cmp	r0, #0
 800d1bc:	d142      	bne.n	800d244 <_dtoa_r+0x2f4>
 800d1be:	4b1e      	ldr	r3, [pc, #120]	@ (800d238 <_dtoa_r+0x2e8>)
 800d1c0:	4602      	mov	r2, r0
 800d1c2:	f240 11af 	movw	r1, #431	@ 0x1af
 800d1c6:	e6da      	b.n	800cf7e <_dtoa_r+0x2e>
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	e7e3      	b.n	800d194 <_dtoa_r+0x244>
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	e7d5      	b.n	800d17c <_dtoa_r+0x22c>
 800d1d0:	2401      	movs	r4, #1
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	9307      	str	r3, [sp, #28]
 800d1d6:	9409      	str	r4, [sp, #36]	@ 0x24
 800d1d8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d1dc:	2200      	movs	r2, #0
 800d1de:	f8cd b00c 	str.w	fp, [sp, #12]
 800d1e2:	2312      	movs	r3, #18
 800d1e4:	920c      	str	r2, [sp, #48]	@ 0x30
 800d1e6:	e7db      	b.n	800d1a0 <_dtoa_r+0x250>
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1ec:	e7f4      	b.n	800d1d8 <_dtoa_r+0x288>
 800d1ee:	f04f 0b01 	mov.w	fp, #1
 800d1f2:	f8cd b00c 	str.w	fp, [sp, #12]
 800d1f6:	465b      	mov	r3, fp
 800d1f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d1fc:	e7d0      	b.n	800d1a0 <_dtoa_r+0x250>
 800d1fe:	3101      	adds	r1, #1
 800d200:	0052      	lsls	r2, r2, #1
 800d202:	e7d1      	b.n	800d1a8 <_dtoa_r+0x258>
 800d204:	f3af 8000 	nop.w
 800d208:	636f4361 	.word	0x636f4361
 800d20c:	3fd287a7 	.word	0x3fd287a7
 800d210:	8b60c8b3 	.word	0x8b60c8b3
 800d214:	3fc68a28 	.word	0x3fc68a28
 800d218:	509f79fb 	.word	0x509f79fb
 800d21c:	3fd34413 	.word	0x3fd34413
 800d220:	0801086e 	.word	0x0801086e
 800d224:	08010885 	.word	0x08010885
 800d228:	7ff00000 	.word	0x7ff00000
 800d22c:	08010839 	.word	0x08010839
 800d230:	3ff80000 	.word	0x3ff80000
 800d234:	08010a38 	.word	0x08010a38
 800d238:	080108dd 	.word	0x080108dd
 800d23c:	0801086a 	.word	0x0801086a
 800d240:	08010838 	.word	0x08010838
 800d244:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d248:	6018      	str	r0, [r3, #0]
 800d24a:	9b03      	ldr	r3, [sp, #12]
 800d24c:	2b0e      	cmp	r3, #14
 800d24e:	f200 80a1 	bhi.w	800d394 <_dtoa_r+0x444>
 800d252:	2c00      	cmp	r4, #0
 800d254:	f000 809e 	beq.w	800d394 <_dtoa_r+0x444>
 800d258:	2f00      	cmp	r7, #0
 800d25a:	dd33      	ble.n	800d2c4 <_dtoa_r+0x374>
 800d25c:	4b9c      	ldr	r3, [pc, #624]	@ (800d4d0 <_dtoa_r+0x580>)
 800d25e:	f007 020f 	and.w	r2, r7, #15
 800d262:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d266:	ed93 7b00 	vldr	d7, [r3]
 800d26a:	05f8      	lsls	r0, r7, #23
 800d26c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d270:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d274:	d516      	bpl.n	800d2a4 <_dtoa_r+0x354>
 800d276:	4b97      	ldr	r3, [pc, #604]	@ (800d4d4 <_dtoa_r+0x584>)
 800d278:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d27c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d280:	f7f3 faec 	bl	800085c <__aeabi_ddiv>
 800d284:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d288:	f004 040f 	and.w	r4, r4, #15
 800d28c:	2603      	movs	r6, #3
 800d28e:	4d91      	ldr	r5, [pc, #580]	@ (800d4d4 <_dtoa_r+0x584>)
 800d290:	b954      	cbnz	r4, 800d2a8 <_dtoa_r+0x358>
 800d292:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d29a:	f7f3 fadf 	bl	800085c <__aeabi_ddiv>
 800d29e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2a2:	e028      	b.n	800d2f6 <_dtoa_r+0x3a6>
 800d2a4:	2602      	movs	r6, #2
 800d2a6:	e7f2      	b.n	800d28e <_dtoa_r+0x33e>
 800d2a8:	07e1      	lsls	r1, r4, #31
 800d2aa:	d508      	bpl.n	800d2be <_dtoa_r+0x36e>
 800d2ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d2b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d2b4:	f7f3 f9a8 	bl	8000608 <__aeabi_dmul>
 800d2b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d2bc:	3601      	adds	r6, #1
 800d2be:	1064      	asrs	r4, r4, #1
 800d2c0:	3508      	adds	r5, #8
 800d2c2:	e7e5      	b.n	800d290 <_dtoa_r+0x340>
 800d2c4:	f000 80af 	beq.w	800d426 <_dtoa_r+0x4d6>
 800d2c8:	427c      	negs	r4, r7
 800d2ca:	4b81      	ldr	r3, [pc, #516]	@ (800d4d0 <_dtoa_r+0x580>)
 800d2cc:	4d81      	ldr	r5, [pc, #516]	@ (800d4d4 <_dtoa_r+0x584>)
 800d2ce:	f004 020f 	and.w	r2, r4, #15
 800d2d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d2de:	f7f3 f993 	bl	8000608 <__aeabi_dmul>
 800d2e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2e6:	1124      	asrs	r4, r4, #4
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	2602      	movs	r6, #2
 800d2ec:	2c00      	cmp	r4, #0
 800d2ee:	f040 808f 	bne.w	800d410 <_dtoa_r+0x4c0>
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d1d3      	bne.n	800d29e <_dtoa_r+0x34e>
 800d2f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d2f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	f000 8094 	beq.w	800d42a <_dtoa_r+0x4da>
 800d302:	4b75      	ldr	r3, [pc, #468]	@ (800d4d8 <_dtoa_r+0x588>)
 800d304:	2200      	movs	r2, #0
 800d306:	4620      	mov	r0, r4
 800d308:	4629      	mov	r1, r5
 800d30a:	f7f3 fbef 	bl	8000aec <__aeabi_dcmplt>
 800d30e:	2800      	cmp	r0, #0
 800d310:	f000 808b 	beq.w	800d42a <_dtoa_r+0x4da>
 800d314:	9b03      	ldr	r3, [sp, #12]
 800d316:	2b00      	cmp	r3, #0
 800d318:	f000 8087 	beq.w	800d42a <_dtoa_r+0x4da>
 800d31c:	f1bb 0f00 	cmp.w	fp, #0
 800d320:	dd34      	ble.n	800d38c <_dtoa_r+0x43c>
 800d322:	4620      	mov	r0, r4
 800d324:	4b6d      	ldr	r3, [pc, #436]	@ (800d4dc <_dtoa_r+0x58c>)
 800d326:	2200      	movs	r2, #0
 800d328:	4629      	mov	r1, r5
 800d32a:	f7f3 f96d 	bl	8000608 <__aeabi_dmul>
 800d32e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d332:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d336:	3601      	adds	r6, #1
 800d338:	465c      	mov	r4, fp
 800d33a:	4630      	mov	r0, r6
 800d33c:	f7f3 f8fa 	bl	8000534 <__aeabi_i2d>
 800d340:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d344:	f7f3 f960 	bl	8000608 <__aeabi_dmul>
 800d348:	4b65      	ldr	r3, [pc, #404]	@ (800d4e0 <_dtoa_r+0x590>)
 800d34a:	2200      	movs	r2, #0
 800d34c:	f7f2 ffa6 	bl	800029c <__adddf3>
 800d350:	4605      	mov	r5, r0
 800d352:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d356:	2c00      	cmp	r4, #0
 800d358:	d16a      	bne.n	800d430 <_dtoa_r+0x4e0>
 800d35a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d35e:	4b61      	ldr	r3, [pc, #388]	@ (800d4e4 <_dtoa_r+0x594>)
 800d360:	2200      	movs	r2, #0
 800d362:	f7f2 ff99 	bl	8000298 <__aeabi_dsub>
 800d366:	4602      	mov	r2, r0
 800d368:	460b      	mov	r3, r1
 800d36a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d36e:	462a      	mov	r2, r5
 800d370:	4633      	mov	r3, r6
 800d372:	f7f3 fbd9 	bl	8000b28 <__aeabi_dcmpgt>
 800d376:	2800      	cmp	r0, #0
 800d378:	f040 8298 	bne.w	800d8ac <_dtoa_r+0x95c>
 800d37c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d380:	462a      	mov	r2, r5
 800d382:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d386:	f7f3 fbb1 	bl	8000aec <__aeabi_dcmplt>
 800d38a:	bb38      	cbnz	r0, 800d3dc <_dtoa_r+0x48c>
 800d38c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d390:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d394:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d396:	2b00      	cmp	r3, #0
 800d398:	f2c0 8157 	blt.w	800d64a <_dtoa_r+0x6fa>
 800d39c:	2f0e      	cmp	r7, #14
 800d39e:	f300 8154 	bgt.w	800d64a <_dtoa_r+0x6fa>
 800d3a2:	4b4b      	ldr	r3, [pc, #300]	@ (800d4d0 <_dtoa_r+0x580>)
 800d3a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d3a8:	ed93 7b00 	vldr	d7, [r3]
 800d3ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	ed8d 7b00 	vstr	d7, [sp]
 800d3b4:	f280 80e5 	bge.w	800d582 <_dtoa_r+0x632>
 800d3b8:	9b03      	ldr	r3, [sp, #12]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	f300 80e1 	bgt.w	800d582 <_dtoa_r+0x632>
 800d3c0:	d10c      	bne.n	800d3dc <_dtoa_r+0x48c>
 800d3c2:	4b48      	ldr	r3, [pc, #288]	@ (800d4e4 <_dtoa_r+0x594>)
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	ec51 0b17 	vmov	r0, r1, d7
 800d3ca:	f7f3 f91d 	bl	8000608 <__aeabi_dmul>
 800d3ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3d2:	f7f3 fb9f 	bl	8000b14 <__aeabi_dcmpge>
 800d3d6:	2800      	cmp	r0, #0
 800d3d8:	f000 8266 	beq.w	800d8a8 <_dtoa_r+0x958>
 800d3dc:	2400      	movs	r4, #0
 800d3de:	4625      	mov	r5, r4
 800d3e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3e2:	4656      	mov	r6, sl
 800d3e4:	ea6f 0803 	mvn.w	r8, r3
 800d3e8:	2700      	movs	r7, #0
 800d3ea:	4621      	mov	r1, r4
 800d3ec:	4648      	mov	r0, r9
 800d3ee:	f000 fcbf 	bl	800dd70 <_Bfree>
 800d3f2:	2d00      	cmp	r5, #0
 800d3f4:	f000 80bd 	beq.w	800d572 <_dtoa_r+0x622>
 800d3f8:	b12f      	cbz	r7, 800d406 <_dtoa_r+0x4b6>
 800d3fa:	42af      	cmp	r7, r5
 800d3fc:	d003      	beq.n	800d406 <_dtoa_r+0x4b6>
 800d3fe:	4639      	mov	r1, r7
 800d400:	4648      	mov	r0, r9
 800d402:	f000 fcb5 	bl	800dd70 <_Bfree>
 800d406:	4629      	mov	r1, r5
 800d408:	4648      	mov	r0, r9
 800d40a:	f000 fcb1 	bl	800dd70 <_Bfree>
 800d40e:	e0b0      	b.n	800d572 <_dtoa_r+0x622>
 800d410:	07e2      	lsls	r2, r4, #31
 800d412:	d505      	bpl.n	800d420 <_dtoa_r+0x4d0>
 800d414:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d418:	f7f3 f8f6 	bl	8000608 <__aeabi_dmul>
 800d41c:	3601      	adds	r6, #1
 800d41e:	2301      	movs	r3, #1
 800d420:	1064      	asrs	r4, r4, #1
 800d422:	3508      	adds	r5, #8
 800d424:	e762      	b.n	800d2ec <_dtoa_r+0x39c>
 800d426:	2602      	movs	r6, #2
 800d428:	e765      	b.n	800d2f6 <_dtoa_r+0x3a6>
 800d42a:	9c03      	ldr	r4, [sp, #12]
 800d42c:	46b8      	mov	r8, r7
 800d42e:	e784      	b.n	800d33a <_dtoa_r+0x3ea>
 800d430:	4b27      	ldr	r3, [pc, #156]	@ (800d4d0 <_dtoa_r+0x580>)
 800d432:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d434:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d438:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d43c:	4454      	add	r4, sl
 800d43e:	2900      	cmp	r1, #0
 800d440:	d054      	beq.n	800d4ec <_dtoa_r+0x59c>
 800d442:	4929      	ldr	r1, [pc, #164]	@ (800d4e8 <_dtoa_r+0x598>)
 800d444:	2000      	movs	r0, #0
 800d446:	f7f3 fa09 	bl	800085c <__aeabi_ddiv>
 800d44a:	4633      	mov	r3, r6
 800d44c:	462a      	mov	r2, r5
 800d44e:	f7f2 ff23 	bl	8000298 <__aeabi_dsub>
 800d452:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d456:	4656      	mov	r6, sl
 800d458:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d45c:	f7f3 fb84 	bl	8000b68 <__aeabi_d2iz>
 800d460:	4605      	mov	r5, r0
 800d462:	f7f3 f867 	bl	8000534 <__aeabi_i2d>
 800d466:	4602      	mov	r2, r0
 800d468:	460b      	mov	r3, r1
 800d46a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d46e:	f7f2 ff13 	bl	8000298 <__aeabi_dsub>
 800d472:	3530      	adds	r5, #48	@ 0x30
 800d474:	4602      	mov	r2, r0
 800d476:	460b      	mov	r3, r1
 800d478:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d47c:	f806 5b01 	strb.w	r5, [r6], #1
 800d480:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d484:	f7f3 fb32 	bl	8000aec <__aeabi_dcmplt>
 800d488:	2800      	cmp	r0, #0
 800d48a:	d172      	bne.n	800d572 <_dtoa_r+0x622>
 800d48c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d490:	4911      	ldr	r1, [pc, #68]	@ (800d4d8 <_dtoa_r+0x588>)
 800d492:	2000      	movs	r0, #0
 800d494:	f7f2 ff00 	bl	8000298 <__aeabi_dsub>
 800d498:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d49c:	f7f3 fb26 	bl	8000aec <__aeabi_dcmplt>
 800d4a0:	2800      	cmp	r0, #0
 800d4a2:	f040 80b4 	bne.w	800d60e <_dtoa_r+0x6be>
 800d4a6:	42a6      	cmp	r6, r4
 800d4a8:	f43f af70 	beq.w	800d38c <_dtoa_r+0x43c>
 800d4ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d4b0:	4b0a      	ldr	r3, [pc, #40]	@ (800d4dc <_dtoa_r+0x58c>)
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	f7f3 f8a8 	bl	8000608 <__aeabi_dmul>
 800d4b8:	4b08      	ldr	r3, [pc, #32]	@ (800d4dc <_dtoa_r+0x58c>)
 800d4ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d4be:	2200      	movs	r2, #0
 800d4c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4c4:	f7f3 f8a0 	bl	8000608 <__aeabi_dmul>
 800d4c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d4cc:	e7c4      	b.n	800d458 <_dtoa_r+0x508>
 800d4ce:	bf00      	nop
 800d4d0:	08010a38 	.word	0x08010a38
 800d4d4:	08010a10 	.word	0x08010a10
 800d4d8:	3ff00000 	.word	0x3ff00000
 800d4dc:	40240000 	.word	0x40240000
 800d4e0:	401c0000 	.word	0x401c0000
 800d4e4:	40140000 	.word	0x40140000
 800d4e8:	3fe00000 	.word	0x3fe00000
 800d4ec:	4631      	mov	r1, r6
 800d4ee:	4628      	mov	r0, r5
 800d4f0:	f7f3 f88a 	bl	8000608 <__aeabi_dmul>
 800d4f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d4f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d4fa:	4656      	mov	r6, sl
 800d4fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d500:	f7f3 fb32 	bl	8000b68 <__aeabi_d2iz>
 800d504:	4605      	mov	r5, r0
 800d506:	f7f3 f815 	bl	8000534 <__aeabi_i2d>
 800d50a:	4602      	mov	r2, r0
 800d50c:	460b      	mov	r3, r1
 800d50e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d512:	f7f2 fec1 	bl	8000298 <__aeabi_dsub>
 800d516:	3530      	adds	r5, #48	@ 0x30
 800d518:	f806 5b01 	strb.w	r5, [r6], #1
 800d51c:	4602      	mov	r2, r0
 800d51e:	460b      	mov	r3, r1
 800d520:	42a6      	cmp	r6, r4
 800d522:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d526:	f04f 0200 	mov.w	r2, #0
 800d52a:	d124      	bne.n	800d576 <_dtoa_r+0x626>
 800d52c:	4baf      	ldr	r3, [pc, #700]	@ (800d7ec <_dtoa_r+0x89c>)
 800d52e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d532:	f7f2 feb3 	bl	800029c <__adddf3>
 800d536:	4602      	mov	r2, r0
 800d538:	460b      	mov	r3, r1
 800d53a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d53e:	f7f3 faf3 	bl	8000b28 <__aeabi_dcmpgt>
 800d542:	2800      	cmp	r0, #0
 800d544:	d163      	bne.n	800d60e <_dtoa_r+0x6be>
 800d546:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d54a:	49a8      	ldr	r1, [pc, #672]	@ (800d7ec <_dtoa_r+0x89c>)
 800d54c:	2000      	movs	r0, #0
 800d54e:	f7f2 fea3 	bl	8000298 <__aeabi_dsub>
 800d552:	4602      	mov	r2, r0
 800d554:	460b      	mov	r3, r1
 800d556:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d55a:	f7f3 fac7 	bl	8000aec <__aeabi_dcmplt>
 800d55e:	2800      	cmp	r0, #0
 800d560:	f43f af14 	beq.w	800d38c <_dtoa_r+0x43c>
 800d564:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d566:	1e73      	subs	r3, r6, #1
 800d568:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d56a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d56e:	2b30      	cmp	r3, #48	@ 0x30
 800d570:	d0f8      	beq.n	800d564 <_dtoa_r+0x614>
 800d572:	4647      	mov	r7, r8
 800d574:	e03b      	b.n	800d5ee <_dtoa_r+0x69e>
 800d576:	4b9e      	ldr	r3, [pc, #632]	@ (800d7f0 <_dtoa_r+0x8a0>)
 800d578:	f7f3 f846 	bl	8000608 <__aeabi_dmul>
 800d57c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d580:	e7bc      	b.n	800d4fc <_dtoa_r+0x5ac>
 800d582:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d586:	4656      	mov	r6, sl
 800d588:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d58c:	4620      	mov	r0, r4
 800d58e:	4629      	mov	r1, r5
 800d590:	f7f3 f964 	bl	800085c <__aeabi_ddiv>
 800d594:	f7f3 fae8 	bl	8000b68 <__aeabi_d2iz>
 800d598:	4680      	mov	r8, r0
 800d59a:	f7f2 ffcb 	bl	8000534 <__aeabi_i2d>
 800d59e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5a2:	f7f3 f831 	bl	8000608 <__aeabi_dmul>
 800d5a6:	4602      	mov	r2, r0
 800d5a8:	460b      	mov	r3, r1
 800d5aa:	4620      	mov	r0, r4
 800d5ac:	4629      	mov	r1, r5
 800d5ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d5b2:	f7f2 fe71 	bl	8000298 <__aeabi_dsub>
 800d5b6:	f806 4b01 	strb.w	r4, [r6], #1
 800d5ba:	9d03      	ldr	r5, [sp, #12]
 800d5bc:	eba6 040a 	sub.w	r4, r6, sl
 800d5c0:	42a5      	cmp	r5, r4
 800d5c2:	4602      	mov	r2, r0
 800d5c4:	460b      	mov	r3, r1
 800d5c6:	d133      	bne.n	800d630 <_dtoa_r+0x6e0>
 800d5c8:	f7f2 fe68 	bl	800029c <__adddf3>
 800d5cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5d0:	4604      	mov	r4, r0
 800d5d2:	460d      	mov	r5, r1
 800d5d4:	f7f3 faa8 	bl	8000b28 <__aeabi_dcmpgt>
 800d5d8:	b9c0      	cbnz	r0, 800d60c <_dtoa_r+0x6bc>
 800d5da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5de:	4620      	mov	r0, r4
 800d5e0:	4629      	mov	r1, r5
 800d5e2:	f7f3 fa79 	bl	8000ad8 <__aeabi_dcmpeq>
 800d5e6:	b110      	cbz	r0, 800d5ee <_dtoa_r+0x69e>
 800d5e8:	f018 0f01 	tst.w	r8, #1
 800d5ec:	d10e      	bne.n	800d60c <_dtoa_r+0x6bc>
 800d5ee:	9902      	ldr	r1, [sp, #8]
 800d5f0:	4648      	mov	r0, r9
 800d5f2:	f000 fbbd 	bl	800dd70 <_Bfree>
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	7033      	strb	r3, [r6, #0]
 800d5fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d5fc:	3701      	adds	r7, #1
 800d5fe:	601f      	str	r7, [r3, #0]
 800d600:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d602:	2b00      	cmp	r3, #0
 800d604:	f000 824b 	beq.w	800da9e <_dtoa_r+0xb4e>
 800d608:	601e      	str	r6, [r3, #0]
 800d60a:	e248      	b.n	800da9e <_dtoa_r+0xb4e>
 800d60c:	46b8      	mov	r8, r7
 800d60e:	4633      	mov	r3, r6
 800d610:	461e      	mov	r6, r3
 800d612:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d616:	2a39      	cmp	r2, #57	@ 0x39
 800d618:	d106      	bne.n	800d628 <_dtoa_r+0x6d8>
 800d61a:	459a      	cmp	sl, r3
 800d61c:	d1f8      	bne.n	800d610 <_dtoa_r+0x6c0>
 800d61e:	2230      	movs	r2, #48	@ 0x30
 800d620:	f108 0801 	add.w	r8, r8, #1
 800d624:	f88a 2000 	strb.w	r2, [sl]
 800d628:	781a      	ldrb	r2, [r3, #0]
 800d62a:	3201      	adds	r2, #1
 800d62c:	701a      	strb	r2, [r3, #0]
 800d62e:	e7a0      	b.n	800d572 <_dtoa_r+0x622>
 800d630:	4b6f      	ldr	r3, [pc, #444]	@ (800d7f0 <_dtoa_r+0x8a0>)
 800d632:	2200      	movs	r2, #0
 800d634:	f7f2 ffe8 	bl	8000608 <__aeabi_dmul>
 800d638:	2200      	movs	r2, #0
 800d63a:	2300      	movs	r3, #0
 800d63c:	4604      	mov	r4, r0
 800d63e:	460d      	mov	r5, r1
 800d640:	f7f3 fa4a 	bl	8000ad8 <__aeabi_dcmpeq>
 800d644:	2800      	cmp	r0, #0
 800d646:	d09f      	beq.n	800d588 <_dtoa_r+0x638>
 800d648:	e7d1      	b.n	800d5ee <_dtoa_r+0x69e>
 800d64a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d64c:	2a00      	cmp	r2, #0
 800d64e:	f000 80ea 	beq.w	800d826 <_dtoa_r+0x8d6>
 800d652:	9a07      	ldr	r2, [sp, #28]
 800d654:	2a01      	cmp	r2, #1
 800d656:	f300 80cd 	bgt.w	800d7f4 <_dtoa_r+0x8a4>
 800d65a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d65c:	2a00      	cmp	r2, #0
 800d65e:	f000 80c1 	beq.w	800d7e4 <_dtoa_r+0x894>
 800d662:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d666:	9c08      	ldr	r4, [sp, #32]
 800d668:	9e00      	ldr	r6, [sp, #0]
 800d66a:	9a00      	ldr	r2, [sp, #0]
 800d66c:	441a      	add	r2, r3
 800d66e:	9200      	str	r2, [sp, #0]
 800d670:	9a06      	ldr	r2, [sp, #24]
 800d672:	2101      	movs	r1, #1
 800d674:	441a      	add	r2, r3
 800d676:	4648      	mov	r0, r9
 800d678:	9206      	str	r2, [sp, #24]
 800d67a:	f000 fc77 	bl	800df6c <__i2b>
 800d67e:	4605      	mov	r5, r0
 800d680:	b166      	cbz	r6, 800d69c <_dtoa_r+0x74c>
 800d682:	9b06      	ldr	r3, [sp, #24]
 800d684:	2b00      	cmp	r3, #0
 800d686:	dd09      	ble.n	800d69c <_dtoa_r+0x74c>
 800d688:	42b3      	cmp	r3, r6
 800d68a:	9a00      	ldr	r2, [sp, #0]
 800d68c:	bfa8      	it	ge
 800d68e:	4633      	movge	r3, r6
 800d690:	1ad2      	subs	r2, r2, r3
 800d692:	9200      	str	r2, [sp, #0]
 800d694:	9a06      	ldr	r2, [sp, #24]
 800d696:	1af6      	subs	r6, r6, r3
 800d698:	1ad3      	subs	r3, r2, r3
 800d69a:	9306      	str	r3, [sp, #24]
 800d69c:	9b08      	ldr	r3, [sp, #32]
 800d69e:	b30b      	cbz	r3, 800d6e4 <_dtoa_r+0x794>
 800d6a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	f000 80c6 	beq.w	800d834 <_dtoa_r+0x8e4>
 800d6a8:	2c00      	cmp	r4, #0
 800d6aa:	f000 80c0 	beq.w	800d82e <_dtoa_r+0x8de>
 800d6ae:	4629      	mov	r1, r5
 800d6b0:	4622      	mov	r2, r4
 800d6b2:	4648      	mov	r0, r9
 800d6b4:	f000 fd12 	bl	800e0dc <__pow5mult>
 800d6b8:	9a02      	ldr	r2, [sp, #8]
 800d6ba:	4601      	mov	r1, r0
 800d6bc:	4605      	mov	r5, r0
 800d6be:	4648      	mov	r0, r9
 800d6c0:	f000 fc6a 	bl	800df98 <__multiply>
 800d6c4:	9902      	ldr	r1, [sp, #8]
 800d6c6:	4680      	mov	r8, r0
 800d6c8:	4648      	mov	r0, r9
 800d6ca:	f000 fb51 	bl	800dd70 <_Bfree>
 800d6ce:	9b08      	ldr	r3, [sp, #32]
 800d6d0:	1b1b      	subs	r3, r3, r4
 800d6d2:	9308      	str	r3, [sp, #32]
 800d6d4:	f000 80b1 	beq.w	800d83a <_dtoa_r+0x8ea>
 800d6d8:	9a08      	ldr	r2, [sp, #32]
 800d6da:	4641      	mov	r1, r8
 800d6dc:	4648      	mov	r0, r9
 800d6de:	f000 fcfd 	bl	800e0dc <__pow5mult>
 800d6e2:	9002      	str	r0, [sp, #8]
 800d6e4:	2101      	movs	r1, #1
 800d6e6:	4648      	mov	r0, r9
 800d6e8:	f000 fc40 	bl	800df6c <__i2b>
 800d6ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d6ee:	4604      	mov	r4, r0
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	f000 81d8 	beq.w	800daa6 <_dtoa_r+0xb56>
 800d6f6:	461a      	mov	r2, r3
 800d6f8:	4601      	mov	r1, r0
 800d6fa:	4648      	mov	r0, r9
 800d6fc:	f000 fcee 	bl	800e0dc <__pow5mult>
 800d700:	9b07      	ldr	r3, [sp, #28]
 800d702:	2b01      	cmp	r3, #1
 800d704:	4604      	mov	r4, r0
 800d706:	f300 809f 	bgt.w	800d848 <_dtoa_r+0x8f8>
 800d70a:	9b04      	ldr	r3, [sp, #16]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	f040 8097 	bne.w	800d840 <_dtoa_r+0x8f0>
 800d712:	9b05      	ldr	r3, [sp, #20]
 800d714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d718:	2b00      	cmp	r3, #0
 800d71a:	f040 8093 	bne.w	800d844 <_dtoa_r+0x8f4>
 800d71e:	9b05      	ldr	r3, [sp, #20]
 800d720:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d724:	0d1b      	lsrs	r3, r3, #20
 800d726:	051b      	lsls	r3, r3, #20
 800d728:	b133      	cbz	r3, 800d738 <_dtoa_r+0x7e8>
 800d72a:	9b00      	ldr	r3, [sp, #0]
 800d72c:	3301      	adds	r3, #1
 800d72e:	9300      	str	r3, [sp, #0]
 800d730:	9b06      	ldr	r3, [sp, #24]
 800d732:	3301      	adds	r3, #1
 800d734:	9306      	str	r3, [sp, #24]
 800d736:	2301      	movs	r3, #1
 800d738:	9308      	str	r3, [sp, #32]
 800d73a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	f000 81b8 	beq.w	800dab2 <_dtoa_r+0xb62>
 800d742:	6923      	ldr	r3, [r4, #16]
 800d744:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d748:	6918      	ldr	r0, [r3, #16]
 800d74a:	f000 fbc3 	bl	800ded4 <__hi0bits>
 800d74e:	f1c0 0020 	rsb	r0, r0, #32
 800d752:	9b06      	ldr	r3, [sp, #24]
 800d754:	4418      	add	r0, r3
 800d756:	f010 001f 	ands.w	r0, r0, #31
 800d75a:	f000 8082 	beq.w	800d862 <_dtoa_r+0x912>
 800d75e:	f1c0 0320 	rsb	r3, r0, #32
 800d762:	2b04      	cmp	r3, #4
 800d764:	dd73      	ble.n	800d84e <_dtoa_r+0x8fe>
 800d766:	9b00      	ldr	r3, [sp, #0]
 800d768:	f1c0 001c 	rsb	r0, r0, #28
 800d76c:	4403      	add	r3, r0
 800d76e:	9300      	str	r3, [sp, #0]
 800d770:	9b06      	ldr	r3, [sp, #24]
 800d772:	4403      	add	r3, r0
 800d774:	4406      	add	r6, r0
 800d776:	9306      	str	r3, [sp, #24]
 800d778:	9b00      	ldr	r3, [sp, #0]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	dd05      	ble.n	800d78a <_dtoa_r+0x83a>
 800d77e:	9902      	ldr	r1, [sp, #8]
 800d780:	461a      	mov	r2, r3
 800d782:	4648      	mov	r0, r9
 800d784:	f000 fd04 	bl	800e190 <__lshift>
 800d788:	9002      	str	r0, [sp, #8]
 800d78a:	9b06      	ldr	r3, [sp, #24]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	dd05      	ble.n	800d79c <_dtoa_r+0x84c>
 800d790:	4621      	mov	r1, r4
 800d792:	461a      	mov	r2, r3
 800d794:	4648      	mov	r0, r9
 800d796:	f000 fcfb 	bl	800e190 <__lshift>
 800d79a:	4604      	mov	r4, r0
 800d79c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d061      	beq.n	800d866 <_dtoa_r+0x916>
 800d7a2:	9802      	ldr	r0, [sp, #8]
 800d7a4:	4621      	mov	r1, r4
 800d7a6:	f000 fd5f 	bl	800e268 <__mcmp>
 800d7aa:	2800      	cmp	r0, #0
 800d7ac:	da5b      	bge.n	800d866 <_dtoa_r+0x916>
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	9902      	ldr	r1, [sp, #8]
 800d7b2:	220a      	movs	r2, #10
 800d7b4:	4648      	mov	r0, r9
 800d7b6:	f000 fafd 	bl	800ddb4 <__multadd>
 800d7ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7bc:	9002      	str	r0, [sp, #8]
 800d7be:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	f000 8177 	beq.w	800dab6 <_dtoa_r+0xb66>
 800d7c8:	4629      	mov	r1, r5
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	220a      	movs	r2, #10
 800d7ce:	4648      	mov	r0, r9
 800d7d0:	f000 faf0 	bl	800ddb4 <__multadd>
 800d7d4:	f1bb 0f00 	cmp.w	fp, #0
 800d7d8:	4605      	mov	r5, r0
 800d7da:	dc6f      	bgt.n	800d8bc <_dtoa_r+0x96c>
 800d7dc:	9b07      	ldr	r3, [sp, #28]
 800d7de:	2b02      	cmp	r3, #2
 800d7e0:	dc49      	bgt.n	800d876 <_dtoa_r+0x926>
 800d7e2:	e06b      	b.n	800d8bc <_dtoa_r+0x96c>
 800d7e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d7e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d7ea:	e73c      	b.n	800d666 <_dtoa_r+0x716>
 800d7ec:	3fe00000 	.word	0x3fe00000
 800d7f0:	40240000 	.word	0x40240000
 800d7f4:	9b03      	ldr	r3, [sp, #12]
 800d7f6:	1e5c      	subs	r4, r3, #1
 800d7f8:	9b08      	ldr	r3, [sp, #32]
 800d7fa:	42a3      	cmp	r3, r4
 800d7fc:	db09      	blt.n	800d812 <_dtoa_r+0x8c2>
 800d7fe:	1b1c      	subs	r4, r3, r4
 800d800:	9b03      	ldr	r3, [sp, #12]
 800d802:	2b00      	cmp	r3, #0
 800d804:	f6bf af30 	bge.w	800d668 <_dtoa_r+0x718>
 800d808:	9b00      	ldr	r3, [sp, #0]
 800d80a:	9a03      	ldr	r2, [sp, #12]
 800d80c:	1a9e      	subs	r6, r3, r2
 800d80e:	2300      	movs	r3, #0
 800d810:	e72b      	b.n	800d66a <_dtoa_r+0x71a>
 800d812:	9b08      	ldr	r3, [sp, #32]
 800d814:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d816:	9408      	str	r4, [sp, #32]
 800d818:	1ae3      	subs	r3, r4, r3
 800d81a:	441a      	add	r2, r3
 800d81c:	9e00      	ldr	r6, [sp, #0]
 800d81e:	9b03      	ldr	r3, [sp, #12]
 800d820:	920d      	str	r2, [sp, #52]	@ 0x34
 800d822:	2400      	movs	r4, #0
 800d824:	e721      	b.n	800d66a <_dtoa_r+0x71a>
 800d826:	9c08      	ldr	r4, [sp, #32]
 800d828:	9e00      	ldr	r6, [sp, #0]
 800d82a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d82c:	e728      	b.n	800d680 <_dtoa_r+0x730>
 800d82e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d832:	e751      	b.n	800d6d8 <_dtoa_r+0x788>
 800d834:	9a08      	ldr	r2, [sp, #32]
 800d836:	9902      	ldr	r1, [sp, #8]
 800d838:	e750      	b.n	800d6dc <_dtoa_r+0x78c>
 800d83a:	f8cd 8008 	str.w	r8, [sp, #8]
 800d83e:	e751      	b.n	800d6e4 <_dtoa_r+0x794>
 800d840:	2300      	movs	r3, #0
 800d842:	e779      	b.n	800d738 <_dtoa_r+0x7e8>
 800d844:	9b04      	ldr	r3, [sp, #16]
 800d846:	e777      	b.n	800d738 <_dtoa_r+0x7e8>
 800d848:	2300      	movs	r3, #0
 800d84a:	9308      	str	r3, [sp, #32]
 800d84c:	e779      	b.n	800d742 <_dtoa_r+0x7f2>
 800d84e:	d093      	beq.n	800d778 <_dtoa_r+0x828>
 800d850:	9a00      	ldr	r2, [sp, #0]
 800d852:	331c      	adds	r3, #28
 800d854:	441a      	add	r2, r3
 800d856:	9200      	str	r2, [sp, #0]
 800d858:	9a06      	ldr	r2, [sp, #24]
 800d85a:	441a      	add	r2, r3
 800d85c:	441e      	add	r6, r3
 800d85e:	9206      	str	r2, [sp, #24]
 800d860:	e78a      	b.n	800d778 <_dtoa_r+0x828>
 800d862:	4603      	mov	r3, r0
 800d864:	e7f4      	b.n	800d850 <_dtoa_r+0x900>
 800d866:	9b03      	ldr	r3, [sp, #12]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	46b8      	mov	r8, r7
 800d86c:	dc20      	bgt.n	800d8b0 <_dtoa_r+0x960>
 800d86e:	469b      	mov	fp, r3
 800d870:	9b07      	ldr	r3, [sp, #28]
 800d872:	2b02      	cmp	r3, #2
 800d874:	dd1e      	ble.n	800d8b4 <_dtoa_r+0x964>
 800d876:	f1bb 0f00 	cmp.w	fp, #0
 800d87a:	f47f adb1 	bne.w	800d3e0 <_dtoa_r+0x490>
 800d87e:	4621      	mov	r1, r4
 800d880:	465b      	mov	r3, fp
 800d882:	2205      	movs	r2, #5
 800d884:	4648      	mov	r0, r9
 800d886:	f000 fa95 	bl	800ddb4 <__multadd>
 800d88a:	4601      	mov	r1, r0
 800d88c:	4604      	mov	r4, r0
 800d88e:	9802      	ldr	r0, [sp, #8]
 800d890:	f000 fcea 	bl	800e268 <__mcmp>
 800d894:	2800      	cmp	r0, #0
 800d896:	f77f ada3 	ble.w	800d3e0 <_dtoa_r+0x490>
 800d89a:	4656      	mov	r6, sl
 800d89c:	2331      	movs	r3, #49	@ 0x31
 800d89e:	f806 3b01 	strb.w	r3, [r6], #1
 800d8a2:	f108 0801 	add.w	r8, r8, #1
 800d8a6:	e59f      	b.n	800d3e8 <_dtoa_r+0x498>
 800d8a8:	9c03      	ldr	r4, [sp, #12]
 800d8aa:	46b8      	mov	r8, r7
 800d8ac:	4625      	mov	r5, r4
 800d8ae:	e7f4      	b.n	800d89a <_dtoa_r+0x94a>
 800d8b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d8b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	f000 8101 	beq.w	800dabe <_dtoa_r+0xb6e>
 800d8bc:	2e00      	cmp	r6, #0
 800d8be:	dd05      	ble.n	800d8cc <_dtoa_r+0x97c>
 800d8c0:	4629      	mov	r1, r5
 800d8c2:	4632      	mov	r2, r6
 800d8c4:	4648      	mov	r0, r9
 800d8c6:	f000 fc63 	bl	800e190 <__lshift>
 800d8ca:	4605      	mov	r5, r0
 800d8cc:	9b08      	ldr	r3, [sp, #32]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d05c      	beq.n	800d98c <_dtoa_r+0xa3c>
 800d8d2:	6869      	ldr	r1, [r5, #4]
 800d8d4:	4648      	mov	r0, r9
 800d8d6:	f000 fa0b 	bl	800dcf0 <_Balloc>
 800d8da:	4606      	mov	r6, r0
 800d8dc:	b928      	cbnz	r0, 800d8ea <_dtoa_r+0x99a>
 800d8de:	4b82      	ldr	r3, [pc, #520]	@ (800dae8 <_dtoa_r+0xb98>)
 800d8e0:	4602      	mov	r2, r0
 800d8e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d8e6:	f7ff bb4a 	b.w	800cf7e <_dtoa_r+0x2e>
 800d8ea:	692a      	ldr	r2, [r5, #16]
 800d8ec:	3202      	adds	r2, #2
 800d8ee:	0092      	lsls	r2, r2, #2
 800d8f0:	f105 010c 	add.w	r1, r5, #12
 800d8f4:	300c      	adds	r0, #12
 800d8f6:	f001 ff69 	bl	800f7cc <memcpy>
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	4631      	mov	r1, r6
 800d8fe:	4648      	mov	r0, r9
 800d900:	f000 fc46 	bl	800e190 <__lshift>
 800d904:	f10a 0301 	add.w	r3, sl, #1
 800d908:	9300      	str	r3, [sp, #0]
 800d90a:	eb0a 030b 	add.w	r3, sl, fp
 800d90e:	9308      	str	r3, [sp, #32]
 800d910:	9b04      	ldr	r3, [sp, #16]
 800d912:	f003 0301 	and.w	r3, r3, #1
 800d916:	462f      	mov	r7, r5
 800d918:	9306      	str	r3, [sp, #24]
 800d91a:	4605      	mov	r5, r0
 800d91c:	9b00      	ldr	r3, [sp, #0]
 800d91e:	9802      	ldr	r0, [sp, #8]
 800d920:	4621      	mov	r1, r4
 800d922:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d926:	f7ff fa89 	bl	800ce3c <quorem>
 800d92a:	4603      	mov	r3, r0
 800d92c:	3330      	adds	r3, #48	@ 0x30
 800d92e:	9003      	str	r0, [sp, #12]
 800d930:	4639      	mov	r1, r7
 800d932:	9802      	ldr	r0, [sp, #8]
 800d934:	9309      	str	r3, [sp, #36]	@ 0x24
 800d936:	f000 fc97 	bl	800e268 <__mcmp>
 800d93a:	462a      	mov	r2, r5
 800d93c:	9004      	str	r0, [sp, #16]
 800d93e:	4621      	mov	r1, r4
 800d940:	4648      	mov	r0, r9
 800d942:	f000 fcad 	bl	800e2a0 <__mdiff>
 800d946:	68c2      	ldr	r2, [r0, #12]
 800d948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d94a:	4606      	mov	r6, r0
 800d94c:	bb02      	cbnz	r2, 800d990 <_dtoa_r+0xa40>
 800d94e:	4601      	mov	r1, r0
 800d950:	9802      	ldr	r0, [sp, #8]
 800d952:	f000 fc89 	bl	800e268 <__mcmp>
 800d956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d958:	4602      	mov	r2, r0
 800d95a:	4631      	mov	r1, r6
 800d95c:	4648      	mov	r0, r9
 800d95e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d960:	9309      	str	r3, [sp, #36]	@ 0x24
 800d962:	f000 fa05 	bl	800dd70 <_Bfree>
 800d966:	9b07      	ldr	r3, [sp, #28]
 800d968:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d96a:	9e00      	ldr	r6, [sp, #0]
 800d96c:	ea42 0103 	orr.w	r1, r2, r3
 800d970:	9b06      	ldr	r3, [sp, #24]
 800d972:	4319      	orrs	r1, r3
 800d974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d976:	d10d      	bne.n	800d994 <_dtoa_r+0xa44>
 800d978:	2b39      	cmp	r3, #57	@ 0x39
 800d97a:	d027      	beq.n	800d9cc <_dtoa_r+0xa7c>
 800d97c:	9a04      	ldr	r2, [sp, #16]
 800d97e:	2a00      	cmp	r2, #0
 800d980:	dd01      	ble.n	800d986 <_dtoa_r+0xa36>
 800d982:	9b03      	ldr	r3, [sp, #12]
 800d984:	3331      	adds	r3, #49	@ 0x31
 800d986:	f88b 3000 	strb.w	r3, [fp]
 800d98a:	e52e      	b.n	800d3ea <_dtoa_r+0x49a>
 800d98c:	4628      	mov	r0, r5
 800d98e:	e7b9      	b.n	800d904 <_dtoa_r+0x9b4>
 800d990:	2201      	movs	r2, #1
 800d992:	e7e2      	b.n	800d95a <_dtoa_r+0xa0a>
 800d994:	9904      	ldr	r1, [sp, #16]
 800d996:	2900      	cmp	r1, #0
 800d998:	db04      	blt.n	800d9a4 <_dtoa_r+0xa54>
 800d99a:	9807      	ldr	r0, [sp, #28]
 800d99c:	4301      	orrs	r1, r0
 800d99e:	9806      	ldr	r0, [sp, #24]
 800d9a0:	4301      	orrs	r1, r0
 800d9a2:	d120      	bne.n	800d9e6 <_dtoa_r+0xa96>
 800d9a4:	2a00      	cmp	r2, #0
 800d9a6:	ddee      	ble.n	800d986 <_dtoa_r+0xa36>
 800d9a8:	9902      	ldr	r1, [sp, #8]
 800d9aa:	9300      	str	r3, [sp, #0]
 800d9ac:	2201      	movs	r2, #1
 800d9ae:	4648      	mov	r0, r9
 800d9b0:	f000 fbee 	bl	800e190 <__lshift>
 800d9b4:	4621      	mov	r1, r4
 800d9b6:	9002      	str	r0, [sp, #8]
 800d9b8:	f000 fc56 	bl	800e268 <__mcmp>
 800d9bc:	2800      	cmp	r0, #0
 800d9be:	9b00      	ldr	r3, [sp, #0]
 800d9c0:	dc02      	bgt.n	800d9c8 <_dtoa_r+0xa78>
 800d9c2:	d1e0      	bne.n	800d986 <_dtoa_r+0xa36>
 800d9c4:	07da      	lsls	r2, r3, #31
 800d9c6:	d5de      	bpl.n	800d986 <_dtoa_r+0xa36>
 800d9c8:	2b39      	cmp	r3, #57	@ 0x39
 800d9ca:	d1da      	bne.n	800d982 <_dtoa_r+0xa32>
 800d9cc:	2339      	movs	r3, #57	@ 0x39
 800d9ce:	f88b 3000 	strb.w	r3, [fp]
 800d9d2:	4633      	mov	r3, r6
 800d9d4:	461e      	mov	r6, r3
 800d9d6:	3b01      	subs	r3, #1
 800d9d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d9dc:	2a39      	cmp	r2, #57	@ 0x39
 800d9de:	d04e      	beq.n	800da7e <_dtoa_r+0xb2e>
 800d9e0:	3201      	adds	r2, #1
 800d9e2:	701a      	strb	r2, [r3, #0]
 800d9e4:	e501      	b.n	800d3ea <_dtoa_r+0x49a>
 800d9e6:	2a00      	cmp	r2, #0
 800d9e8:	dd03      	ble.n	800d9f2 <_dtoa_r+0xaa2>
 800d9ea:	2b39      	cmp	r3, #57	@ 0x39
 800d9ec:	d0ee      	beq.n	800d9cc <_dtoa_r+0xa7c>
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	e7c9      	b.n	800d986 <_dtoa_r+0xa36>
 800d9f2:	9a00      	ldr	r2, [sp, #0]
 800d9f4:	9908      	ldr	r1, [sp, #32]
 800d9f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d9fa:	428a      	cmp	r2, r1
 800d9fc:	d028      	beq.n	800da50 <_dtoa_r+0xb00>
 800d9fe:	9902      	ldr	r1, [sp, #8]
 800da00:	2300      	movs	r3, #0
 800da02:	220a      	movs	r2, #10
 800da04:	4648      	mov	r0, r9
 800da06:	f000 f9d5 	bl	800ddb4 <__multadd>
 800da0a:	42af      	cmp	r7, r5
 800da0c:	9002      	str	r0, [sp, #8]
 800da0e:	f04f 0300 	mov.w	r3, #0
 800da12:	f04f 020a 	mov.w	r2, #10
 800da16:	4639      	mov	r1, r7
 800da18:	4648      	mov	r0, r9
 800da1a:	d107      	bne.n	800da2c <_dtoa_r+0xadc>
 800da1c:	f000 f9ca 	bl	800ddb4 <__multadd>
 800da20:	4607      	mov	r7, r0
 800da22:	4605      	mov	r5, r0
 800da24:	9b00      	ldr	r3, [sp, #0]
 800da26:	3301      	adds	r3, #1
 800da28:	9300      	str	r3, [sp, #0]
 800da2a:	e777      	b.n	800d91c <_dtoa_r+0x9cc>
 800da2c:	f000 f9c2 	bl	800ddb4 <__multadd>
 800da30:	4629      	mov	r1, r5
 800da32:	4607      	mov	r7, r0
 800da34:	2300      	movs	r3, #0
 800da36:	220a      	movs	r2, #10
 800da38:	4648      	mov	r0, r9
 800da3a:	f000 f9bb 	bl	800ddb4 <__multadd>
 800da3e:	4605      	mov	r5, r0
 800da40:	e7f0      	b.n	800da24 <_dtoa_r+0xad4>
 800da42:	f1bb 0f00 	cmp.w	fp, #0
 800da46:	bfcc      	ite	gt
 800da48:	465e      	movgt	r6, fp
 800da4a:	2601      	movle	r6, #1
 800da4c:	4456      	add	r6, sl
 800da4e:	2700      	movs	r7, #0
 800da50:	9902      	ldr	r1, [sp, #8]
 800da52:	9300      	str	r3, [sp, #0]
 800da54:	2201      	movs	r2, #1
 800da56:	4648      	mov	r0, r9
 800da58:	f000 fb9a 	bl	800e190 <__lshift>
 800da5c:	4621      	mov	r1, r4
 800da5e:	9002      	str	r0, [sp, #8]
 800da60:	f000 fc02 	bl	800e268 <__mcmp>
 800da64:	2800      	cmp	r0, #0
 800da66:	dcb4      	bgt.n	800d9d2 <_dtoa_r+0xa82>
 800da68:	d102      	bne.n	800da70 <_dtoa_r+0xb20>
 800da6a:	9b00      	ldr	r3, [sp, #0]
 800da6c:	07db      	lsls	r3, r3, #31
 800da6e:	d4b0      	bmi.n	800d9d2 <_dtoa_r+0xa82>
 800da70:	4633      	mov	r3, r6
 800da72:	461e      	mov	r6, r3
 800da74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800da78:	2a30      	cmp	r2, #48	@ 0x30
 800da7a:	d0fa      	beq.n	800da72 <_dtoa_r+0xb22>
 800da7c:	e4b5      	b.n	800d3ea <_dtoa_r+0x49a>
 800da7e:	459a      	cmp	sl, r3
 800da80:	d1a8      	bne.n	800d9d4 <_dtoa_r+0xa84>
 800da82:	2331      	movs	r3, #49	@ 0x31
 800da84:	f108 0801 	add.w	r8, r8, #1
 800da88:	f88a 3000 	strb.w	r3, [sl]
 800da8c:	e4ad      	b.n	800d3ea <_dtoa_r+0x49a>
 800da8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800da90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800daec <_dtoa_r+0xb9c>
 800da94:	b11b      	cbz	r3, 800da9e <_dtoa_r+0xb4e>
 800da96:	f10a 0308 	add.w	r3, sl, #8
 800da9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800da9c:	6013      	str	r3, [r2, #0]
 800da9e:	4650      	mov	r0, sl
 800daa0:	b017      	add	sp, #92	@ 0x5c
 800daa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daa6:	9b07      	ldr	r3, [sp, #28]
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	f77f ae2e 	ble.w	800d70a <_dtoa_r+0x7ba>
 800daae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dab0:	9308      	str	r3, [sp, #32]
 800dab2:	2001      	movs	r0, #1
 800dab4:	e64d      	b.n	800d752 <_dtoa_r+0x802>
 800dab6:	f1bb 0f00 	cmp.w	fp, #0
 800daba:	f77f aed9 	ble.w	800d870 <_dtoa_r+0x920>
 800dabe:	4656      	mov	r6, sl
 800dac0:	9802      	ldr	r0, [sp, #8]
 800dac2:	4621      	mov	r1, r4
 800dac4:	f7ff f9ba 	bl	800ce3c <quorem>
 800dac8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800dacc:	f806 3b01 	strb.w	r3, [r6], #1
 800dad0:	eba6 020a 	sub.w	r2, r6, sl
 800dad4:	4593      	cmp	fp, r2
 800dad6:	ddb4      	ble.n	800da42 <_dtoa_r+0xaf2>
 800dad8:	9902      	ldr	r1, [sp, #8]
 800dada:	2300      	movs	r3, #0
 800dadc:	220a      	movs	r2, #10
 800dade:	4648      	mov	r0, r9
 800dae0:	f000 f968 	bl	800ddb4 <__multadd>
 800dae4:	9002      	str	r0, [sp, #8]
 800dae6:	e7eb      	b.n	800dac0 <_dtoa_r+0xb70>
 800dae8:	080108dd 	.word	0x080108dd
 800daec:	08010861 	.word	0x08010861

0800daf0 <_free_r>:
 800daf0:	b538      	push	{r3, r4, r5, lr}
 800daf2:	4605      	mov	r5, r0
 800daf4:	2900      	cmp	r1, #0
 800daf6:	d041      	beq.n	800db7c <_free_r+0x8c>
 800daf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dafc:	1f0c      	subs	r4, r1, #4
 800dafe:	2b00      	cmp	r3, #0
 800db00:	bfb8      	it	lt
 800db02:	18e4      	addlt	r4, r4, r3
 800db04:	f000 f8e8 	bl	800dcd8 <__malloc_lock>
 800db08:	4a1d      	ldr	r2, [pc, #116]	@ (800db80 <_free_r+0x90>)
 800db0a:	6813      	ldr	r3, [r2, #0]
 800db0c:	b933      	cbnz	r3, 800db1c <_free_r+0x2c>
 800db0e:	6063      	str	r3, [r4, #4]
 800db10:	6014      	str	r4, [r2, #0]
 800db12:	4628      	mov	r0, r5
 800db14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db18:	f000 b8e4 	b.w	800dce4 <__malloc_unlock>
 800db1c:	42a3      	cmp	r3, r4
 800db1e:	d908      	bls.n	800db32 <_free_r+0x42>
 800db20:	6820      	ldr	r0, [r4, #0]
 800db22:	1821      	adds	r1, r4, r0
 800db24:	428b      	cmp	r3, r1
 800db26:	bf01      	itttt	eq
 800db28:	6819      	ldreq	r1, [r3, #0]
 800db2a:	685b      	ldreq	r3, [r3, #4]
 800db2c:	1809      	addeq	r1, r1, r0
 800db2e:	6021      	streq	r1, [r4, #0]
 800db30:	e7ed      	b.n	800db0e <_free_r+0x1e>
 800db32:	461a      	mov	r2, r3
 800db34:	685b      	ldr	r3, [r3, #4]
 800db36:	b10b      	cbz	r3, 800db3c <_free_r+0x4c>
 800db38:	42a3      	cmp	r3, r4
 800db3a:	d9fa      	bls.n	800db32 <_free_r+0x42>
 800db3c:	6811      	ldr	r1, [r2, #0]
 800db3e:	1850      	adds	r0, r2, r1
 800db40:	42a0      	cmp	r0, r4
 800db42:	d10b      	bne.n	800db5c <_free_r+0x6c>
 800db44:	6820      	ldr	r0, [r4, #0]
 800db46:	4401      	add	r1, r0
 800db48:	1850      	adds	r0, r2, r1
 800db4a:	4283      	cmp	r3, r0
 800db4c:	6011      	str	r1, [r2, #0]
 800db4e:	d1e0      	bne.n	800db12 <_free_r+0x22>
 800db50:	6818      	ldr	r0, [r3, #0]
 800db52:	685b      	ldr	r3, [r3, #4]
 800db54:	6053      	str	r3, [r2, #4]
 800db56:	4408      	add	r0, r1
 800db58:	6010      	str	r0, [r2, #0]
 800db5a:	e7da      	b.n	800db12 <_free_r+0x22>
 800db5c:	d902      	bls.n	800db64 <_free_r+0x74>
 800db5e:	230c      	movs	r3, #12
 800db60:	602b      	str	r3, [r5, #0]
 800db62:	e7d6      	b.n	800db12 <_free_r+0x22>
 800db64:	6820      	ldr	r0, [r4, #0]
 800db66:	1821      	adds	r1, r4, r0
 800db68:	428b      	cmp	r3, r1
 800db6a:	bf04      	itt	eq
 800db6c:	6819      	ldreq	r1, [r3, #0]
 800db6e:	685b      	ldreq	r3, [r3, #4]
 800db70:	6063      	str	r3, [r4, #4]
 800db72:	bf04      	itt	eq
 800db74:	1809      	addeq	r1, r1, r0
 800db76:	6021      	streq	r1, [r4, #0]
 800db78:	6054      	str	r4, [r2, #4]
 800db7a:	e7ca      	b.n	800db12 <_free_r+0x22>
 800db7c:	bd38      	pop	{r3, r4, r5, pc}
 800db7e:	bf00      	nop
 800db80:	200019f4 	.word	0x200019f4

0800db84 <malloc>:
 800db84:	4b02      	ldr	r3, [pc, #8]	@ (800db90 <malloc+0xc>)
 800db86:	4601      	mov	r1, r0
 800db88:	6818      	ldr	r0, [r3, #0]
 800db8a:	f000 b825 	b.w	800dbd8 <_malloc_r>
 800db8e:	bf00      	nop
 800db90:	20000200 	.word	0x20000200

0800db94 <sbrk_aligned>:
 800db94:	b570      	push	{r4, r5, r6, lr}
 800db96:	4e0f      	ldr	r6, [pc, #60]	@ (800dbd4 <sbrk_aligned+0x40>)
 800db98:	460c      	mov	r4, r1
 800db9a:	6831      	ldr	r1, [r6, #0]
 800db9c:	4605      	mov	r5, r0
 800db9e:	b911      	cbnz	r1, 800dba6 <sbrk_aligned+0x12>
 800dba0:	f001 fe04 	bl	800f7ac <_sbrk_r>
 800dba4:	6030      	str	r0, [r6, #0]
 800dba6:	4621      	mov	r1, r4
 800dba8:	4628      	mov	r0, r5
 800dbaa:	f001 fdff 	bl	800f7ac <_sbrk_r>
 800dbae:	1c43      	adds	r3, r0, #1
 800dbb0:	d103      	bne.n	800dbba <sbrk_aligned+0x26>
 800dbb2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800dbb6:	4620      	mov	r0, r4
 800dbb8:	bd70      	pop	{r4, r5, r6, pc}
 800dbba:	1cc4      	adds	r4, r0, #3
 800dbbc:	f024 0403 	bic.w	r4, r4, #3
 800dbc0:	42a0      	cmp	r0, r4
 800dbc2:	d0f8      	beq.n	800dbb6 <sbrk_aligned+0x22>
 800dbc4:	1a21      	subs	r1, r4, r0
 800dbc6:	4628      	mov	r0, r5
 800dbc8:	f001 fdf0 	bl	800f7ac <_sbrk_r>
 800dbcc:	3001      	adds	r0, #1
 800dbce:	d1f2      	bne.n	800dbb6 <sbrk_aligned+0x22>
 800dbd0:	e7ef      	b.n	800dbb2 <sbrk_aligned+0x1e>
 800dbd2:	bf00      	nop
 800dbd4:	200019f0 	.word	0x200019f0

0800dbd8 <_malloc_r>:
 800dbd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbdc:	1ccd      	adds	r5, r1, #3
 800dbde:	f025 0503 	bic.w	r5, r5, #3
 800dbe2:	3508      	adds	r5, #8
 800dbe4:	2d0c      	cmp	r5, #12
 800dbe6:	bf38      	it	cc
 800dbe8:	250c      	movcc	r5, #12
 800dbea:	2d00      	cmp	r5, #0
 800dbec:	4606      	mov	r6, r0
 800dbee:	db01      	blt.n	800dbf4 <_malloc_r+0x1c>
 800dbf0:	42a9      	cmp	r1, r5
 800dbf2:	d904      	bls.n	800dbfe <_malloc_r+0x26>
 800dbf4:	230c      	movs	r3, #12
 800dbf6:	6033      	str	r3, [r6, #0]
 800dbf8:	2000      	movs	r0, #0
 800dbfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dbfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dcd4 <_malloc_r+0xfc>
 800dc02:	f000 f869 	bl	800dcd8 <__malloc_lock>
 800dc06:	f8d8 3000 	ldr.w	r3, [r8]
 800dc0a:	461c      	mov	r4, r3
 800dc0c:	bb44      	cbnz	r4, 800dc60 <_malloc_r+0x88>
 800dc0e:	4629      	mov	r1, r5
 800dc10:	4630      	mov	r0, r6
 800dc12:	f7ff ffbf 	bl	800db94 <sbrk_aligned>
 800dc16:	1c43      	adds	r3, r0, #1
 800dc18:	4604      	mov	r4, r0
 800dc1a:	d158      	bne.n	800dcce <_malloc_r+0xf6>
 800dc1c:	f8d8 4000 	ldr.w	r4, [r8]
 800dc20:	4627      	mov	r7, r4
 800dc22:	2f00      	cmp	r7, #0
 800dc24:	d143      	bne.n	800dcae <_malloc_r+0xd6>
 800dc26:	2c00      	cmp	r4, #0
 800dc28:	d04b      	beq.n	800dcc2 <_malloc_r+0xea>
 800dc2a:	6823      	ldr	r3, [r4, #0]
 800dc2c:	4639      	mov	r1, r7
 800dc2e:	4630      	mov	r0, r6
 800dc30:	eb04 0903 	add.w	r9, r4, r3
 800dc34:	f001 fdba 	bl	800f7ac <_sbrk_r>
 800dc38:	4581      	cmp	r9, r0
 800dc3a:	d142      	bne.n	800dcc2 <_malloc_r+0xea>
 800dc3c:	6821      	ldr	r1, [r4, #0]
 800dc3e:	1a6d      	subs	r5, r5, r1
 800dc40:	4629      	mov	r1, r5
 800dc42:	4630      	mov	r0, r6
 800dc44:	f7ff ffa6 	bl	800db94 <sbrk_aligned>
 800dc48:	3001      	adds	r0, #1
 800dc4a:	d03a      	beq.n	800dcc2 <_malloc_r+0xea>
 800dc4c:	6823      	ldr	r3, [r4, #0]
 800dc4e:	442b      	add	r3, r5
 800dc50:	6023      	str	r3, [r4, #0]
 800dc52:	f8d8 3000 	ldr.w	r3, [r8]
 800dc56:	685a      	ldr	r2, [r3, #4]
 800dc58:	bb62      	cbnz	r2, 800dcb4 <_malloc_r+0xdc>
 800dc5a:	f8c8 7000 	str.w	r7, [r8]
 800dc5e:	e00f      	b.n	800dc80 <_malloc_r+0xa8>
 800dc60:	6822      	ldr	r2, [r4, #0]
 800dc62:	1b52      	subs	r2, r2, r5
 800dc64:	d420      	bmi.n	800dca8 <_malloc_r+0xd0>
 800dc66:	2a0b      	cmp	r2, #11
 800dc68:	d917      	bls.n	800dc9a <_malloc_r+0xc2>
 800dc6a:	1961      	adds	r1, r4, r5
 800dc6c:	42a3      	cmp	r3, r4
 800dc6e:	6025      	str	r5, [r4, #0]
 800dc70:	bf18      	it	ne
 800dc72:	6059      	strne	r1, [r3, #4]
 800dc74:	6863      	ldr	r3, [r4, #4]
 800dc76:	bf08      	it	eq
 800dc78:	f8c8 1000 	streq.w	r1, [r8]
 800dc7c:	5162      	str	r2, [r4, r5]
 800dc7e:	604b      	str	r3, [r1, #4]
 800dc80:	4630      	mov	r0, r6
 800dc82:	f000 f82f 	bl	800dce4 <__malloc_unlock>
 800dc86:	f104 000b 	add.w	r0, r4, #11
 800dc8a:	1d23      	adds	r3, r4, #4
 800dc8c:	f020 0007 	bic.w	r0, r0, #7
 800dc90:	1ac2      	subs	r2, r0, r3
 800dc92:	bf1c      	itt	ne
 800dc94:	1a1b      	subne	r3, r3, r0
 800dc96:	50a3      	strne	r3, [r4, r2]
 800dc98:	e7af      	b.n	800dbfa <_malloc_r+0x22>
 800dc9a:	6862      	ldr	r2, [r4, #4]
 800dc9c:	42a3      	cmp	r3, r4
 800dc9e:	bf0c      	ite	eq
 800dca0:	f8c8 2000 	streq.w	r2, [r8]
 800dca4:	605a      	strne	r2, [r3, #4]
 800dca6:	e7eb      	b.n	800dc80 <_malloc_r+0xa8>
 800dca8:	4623      	mov	r3, r4
 800dcaa:	6864      	ldr	r4, [r4, #4]
 800dcac:	e7ae      	b.n	800dc0c <_malloc_r+0x34>
 800dcae:	463c      	mov	r4, r7
 800dcb0:	687f      	ldr	r7, [r7, #4]
 800dcb2:	e7b6      	b.n	800dc22 <_malloc_r+0x4a>
 800dcb4:	461a      	mov	r2, r3
 800dcb6:	685b      	ldr	r3, [r3, #4]
 800dcb8:	42a3      	cmp	r3, r4
 800dcba:	d1fb      	bne.n	800dcb4 <_malloc_r+0xdc>
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	6053      	str	r3, [r2, #4]
 800dcc0:	e7de      	b.n	800dc80 <_malloc_r+0xa8>
 800dcc2:	230c      	movs	r3, #12
 800dcc4:	6033      	str	r3, [r6, #0]
 800dcc6:	4630      	mov	r0, r6
 800dcc8:	f000 f80c 	bl	800dce4 <__malloc_unlock>
 800dccc:	e794      	b.n	800dbf8 <_malloc_r+0x20>
 800dcce:	6005      	str	r5, [r0, #0]
 800dcd0:	e7d6      	b.n	800dc80 <_malloc_r+0xa8>
 800dcd2:	bf00      	nop
 800dcd4:	200019f4 	.word	0x200019f4

0800dcd8 <__malloc_lock>:
 800dcd8:	4801      	ldr	r0, [pc, #4]	@ (800dce0 <__malloc_lock+0x8>)
 800dcda:	f7ff b8a6 	b.w	800ce2a <__retarget_lock_acquire_recursive>
 800dcde:	bf00      	nop
 800dce0:	200019ec 	.word	0x200019ec

0800dce4 <__malloc_unlock>:
 800dce4:	4801      	ldr	r0, [pc, #4]	@ (800dcec <__malloc_unlock+0x8>)
 800dce6:	f7ff b8a1 	b.w	800ce2c <__retarget_lock_release_recursive>
 800dcea:	bf00      	nop
 800dcec:	200019ec 	.word	0x200019ec

0800dcf0 <_Balloc>:
 800dcf0:	b570      	push	{r4, r5, r6, lr}
 800dcf2:	69c6      	ldr	r6, [r0, #28]
 800dcf4:	4604      	mov	r4, r0
 800dcf6:	460d      	mov	r5, r1
 800dcf8:	b976      	cbnz	r6, 800dd18 <_Balloc+0x28>
 800dcfa:	2010      	movs	r0, #16
 800dcfc:	f7ff ff42 	bl	800db84 <malloc>
 800dd00:	4602      	mov	r2, r0
 800dd02:	61e0      	str	r0, [r4, #28]
 800dd04:	b920      	cbnz	r0, 800dd10 <_Balloc+0x20>
 800dd06:	4b18      	ldr	r3, [pc, #96]	@ (800dd68 <_Balloc+0x78>)
 800dd08:	4818      	ldr	r0, [pc, #96]	@ (800dd6c <_Balloc+0x7c>)
 800dd0a:	216b      	movs	r1, #107	@ 0x6b
 800dd0c:	f001 fd74 	bl	800f7f8 <__assert_func>
 800dd10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd14:	6006      	str	r6, [r0, #0]
 800dd16:	60c6      	str	r6, [r0, #12]
 800dd18:	69e6      	ldr	r6, [r4, #28]
 800dd1a:	68f3      	ldr	r3, [r6, #12]
 800dd1c:	b183      	cbz	r3, 800dd40 <_Balloc+0x50>
 800dd1e:	69e3      	ldr	r3, [r4, #28]
 800dd20:	68db      	ldr	r3, [r3, #12]
 800dd22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dd26:	b9b8      	cbnz	r0, 800dd58 <_Balloc+0x68>
 800dd28:	2101      	movs	r1, #1
 800dd2a:	fa01 f605 	lsl.w	r6, r1, r5
 800dd2e:	1d72      	adds	r2, r6, #5
 800dd30:	0092      	lsls	r2, r2, #2
 800dd32:	4620      	mov	r0, r4
 800dd34:	f001 fd7e 	bl	800f834 <_calloc_r>
 800dd38:	b160      	cbz	r0, 800dd54 <_Balloc+0x64>
 800dd3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dd3e:	e00e      	b.n	800dd5e <_Balloc+0x6e>
 800dd40:	2221      	movs	r2, #33	@ 0x21
 800dd42:	2104      	movs	r1, #4
 800dd44:	4620      	mov	r0, r4
 800dd46:	f001 fd75 	bl	800f834 <_calloc_r>
 800dd4a:	69e3      	ldr	r3, [r4, #28]
 800dd4c:	60f0      	str	r0, [r6, #12]
 800dd4e:	68db      	ldr	r3, [r3, #12]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d1e4      	bne.n	800dd1e <_Balloc+0x2e>
 800dd54:	2000      	movs	r0, #0
 800dd56:	bd70      	pop	{r4, r5, r6, pc}
 800dd58:	6802      	ldr	r2, [r0, #0]
 800dd5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dd5e:	2300      	movs	r3, #0
 800dd60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dd64:	e7f7      	b.n	800dd56 <_Balloc+0x66>
 800dd66:	bf00      	nop
 800dd68:	0801086e 	.word	0x0801086e
 800dd6c:	080108ee 	.word	0x080108ee

0800dd70 <_Bfree>:
 800dd70:	b570      	push	{r4, r5, r6, lr}
 800dd72:	69c6      	ldr	r6, [r0, #28]
 800dd74:	4605      	mov	r5, r0
 800dd76:	460c      	mov	r4, r1
 800dd78:	b976      	cbnz	r6, 800dd98 <_Bfree+0x28>
 800dd7a:	2010      	movs	r0, #16
 800dd7c:	f7ff ff02 	bl	800db84 <malloc>
 800dd80:	4602      	mov	r2, r0
 800dd82:	61e8      	str	r0, [r5, #28]
 800dd84:	b920      	cbnz	r0, 800dd90 <_Bfree+0x20>
 800dd86:	4b09      	ldr	r3, [pc, #36]	@ (800ddac <_Bfree+0x3c>)
 800dd88:	4809      	ldr	r0, [pc, #36]	@ (800ddb0 <_Bfree+0x40>)
 800dd8a:	218f      	movs	r1, #143	@ 0x8f
 800dd8c:	f001 fd34 	bl	800f7f8 <__assert_func>
 800dd90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd94:	6006      	str	r6, [r0, #0]
 800dd96:	60c6      	str	r6, [r0, #12]
 800dd98:	b13c      	cbz	r4, 800ddaa <_Bfree+0x3a>
 800dd9a:	69eb      	ldr	r3, [r5, #28]
 800dd9c:	6862      	ldr	r2, [r4, #4]
 800dd9e:	68db      	ldr	r3, [r3, #12]
 800dda0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dda4:	6021      	str	r1, [r4, #0]
 800dda6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ddaa:	bd70      	pop	{r4, r5, r6, pc}
 800ddac:	0801086e 	.word	0x0801086e
 800ddb0:	080108ee 	.word	0x080108ee

0800ddb4 <__multadd>:
 800ddb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddb8:	690d      	ldr	r5, [r1, #16]
 800ddba:	4607      	mov	r7, r0
 800ddbc:	460c      	mov	r4, r1
 800ddbe:	461e      	mov	r6, r3
 800ddc0:	f101 0c14 	add.w	ip, r1, #20
 800ddc4:	2000      	movs	r0, #0
 800ddc6:	f8dc 3000 	ldr.w	r3, [ip]
 800ddca:	b299      	uxth	r1, r3
 800ddcc:	fb02 6101 	mla	r1, r2, r1, r6
 800ddd0:	0c1e      	lsrs	r6, r3, #16
 800ddd2:	0c0b      	lsrs	r3, r1, #16
 800ddd4:	fb02 3306 	mla	r3, r2, r6, r3
 800ddd8:	b289      	uxth	r1, r1
 800ddda:	3001      	adds	r0, #1
 800dddc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dde0:	4285      	cmp	r5, r0
 800dde2:	f84c 1b04 	str.w	r1, [ip], #4
 800dde6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ddea:	dcec      	bgt.n	800ddc6 <__multadd+0x12>
 800ddec:	b30e      	cbz	r6, 800de32 <__multadd+0x7e>
 800ddee:	68a3      	ldr	r3, [r4, #8]
 800ddf0:	42ab      	cmp	r3, r5
 800ddf2:	dc19      	bgt.n	800de28 <__multadd+0x74>
 800ddf4:	6861      	ldr	r1, [r4, #4]
 800ddf6:	4638      	mov	r0, r7
 800ddf8:	3101      	adds	r1, #1
 800ddfa:	f7ff ff79 	bl	800dcf0 <_Balloc>
 800ddfe:	4680      	mov	r8, r0
 800de00:	b928      	cbnz	r0, 800de0e <__multadd+0x5a>
 800de02:	4602      	mov	r2, r0
 800de04:	4b0c      	ldr	r3, [pc, #48]	@ (800de38 <__multadd+0x84>)
 800de06:	480d      	ldr	r0, [pc, #52]	@ (800de3c <__multadd+0x88>)
 800de08:	21ba      	movs	r1, #186	@ 0xba
 800de0a:	f001 fcf5 	bl	800f7f8 <__assert_func>
 800de0e:	6922      	ldr	r2, [r4, #16]
 800de10:	3202      	adds	r2, #2
 800de12:	f104 010c 	add.w	r1, r4, #12
 800de16:	0092      	lsls	r2, r2, #2
 800de18:	300c      	adds	r0, #12
 800de1a:	f001 fcd7 	bl	800f7cc <memcpy>
 800de1e:	4621      	mov	r1, r4
 800de20:	4638      	mov	r0, r7
 800de22:	f7ff ffa5 	bl	800dd70 <_Bfree>
 800de26:	4644      	mov	r4, r8
 800de28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800de2c:	3501      	adds	r5, #1
 800de2e:	615e      	str	r6, [r3, #20]
 800de30:	6125      	str	r5, [r4, #16]
 800de32:	4620      	mov	r0, r4
 800de34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de38:	080108dd 	.word	0x080108dd
 800de3c:	080108ee 	.word	0x080108ee

0800de40 <__s2b>:
 800de40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de44:	460c      	mov	r4, r1
 800de46:	4615      	mov	r5, r2
 800de48:	461f      	mov	r7, r3
 800de4a:	2209      	movs	r2, #9
 800de4c:	3308      	adds	r3, #8
 800de4e:	4606      	mov	r6, r0
 800de50:	fb93 f3f2 	sdiv	r3, r3, r2
 800de54:	2100      	movs	r1, #0
 800de56:	2201      	movs	r2, #1
 800de58:	429a      	cmp	r2, r3
 800de5a:	db09      	blt.n	800de70 <__s2b+0x30>
 800de5c:	4630      	mov	r0, r6
 800de5e:	f7ff ff47 	bl	800dcf0 <_Balloc>
 800de62:	b940      	cbnz	r0, 800de76 <__s2b+0x36>
 800de64:	4602      	mov	r2, r0
 800de66:	4b19      	ldr	r3, [pc, #100]	@ (800decc <__s2b+0x8c>)
 800de68:	4819      	ldr	r0, [pc, #100]	@ (800ded0 <__s2b+0x90>)
 800de6a:	21d3      	movs	r1, #211	@ 0xd3
 800de6c:	f001 fcc4 	bl	800f7f8 <__assert_func>
 800de70:	0052      	lsls	r2, r2, #1
 800de72:	3101      	adds	r1, #1
 800de74:	e7f0      	b.n	800de58 <__s2b+0x18>
 800de76:	9b08      	ldr	r3, [sp, #32]
 800de78:	6143      	str	r3, [r0, #20]
 800de7a:	2d09      	cmp	r5, #9
 800de7c:	f04f 0301 	mov.w	r3, #1
 800de80:	6103      	str	r3, [r0, #16]
 800de82:	dd16      	ble.n	800deb2 <__s2b+0x72>
 800de84:	f104 0909 	add.w	r9, r4, #9
 800de88:	46c8      	mov	r8, r9
 800de8a:	442c      	add	r4, r5
 800de8c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800de90:	4601      	mov	r1, r0
 800de92:	3b30      	subs	r3, #48	@ 0x30
 800de94:	220a      	movs	r2, #10
 800de96:	4630      	mov	r0, r6
 800de98:	f7ff ff8c 	bl	800ddb4 <__multadd>
 800de9c:	45a0      	cmp	r8, r4
 800de9e:	d1f5      	bne.n	800de8c <__s2b+0x4c>
 800dea0:	f1a5 0408 	sub.w	r4, r5, #8
 800dea4:	444c      	add	r4, r9
 800dea6:	1b2d      	subs	r5, r5, r4
 800dea8:	1963      	adds	r3, r4, r5
 800deaa:	42bb      	cmp	r3, r7
 800deac:	db04      	blt.n	800deb8 <__s2b+0x78>
 800deae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800deb2:	340a      	adds	r4, #10
 800deb4:	2509      	movs	r5, #9
 800deb6:	e7f6      	b.n	800dea6 <__s2b+0x66>
 800deb8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800debc:	4601      	mov	r1, r0
 800debe:	3b30      	subs	r3, #48	@ 0x30
 800dec0:	220a      	movs	r2, #10
 800dec2:	4630      	mov	r0, r6
 800dec4:	f7ff ff76 	bl	800ddb4 <__multadd>
 800dec8:	e7ee      	b.n	800dea8 <__s2b+0x68>
 800deca:	bf00      	nop
 800decc:	080108dd 	.word	0x080108dd
 800ded0:	080108ee 	.word	0x080108ee

0800ded4 <__hi0bits>:
 800ded4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ded8:	4603      	mov	r3, r0
 800deda:	bf36      	itet	cc
 800dedc:	0403      	lslcc	r3, r0, #16
 800dede:	2000      	movcs	r0, #0
 800dee0:	2010      	movcc	r0, #16
 800dee2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dee6:	bf3c      	itt	cc
 800dee8:	021b      	lslcc	r3, r3, #8
 800deea:	3008      	addcc	r0, #8
 800deec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800def0:	bf3c      	itt	cc
 800def2:	011b      	lslcc	r3, r3, #4
 800def4:	3004      	addcc	r0, #4
 800def6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800defa:	bf3c      	itt	cc
 800defc:	009b      	lslcc	r3, r3, #2
 800defe:	3002      	addcc	r0, #2
 800df00:	2b00      	cmp	r3, #0
 800df02:	db05      	blt.n	800df10 <__hi0bits+0x3c>
 800df04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800df08:	f100 0001 	add.w	r0, r0, #1
 800df0c:	bf08      	it	eq
 800df0e:	2020      	moveq	r0, #32
 800df10:	4770      	bx	lr

0800df12 <__lo0bits>:
 800df12:	6803      	ldr	r3, [r0, #0]
 800df14:	4602      	mov	r2, r0
 800df16:	f013 0007 	ands.w	r0, r3, #7
 800df1a:	d00b      	beq.n	800df34 <__lo0bits+0x22>
 800df1c:	07d9      	lsls	r1, r3, #31
 800df1e:	d421      	bmi.n	800df64 <__lo0bits+0x52>
 800df20:	0798      	lsls	r0, r3, #30
 800df22:	bf49      	itett	mi
 800df24:	085b      	lsrmi	r3, r3, #1
 800df26:	089b      	lsrpl	r3, r3, #2
 800df28:	2001      	movmi	r0, #1
 800df2a:	6013      	strmi	r3, [r2, #0]
 800df2c:	bf5c      	itt	pl
 800df2e:	6013      	strpl	r3, [r2, #0]
 800df30:	2002      	movpl	r0, #2
 800df32:	4770      	bx	lr
 800df34:	b299      	uxth	r1, r3
 800df36:	b909      	cbnz	r1, 800df3c <__lo0bits+0x2a>
 800df38:	0c1b      	lsrs	r3, r3, #16
 800df3a:	2010      	movs	r0, #16
 800df3c:	b2d9      	uxtb	r1, r3
 800df3e:	b909      	cbnz	r1, 800df44 <__lo0bits+0x32>
 800df40:	3008      	adds	r0, #8
 800df42:	0a1b      	lsrs	r3, r3, #8
 800df44:	0719      	lsls	r1, r3, #28
 800df46:	bf04      	itt	eq
 800df48:	091b      	lsreq	r3, r3, #4
 800df4a:	3004      	addeq	r0, #4
 800df4c:	0799      	lsls	r1, r3, #30
 800df4e:	bf04      	itt	eq
 800df50:	089b      	lsreq	r3, r3, #2
 800df52:	3002      	addeq	r0, #2
 800df54:	07d9      	lsls	r1, r3, #31
 800df56:	d403      	bmi.n	800df60 <__lo0bits+0x4e>
 800df58:	085b      	lsrs	r3, r3, #1
 800df5a:	f100 0001 	add.w	r0, r0, #1
 800df5e:	d003      	beq.n	800df68 <__lo0bits+0x56>
 800df60:	6013      	str	r3, [r2, #0]
 800df62:	4770      	bx	lr
 800df64:	2000      	movs	r0, #0
 800df66:	4770      	bx	lr
 800df68:	2020      	movs	r0, #32
 800df6a:	4770      	bx	lr

0800df6c <__i2b>:
 800df6c:	b510      	push	{r4, lr}
 800df6e:	460c      	mov	r4, r1
 800df70:	2101      	movs	r1, #1
 800df72:	f7ff febd 	bl	800dcf0 <_Balloc>
 800df76:	4602      	mov	r2, r0
 800df78:	b928      	cbnz	r0, 800df86 <__i2b+0x1a>
 800df7a:	4b05      	ldr	r3, [pc, #20]	@ (800df90 <__i2b+0x24>)
 800df7c:	4805      	ldr	r0, [pc, #20]	@ (800df94 <__i2b+0x28>)
 800df7e:	f240 1145 	movw	r1, #325	@ 0x145
 800df82:	f001 fc39 	bl	800f7f8 <__assert_func>
 800df86:	2301      	movs	r3, #1
 800df88:	6144      	str	r4, [r0, #20]
 800df8a:	6103      	str	r3, [r0, #16]
 800df8c:	bd10      	pop	{r4, pc}
 800df8e:	bf00      	nop
 800df90:	080108dd 	.word	0x080108dd
 800df94:	080108ee 	.word	0x080108ee

0800df98 <__multiply>:
 800df98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df9c:	4617      	mov	r7, r2
 800df9e:	690a      	ldr	r2, [r1, #16]
 800dfa0:	693b      	ldr	r3, [r7, #16]
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	bfa8      	it	ge
 800dfa6:	463b      	movge	r3, r7
 800dfa8:	4689      	mov	r9, r1
 800dfaa:	bfa4      	itt	ge
 800dfac:	460f      	movge	r7, r1
 800dfae:	4699      	movge	r9, r3
 800dfb0:	693d      	ldr	r5, [r7, #16]
 800dfb2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	6879      	ldr	r1, [r7, #4]
 800dfba:	eb05 060a 	add.w	r6, r5, sl
 800dfbe:	42b3      	cmp	r3, r6
 800dfc0:	b085      	sub	sp, #20
 800dfc2:	bfb8      	it	lt
 800dfc4:	3101      	addlt	r1, #1
 800dfc6:	f7ff fe93 	bl	800dcf0 <_Balloc>
 800dfca:	b930      	cbnz	r0, 800dfda <__multiply+0x42>
 800dfcc:	4602      	mov	r2, r0
 800dfce:	4b41      	ldr	r3, [pc, #260]	@ (800e0d4 <__multiply+0x13c>)
 800dfd0:	4841      	ldr	r0, [pc, #260]	@ (800e0d8 <__multiply+0x140>)
 800dfd2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dfd6:	f001 fc0f 	bl	800f7f8 <__assert_func>
 800dfda:	f100 0414 	add.w	r4, r0, #20
 800dfde:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dfe2:	4623      	mov	r3, r4
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	4573      	cmp	r3, lr
 800dfe8:	d320      	bcc.n	800e02c <__multiply+0x94>
 800dfea:	f107 0814 	add.w	r8, r7, #20
 800dfee:	f109 0114 	add.w	r1, r9, #20
 800dff2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dff6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dffa:	9302      	str	r3, [sp, #8]
 800dffc:	1beb      	subs	r3, r5, r7
 800dffe:	3b15      	subs	r3, #21
 800e000:	f023 0303 	bic.w	r3, r3, #3
 800e004:	3304      	adds	r3, #4
 800e006:	3715      	adds	r7, #21
 800e008:	42bd      	cmp	r5, r7
 800e00a:	bf38      	it	cc
 800e00c:	2304      	movcc	r3, #4
 800e00e:	9301      	str	r3, [sp, #4]
 800e010:	9b02      	ldr	r3, [sp, #8]
 800e012:	9103      	str	r1, [sp, #12]
 800e014:	428b      	cmp	r3, r1
 800e016:	d80c      	bhi.n	800e032 <__multiply+0x9a>
 800e018:	2e00      	cmp	r6, #0
 800e01a:	dd03      	ble.n	800e024 <__multiply+0x8c>
 800e01c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e020:	2b00      	cmp	r3, #0
 800e022:	d055      	beq.n	800e0d0 <__multiply+0x138>
 800e024:	6106      	str	r6, [r0, #16]
 800e026:	b005      	add	sp, #20
 800e028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e02c:	f843 2b04 	str.w	r2, [r3], #4
 800e030:	e7d9      	b.n	800dfe6 <__multiply+0x4e>
 800e032:	f8b1 a000 	ldrh.w	sl, [r1]
 800e036:	f1ba 0f00 	cmp.w	sl, #0
 800e03a:	d01f      	beq.n	800e07c <__multiply+0xe4>
 800e03c:	46c4      	mov	ip, r8
 800e03e:	46a1      	mov	r9, r4
 800e040:	2700      	movs	r7, #0
 800e042:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e046:	f8d9 3000 	ldr.w	r3, [r9]
 800e04a:	fa1f fb82 	uxth.w	fp, r2
 800e04e:	b29b      	uxth	r3, r3
 800e050:	fb0a 330b 	mla	r3, sl, fp, r3
 800e054:	443b      	add	r3, r7
 800e056:	f8d9 7000 	ldr.w	r7, [r9]
 800e05a:	0c12      	lsrs	r2, r2, #16
 800e05c:	0c3f      	lsrs	r7, r7, #16
 800e05e:	fb0a 7202 	mla	r2, sl, r2, r7
 800e062:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e066:	b29b      	uxth	r3, r3
 800e068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e06c:	4565      	cmp	r5, ip
 800e06e:	f849 3b04 	str.w	r3, [r9], #4
 800e072:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e076:	d8e4      	bhi.n	800e042 <__multiply+0xaa>
 800e078:	9b01      	ldr	r3, [sp, #4]
 800e07a:	50e7      	str	r7, [r4, r3]
 800e07c:	9b03      	ldr	r3, [sp, #12]
 800e07e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e082:	3104      	adds	r1, #4
 800e084:	f1b9 0f00 	cmp.w	r9, #0
 800e088:	d020      	beq.n	800e0cc <__multiply+0x134>
 800e08a:	6823      	ldr	r3, [r4, #0]
 800e08c:	4647      	mov	r7, r8
 800e08e:	46a4      	mov	ip, r4
 800e090:	f04f 0a00 	mov.w	sl, #0
 800e094:	f8b7 b000 	ldrh.w	fp, [r7]
 800e098:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e09c:	fb09 220b 	mla	r2, r9, fp, r2
 800e0a0:	4452      	add	r2, sl
 800e0a2:	b29b      	uxth	r3, r3
 800e0a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e0a8:	f84c 3b04 	str.w	r3, [ip], #4
 800e0ac:	f857 3b04 	ldr.w	r3, [r7], #4
 800e0b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e0b4:	f8bc 3000 	ldrh.w	r3, [ip]
 800e0b8:	fb09 330a 	mla	r3, r9, sl, r3
 800e0bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e0c0:	42bd      	cmp	r5, r7
 800e0c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e0c6:	d8e5      	bhi.n	800e094 <__multiply+0xfc>
 800e0c8:	9a01      	ldr	r2, [sp, #4]
 800e0ca:	50a3      	str	r3, [r4, r2]
 800e0cc:	3404      	adds	r4, #4
 800e0ce:	e79f      	b.n	800e010 <__multiply+0x78>
 800e0d0:	3e01      	subs	r6, #1
 800e0d2:	e7a1      	b.n	800e018 <__multiply+0x80>
 800e0d4:	080108dd 	.word	0x080108dd
 800e0d8:	080108ee 	.word	0x080108ee

0800e0dc <__pow5mult>:
 800e0dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0e0:	4615      	mov	r5, r2
 800e0e2:	f012 0203 	ands.w	r2, r2, #3
 800e0e6:	4607      	mov	r7, r0
 800e0e8:	460e      	mov	r6, r1
 800e0ea:	d007      	beq.n	800e0fc <__pow5mult+0x20>
 800e0ec:	4c25      	ldr	r4, [pc, #148]	@ (800e184 <__pow5mult+0xa8>)
 800e0ee:	3a01      	subs	r2, #1
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e0f6:	f7ff fe5d 	bl	800ddb4 <__multadd>
 800e0fa:	4606      	mov	r6, r0
 800e0fc:	10ad      	asrs	r5, r5, #2
 800e0fe:	d03d      	beq.n	800e17c <__pow5mult+0xa0>
 800e100:	69fc      	ldr	r4, [r7, #28]
 800e102:	b97c      	cbnz	r4, 800e124 <__pow5mult+0x48>
 800e104:	2010      	movs	r0, #16
 800e106:	f7ff fd3d 	bl	800db84 <malloc>
 800e10a:	4602      	mov	r2, r0
 800e10c:	61f8      	str	r0, [r7, #28]
 800e10e:	b928      	cbnz	r0, 800e11c <__pow5mult+0x40>
 800e110:	4b1d      	ldr	r3, [pc, #116]	@ (800e188 <__pow5mult+0xac>)
 800e112:	481e      	ldr	r0, [pc, #120]	@ (800e18c <__pow5mult+0xb0>)
 800e114:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e118:	f001 fb6e 	bl	800f7f8 <__assert_func>
 800e11c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e120:	6004      	str	r4, [r0, #0]
 800e122:	60c4      	str	r4, [r0, #12]
 800e124:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e128:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e12c:	b94c      	cbnz	r4, 800e142 <__pow5mult+0x66>
 800e12e:	f240 2171 	movw	r1, #625	@ 0x271
 800e132:	4638      	mov	r0, r7
 800e134:	f7ff ff1a 	bl	800df6c <__i2b>
 800e138:	2300      	movs	r3, #0
 800e13a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e13e:	4604      	mov	r4, r0
 800e140:	6003      	str	r3, [r0, #0]
 800e142:	f04f 0900 	mov.w	r9, #0
 800e146:	07eb      	lsls	r3, r5, #31
 800e148:	d50a      	bpl.n	800e160 <__pow5mult+0x84>
 800e14a:	4631      	mov	r1, r6
 800e14c:	4622      	mov	r2, r4
 800e14e:	4638      	mov	r0, r7
 800e150:	f7ff ff22 	bl	800df98 <__multiply>
 800e154:	4631      	mov	r1, r6
 800e156:	4680      	mov	r8, r0
 800e158:	4638      	mov	r0, r7
 800e15a:	f7ff fe09 	bl	800dd70 <_Bfree>
 800e15e:	4646      	mov	r6, r8
 800e160:	106d      	asrs	r5, r5, #1
 800e162:	d00b      	beq.n	800e17c <__pow5mult+0xa0>
 800e164:	6820      	ldr	r0, [r4, #0]
 800e166:	b938      	cbnz	r0, 800e178 <__pow5mult+0x9c>
 800e168:	4622      	mov	r2, r4
 800e16a:	4621      	mov	r1, r4
 800e16c:	4638      	mov	r0, r7
 800e16e:	f7ff ff13 	bl	800df98 <__multiply>
 800e172:	6020      	str	r0, [r4, #0]
 800e174:	f8c0 9000 	str.w	r9, [r0]
 800e178:	4604      	mov	r4, r0
 800e17a:	e7e4      	b.n	800e146 <__pow5mult+0x6a>
 800e17c:	4630      	mov	r0, r6
 800e17e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e182:	bf00      	nop
 800e184:	08010a00 	.word	0x08010a00
 800e188:	0801086e 	.word	0x0801086e
 800e18c:	080108ee 	.word	0x080108ee

0800e190 <__lshift>:
 800e190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e194:	460c      	mov	r4, r1
 800e196:	6849      	ldr	r1, [r1, #4]
 800e198:	6923      	ldr	r3, [r4, #16]
 800e19a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e19e:	68a3      	ldr	r3, [r4, #8]
 800e1a0:	4607      	mov	r7, r0
 800e1a2:	4691      	mov	r9, r2
 800e1a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e1a8:	f108 0601 	add.w	r6, r8, #1
 800e1ac:	42b3      	cmp	r3, r6
 800e1ae:	db0b      	blt.n	800e1c8 <__lshift+0x38>
 800e1b0:	4638      	mov	r0, r7
 800e1b2:	f7ff fd9d 	bl	800dcf0 <_Balloc>
 800e1b6:	4605      	mov	r5, r0
 800e1b8:	b948      	cbnz	r0, 800e1ce <__lshift+0x3e>
 800e1ba:	4602      	mov	r2, r0
 800e1bc:	4b28      	ldr	r3, [pc, #160]	@ (800e260 <__lshift+0xd0>)
 800e1be:	4829      	ldr	r0, [pc, #164]	@ (800e264 <__lshift+0xd4>)
 800e1c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e1c4:	f001 fb18 	bl	800f7f8 <__assert_func>
 800e1c8:	3101      	adds	r1, #1
 800e1ca:	005b      	lsls	r3, r3, #1
 800e1cc:	e7ee      	b.n	800e1ac <__lshift+0x1c>
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	f100 0114 	add.w	r1, r0, #20
 800e1d4:	f100 0210 	add.w	r2, r0, #16
 800e1d8:	4618      	mov	r0, r3
 800e1da:	4553      	cmp	r3, sl
 800e1dc:	db33      	blt.n	800e246 <__lshift+0xb6>
 800e1de:	6920      	ldr	r0, [r4, #16]
 800e1e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e1e4:	f104 0314 	add.w	r3, r4, #20
 800e1e8:	f019 091f 	ands.w	r9, r9, #31
 800e1ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e1f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e1f4:	d02b      	beq.n	800e24e <__lshift+0xbe>
 800e1f6:	f1c9 0e20 	rsb	lr, r9, #32
 800e1fa:	468a      	mov	sl, r1
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	6818      	ldr	r0, [r3, #0]
 800e200:	fa00 f009 	lsl.w	r0, r0, r9
 800e204:	4310      	orrs	r0, r2
 800e206:	f84a 0b04 	str.w	r0, [sl], #4
 800e20a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e20e:	459c      	cmp	ip, r3
 800e210:	fa22 f20e 	lsr.w	r2, r2, lr
 800e214:	d8f3      	bhi.n	800e1fe <__lshift+0x6e>
 800e216:	ebac 0304 	sub.w	r3, ip, r4
 800e21a:	3b15      	subs	r3, #21
 800e21c:	f023 0303 	bic.w	r3, r3, #3
 800e220:	3304      	adds	r3, #4
 800e222:	f104 0015 	add.w	r0, r4, #21
 800e226:	4560      	cmp	r0, ip
 800e228:	bf88      	it	hi
 800e22a:	2304      	movhi	r3, #4
 800e22c:	50ca      	str	r2, [r1, r3]
 800e22e:	b10a      	cbz	r2, 800e234 <__lshift+0xa4>
 800e230:	f108 0602 	add.w	r6, r8, #2
 800e234:	3e01      	subs	r6, #1
 800e236:	4638      	mov	r0, r7
 800e238:	612e      	str	r6, [r5, #16]
 800e23a:	4621      	mov	r1, r4
 800e23c:	f7ff fd98 	bl	800dd70 <_Bfree>
 800e240:	4628      	mov	r0, r5
 800e242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e246:	f842 0f04 	str.w	r0, [r2, #4]!
 800e24a:	3301      	adds	r3, #1
 800e24c:	e7c5      	b.n	800e1da <__lshift+0x4a>
 800e24e:	3904      	subs	r1, #4
 800e250:	f853 2b04 	ldr.w	r2, [r3], #4
 800e254:	f841 2f04 	str.w	r2, [r1, #4]!
 800e258:	459c      	cmp	ip, r3
 800e25a:	d8f9      	bhi.n	800e250 <__lshift+0xc0>
 800e25c:	e7ea      	b.n	800e234 <__lshift+0xa4>
 800e25e:	bf00      	nop
 800e260:	080108dd 	.word	0x080108dd
 800e264:	080108ee 	.word	0x080108ee

0800e268 <__mcmp>:
 800e268:	690a      	ldr	r2, [r1, #16]
 800e26a:	4603      	mov	r3, r0
 800e26c:	6900      	ldr	r0, [r0, #16]
 800e26e:	1a80      	subs	r0, r0, r2
 800e270:	b530      	push	{r4, r5, lr}
 800e272:	d10e      	bne.n	800e292 <__mcmp+0x2a>
 800e274:	3314      	adds	r3, #20
 800e276:	3114      	adds	r1, #20
 800e278:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e27c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e280:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e284:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e288:	4295      	cmp	r5, r2
 800e28a:	d003      	beq.n	800e294 <__mcmp+0x2c>
 800e28c:	d205      	bcs.n	800e29a <__mcmp+0x32>
 800e28e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e292:	bd30      	pop	{r4, r5, pc}
 800e294:	42a3      	cmp	r3, r4
 800e296:	d3f3      	bcc.n	800e280 <__mcmp+0x18>
 800e298:	e7fb      	b.n	800e292 <__mcmp+0x2a>
 800e29a:	2001      	movs	r0, #1
 800e29c:	e7f9      	b.n	800e292 <__mcmp+0x2a>
	...

0800e2a0 <__mdiff>:
 800e2a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2a4:	4689      	mov	r9, r1
 800e2a6:	4606      	mov	r6, r0
 800e2a8:	4611      	mov	r1, r2
 800e2aa:	4648      	mov	r0, r9
 800e2ac:	4614      	mov	r4, r2
 800e2ae:	f7ff ffdb 	bl	800e268 <__mcmp>
 800e2b2:	1e05      	subs	r5, r0, #0
 800e2b4:	d112      	bne.n	800e2dc <__mdiff+0x3c>
 800e2b6:	4629      	mov	r1, r5
 800e2b8:	4630      	mov	r0, r6
 800e2ba:	f7ff fd19 	bl	800dcf0 <_Balloc>
 800e2be:	4602      	mov	r2, r0
 800e2c0:	b928      	cbnz	r0, 800e2ce <__mdiff+0x2e>
 800e2c2:	4b3f      	ldr	r3, [pc, #252]	@ (800e3c0 <__mdiff+0x120>)
 800e2c4:	f240 2137 	movw	r1, #567	@ 0x237
 800e2c8:	483e      	ldr	r0, [pc, #248]	@ (800e3c4 <__mdiff+0x124>)
 800e2ca:	f001 fa95 	bl	800f7f8 <__assert_func>
 800e2ce:	2301      	movs	r3, #1
 800e2d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e2d4:	4610      	mov	r0, r2
 800e2d6:	b003      	add	sp, #12
 800e2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2dc:	bfbc      	itt	lt
 800e2de:	464b      	movlt	r3, r9
 800e2e0:	46a1      	movlt	r9, r4
 800e2e2:	4630      	mov	r0, r6
 800e2e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e2e8:	bfba      	itte	lt
 800e2ea:	461c      	movlt	r4, r3
 800e2ec:	2501      	movlt	r5, #1
 800e2ee:	2500      	movge	r5, #0
 800e2f0:	f7ff fcfe 	bl	800dcf0 <_Balloc>
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	b918      	cbnz	r0, 800e300 <__mdiff+0x60>
 800e2f8:	4b31      	ldr	r3, [pc, #196]	@ (800e3c0 <__mdiff+0x120>)
 800e2fa:	f240 2145 	movw	r1, #581	@ 0x245
 800e2fe:	e7e3      	b.n	800e2c8 <__mdiff+0x28>
 800e300:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e304:	6926      	ldr	r6, [r4, #16]
 800e306:	60c5      	str	r5, [r0, #12]
 800e308:	f109 0310 	add.w	r3, r9, #16
 800e30c:	f109 0514 	add.w	r5, r9, #20
 800e310:	f104 0e14 	add.w	lr, r4, #20
 800e314:	f100 0b14 	add.w	fp, r0, #20
 800e318:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e31c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e320:	9301      	str	r3, [sp, #4]
 800e322:	46d9      	mov	r9, fp
 800e324:	f04f 0c00 	mov.w	ip, #0
 800e328:	9b01      	ldr	r3, [sp, #4]
 800e32a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e32e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e332:	9301      	str	r3, [sp, #4]
 800e334:	fa1f f38a 	uxth.w	r3, sl
 800e338:	4619      	mov	r1, r3
 800e33a:	b283      	uxth	r3, r0
 800e33c:	1acb      	subs	r3, r1, r3
 800e33e:	0c00      	lsrs	r0, r0, #16
 800e340:	4463      	add	r3, ip
 800e342:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e346:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e34a:	b29b      	uxth	r3, r3
 800e34c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e350:	4576      	cmp	r6, lr
 800e352:	f849 3b04 	str.w	r3, [r9], #4
 800e356:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e35a:	d8e5      	bhi.n	800e328 <__mdiff+0x88>
 800e35c:	1b33      	subs	r3, r6, r4
 800e35e:	3b15      	subs	r3, #21
 800e360:	f023 0303 	bic.w	r3, r3, #3
 800e364:	3415      	adds	r4, #21
 800e366:	3304      	adds	r3, #4
 800e368:	42a6      	cmp	r6, r4
 800e36a:	bf38      	it	cc
 800e36c:	2304      	movcc	r3, #4
 800e36e:	441d      	add	r5, r3
 800e370:	445b      	add	r3, fp
 800e372:	461e      	mov	r6, r3
 800e374:	462c      	mov	r4, r5
 800e376:	4544      	cmp	r4, r8
 800e378:	d30e      	bcc.n	800e398 <__mdiff+0xf8>
 800e37a:	f108 0103 	add.w	r1, r8, #3
 800e37e:	1b49      	subs	r1, r1, r5
 800e380:	f021 0103 	bic.w	r1, r1, #3
 800e384:	3d03      	subs	r5, #3
 800e386:	45a8      	cmp	r8, r5
 800e388:	bf38      	it	cc
 800e38a:	2100      	movcc	r1, #0
 800e38c:	440b      	add	r3, r1
 800e38e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e392:	b191      	cbz	r1, 800e3ba <__mdiff+0x11a>
 800e394:	6117      	str	r7, [r2, #16]
 800e396:	e79d      	b.n	800e2d4 <__mdiff+0x34>
 800e398:	f854 1b04 	ldr.w	r1, [r4], #4
 800e39c:	46e6      	mov	lr, ip
 800e39e:	0c08      	lsrs	r0, r1, #16
 800e3a0:	fa1c fc81 	uxtah	ip, ip, r1
 800e3a4:	4471      	add	r1, lr
 800e3a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e3aa:	b289      	uxth	r1, r1
 800e3ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e3b0:	f846 1b04 	str.w	r1, [r6], #4
 800e3b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e3b8:	e7dd      	b.n	800e376 <__mdiff+0xd6>
 800e3ba:	3f01      	subs	r7, #1
 800e3bc:	e7e7      	b.n	800e38e <__mdiff+0xee>
 800e3be:	bf00      	nop
 800e3c0:	080108dd 	.word	0x080108dd
 800e3c4:	080108ee 	.word	0x080108ee

0800e3c8 <__ulp>:
 800e3c8:	b082      	sub	sp, #8
 800e3ca:	ed8d 0b00 	vstr	d0, [sp]
 800e3ce:	9a01      	ldr	r2, [sp, #4]
 800e3d0:	4b0f      	ldr	r3, [pc, #60]	@ (800e410 <__ulp+0x48>)
 800e3d2:	4013      	ands	r3, r2
 800e3d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	dc08      	bgt.n	800e3ee <__ulp+0x26>
 800e3dc:	425b      	negs	r3, r3
 800e3de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e3e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e3e6:	da04      	bge.n	800e3f2 <__ulp+0x2a>
 800e3e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e3ec:	4113      	asrs	r3, r2
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	e008      	b.n	800e404 <__ulp+0x3c>
 800e3f2:	f1a2 0314 	sub.w	r3, r2, #20
 800e3f6:	2b1e      	cmp	r3, #30
 800e3f8:	bfda      	itte	le
 800e3fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e3fe:	40da      	lsrle	r2, r3
 800e400:	2201      	movgt	r2, #1
 800e402:	2300      	movs	r3, #0
 800e404:	4619      	mov	r1, r3
 800e406:	4610      	mov	r0, r2
 800e408:	ec41 0b10 	vmov	d0, r0, r1
 800e40c:	b002      	add	sp, #8
 800e40e:	4770      	bx	lr
 800e410:	7ff00000 	.word	0x7ff00000

0800e414 <__b2d>:
 800e414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e418:	6906      	ldr	r6, [r0, #16]
 800e41a:	f100 0814 	add.w	r8, r0, #20
 800e41e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e422:	1f37      	subs	r7, r6, #4
 800e424:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e428:	4610      	mov	r0, r2
 800e42a:	f7ff fd53 	bl	800ded4 <__hi0bits>
 800e42e:	f1c0 0320 	rsb	r3, r0, #32
 800e432:	280a      	cmp	r0, #10
 800e434:	600b      	str	r3, [r1, #0]
 800e436:	491b      	ldr	r1, [pc, #108]	@ (800e4a4 <__b2d+0x90>)
 800e438:	dc15      	bgt.n	800e466 <__b2d+0x52>
 800e43a:	f1c0 0c0b 	rsb	ip, r0, #11
 800e43e:	fa22 f30c 	lsr.w	r3, r2, ip
 800e442:	45b8      	cmp	r8, r7
 800e444:	ea43 0501 	orr.w	r5, r3, r1
 800e448:	bf34      	ite	cc
 800e44a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e44e:	2300      	movcs	r3, #0
 800e450:	3015      	adds	r0, #21
 800e452:	fa02 f000 	lsl.w	r0, r2, r0
 800e456:	fa23 f30c 	lsr.w	r3, r3, ip
 800e45a:	4303      	orrs	r3, r0
 800e45c:	461c      	mov	r4, r3
 800e45e:	ec45 4b10 	vmov	d0, r4, r5
 800e462:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e466:	45b8      	cmp	r8, r7
 800e468:	bf3a      	itte	cc
 800e46a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e46e:	f1a6 0708 	subcc.w	r7, r6, #8
 800e472:	2300      	movcs	r3, #0
 800e474:	380b      	subs	r0, #11
 800e476:	d012      	beq.n	800e49e <__b2d+0x8a>
 800e478:	f1c0 0120 	rsb	r1, r0, #32
 800e47c:	fa23 f401 	lsr.w	r4, r3, r1
 800e480:	4082      	lsls	r2, r0
 800e482:	4322      	orrs	r2, r4
 800e484:	4547      	cmp	r7, r8
 800e486:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e48a:	bf8c      	ite	hi
 800e48c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e490:	2200      	movls	r2, #0
 800e492:	4083      	lsls	r3, r0
 800e494:	40ca      	lsrs	r2, r1
 800e496:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e49a:	4313      	orrs	r3, r2
 800e49c:	e7de      	b.n	800e45c <__b2d+0x48>
 800e49e:	ea42 0501 	orr.w	r5, r2, r1
 800e4a2:	e7db      	b.n	800e45c <__b2d+0x48>
 800e4a4:	3ff00000 	.word	0x3ff00000

0800e4a8 <__d2b>:
 800e4a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e4ac:	460f      	mov	r7, r1
 800e4ae:	2101      	movs	r1, #1
 800e4b0:	ec59 8b10 	vmov	r8, r9, d0
 800e4b4:	4616      	mov	r6, r2
 800e4b6:	f7ff fc1b 	bl	800dcf0 <_Balloc>
 800e4ba:	4604      	mov	r4, r0
 800e4bc:	b930      	cbnz	r0, 800e4cc <__d2b+0x24>
 800e4be:	4602      	mov	r2, r0
 800e4c0:	4b23      	ldr	r3, [pc, #140]	@ (800e550 <__d2b+0xa8>)
 800e4c2:	4824      	ldr	r0, [pc, #144]	@ (800e554 <__d2b+0xac>)
 800e4c4:	f240 310f 	movw	r1, #783	@ 0x30f
 800e4c8:	f001 f996 	bl	800f7f8 <__assert_func>
 800e4cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e4d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e4d4:	b10d      	cbz	r5, 800e4da <__d2b+0x32>
 800e4d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4da:	9301      	str	r3, [sp, #4]
 800e4dc:	f1b8 0300 	subs.w	r3, r8, #0
 800e4e0:	d023      	beq.n	800e52a <__d2b+0x82>
 800e4e2:	4668      	mov	r0, sp
 800e4e4:	9300      	str	r3, [sp, #0]
 800e4e6:	f7ff fd14 	bl	800df12 <__lo0bits>
 800e4ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e4ee:	b1d0      	cbz	r0, 800e526 <__d2b+0x7e>
 800e4f0:	f1c0 0320 	rsb	r3, r0, #32
 800e4f4:	fa02 f303 	lsl.w	r3, r2, r3
 800e4f8:	430b      	orrs	r3, r1
 800e4fa:	40c2      	lsrs	r2, r0
 800e4fc:	6163      	str	r3, [r4, #20]
 800e4fe:	9201      	str	r2, [sp, #4]
 800e500:	9b01      	ldr	r3, [sp, #4]
 800e502:	61a3      	str	r3, [r4, #24]
 800e504:	2b00      	cmp	r3, #0
 800e506:	bf0c      	ite	eq
 800e508:	2201      	moveq	r2, #1
 800e50a:	2202      	movne	r2, #2
 800e50c:	6122      	str	r2, [r4, #16]
 800e50e:	b1a5      	cbz	r5, 800e53a <__d2b+0x92>
 800e510:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e514:	4405      	add	r5, r0
 800e516:	603d      	str	r5, [r7, #0]
 800e518:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e51c:	6030      	str	r0, [r6, #0]
 800e51e:	4620      	mov	r0, r4
 800e520:	b003      	add	sp, #12
 800e522:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e526:	6161      	str	r1, [r4, #20]
 800e528:	e7ea      	b.n	800e500 <__d2b+0x58>
 800e52a:	a801      	add	r0, sp, #4
 800e52c:	f7ff fcf1 	bl	800df12 <__lo0bits>
 800e530:	9b01      	ldr	r3, [sp, #4]
 800e532:	6163      	str	r3, [r4, #20]
 800e534:	3020      	adds	r0, #32
 800e536:	2201      	movs	r2, #1
 800e538:	e7e8      	b.n	800e50c <__d2b+0x64>
 800e53a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e53e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e542:	6038      	str	r0, [r7, #0]
 800e544:	6918      	ldr	r0, [r3, #16]
 800e546:	f7ff fcc5 	bl	800ded4 <__hi0bits>
 800e54a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e54e:	e7e5      	b.n	800e51c <__d2b+0x74>
 800e550:	080108dd 	.word	0x080108dd
 800e554:	080108ee 	.word	0x080108ee

0800e558 <__ratio>:
 800e558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e55c:	b085      	sub	sp, #20
 800e55e:	e9cd 1000 	strd	r1, r0, [sp]
 800e562:	a902      	add	r1, sp, #8
 800e564:	f7ff ff56 	bl	800e414 <__b2d>
 800e568:	9800      	ldr	r0, [sp, #0]
 800e56a:	a903      	add	r1, sp, #12
 800e56c:	ec55 4b10 	vmov	r4, r5, d0
 800e570:	f7ff ff50 	bl	800e414 <__b2d>
 800e574:	9b01      	ldr	r3, [sp, #4]
 800e576:	6919      	ldr	r1, [r3, #16]
 800e578:	9b00      	ldr	r3, [sp, #0]
 800e57a:	691b      	ldr	r3, [r3, #16]
 800e57c:	1ac9      	subs	r1, r1, r3
 800e57e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e582:	1a9b      	subs	r3, r3, r2
 800e584:	ec5b ab10 	vmov	sl, fp, d0
 800e588:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	bfce      	itee	gt
 800e590:	462a      	movgt	r2, r5
 800e592:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e596:	465a      	movle	r2, fp
 800e598:	462f      	mov	r7, r5
 800e59a:	46d9      	mov	r9, fp
 800e59c:	bfcc      	ite	gt
 800e59e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e5a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e5a6:	464b      	mov	r3, r9
 800e5a8:	4652      	mov	r2, sl
 800e5aa:	4620      	mov	r0, r4
 800e5ac:	4639      	mov	r1, r7
 800e5ae:	f7f2 f955 	bl	800085c <__aeabi_ddiv>
 800e5b2:	ec41 0b10 	vmov	d0, r0, r1
 800e5b6:	b005      	add	sp, #20
 800e5b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e5bc <__copybits>:
 800e5bc:	3901      	subs	r1, #1
 800e5be:	b570      	push	{r4, r5, r6, lr}
 800e5c0:	1149      	asrs	r1, r1, #5
 800e5c2:	6914      	ldr	r4, [r2, #16]
 800e5c4:	3101      	adds	r1, #1
 800e5c6:	f102 0314 	add.w	r3, r2, #20
 800e5ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e5ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e5d2:	1f05      	subs	r5, r0, #4
 800e5d4:	42a3      	cmp	r3, r4
 800e5d6:	d30c      	bcc.n	800e5f2 <__copybits+0x36>
 800e5d8:	1aa3      	subs	r3, r4, r2
 800e5da:	3b11      	subs	r3, #17
 800e5dc:	f023 0303 	bic.w	r3, r3, #3
 800e5e0:	3211      	adds	r2, #17
 800e5e2:	42a2      	cmp	r2, r4
 800e5e4:	bf88      	it	hi
 800e5e6:	2300      	movhi	r3, #0
 800e5e8:	4418      	add	r0, r3
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	4288      	cmp	r0, r1
 800e5ee:	d305      	bcc.n	800e5fc <__copybits+0x40>
 800e5f0:	bd70      	pop	{r4, r5, r6, pc}
 800e5f2:	f853 6b04 	ldr.w	r6, [r3], #4
 800e5f6:	f845 6f04 	str.w	r6, [r5, #4]!
 800e5fa:	e7eb      	b.n	800e5d4 <__copybits+0x18>
 800e5fc:	f840 3b04 	str.w	r3, [r0], #4
 800e600:	e7f4      	b.n	800e5ec <__copybits+0x30>

0800e602 <__any_on>:
 800e602:	f100 0214 	add.w	r2, r0, #20
 800e606:	6900      	ldr	r0, [r0, #16]
 800e608:	114b      	asrs	r3, r1, #5
 800e60a:	4298      	cmp	r0, r3
 800e60c:	b510      	push	{r4, lr}
 800e60e:	db11      	blt.n	800e634 <__any_on+0x32>
 800e610:	dd0a      	ble.n	800e628 <__any_on+0x26>
 800e612:	f011 011f 	ands.w	r1, r1, #31
 800e616:	d007      	beq.n	800e628 <__any_on+0x26>
 800e618:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e61c:	fa24 f001 	lsr.w	r0, r4, r1
 800e620:	fa00 f101 	lsl.w	r1, r0, r1
 800e624:	428c      	cmp	r4, r1
 800e626:	d10b      	bne.n	800e640 <__any_on+0x3e>
 800e628:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e62c:	4293      	cmp	r3, r2
 800e62e:	d803      	bhi.n	800e638 <__any_on+0x36>
 800e630:	2000      	movs	r0, #0
 800e632:	bd10      	pop	{r4, pc}
 800e634:	4603      	mov	r3, r0
 800e636:	e7f7      	b.n	800e628 <__any_on+0x26>
 800e638:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e63c:	2900      	cmp	r1, #0
 800e63e:	d0f5      	beq.n	800e62c <__any_on+0x2a>
 800e640:	2001      	movs	r0, #1
 800e642:	e7f6      	b.n	800e632 <__any_on+0x30>

0800e644 <sulp>:
 800e644:	b570      	push	{r4, r5, r6, lr}
 800e646:	4604      	mov	r4, r0
 800e648:	460d      	mov	r5, r1
 800e64a:	ec45 4b10 	vmov	d0, r4, r5
 800e64e:	4616      	mov	r6, r2
 800e650:	f7ff feba 	bl	800e3c8 <__ulp>
 800e654:	ec51 0b10 	vmov	r0, r1, d0
 800e658:	b17e      	cbz	r6, 800e67a <sulp+0x36>
 800e65a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e65e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e662:	2b00      	cmp	r3, #0
 800e664:	dd09      	ble.n	800e67a <sulp+0x36>
 800e666:	051b      	lsls	r3, r3, #20
 800e668:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e66c:	2400      	movs	r4, #0
 800e66e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e672:	4622      	mov	r2, r4
 800e674:	462b      	mov	r3, r5
 800e676:	f7f1 ffc7 	bl	8000608 <__aeabi_dmul>
 800e67a:	ec41 0b10 	vmov	d0, r0, r1
 800e67e:	bd70      	pop	{r4, r5, r6, pc}

0800e680 <_strtod_l>:
 800e680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e684:	b09f      	sub	sp, #124	@ 0x7c
 800e686:	460c      	mov	r4, r1
 800e688:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e68a:	2200      	movs	r2, #0
 800e68c:	921a      	str	r2, [sp, #104]	@ 0x68
 800e68e:	9005      	str	r0, [sp, #20]
 800e690:	f04f 0a00 	mov.w	sl, #0
 800e694:	f04f 0b00 	mov.w	fp, #0
 800e698:	460a      	mov	r2, r1
 800e69a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e69c:	7811      	ldrb	r1, [r2, #0]
 800e69e:	292b      	cmp	r1, #43	@ 0x2b
 800e6a0:	d04a      	beq.n	800e738 <_strtod_l+0xb8>
 800e6a2:	d838      	bhi.n	800e716 <_strtod_l+0x96>
 800e6a4:	290d      	cmp	r1, #13
 800e6a6:	d832      	bhi.n	800e70e <_strtod_l+0x8e>
 800e6a8:	2908      	cmp	r1, #8
 800e6aa:	d832      	bhi.n	800e712 <_strtod_l+0x92>
 800e6ac:	2900      	cmp	r1, #0
 800e6ae:	d03b      	beq.n	800e728 <_strtod_l+0xa8>
 800e6b0:	2200      	movs	r2, #0
 800e6b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800e6b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e6b6:	782a      	ldrb	r2, [r5, #0]
 800e6b8:	2a30      	cmp	r2, #48	@ 0x30
 800e6ba:	f040 80b2 	bne.w	800e822 <_strtod_l+0x1a2>
 800e6be:	786a      	ldrb	r2, [r5, #1]
 800e6c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e6c4:	2a58      	cmp	r2, #88	@ 0x58
 800e6c6:	d16e      	bne.n	800e7a6 <_strtod_l+0x126>
 800e6c8:	9302      	str	r3, [sp, #8]
 800e6ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6cc:	9301      	str	r3, [sp, #4]
 800e6ce:	ab1a      	add	r3, sp, #104	@ 0x68
 800e6d0:	9300      	str	r3, [sp, #0]
 800e6d2:	4a8f      	ldr	r2, [pc, #572]	@ (800e910 <_strtod_l+0x290>)
 800e6d4:	9805      	ldr	r0, [sp, #20]
 800e6d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e6d8:	a919      	add	r1, sp, #100	@ 0x64
 800e6da:	f001 f927 	bl	800f92c <__gethex>
 800e6de:	f010 060f 	ands.w	r6, r0, #15
 800e6e2:	4604      	mov	r4, r0
 800e6e4:	d005      	beq.n	800e6f2 <_strtod_l+0x72>
 800e6e6:	2e06      	cmp	r6, #6
 800e6e8:	d128      	bne.n	800e73c <_strtod_l+0xbc>
 800e6ea:	3501      	adds	r5, #1
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	9519      	str	r5, [sp, #100]	@ 0x64
 800e6f0:	930e      	str	r3, [sp, #56]	@ 0x38
 800e6f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	f040 858e 	bne.w	800f216 <_strtod_l+0xb96>
 800e6fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6fc:	b1cb      	cbz	r3, 800e732 <_strtod_l+0xb2>
 800e6fe:	4652      	mov	r2, sl
 800e700:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e704:	ec43 2b10 	vmov	d0, r2, r3
 800e708:	b01f      	add	sp, #124	@ 0x7c
 800e70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e70e:	2920      	cmp	r1, #32
 800e710:	d1ce      	bne.n	800e6b0 <_strtod_l+0x30>
 800e712:	3201      	adds	r2, #1
 800e714:	e7c1      	b.n	800e69a <_strtod_l+0x1a>
 800e716:	292d      	cmp	r1, #45	@ 0x2d
 800e718:	d1ca      	bne.n	800e6b0 <_strtod_l+0x30>
 800e71a:	2101      	movs	r1, #1
 800e71c:	910e      	str	r1, [sp, #56]	@ 0x38
 800e71e:	1c51      	adds	r1, r2, #1
 800e720:	9119      	str	r1, [sp, #100]	@ 0x64
 800e722:	7852      	ldrb	r2, [r2, #1]
 800e724:	2a00      	cmp	r2, #0
 800e726:	d1c5      	bne.n	800e6b4 <_strtod_l+0x34>
 800e728:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e72a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	f040 8570 	bne.w	800f212 <_strtod_l+0xb92>
 800e732:	4652      	mov	r2, sl
 800e734:	465b      	mov	r3, fp
 800e736:	e7e5      	b.n	800e704 <_strtod_l+0x84>
 800e738:	2100      	movs	r1, #0
 800e73a:	e7ef      	b.n	800e71c <_strtod_l+0x9c>
 800e73c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e73e:	b13a      	cbz	r2, 800e750 <_strtod_l+0xd0>
 800e740:	2135      	movs	r1, #53	@ 0x35
 800e742:	a81c      	add	r0, sp, #112	@ 0x70
 800e744:	f7ff ff3a 	bl	800e5bc <__copybits>
 800e748:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e74a:	9805      	ldr	r0, [sp, #20]
 800e74c:	f7ff fb10 	bl	800dd70 <_Bfree>
 800e750:	3e01      	subs	r6, #1
 800e752:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e754:	2e04      	cmp	r6, #4
 800e756:	d806      	bhi.n	800e766 <_strtod_l+0xe6>
 800e758:	e8df f006 	tbb	[pc, r6]
 800e75c:	201d0314 	.word	0x201d0314
 800e760:	14          	.byte	0x14
 800e761:	00          	.byte	0x00
 800e762:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e766:	05e1      	lsls	r1, r4, #23
 800e768:	bf48      	it	mi
 800e76a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e76e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e772:	0d1b      	lsrs	r3, r3, #20
 800e774:	051b      	lsls	r3, r3, #20
 800e776:	2b00      	cmp	r3, #0
 800e778:	d1bb      	bne.n	800e6f2 <_strtod_l+0x72>
 800e77a:	f7fe fb2b 	bl	800cdd4 <__errno>
 800e77e:	2322      	movs	r3, #34	@ 0x22
 800e780:	6003      	str	r3, [r0, #0]
 800e782:	e7b6      	b.n	800e6f2 <_strtod_l+0x72>
 800e784:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e788:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e78c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e790:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e794:	e7e7      	b.n	800e766 <_strtod_l+0xe6>
 800e796:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e918 <_strtod_l+0x298>
 800e79a:	e7e4      	b.n	800e766 <_strtod_l+0xe6>
 800e79c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e7a0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800e7a4:	e7df      	b.n	800e766 <_strtod_l+0xe6>
 800e7a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e7a8:	1c5a      	adds	r2, r3, #1
 800e7aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800e7ac:	785b      	ldrb	r3, [r3, #1]
 800e7ae:	2b30      	cmp	r3, #48	@ 0x30
 800e7b0:	d0f9      	beq.n	800e7a6 <_strtod_l+0x126>
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d09d      	beq.n	800e6f2 <_strtod_l+0x72>
 800e7b6:	2301      	movs	r3, #1
 800e7b8:	2700      	movs	r7, #0
 800e7ba:	9308      	str	r3, [sp, #32]
 800e7bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e7be:	930c      	str	r3, [sp, #48]	@ 0x30
 800e7c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e7c2:	46b9      	mov	r9, r7
 800e7c4:	220a      	movs	r2, #10
 800e7c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e7c8:	7805      	ldrb	r5, [r0, #0]
 800e7ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e7ce:	b2d9      	uxtb	r1, r3
 800e7d0:	2909      	cmp	r1, #9
 800e7d2:	d928      	bls.n	800e826 <_strtod_l+0x1a6>
 800e7d4:	494f      	ldr	r1, [pc, #316]	@ (800e914 <_strtod_l+0x294>)
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	f000 ffd6 	bl	800f788 <strncmp>
 800e7dc:	2800      	cmp	r0, #0
 800e7de:	d032      	beq.n	800e846 <_strtod_l+0x1c6>
 800e7e0:	2000      	movs	r0, #0
 800e7e2:	462a      	mov	r2, r5
 800e7e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e7e6:	464d      	mov	r5, r9
 800e7e8:	4603      	mov	r3, r0
 800e7ea:	2a65      	cmp	r2, #101	@ 0x65
 800e7ec:	d001      	beq.n	800e7f2 <_strtod_l+0x172>
 800e7ee:	2a45      	cmp	r2, #69	@ 0x45
 800e7f0:	d114      	bne.n	800e81c <_strtod_l+0x19c>
 800e7f2:	b91d      	cbnz	r5, 800e7fc <_strtod_l+0x17c>
 800e7f4:	9a08      	ldr	r2, [sp, #32]
 800e7f6:	4302      	orrs	r2, r0
 800e7f8:	d096      	beq.n	800e728 <_strtod_l+0xa8>
 800e7fa:	2500      	movs	r5, #0
 800e7fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e7fe:	1c62      	adds	r2, r4, #1
 800e800:	9219      	str	r2, [sp, #100]	@ 0x64
 800e802:	7862      	ldrb	r2, [r4, #1]
 800e804:	2a2b      	cmp	r2, #43	@ 0x2b
 800e806:	d07a      	beq.n	800e8fe <_strtod_l+0x27e>
 800e808:	2a2d      	cmp	r2, #45	@ 0x2d
 800e80a:	d07e      	beq.n	800e90a <_strtod_l+0x28a>
 800e80c:	f04f 0c00 	mov.w	ip, #0
 800e810:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e814:	2909      	cmp	r1, #9
 800e816:	f240 8085 	bls.w	800e924 <_strtod_l+0x2a4>
 800e81a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e81c:	f04f 0800 	mov.w	r8, #0
 800e820:	e0a5      	b.n	800e96e <_strtod_l+0x2ee>
 800e822:	2300      	movs	r3, #0
 800e824:	e7c8      	b.n	800e7b8 <_strtod_l+0x138>
 800e826:	f1b9 0f08 	cmp.w	r9, #8
 800e82a:	bfd8      	it	le
 800e82c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e82e:	f100 0001 	add.w	r0, r0, #1
 800e832:	bfda      	itte	le
 800e834:	fb02 3301 	mlale	r3, r2, r1, r3
 800e838:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e83a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e83e:	f109 0901 	add.w	r9, r9, #1
 800e842:	9019      	str	r0, [sp, #100]	@ 0x64
 800e844:	e7bf      	b.n	800e7c6 <_strtod_l+0x146>
 800e846:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e848:	1c5a      	adds	r2, r3, #1
 800e84a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e84c:	785a      	ldrb	r2, [r3, #1]
 800e84e:	f1b9 0f00 	cmp.w	r9, #0
 800e852:	d03b      	beq.n	800e8cc <_strtod_l+0x24c>
 800e854:	900a      	str	r0, [sp, #40]	@ 0x28
 800e856:	464d      	mov	r5, r9
 800e858:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e85c:	2b09      	cmp	r3, #9
 800e85e:	d912      	bls.n	800e886 <_strtod_l+0x206>
 800e860:	2301      	movs	r3, #1
 800e862:	e7c2      	b.n	800e7ea <_strtod_l+0x16a>
 800e864:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e866:	1c5a      	adds	r2, r3, #1
 800e868:	9219      	str	r2, [sp, #100]	@ 0x64
 800e86a:	785a      	ldrb	r2, [r3, #1]
 800e86c:	3001      	adds	r0, #1
 800e86e:	2a30      	cmp	r2, #48	@ 0x30
 800e870:	d0f8      	beq.n	800e864 <_strtod_l+0x1e4>
 800e872:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e876:	2b08      	cmp	r3, #8
 800e878:	f200 84d2 	bhi.w	800f220 <_strtod_l+0xba0>
 800e87c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e87e:	900a      	str	r0, [sp, #40]	@ 0x28
 800e880:	2000      	movs	r0, #0
 800e882:	930c      	str	r3, [sp, #48]	@ 0x30
 800e884:	4605      	mov	r5, r0
 800e886:	3a30      	subs	r2, #48	@ 0x30
 800e888:	f100 0301 	add.w	r3, r0, #1
 800e88c:	d018      	beq.n	800e8c0 <_strtod_l+0x240>
 800e88e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e890:	4419      	add	r1, r3
 800e892:	910a      	str	r1, [sp, #40]	@ 0x28
 800e894:	462e      	mov	r6, r5
 800e896:	f04f 0e0a 	mov.w	lr, #10
 800e89a:	1c71      	adds	r1, r6, #1
 800e89c:	eba1 0c05 	sub.w	ip, r1, r5
 800e8a0:	4563      	cmp	r3, ip
 800e8a2:	dc15      	bgt.n	800e8d0 <_strtod_l+0x250>
 800e8a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e8a8:	182b      	adds	r3, r5, r0
 800e8aa:	2b08      	cmp	r3, #8
 800e8ac:	f105 0501 	add.w	r5, r5, #1
 800e8b0:	4405      	add	r5, r0
 800e8b2:	dc1a      	bgt.n	800e8ea <_strtod_l+0x26a>
 800e8b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e8b6:	230a      	movs	r3, #10
 800e8b8:	fb03 2301 	mla	r3, r3, r1, r2
 800e8bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e8be:	2300      	movs	r3, #0
 800e8c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e8c2:	1c51      	adds	r1, r2, #1
 800e8c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800e8c6:	7852      	ldrb	r2, [r2, #1]
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	e7c5      	b.n	800e858 <_strtod_l+0x1d8>
 800e8cc:	4648      	mov	r0, r9
 800e8ce:	e7ce      	b.n	800e86e <_strtod_l+0x1ee>
 800e8d0:	2e08      	cmp	r6, #8
 800e8d2:	dc05      	bgt.n	800e8e0 <_strtod_l+0x260>
 800e8d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e8d6:	fb0e f606 	mul.w	r6, lr, r6
 800e8da:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e8dc:	460e      	mov	r6, r1
 800e8de:	e7dc      	b.n	800e89a <_strtod_l+0x21a>
 800e8e0:	2910      	cmp	r1, #16
 800e8e2:	bfd8      	it	le
 800e8e4:	fb0e f707 	mulle.w	r7, lr, r7
 800e8e8:	e7f8      	b.n	800e8dc <_strtod_l+0x25c>
 800e8ea:	2b0f      	cmp	r3, #15
 800e8ec:	bfdc      	itt	le
 800e8ee:	230a      	movle	r3, #10
 800e8f0:	fb03 2707 	mlale	r7, r3, r7, r2
 800e8f4:	e7e3      	b.n	800e8be <_strtod_l+0x23e>
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800e8fa:	2301      	movs	r3, #1
 800e8fc:	e77a      	b.n	800e7f4 <_strtod_l+0x174>
 800e8fe:	f04f 0c00 	mov.w	ip, #0
 800e902:	1ca2      	adds	r2, r4, #2
 800e904:	9219      	str	r2, [sp, #100]	@ 0x64
 800e906:	78a2      	ldrb	r2, [r4, #2]
 800e908:	e782      	b.n	800e810 <_strtod_l+0x190>
 800e90a:	f04f 0c01 	mov.w	ip, #1
 800e90e:	e7f8      	b.n	800e902 <_strtod_l+0x282>
 800e910:	08010b14 	.word	0x08010b14
 800e914:	08010947 	.word	0x08010947
 800e918:	7ff00000 	.word	0x7ff00000
 800e91c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e91e:	1c51      	adds	r1, r2, #1
 800e920:	9119      	str	r1, [sp, #100]	@ 0x64
 800e922:	7852      	ldrb	r2, [r2, #1]
 800e924:	2a30      	cmp	r2, #48	@ 0x30
 800e926:	d0f9      	beq.n	800e91c <_strtod_l+0x29c>
 800e928:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e92c:	2908      	cmp	r1, #8
 800e92e:	f63f af75 	bhi.w	800e81c <_strtod_l+0x19c>
 800e932:	3a30      	subs	r2, #48	@ 0x30
 800e934:	9209      	str	r2, [sp, #36]	@ 0x24
 800e936:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e938:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e93a:	f04f 080a 	mov.w	r8, #10
 800e93e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e940:	1c56      	adds	r6, r2, #1
 800e942:	9619      	str	r6, [sp, #100]	@ 0x64
 800e944:	7852      	ldrb	r2, [r2, #1]
 800e946:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e94a:	f1be 0f09 	cmp.w	lr, #9
 800e94e:	d939      	bls.n	800e9c4 <_strtod_l+0x344>
 800e950:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e952:	1a76      	subs	r6, r6, r1
 800e954:	2e08      	cmp	r6, #8
 800e956:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e95a:	dc03      	bgt.n	800e964 <_strtod_l+0x2e4>
 800e95c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e95e:	4588      	cmp	r8, r1
 800e960:	bfa8      	it	ge
 800e962:	4688      	movge	r8, r1
 800e964:	f1bc 0f00 	cmp.w	ip, #0
 800e968:	d001      	beq.n	800e96e <_strtod_l+0x2ee>
 800e96a:	f1c8 0800 	rsb	r8, r8, #0
 800e96e:	2d00      	cmp	r5, #0
 800e970:	d14e      	bne.n	800ea10 <_strtod_l+0x390>
 800e972:	9908      	ldr	r1, [sp, #32]
 800e974:	4308      	orrs	r0, r1
 800e976:	f47f aebc 	bne.w	800e6f2 <_strtod_l+0x72>
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	f47f aed4 	bne.w	800e728 <_strtod_l+0xa8>
 800e980:	2a69      	cmp	r2, #105	@ 0x69
 800e982:	d028      	beq.n	800e9d6 <_strtod_l+0x356>
 800e984:	dc25      	bgt.n	800e9d2 <_strtod_l+0x352>
 800e986:	2a49      	cmp	r2, #73	@ 0x49
 800e988:	d025      	beq.n	800e9d6 <_strtod_l+0x356>
 800e98a:	2a4e      	cmp	r2, #78	@ 0x4e
 800e98c:	f47f aecc 	bne.w	800e728 <_strtod_l+0xa8>
 800e990:	499a      	ldr	r1, [pc, #616]	@ (800ebfc <_strtod_l+0x57c>)
 800e992:	a819      	add	r0, sp, #100	@ 0x64
 800e994:	f001 f9ec 	bl	800fd70 <__match>
 800e998:	2800      	cmp	r0, #0
 800e99a:	f43f aec5 	beq.w	800e728 <_strtod_l+0xa8>
 800e99e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e9a0:	781b      	ldrb	r3, [r3, #0]
 800e9a2:	2b28      	cmp	r3, #40	@ 0x28
 800e9a4:	d12e      	bne.n	800ea04 <_strtod_l+0x384>
 800e9a6:	4996      	ldr	r1, [pc, #600]	@ (800ec00 <_strtod_l+0x580>)
 800e9a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800e9aa:	a819      	add	r0, sp, #100	@ 0x64
 800e9ac:	f001 f9f4 	bl	800fd98 <__hexnan>
 800e9b0:	2805      	cmp	r0, #5
 800e9b2:	d127      	bne.n	800ea04 <_strtod_l+0x384>
 800e9b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e9b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e9ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e9be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e9c2:	e696      	b.n	800e6f2 <_strtod_l+0x72>
 800e9c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e9c6:	fb08 2101 	mla	r1, r8, r1, r2
 800e9ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e9ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800e9d0:	e7b5      	b.n	800e93e <_strtod_l+0x2be>
 800e9d2:	2a6e      	cmp	r2, #110	@ 0x6e
 800e9d4:	e7da      	b.n	800e98c <_strtod_l+0x30c>
 800e9d6:	498b      	ldr	r1, [pc, #556]	@ (800ec04 <_strtod_l+0x584>)
 800e9d8:	a819      	add	r0, sp, #100	@ 0x64
 800e9da:	f001 f9c9 	bl	800fd70 <__match>
 800e9de:	2800      	cmp	r0, #0
 800e9e0:	f43f aea2 	beq.w	800e728 <_strtod_l+0xa8>
 800e9e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e9e6:	4988      	ldr	r1, [pc, #544]	@ (800ec08 <_strtod_l+0x588>)
 800e9e8:	3b01      	subs	r3, #1
 800e9ea:	a819      	add	r0, sp, #100	@ 0x64
 800e9ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800e9ee:	f001 f9bf 	bl	800fd70 <__match>
 800e9f2:	b910      	cbnz	r0, 800e9fa <_strtod_l+0x37a>
 800e9f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e9f6:	3301      	adds	r3, #1
 800e9f8:	9319      	str	r3, [sp, #100]	@ 0x64
 800e9fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ec18 <_strtod_l+0x598>
 800e9fe:	f04f 0a00 	mov.w	sl, #0
 800ea02:	e676      	b.n	800e6f2 <_strtod_l+0x72>
 800ea04:	4881      	ldr	r0, [pc, #516]	@ (800ec0c <_strtod_l+0x58c>)
 800ea06:	f000 feef 	bl	800f7e8 <nan>
 800ea0a:	ec5b ab10 	vmov	sl, fp, d0
 800ea0e:	e670      	b.n	800e6f2 <_strtod_l+0x72>
 800ea10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea12:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ea14:	eba8 0303 	sub.w	r3, r8, r3
 800ea18:	f1b9 0f00 	cmp.w	r9, #0
 800ea1c:	bf08      	it	eq
 800ea1e:	46a9      	moveq	r9, r5
 800ea20:	2d10      	cmp	r5, #16
 800ea22:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea24:	462c      	mov	r4, r5
 800ea26:	bfa8      	it	ge
 800ea28:	2410      	movge	r4, #16
 800ea2a:	f7f1 fd73 	bl	8000514 <__aeabi_ui2d>
 800ea2e:	2d09      	cmp	r5, #9
 800ea30:	4682      	mov	sl, r0
 800ea32:	468b      	mov	fp, r1
 800ea34:	dc13      	bgt.n	800ea5e <_strtod_l+0x3de>
 800ea36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	f43f ae5a 	beq.w	800e6f2 <_strtod_l+0x72>
 800ea3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea40:	dd78      	ble.n	800eb34 <_strtod_l+0x4b4>
 800ea42:	2b16      	cmp	r3, #22
 800ea44:	dc5f      	bgt.n	800eb06 <_strtod_l+0x486>
 800ea46:	4972      	ldr	r1, [pc, #456]	@ (800ec10 <_strtod_l+0x590>)
 800ea48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ea4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea50:	4652      	mov	r2, sl
 800ea52:	465b      	mov	r3, fp
 800ea54:	f7f1 fdd8 	bl	8000608 <__aeabi_dmul>
 800ea58:	4682      	mov	sl, r0
 800ea5a:	468b      	mov	fp, r1
 800ea5c:	e649      	b.n	800e6f2 <_strtod_l+0x72>
 800ea5e:	4b6c      	ldr	r3, [pc, #432]	@ (800ec10 <_strtod_l+0x590>)
 800ea60:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ea64:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ea68:	f7f1 fdce 	bl	8000608 <__aeabi_dmul>
 800ea6c:	4682      	mov	sl, r0
 800ea6e:	4638      	mov	r0, r7
 800ea70:	468b      	mov	fp, r1
 800ea72:	f7f1 fd4f 	bl	8000514 <__aeabi_ui2d>
 800ea76:	4602      	mov	r2, r0
 800ea78:	460b      	mov	r3, r1
 800ea7a:	4650      	mov	r0, sl
 800ea7c:	4659      	mov	r1, fp
 800ea7e:	f7f1 fc0d 	bl	800029c <__adddf3>
 800ea82:	2d0f      	cmp	r5, #15
 800ea84:	4682      	mov	sl, r0
 800ea86:	468b      	mov	fp, r1
 800ea88:	ddd5      	ble.n	800ea36 <_strtod_l+0x3b6>
 800ea8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea8c:	1b2c      	subs	r4, r5, r4
 800ea8e:	441c      	add	r4, r3
 800ea90:	2c00      	cmp	r4, #0
 800ea92:	f340 8093 	ble.w	800ebbc <_strtod_l+0x53c>
 800ea96:	f014 030f 	ands.w	r3, r4, #15
 800ea9a:	d00a      	beq.n	800eab2 <_strtod_l+0x432>
 800ea9c:	495c      	ldr	r1, [pc, #368]	@ (800ec10 <_strtod_l+0x590>)
 800ea9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800eaa2:	4652      	mov	r2, sl
 800eaa4:	465b      	mov	r3, fp
 800eaa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eaaa:	f7f1 fdad 	bl	8000608 <__aeabi_dmul>
 800eaae:	4682      	mov	sl, r0
 800eab0:	468b      	mov	fp, r1
 800eab2:	f034 040f 	bics.w	r4, r4, #15
 800eab6:	d073      	beq.n	800eba0 <_strtod_l+0x520>
 800eab8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800eabc:	dd49      	ble.n	800eb52 <_strtod_l+0x4d2>
 800eabe:	2400      	movs	r4, #0
 800eac0:	46a0      	mov	r8, r4
 800eac2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800eac4:	46a1      	mov	r9, r4
 800eac6:	9a05      	ldr	r2, [sp, #20]
 800eac8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ec18 <_strtod_l+0x598>
 800eacc:	2322      	movs	r3, #34	@ 0x22
 800eace:	6013      	str	r3, [r2, #0]
 800ead0:	f04f 0a00 	mov.w	sl, #0
 800ead4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	f43f ae0b 	beq.w	800e6f2 <_strtod_l+0x72>
 800eadc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eade:	9805      	ldr	r0, [sp, #20]
 800eae0:	f7ff f946 	bl	800dd70 <_Bfree>
 800eae4:	9805      	ldr	r0, [sp, #20]
 800eae6:	4649      	mov	r1, r9
 800eae8:	f7ff f942 	bl	800dd70 <_Bfree>
 800eaec:	9805      	ldr	r0, [sp, #20]
 800eaee:	4641      	mov	r1, r8
 800eaf0:	f7ff f93e 	bl	800dd70 <_Bfree>
 800eaf4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eaf6:	9805      	ldr	r0, [sp, #20]
 800eaf8:	f7ff f93a 	bl	800dd70 <_Bfree>
 800eafc:	9805      	ldr	r0, [sp, #20]
 800eafe:	4621      	mov	r1, r4
 800eb00:	f7ff f936 	bl	800dd70 <_Bfree>
 800eb04:	e5f5      	b.n	800e6f2 <_strtod_l+0x72>
 800eb06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb08:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800eb0c:	4293      	cmp	r3, r2
 800eb0e:	dbbc      	blt.n	800ea8a <_strtod_l+0x40a>
 800eb10:	4c3f      	ldr	r4, [pc, #252]	@ (800ec10 <_strtod_l+0x590>)
 800eb12:	f1c5 050f 	rsb	r5, r5, #15
 800eb16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800eb1a:	4652      	mov	r2, sl
 800eb1c:	465b      	mov	r3, fp
 800eb1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb22:	f7f1 fd71 	bl	8000608 <__aeabi_dmul>
 800eb26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb28:	1b5d      	subs	r5, r3, r5
 800eb2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800eb2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800eb32:	e78f      	b.n	800ea54 <_strtod_l+0x3d4>
 800eb34:	3316      	adds	r3, #22
 800eb36:	dba8      	blt.n	800ea8a <_strtod_l+0x40a>
 800eb38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb3a:	eba3 0808 	sub.w	r8, r3, r8
 800eb3e:	4b34      	ldr	r3, [pc, #208]	@ (800ec10 <_strtod_l+0x590>)
 800eb40:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800eb44:	e9d8 2300 	ldrd	r2, r3, [r8]
 800eb48:	4650      	mov	r0, sl
 800eb4a:	4659      	mov	r1, fp
 800eb4c:	f7f1 fe86 	bl	800085c <__aeabi_ddiv>
 800eb50:	e782      	b.n	800ea58 <_strtod_l+0x3d8>
 800eb52:	2300      	movs	r3, #0
 800eb54:	4f2f      	ldr	r7, [pc, #188]	@ (800ec14 <_strtod_l+0x594>)
 800eb56:	1124      	asrs	r4, r4, #4
 800eb58:	4650      	mov	r0, sl
 800eb5a:	4659      	mov	r1, fp
 800eb5c:	461e      	mov	r6, r3
 800eb5e:	2c01      	cmp	r4, #1
 800eb60:	dc21      	bgt.n	800eba6 <_strtod_l+0x526>
 800eb62:	b10b      	cbz	r3, 800eb68 <_strtod_l+0x4e8>
 800eb64:	4682      	mov	sl, r0
 800eb66:	468b      	mov	fp, r1
 800eb68:	492a      	ldr	r1, [pc, #168]	@ (800ec14 <_strtod_l+0x594>)
 800eb6a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800eb6e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800eb72:	4652      	mov	r2, sl
 800eb74:	465b      	mov	r3, fp
 800eb76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb7a:	f7f1 fd45 	bl	8000608 <__aeabi_dmul>
 800eb7e:	4b26      	ldr	r3, [pc, #152]	@ (800ec18 <_strtod_l+0x598>)
 800eb80:	460a      	mov	r2, r1
 800eb82:	400b      	ands	r3, r1
 800eb84:	4925      	ldr	r1, [pc, #148]	@ (800ec1c <_strtod_l+0x59c>)
 800eb86:	428b      	cmp	r3, r1
 800eb88:	4682      	mov	sl, r0
 800eb8a:	d898      	bhi.n	800eabe <_strtod_l+0x43e>
 800eb8c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800eb90:	428b      	cmp	r3, r1
 800eb92:	bf86      	itte	hi
 800eb94:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ec20 <_strtod_l+0x5a0>
 800eb98:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800eb9c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800eba0:	2300      	movs	r3, #0
 800eba2:	9308      	str	r3, [sp, #32]
 800eba4:	e076      	b.n	800ec94 <_strtod_l+0x614>
 800eba6:	07e2      	lsls	r2, r4, #31
 800eba8:	d504      	bpl.n	800ebb4 <_strtod_l+0x534>
 800ebaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebae:	f7f1 fd2b 	bl	8000608 <__aeabi_dmul>
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	3601      	adds	r6, #1
 800ebb6:	1064      	asrs	r4, r4, #1
 800ebb8:	3708      	adds	r7, #8
 800ebba:	e7d0      	b.n	800eb5e <_strtod_l+0x4de>
 800ebbc:	d0f0      	beq.n	800eba0 <_strtod_l+0x520>
 800ebbe:	4264      	negs	r4, r4
 800ebc0:	f014 020f 	ands.w	r2, r4, #15
 800ebc4:	d00a      	beq.n	800ebdc <_strtod_l+0x55c>
 800ebc6:	4b12      	ldr	r3, [pc, #72]	@ (800ec10 <_strtod_l+0x590>)
 800ebc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ebcc:	4650      	mov	r0, sl
 800ebce:	4659      	mov	r1, fp
 800ebd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebd4:	f7f1 fe42 	bl	800085c <__aeabi_ddiv>
 800ebd8:	4682      	mov	sl, r0
 800ebda:	468b      	mov	fp, r1
 800ebdc:	1124      	asrs	r4, r4, #4
 800ebde:	d0df      	beq.n	800eba0 <_strtod_l+0x520>
 800ebe0:	2c1f      	cmp	r4, #31
 800ebe2:	dd1f      	ble.n	800ec24 <_strtod_l+0x5a4>
 800ebe4:	2400      	movs	r4, #0
 800ebe6:	46a0      	mov	r8, r4
 800ebe8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ebea:	46a1      	mov	r9, r4
 800ebec:	9a05      	ldr	r2, [sp, #20]
 800ebee:	2322      	movs	r3, #34	@ 0x22
 800ebf0:	f04f 0a00 	mov.w	sl, #0
 800ebf4:	f04f 0b00 	mov.w	fp, #0
 800ebf8:	6013      	str	r3, [r2, #0]
 800ebfa:	e76b      	b.n	800ead4 <_strtod_l+0x454>
 800ebfc:	08010835 	.word	0x08010835
 800ec00:	08010b00 	.word	0x08010b00
 800ec04:	0801082d 	.word	0x0801082d
 800ec08:	08010864 	.word	0x08010864
 800ec0c:	0801099d 	.word	0x0801099d
 800ec10:	08010a38 	.word	0x08010a38
 800ec14:	08010a10 	.word	0x08010a10
 800ec18:	7ff00000 	.word	0x7ff00000
 800ec1c:	7ca00000 	.word	0x7ca00000
 800ec20:	7fefffff 	.word	0x7fefffff
 800ec24:	f014 0310 	ands.w	r3, r4, #16
 800ec28:	bf18      	it	ne
 800ec2a:	236a      	movne	r3, #106	@ 0x6a
 800ec2c:	4ea9      	ldr	r6, [pc, #676]	@ (800eed4 <_strtod_l+0x854>)
 800ec2e:	9308      	str	r3, [sp, #32]
 800ec30:	4650      	mov	r0, sl
 800ec32:	4659      	mov	r1, fp
 800ec34:	2300      	movs	r3, #0
 800ec36:	07e7      	lsls	r7, r4, #31
 800ec38:	d504      	bpl.n	800ec44 <_strtod_l+0x5c4>
 800ec3a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ec3e:	f7f1 fce3 	bl	8000608 <__aeabi_dmul>
 800ec42:	2301      	movs	r3, #1
 800ec44:	1064      	asrs	r4, r4, #1
 800ec46:	f106 0608 	add.w	r6, r6, #8
 800ec4a:	d1f4      	bne.n	800ec36 <_strtod_l+0x5b6>
 800ec4c:	b10b      	cbz	r3, 800ec52 <_strtod_l+0x5d2>
 800ec4e:	4682      	mov	sl, r0
 800ec50:	468b      	mov	fp, r1
 800ec52:	9b08      	ldr	r3, [sp, #32]
 800ec54:	b1b3      	cbz	r3, 800ec84 <_strtod_l+0x604>
 800ec56:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ec5a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	4659      	mov	r1, fp
 800ec62:	dd0f      	ble.n	800ec84 <_strtod_l+0x604>
 800ec64:	2b1f      	cmp	r3, #31
 800ec66:	dd56      	ble.n	800ed16 <_strtod_l+0x696>
 800ec68:	2b34      	cmp	r3, #52	@ 0x34
 800ec6a:	bfde      	ittt	le
 800ec6c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800ec70:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ec74:	4093      	lslle	r3, r2
 800ec76:	f04f 0a00 	mov.w	sl, #0
 800ec7a:	bfcc      	ite	gt
 800ec7c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ec80:	ea03 0b01 	andle.w	fp, r3, r1
 800ec84:	2200      	movs	r2, #0
 800ec86:	2300      	movs	r3, #0
 800ec88:	4650      	mov	r0, sl
 800ec8a:	4659      	mov	r1, fp
 800ec8c:	f7f1 ff24 	bl	8000ad8 <__aeabi_dcmpeq>
 800ec90:	2800      	cmp	r0, #0
 800ec92:	d1a7      	bne.n	800ebe4 <_strtod_l+0x564>
 800ec94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec96:	9300      	str	r3, [sp, #0]
 800ec98:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ec9a:	9805      	ldr	r0, [sp, #20]
 800ec9c:	462b      	mov	r3, r5
 800ec9e:	464a      	mov	r2, r9
 800eca0:	f7ff f8ce 	bl	800de40 <__s2b>
 800eca4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800eca6:	2800      	cmp	r0, #0
 800eca8:	f43f af09 	beq.w	800eabe <_strtod_l+0x43e>
 800ecac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ecb0:	2a00      	cmp	r2, #0
 800ecb2:	eba3 0308 	sub.w	r3, r3, r8
 800ecb6:	bfa8      	it	ge
 800ecb8:	2300      	movge	r3, #0
 800ecba:	9312      	str	r3, [sp, #72]	@ 0x48
 800ecbc:	2400      	movs	r4, #0
 800ecbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ecc2:	9316      	str	r3, [sp, #88]	@ 0x58
 800ecc4:	46a0      	mov	r8, r4
 800ecc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ecc8:	9805      	ldr	r0, [sp, #20]
 800ecca:	6859      	ldr	r1, [r3, #4]
 800eccc:	f7ff f810 	bl	800dcf0 <_Balloc>
 800ecd0:	4681      	mov	r9, r0
 800ecd2:	2800      	cmp	r0, #0
 800ecd4:	f43f aef7 	beq.w	800eac6 <_strtod_l+0x446>
 800ecd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ecda:	691a      	ldr	r2, [r3, #16]
 800ecdc:	3202      	adds	r2, #2
 800ecde:	f103 010c 	add.w	r1, r3, #12
 800ece2:	0092      	lsls	r2, r2, #2
 800ece4:	300c      	adds	r0, #12
 800ece6:	f000 fd71 	bl	800f7cc <memcpy>
 800ecea:	ec4b ab10 	vmov	d0, sl, fp
 800ecee:	9805      	ldr	r0, [sp, #20]
 800ecf0:	aa1c      	add	r2, sp, #112	@ 0x70
 800ecf2:	a91b      	add	r1, sp, #108	@ 0x6c
 800ecf4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ecf8:	f7ff fbd6 	bl	800e4a8 <__d2b>
 800ecfc:	901a      	str	r0, [sp, #104]	@ 0x68
 800ecfe:	2800      	cmp	r0, #0
 800ed00:	f43f aee1 	beq.w	800eac6 <_strtod_l+0x446>
 800ed04:	9805      	ldr	r0, [sp, #20]
 800ed06:	2101      	movs	r1, #1
 800ed08:	f7ff f930 	bl	800df6c <__i2b>
 800ed0c:	4680      	mov	r8, r0
 800ed0e:	b948      	cbnz	r0, 800ed24 <_strtod_l+0x6a4>
 800ed10:	f04f 0800 	mov.w	r8, #0
 800ed14:	e6d7      	b.n	800eac6 <_strtod_l+0x446>
 800ed16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ed1a:	fa02 f303 	lsl.w	r3, r2, r3
 800ed1e:	ea03 0a0a 	and.w	sl, r3, sl
 800ed22:	e7af      	b.n	800ec84 <_strtod_l+0x604>
 800ed24:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ed26:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ed28:	2d00      	cmp	r5, #0
 800ed2a:	bfab      	itete	ge
 800ed2c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ed2e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ed30:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ed32:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ed34:	bfac      	ite	ge
 800ed36:	18ef      	addge	r7, r5, r3
 800ed38:	1b5e      	sublt	r6, r3, r5
 800ed3a:	9b08      	ldr	r3, [sp, #32]
 800ed3c:	1aed      	subs	r5, r5, r3
 800ed3e:	4415      	add	r5, r2
 800ed40:	4b65      	ldr	r3, [pc, #404]	@ (800eed8 <_strtod_l+0x858>)
 800ed42:	3d01      	subs	r5, #1
 800ed44:	429d      	cmp	r5, r3
 800ed46:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ed4a:	da50      	bge.n	800edee <_strtod_l+0x76e>
 800ed4c:	1b5b      	subs	r3, r3, r5
 800ed4e:	2b1f      	cmp	r3, #31
 800ed50:	eba2 0203 	sub.w	r2, r2, r3
 800ed54:	f04f 0101 	mov.w	r1, #1
 800ed58:	dc3d      	bgt.n	800edd6 <_strtod_l+0x756>
 800ed5a:	fa01 f303 	lsl.w	r3, r1, r3
 800ed5e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ed60:	2300      	movs	r3, #0
 800ed62:	9310      	str	r3, [sp, #64]	@ 0x40
 800ed64:	18bd      	adds	r5, r7, r2
 800ed66:	9b08      	ldr	r3, [sp, #32]
 800ed68:	42af      	cmp	r7, r5
 800ed6a:	4416      	add	r6, r2
 800ed6c:	441e      	add	r6, r3
 800ed6e:	463b      	mov	r3, r7
 800ed70:	bfa8      	it	ge
 800ed72:	462b      	movge	r3, r5
 800ed74:	42b3      	cmp	r3, r6
 800ed76:	bfa8      	it	ge
 800ed78:	4633      	movge	r3, r6
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	bfc2      	ittt	gt
 800ed7e:	1aed      	subgt	r5, r5, r3
 800ed80:	1af6      	subgt	r6, r6, r3
 800ed82:	1aff      	subgt	r7, r7, r3
 800ed84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	dd16      	ble.n	800edb8 <_strtod_l+0x738>
 800ed8a:	4641      	mov	r1, r8
 800ed8c:	9805      	ldr	r0, [sp, #20]
 800ed8e:	461a      	mov	r2, r3
 800ed90:	f7ff f9a4 	bl	800e0dc <__pow5mult>
 800ed94:	4680      	mov	r8, r0
 800ed96:	2800      	cmp	r0, #0
 800ed98:	d0ba      	beq.n	800ed10 <_strtod_l+0x690>
 800ed9a:	4601      	mov	r1, r0
 800ed9c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ed9e:	9805      	ldr	r0, [sp, #20]
 800eda0:	f7ff f8fa 	bl	800df98 <__multiply>
 800eda4:	900a      	str	r0, [sp, #40]	@ 0x28
 800eda6:	2800      	cmp	r0, #0
 800eda8:	f43f ae8d 	beq.w	800eac6 <_strtod_l+0x446>
 800edac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800edae:	9805      	ldr	r0, [sp, #20]
 800edb0:	f7fe ffde 	bl	800dd70 <_Bfree>
 800edb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800edb6:	931a      	str	r3, [sp, #104]	@ 0x68
 800edb8:	2d00      	cmp	r5, #0
 800edba:	dc1d      	bgt.n	800edf8 <_strtod_l+0x778>
 800edbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	dd23      	ble.n	800ee0a <_strtod_l+0x78a>
 800edc2:	4649      	mov	r1, r9
 800edc4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800edc6:	9805      	ldr	r0, [sp, #20]
 800edc8:	f7ff f988 	bl	800e0dc <__pow5mult>
 800edcc:	4681      	mov	r9, r0
 800edce:	b9e0      	cbnz	r0, 800ee0a <_strtod_l+0x78a>
 800edd0:	f04f 0900 	mov.w	r9, #0
 800edd4:	e677      	b.n	800eac6 <_strtod_l+0x446>
 800edd6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800edda:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800edde:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ede2:	35e2      	adds	r5, #226	@ 0xe2
 800ede4:	fa01 f305 	lsl.w	r3, r1, r5
 800ede8:	9310      	str	r3, [sp, #64]	@ 0x40
 800edea:	9113      	str	r1, [sp, #76]	@ 0x4c
 800edec:	e7ba      	b.n	800ed64 <_strtod_l+0x6e4>
 800edee:	2300      	movs	r3, #0
 800edf0:	9310      	str	r3, [sp, #64]	@ 0x40
 800edf2:	2301      	movs	r3, #1
 800edf4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800edf6:	e7b5      	b.n	800ed64 <_strtod_l+0x6e4>
 800edf8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800edfa:	9805      	ldr	r0, [sp, #20]
 800edfc:	462a      	mov	r2, r5
 800edfe:	f7ff f9c7 	bl	800e190 <__lshift>
 800ee02:	901a      	str	r0, [sp, #104]	@ 0x68
 800ee04:	2800      	cmp	r0, #0
 800ee06:	d1d9      	bne.n	800edbc <_strtod_l+0x73c>
 800ee08:	e65d      	b.n	800eac6 <_strtod_l+0x446>
 800ee0a:	2e00      	cmp	r6, #0
 800ee0c:	dd07      	ble.n	800ee1e <_strtod_l+0x79e>
 800ee0e:	4649      	mov	r1, r9
 800ee10:	9805      	ldr	r0, [sp, #20]
 800ee12:	4632      	mov	r2, r6
 800ee14:	f7ff f9bc 	bl	800e190 <__lshift>
 800ee18:	4681      	mov	r9, r0
 800ee1a:	2800      	cmp	r0, #0
 800ee1c:	d0d8      	beq.n	800edd0 <_strtod_l+0x750>
 800ee1e:	2f00      	cmp	r7, #0
 800ee20:	dd08      	ble.n	800ee34 <_strtod_l+0x7b4>
 800ee22:	4641      	mov	r1, r8
 800ee24:	9805      	ldr	r0, [sp, #20]
 800ee26:	463a      	mov	r2, r7
 800ee28:	f7ff f9b2 	bl	800e190 <__lshift>
 800ee2c:	4680      	mov	r8, r0
 800ee2e:	2800      	cmp	r0, #0
 800ee30:	f43f ae49 	beq.w	800eac6 <_strtod_l+0x446>
 800ee34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ee36:	9805      	ldr	r0, [sp, #20]
 800ee38:	464a      	mov	r2, r9
 800ee3a:	f7ff fa31 	bl	800e2a0 <__mdiff>
 800ee3e:	4604      	mov	r4, r0
 800ee40:	2800      	cmp	r0, #0
 800ee42:	f43f ae40 	beq.w	800eac6 <_strtod_l+0x446>
 800ee46:	68c3      	ldr	r3, [r0, #12]
 800ee48:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	60c3      	str	r3, [r0, #12]
 800ee4e:	4641      	mov	r1, r8
 800ee50:	f7ff fa0a 	bl	800e268 <__mcmp>
 800ee54:	2800      	cmp	r0, #0
 800ee56:	da45      	bge.n	800eee4 <_strtod_l+0x864>
 800ee58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee5a:	ea53 030a 	orrs.w	r3, r3, sl
 800ee5e:	d16b      	bne.n	800ef38 <_strtod_l+0x8b8>
 800ee60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d167      	bne.n	800ef38 <_strtod_l+0x8b8>
 800ee68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ee6c:	0d1b      	lsrs	r3, r3, #20
 800ee6e:	051b      	lsls	r3, r3, #20
 800ee70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ee74:	d960      	bls.n	800ef38 <_strtod_l+0x8b8>
 800ee76:	6963      	ldr	r3, [r4, #20]
 800ee78:	b913      	cbnz	r3, 800ee80 <_strtod_l+0x800>
 800ee7a:	6923      	ldr	r3, [r4, #16]
 800ee7c:	2b01      	cmp	r3, #1
 800ee7e:	dd5b      	ble.n	800ef38 <_strtod_l+0x8b8>
 800ee80:	4621      	mov	r1, r4
 800ee82:	2201      	movs	r2, #1
 800ee84:	9805      	ldr	r0, [sp, #20]
 800ee86:	f7ff f983 	bl	800e190 <__lshift>
 800ee8a:	4641      	mov	r1, r8
 800ee8c:	4604      	mov	r4, r0
 800ee8e:	f7ff f9eb 	bl	800e268 <__mcmp>
 800ee92:	2800      	cmp	r0, #0
 800ee94:	dd50      	ble.n	800ef38 <_strtod_l+0x8b8>
 800ee96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ee9a:	9a08      	ldr	r2, [sp, #32]
 800ee9c:	0d1b      	lsrs	r3, r3, #20
 800ee9e:	051b      	lsls	r3, r3, #20
 800eea0:	2a00      	cmp	r2, #0
 800eea2:	d06a      	beq.n	800ef7a <_strtod_l+0x8fa>
 800eea4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800eea8:	d867      	bhi.n	800ef7a <_strtod_l+0x8fa>
 800eeaa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800eeae:	f67f ae9d 	bls.w	800ebec <_strtod_l+0x56c>
 800eeb2:	4b0a      	ldr	r3, [pc, #40]	@ (800eedc <_strtod_l+0x85c>)
 800eeb4:	4650      	mov	r0, sl
 800eeb6:	4659      	mov	r1, fp
 800eeb8:	2200      	movs	r2, #0
 800eeba:	f7f1 fba5 	bl	8000608 <__aeabi_dmul>
 800eebe:	4b08      	ldr	r3, [pc, #32]	@ (800eee0 <_strtod_l+0x860>)
 800eec0:	400b      	ands	r3, r1
 800eec2:	4682      	mov	sl, r0
 800eec4:	468b      	mov	fp, r1
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	f47f ae08 	bne.w	800eadc <_strtod_l+0x45c>
 800eecc:	9a05      	ldr	r2, [sp, #20]
 800eece:	2322      	movs	r3, #34	@ 0x22
 800eed0:	6013      	str	r3, [r2, #0]
 800eed2:	e603      	b.n	800eadc <_strtod_l+0x45c>
 800eed4:	08010b28 	.word	0x08010b28
 800eed8:	fffffc02 	.word	0xfffffc02
 800eedc:	39500000 	.word	0x39500000
 800eee0:	7ff00000 	.word	0x7ff00000
 800eee4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800eee8:	d165      	bne.n	800efb6 <_strtod_l+0x936>
 800eeea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800eeec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eef0:	b35a      	cbz	r2, 800ef4a <_strtod_l+0x8ca>
 800eef2:	4a9f      	ldr	r2, [pc, #636]	@ (800f170 <_strtod_l+0xaf0>)
 800eef4:	4293      	cmp	r3, r2
 800eef6:	d12b      	bne.n	800ef50 <_strtod_l+0x8d0>
 800eef8:	9b08      	ldr	r3, [sp, #32]
 800eefa:	4651      	mov	r1, sl
 800eefc:	b303      	cbz	r3, 800ef40 <_strtod_l+0x8c0>
 800eefe:	4b9d      	ldr	r3, [pc, #628]	@ (800f174 <_strtod_l+0xaf4>)
 800ef00:	465a      	mov	r2, fp
 800ef02:	4013      	ands	r3, r2
 800ef04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ef08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ef0c:	d81b      	bhi.n	800ef46 <_strtod_l+0x8c6>
 800ef0e:	0d1b      	lsrs	r3, r3, #20
 800ef10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ef14:	fa02 f303 	lsl.w	r3, r2, r3
 800ef18:	4299      	cmp	r1, r3
 800ef1a:	d119      	bne.n	800ef50 <_strtod_l+0x8d0>
 800ef1c:	4b96      	ldr	r3, [pc, #600]	@ (800f178 <_strtod_l+0xaf8>)
 800ef1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ef20:	429a      	cmp	r2, r3
 800ef22:	d102      	bne.n	800ef2a <_strtod_l+0x8aa>
 800ef24:	3101      	adds	r1, #1
 800ef26:	f43f adce 	beq.w	800eac6 <_strtod_l+0x446>
 800ef2a:	4b92      	ldr	r3, [pc, #584]	@ (800f174 <_strtod_l+0xaf4>)
 800ef2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ef2e:	401a      	ands	r2, r3
 800ef30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ef34:	f04f 0a00 	mov.w	sl, #0
 800ef38:	9b08      	ldr	r3, [sp, #32]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d1b9      	bne.n	800eeb2 <_strtod_l+0x832>
 800ef3e:	e5cd      	b.n	800eadc <_strtod_l+0x45c>
 800ef40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ef44:	e7e8      	b.n	800ef18 <_strtod_l+0x898>
 800ef46:	4613      	mov	r3, r2
 800ef48:	e7e6      	b.n	800ef18 <_strtod_l+0x898>
 800ef4a:	ea53 030a 	orrs.w	r3, r3, sl
 800ef4e:	d0a2      	beq.n	800ee96 <_strtod_l+0x816>
 800ef50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ef52:	b1db      	cbz	r3, 800ef8c <_strtod_l+0x90c>
 800ef54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ef56:	4213      	tst	r3, r2
 800ef58:	d0ee      	beq.n	800ef38 <_strtod_l+0x8b8>
 800ef5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef5c:	9a08      	ldr	r2, [sp, #32]
 800ef5e:	4650      	mov	r0, sl
 800ef60:	4659      	mov	r1, fp
 800ef62:	b1bb      	cbz	r3, 800ef94 <_strtod_l+0x914>
 800ef64:	f7ff fb6e 	bl	800e644 <sulp>
 800ef68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ef6c:	ec53 2b10 	vmov	r2, r3, d0
 800ef70:	f7f1 f994 	bl	800029c <__adddf3>
 800ef74:	4682      	mov	sl, r0
 800ef76:	468b      	mov	fp, r1
 800ef78:	e7de      	b.n	800ef38 <_strtod_l+0x8b8>
 800ef7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ef7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ef82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ef86:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800ef8a:	e7d5      	b.n	800ef38 <_strtod_l+0x8b8>
 800ef8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ef8e:	ea13 0f0a 	tst.w	r3, sl
 800ef92:	e7e1      	b.n	800ef58 <_strtod_l+0x8d8>
 800ef94:	f7ff fb56 	bl	800e644 <sulp>
 800ef98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ef9c:	ec53 2b10 	vmov	r2, r3, d0
 800efa0:	f7f1 f97a 	bl	8000298 <__aeabi_dsub>
 800efa4:	2200      	movs	r2, #0
 800efa6:	2300      	movs	r3, #0
 800efa8:	4682      	mov	sl, r0
 800efaa:	468b      	mov	fp, r1
 800efac:	f7f1 fd94 	bl	8000ad8 <__aeabi_dcmpeq>
 800efb0:	2800      	cmp	r0, #0
 800efb2:	d0c1      	beq.n	800ef38 <_strtod_l+0x8b8>
 800efb4:	e61a      	b.n	800ebec <_strtod_l+0x56c>
 800efb6:	4641      	mov	r1, r8
 800efb8:	4620      	mov	r0, r4
 800efba:	f7ff facd 	bl	800e558 <__ratio>
 800efbe:	ec57 6b10 	vmov	r6, r7, d0
 800efc2:	2200      	movs	r2, #0
 800efc4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800efc8:	4630      	mov	r0, r6
 800efca:	4639      	mov	r1, r7
 800efcc:	f7f1 fd98 	bl	8000b00 <__aeabi_dcmple>
 800efd0:	2800      	cmp	r0, #0
 800efd2:	d06f      	beq.n	800f0b4 <_strtod_l+0xa34>
 800efd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d17a      	bne.n	800f0d0 <_strtod_l+0xa50>
 800efda:	f1ba 0f00 	cmp.w	sl, #0
 800efde:	d158      	bne.n	800f092 <_strtod_l+0xa12>
 800efe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efe2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d15a      	bne.n	800f0a0 <_strtod_l+0xa20>
 800efea:	4b64      	ldr	r3, [pc, #400]	@ (800f17c <_strtod_l+0xafc>)
 800efec:	2200      	movs	r2, #0
 800efee:	4630      	mov	r0, r6
 800eff0:	4639      	mov	r1, r7
 800eff2:	f7f1 fd7b 	bl	8000aec <__aeabi_dcmplt>
 800eff6:	2800      	cmp	r0, #0
 800eff8:	d159      	bne.n	800f0ae <_strtod_l+0xa2e>
 800effa:	4630      	mov	r0, r6
 800effc:	4639      	mov	r1, r7
 800effe:	4b60      	ldr	r3, [pc, #384]	@ (800f180 <_strtod_l+0xb00>)
 800f000:	2200      	movs	r2, #0
 800f002:	f7f1 fb01 	bl	8000608 <__aeabi_dmul>
 800f006:	4606      	mov	r6, r0
 800f008:	460f      	mov	r7, r1
 800f00a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f00e:	9606      	str	r6, [sp, #24]
 800f010:	9307      	str	r3, [sp, #28]
 800f012:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f016:	4d57      	ldr	r5, [pc, #348]	@ (800f174 <_strtod_l+0xaf4>)
 800f018:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f01c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f01e:	401d      	ands	r5, r3
 800f020:	4b58      	ldr	r3, [pc, #352]	@ (800f184 <_strtod_l+0xb04>)
 800f022:	429d      	cmp	r5, r3
 800f024:	f040 80b2 	bne.w	800f18c <_strtod_l+0xb0c>
 800f028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f02a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f02e:	ec4b ab10 	vmov	d0, sl, fp
 800f032:	f7ff f9c9 	bl	800e3c8 <__ulp>
 800f036:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f03a:	ec51 0b10 	vmov	r0, r1, d0
 800f03e:	f7f1 fae3 	bl	8000608 <__aeabi_dmul>
 800f042:	4652      	mov	r2, sl
 800f044:	465b      	mov	r3, fp
 800f046:	f7f1 f929 	bl	800029c <__adddf3>
 800f04a:	460b      	mov	r3, r1
 800f04c:	4949      	ldr	r1, [pc, #292]	@ (800f174 <_strtod_l+0xaf4>)
 800f04e:	4a4e      	ldr	r2, [pc, #312]	@ (800f188 <_strtod_l+0xb08>)
 800f050:	4019      	ands	r1, r3
 800f052:	4291      	cmp	r1, r2
 800f054:	4682      	mov	sl, r0
 800f056:	d942      	bls.n	800f0de <_strtod_l+0xa5e>
 800f058:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f05a:	4b47      	ldr	r3, [pc, #284]	@ (800f178 <_strtod_l+0xaf8>)
 800f05c:	429a      	cmp	r2, r3
 800f05e:	d103      	bne.n	800f068 <_strtod_l+0x9e8>
 800f060:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f062:	3301      	adds	r3, #1
 800f064:	f43f ad2f 	beq.w	800eac6 <_strtod_l+0x446>
 800f068:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f178 <_strtod_l+0xaf8>
 800f06c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f070:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f072:	9805      	ldr	r0, [sp, #20]
 800f074:	f7fe fe7c 	bl	800dd70 <_Bfree>
 800f078:	9805      	ldr	r0, [sp, #20]
 800f07a:	4649      	mov	r1, r9
 800f07c:	f7fe fe78 	bl	800dd70 <_Bfree>
 800f080:	9805      	ldr	r0, [sp, #20]
 800f082:	4641      	mov	r1, r8
 800f084:	f7fe fe74 	bl	800dd70 <_Bfree>
 800f088:	9805      	ldr	r0, [sp, #20]
 800f08a:	4621      	mov	r1, r4
 800f08c:	f7fe fe70 	bl	800dd70 <_Bfree>
 800f090:	e619      	b.n	800ecc6 <_strtod_l+0x646>
 800f092:	f1ba 0f01 	cmp.w	sl, #1
 800f096:	d103      	bne.n	800f0a0 <_strtod_l+0xa20>
 800f098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	f43f ada6 	beq.w	800ebec <_strtod_l+0x56c>
 800f0a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f150 <_strtod_l+0xad0>
 800f0a4:	4f35      	ldr	r7, [pc, #212]	@ (800f17c <_strtod_l+0xafc>)
 800f0a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f0aa:	2600      	movs	r6, #0
 800f0ac:	e7b1      	b.n	800f012 <_strtod_l+0x992>
 800f0ae:	4f34      	ldr	r7, [pc, #208]	@ (800f180 <_strtod_l+0xb00>)
 800f0b0:	2600      	movs	r6, #0
 800f0b2:	e7aa      	b.n	800f00a <_strtod_l+0x98a>
 800f0b4:	4b32      	ldr	r3, [pc, #200]	@ (800f180 <_strtod_l+0xb00>)
 800f0b6:	4630      	mov	r0, r6
 800f0b8:	4639      	mov	r1, r7
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	f7f1 faa4 	bl	8000608 <__aeabi_dmul>
 800f0c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0c2:	4606      	mov	r6, r0
 800f0c4:	460f      	mov	r7, r1
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d09f      	beq.n	800f00a <_strtod_l+0x98a>
 800f0ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f0ce:	e7a0      	b.n	800f012 <_strtod_l+0x992>
 800f0d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f158 <_strtod_l+0xad8>
 800f0d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f0d8:	ec57 6b17 	vmov	r6, r7, d7
 800f0dc:	e799      	b.n	800f012 <_strtod_l+0x992>
 800f0de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f0e2:	9b08      	ldr	r3, [sp, #32]
 800f0e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d1c1      	bne.n	800f070 <_strtod_l+0x9f0>
 800f0ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f0f0:	0d1b      	lsrs	r3, r3, #20
 800f0f2:	051b      	lsls	r3, r3, #20
 800f0f4:	429d      	cmp	r5, r3
 800f0f6:	d1bb      	bne.n	800f070 <_strtod_l+0x9f0>
 800f0f8:	4630      	mov	r0, r6
 800f0fa:	4639      	mov	r1, r7
 800f0fc:	f7f1 fdcc 	bl	8000c98 <__aeabi_d2lz>
 800f100:	f7f1 fa54 	bl	80005ac <__aeabi_l2d>
 800f104:	4602      	mov	r2, r0
 800f106:	460b      	mov	r3, r1
 800f108:	4630      	mov	r0, r6
 800f10a:	4639      	mov	r1, r7
 800f10c:	f7f1 f8c4 	bl	8000298 <__aeabi_dsub>
 800f110:	460b      	mov	r3, r1
 800f112:	4602      	mov	r2, r0
 800f114:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f118:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f11c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f11e:	ea46 060a 	orr.w	r6, r6, sl
 800f122:	431e      	orrs	r6, r3
 800f124:	d06f      	beq.n	800f206 <_strtod_l+0xb86>
 800f126:	a30e      	add	r3, pc, #56	@ (adr r3, 800f160 <_strtod_l+0xae0>)
 800f128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f12c:	f7f1 fcde 	bl	8000aec <__aeabi_dcmplt>
 800f130:	2800      	cmp	r0, #0
 800f132:	f47f acd3 	bne.w	800eadc <_strtod_l+0x45c>
 800f136:	a30c      	add	r3, pc, #48	@ (adr r3, 800f168 <_strtod_l+0xae8>)
 800f138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f13c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f140:	f7f1 fcf2 	bl	8000b28 <__aeabi_dcmpgt>
 800f144:	2800      	cmp	r0, #0
 800f146:	d093      	beq.n	800f070 <_strtod_l+0x9f0>
 800f148:	e4c8      	b.n	800eadc <_strtod_l+0x45c>
 800f14a:	bf00      	nop
 800f14c:	f3af 8000 	nop.w
 800f150:	00000000 	.word	0x00000000
 800f154:	bff00000 	.word	0xbff00000
 800f158:	00000000 	.word	0x00000000
 800f15c:	3ff00000 	.word	0x3ff00000
 800f160:	94a03595 	.word	0x94a03595
 800f164:	3fdfffff 	.word	0x3fdfffff
 800f168:	35afe535 	.word	0x35afe535
 800f16c:	3fe00000 	.word	0x3fe00000
 800f170:	000fffff 	.word	0x000fffff
 800f174:	7ff00000 	.word	0x7ff00000
 800f178:	7fefffff 	.word	0x7fefffff
 800f17c:	3ff00000 	.word	0x3ff00000
 800f180:	3fe00000 	.word	0x3fe00000
 800f184:	7fe00000 	.word	0x7fe00000
 800f188:	7c9fffff 	.word	0x7c9fffff
 800f18c:	9b08      	ldr	r3, [sp, #32]
 800f18e:	b323      	cbz	r3, 800f1da <_strtod_l+0xb5a>
 800f190:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f194:	d821      	bhi.n	800f1da <_strtod_l+0xb5a>
 800f196:	a328      	add	r3, pc, #160	@ (adr r3, 800f238 <_strtod_l+0xbb8>)
 800f198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f19c:	4630      	mov	r0, r6
 800f19e:	4639      	mov	r1, r7
 800f1a0:	f7f1 fcae 	bl	8000b00 <__aeabi_dcmple>
 800f1a4:	b1a0      	cbz	r0, 800f1d0 <_strtod_l+0xb50>
 800f1a6:	4639      	mov	r1, r7
 800f1a8:	4630      	mov	r0, r6
 800f1aa:	f7f1 fd05 	bl	8000bb8 <__aeabi_d2uiz>
 800f1ae:	2801      	cmp	r0, #1
 800f1b0:	bf38      	it	cc
 800f1b2:	2001      	movcc	r0, #1
 800f1b4:	f7f1 f9ae 	bl	8000514 <__aeabi_ui2d>
 800f1b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1ba:	4606      	mov	r6, r0
 800f1bc:	460f      	mov	r7, r1
 800f1be:	b9fb      	cbnz	r3, 800f200 <_strtod_l+0xb80>
 800f1c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f1c4:	9014      	str	r0, [sp, #80]	@ 0x50
 800f1c6:	9315      	str	r3, [sp, #84]	@ 0x54
 800f1c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f1cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f1d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f1d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f1d6:	1b5b      	subs	r3, r3, r5
 800f1d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800f1da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f1de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f1e2:	f7ff f8f1 	bl	800e3c8 <__ulp>
 800f1e6:	4650      	mov	r0, sl
 800f1e8:	ec53 2b10 	vmov	r2, r3, d0
 800f1ec:	4659      	mov	r1, fp
 800f1ee:	f7f1 fa0b 	bl	8000608 <__aeabi_dmul>
 800f1f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f1f6:	f7f1 f851 	bl	800029c <__adddf3>
 800f1fa:	4682      	mov	sl, r0
 800f1fc:	468b      	mov	fp, r1
 800f1fe:	e770      	b.n	800f0e2 <_strtod_l+0xa62>
 800f200:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f204:	e7e0      	b.n	800f1c8 <_strtod_l+0xb48>
 800f206:	a30e      	add	r3, pc, #56	@ (adr r3, 800f240 <_strtod_l+0xbc0>)
 800f208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f20c:	f7f1 fc6e 	bl	8000aec <__aeabi_dcmplt>
 800f210:	e798      	b.n	800f144 <_strtod_l+0xac4>
 800f212:	2300      	movs	r3, #0
 800f214:	930e      	str	r3, [sp, #56]	@ 0x38
 800f216:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f218:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f21a:	6013      	str	r3, [r2, #0]
 800f21c:	f7ff ba6d 	b.w	800e6fa <_strtod_l+0x7a>
 800f220:	2a65      	cmp	r2, #101	@ 0x65
 800f222:	f43f ab68 	beq.w	800e8f6 <_strtod_l+0x276>
 800f226:	2a45      	cmp	r2, #69	@ 0x45
 800f228:	f43f ab65 	beq.w	800e8f6 <_strtod_l+0x276>
 800f22c:	2301      	movs	r3, #1
 800f22e:	f7ff bba0 	b.w	800e972 <_strtod_l+0x2f2>
 800f232:	bf00      	nop
 800f234:	f3af 8000 	nop.w
 800f238:	ffc00000 	.word	0xffc00000
 800f23c:	41dfffff 	.word	0x41dfffff
 800f240:	94a03595 	.word	0x94a03595
 800f244:	3fcfffff 	.word	0x3fcfffff

0800f248 <_strtod_r>:
 800f248:	4b01      	ldr	r3, [pc, #4]	@ (800f250 <_strtod_r+0x8>)
 800f24a:	f7ff ba19 	b.w	800e680 <_strtod_l>
 800f24e:	bf00      	nop
 800f250:	20000250 	.word	0x20000250

0800f254 <_strtol_l.isra.0>:
 800f254:	2b24      	cmp	r3, #36	@ 0x24
 800f256:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f25a:	4686      	mov	lr, r0
 800f25c:	4690      	mov	r8, r2
 800f25e:	d801      	bhi.n	800f264 <_strtol_l.isra.0+0x10>
 800f260:	2b01      	cmp	r3, #1
 800f262:	d106      	bne.n	800f272 <_strtol_l.isra.0+0x1e>
 800f264:	f7fd fdb6 	bl	800cdd4 <__errno>
 800f268:	2316      	movs	r3, #22
 800f26a:	6003      	str	r3, [r0, #0]
 800f26c:	2000      	movs	r0, #0
 800f26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f272:	4834      	ldr	r0, [pc, #208]	@ (800f344 <_strtol_l.isra.0+0xf0>)
 800f274:	460d      	mov	r5, r1
 800f276:	462a      	mov	r2, r5
 800f278:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f27c:	5d06      	ldrb	r6, [r0, r4]
 800f27e:	f016 0608 	ands.w	r6, r6, #8
 800f282:	d1f8      	bne.n	800f276 <_strtol_l.isra.0+0x22>
 800f284:	2c2d      	cmp	r4, #45	@ 0x2d
 800f286:	d110      	bne.n	800f2aa <_strtol_l.isra.0+0x56>
 800f288:	782c      	ldrb	r4, [r5, #0]
 800f28a:	2601      	movs	r6, #1
 800f28c:	1c95      	adds	r5, r2, #2
 800f28e:	f033 0210 	bics.w	r2, r3, #16
 800f292:	d115      	bne.n	800f2c0 <_strtol_l.isra.0+0x6c>
 800f294:	2c30      	cmp	r4, #48	@ 0x30
 800f296:	d10d      	bne.n	800f2b4 <_strtol_l.isra.0+0x60>
 800f298:	782a      	ldrb	r2, [r5, #0]
 800f29a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f29e:	2a58      	cmp	r2, #88	@ 0x58
 800f2a0:	d108      	bne.n	800f2b4 <_strtol_l.isra.0+0x60>
 800f2a2:	786c      	ldrb	r4, [r5, #1]
 800f2a4:	3502      	adds	r5, #2
 800f2a6:	2310      	movs	r3, #16
 800f2a8:	e00a      	b.n	800f2c0 <_strtol_l.isra.0+0x6c>
 800f2aa:	2c2b      	cmp	r4, #43	@ 0x2b
 800f2ac:	bf04      	itt	eq
 800f2ae:	782c      	ldrbeq	r4, [r5, #0]
 800f2b0:	1c95      	addeq	r5, r2, #2
 800f2b2:	e7ec      	b.n	800f28e <_strtol_l.isra.0+0x3a>
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d1f6      	bne.n	800f2a6 <_strtol_l.isra.0+0x52>
 800f2b8:	2c30      	cmp	r4, #48	@ 0x30
 800f2ba:	bf14      	ite	ne
 800f2bc:	230a      	movne	r3, #10
 800f2be:	2308      	moveq	r3, #8
 800f2c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f2c4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800f2c8:	2200      	movs	r2, #0
 800f2ca:	fbbc f9f3 	udiv	r9, ip, r3
 800f2ce:	4610      	mov	r0, r2
 800f2d0:	fb03 ca19 	mls	sl, r3, r9, ip
 800f2d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f2d8:	2f09      	cmp	r7, #9
 800f2da:	d80f      	bhi.n	800f2fc <_strtol_l.isra.0+0xa8>
 800f2dc:	463c      	mov	r4, r7
 800f2de:	42a3      	cmp	r3, r4
 800f2e0:	dd1b      	ble.n	800f31a <_strtol_l.isra.0+0xc6>
 800f2e2:	1c57      	adds	r7, r2, #1
 800f2e4:	d007      	beq.n	800f2f6 <_strtol_l.isra.0+0xa2>
 800f2e6:	4581      	cmp	r9, r0
 800f2e8:	d314      	bcc.n	800f314 <_strtol_l.isra.0+0xc0>
 800f2ea:	d101      	bne.n	800f2f0 <_strtol_l.isra.0+0x9c>
 800f2ec:	45a2      	cmp	sl, r4
 800f2ee:	db11      	blt.n	800f314 <_strtol_l.isra.0+0xc0>
 800f2f0:	fb00 4003 	mla	r0, r0, r3, r4
 800f2f4:	2201      	movs	r2, #1
 800f2f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f2fa:	e7eb      	b.n	800f2d4 <_strtol_l.isra.0+0x80>
 800f2fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f300:	2f19      	cmp	r7, #25
 800f302:	d801      	bhi.n	800f308 <_strtol_l.isra.0+0xb4>
 800f304:	3c37      	subs	r4, #55	@ 0x37
 800f306:	e7ea      	b.n	800f2de <_strtol_l.isra.0+0x8a>
 800f308:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f30c:	2f19      	cmp	r7, #25
 800f30e:	d804      	bhi.n	800f31a <_strtol_l.isra.0+0xc6>
 800f310:	3c57      	subs	r4, #87	@ 0x57
 800f312:	e7e4      	b.n	800f2de <_strtol_l.isra.0+0x8a>
 800f314:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f318:	e7ed      	b.n	800f2f6 <_strtol_l.isra.0+0xa2>
 800f31a:	1c53      	adds	r3, r2, #1
 800f31c:	d108      	bne.n	800f330 <_strtol_l.isra.0+0xdc>
 800f31e:	2322      	movs	r3, #34	@ 0x22
 800f320:	f8ce 3000 	str.w	r3, [lr]
 800f324:	4660      	mov	r0, ip
 800f326:	f1b8 0f00 	cmp.w	r8, #0
 800f32a:	d0a0      	beq.n	800f26e <_strtol_l.isra.0+0x1a>
 800f32c:	1e69      	subs	r1, r5, #1
 800f32e:	e006      	b.n	800f33e <_strtol_l.isra.0+0xea>
 800f330:	b106      	cbz	r6, 800f334 <_strtol_l.isra.0+0xe0>
 800f332:	4240      	negs	r0, r0
 800f334:	f1b8 0f00 	cmp.w	r8, #0
 800f338:	d099      	beq.n	800f26e <_strtol_l.isra.0+0x1a>
 800f33a:	2a00      	cmp	r2, #0
 800f33c:	d1f6      	bne.n	800f32c <_strtol_l.isra.0+0xd8>
 800f33e:	f8c8 1000 	str.w	r1, [r8]
 800f342:	e794      	b.n	800f26e <_strtol_l.isra.0+0x1a>
 800f344:	08010b51 	.word	0x08010b51

0800f348 <_strtol_r>:
 800f348:	f7ff bf84 	b.w	800f254 <_strtol_l.isra.0>

0800f34c <__ssputs_r>:
 800f34c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f350:	688e      	ldr	r6, [r1, #8]
 800f352:	461f      	mov	r7, r3
 800f354:	42be      	cmp	r6, r7
 800f356:	680b      	ldr	r3, [r1, #0]
 800f358:	4682      	mov	sl, r0
 800f35a:	460c      	mov	r4, r1
 800f35c:	4690      	mov	r8, r2
 800f35e:	d82d      	bhi.n	800f3bc <__ssputs_r+0x70>
 800f360:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f364:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f368:	d026      	beq.n	800f3b8 <__ssputs_r+0x6c>
 800f36a:	6965      	ldr	r5, [r4, #20]
 800f36c:	6909      	ldr	r1, [r1, #16]
 800f36e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f372:	eba3 0901 	sub.w	r9, r3, r1
 800f376:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f37a:	1c7b      	adds	r3, r7, #1
 800f37c:	444b      	add	r3, r9
 800f37e:	106d      	asrs	r5, r5, #1
 800f380:	429d      	cmp	r5, r3
 800f382:	bf38      	it	cc
 800f384:	461d      	movcc	r5, r3
 800f386:	0553      	lsls	r3, r2, #21
 800f388:	d527      	bpl.n	800f3da <__ssputs_r+0x8e>
 800f38a:	4629      	mov	r1, r5
 800f38c:	f7fe fc24 	bl	800dbd8 <_malloc_r>
 800f390:	4606      	mov	r6, r0
 800f392:	b360      	cbz	r0, 800f3ee <__ssputs_r+0xa2>
 800f394:	6921      	ldr	r1, [r4, #16]
 800f396:	464a      	mov	r2, r9
 800f398:	f000 fa18 	bl	800f7cc <memcpy>
 800f39c:	89a3      	ldrh	r3, [r4, #12]
 800f39e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f3a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3a6:	81a3      	strh	r3, [r4, #12]
 800f3a8:	6126      	str	r6, [r4, #16]
 800f3aa:	6165      	str	r5, [r4, #20]
 800f3ac:	444e      	add	r6, r9
 800f3ae:	eba5 0509 	sub.w	r5, r5, r9
 800f3b2:	6026      	str	r6, [r4, #0]
 800f3b4:	60a5      	str	r5, [r4, #8]
 800f3b6:	463e      	mov	r6, r7
 800f3b8:	42be      	cmp	r6, r7
 800f3ba:	d900      	bls.n	800f3be <__ssputs_r+0x72>
 800f3bc:	463e      	mov	r6, r7
 800f3be:	6820      	ldr	r0, [r4, #0]
 800f3c0:	4632      	mov	r2, r6
 800f3c2:	4641      	mov	r1, r8
 800f3c4:	f000 f9c6 	bl	800f754 <memmove>
 800f3c8:	68a3      	ldr	r3, [r4, #8]
 800f3ca:	1b9b      	subs	r3, r3, r6
 800f3cc:	60a3      	str	r3, [r4, #8]
 800f3ce:	6823      	ldr	r3, [r4, #0]
 800f3d0:	4433      	add	r3, r6
 800f3d2:	6023      	str	r3, [r4, #0]
 800f3d4:	2000      	movs	r0, #0
 800f3d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3da:	462a      	mov	r2, r5
 800f3dc:	f000 fd89 	bl	800fef2 <_realloc_r>
 800f3e0:	4606      	mov	r6, r0
 800f3e2:	2800      	cmp	r0, #0
 800f3e4:	d1e0      	bne.n	800f3a8 <__ssputs_r+0x5c>
 800f3e6:	6921      	ldr	r1, [r4, #16]
 800f3e8:	4650      	mov	r0, sl
 800f3ea:	f7fe fb81 	bl	800daf0 <_free_r>
 800f3ee:	230c      	movs	r3, #12
 800f3f0:	f8ca 3000 	str.w	r3, [sl]
 800f3f4:	89a3      	ldrh	r3, [r4, #12]
 800f3f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3fa:	81a3      	strh	r3, [r4, #12]
 800f3fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f400:	e7e9      	b.n	800f3d6 <__ssputs_r+0x8a>
	...

0800f404 <_svfiprintf_r>:
 800f404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f408:	4698      	mov	r8, r3
 800f40a:	898b      	ldrh	r3, [r1, #12]
 800f40c:	061b      	lsls	r3, r3, #24
 800f40e:	b09d      	sub	sp, #116	@ 0x74
 800f410:	4607      	mov	r7, r0
 800f412:	460d      	mov	r5, r1
 800f414:	4614      	mov	r4, r2
 800f416:	d510      	bpl.n	800f43a <_svfiprintf_r+0x36>
 800f418:	690b      	ldr	r3, [r1, #16]
 800f41a:	b973      	cbnz	r3, 800f43a <_svfiprintf_r+0x36>
 800f41c:	2140      	movs	r1, #64	@ 0x40
 800f41e:	f7fe fbdb 	bl	800dbd8 <_malloc_r>
 800f422:	6028      	str	r0, [r5, #0]
 800f424:	6128      	str	r0, [r5, #16]
 800f426:	b930      	cbnz	r0, 800f436 <_svfiprintf_r+0x32>
 800f428:	230c      	movs	r3, #12
 800f42a:	603b      	str	r3, [r7, #0]
 800f42c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f430:	b01d      	add	sp, #116	@ 0x74
 800f432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f436:	2340      	movs	r3, #64	@ 0x40
 800f438:	616b      	str	r3, [r5, #20]
 800f43a:	2300      	movs	r3, #0
 800f43c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f43e:	2320      	movs	r3, #32
 800f440:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f444:	f8cd 800c 	str.w	r8, [sp, #12]
 800f448:	2330      	movs	r3, #48	@ 0x30
 800f44a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f5e8 <_svfiprintf_r+0x1e4>
 800f44e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f452:	f04f 0901 	mov.w	r9, #1
 800f456:	4623      	mov	r3, r4
 800f458:	469a      	mov	sl, r3
 800f45a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f45e:	b10a      	cbz	r2, 800f464 <_svfiprintf_r+0x60>
 800f460:	2a25      	cmp	r2, #37	@ 0x25
 800f462:	d1f9      	bne.n	800f458 <_svfiprintf_r+0x54>
 800f464:	ebba 0b04 	subs.w	fp, sl, r4
 800f468:	d00b      	beq.n	800f482 <_svfiprintf_r+0x7e>
 800f46a:	465b      	mov	r3, fp
 800f46c:	4622      	mov	r2, r4
 800f46e:	4629      	mov	r1, r5
 800f470:	4638      	mov	r0, r7
 800f472:	f7ff ff6b 	bl	800f34c <__ssputs_r>
 800f476:	3001      	adds	r0, #1
 800f478:	f000 80a7 	beq.w	800f5ca <_svfiprintf_r+0x1c6>
 800f47c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f47e:	445a      	add	r2, fp
 800f480:	9209      	str	r2, [sp, #36]	@ 0x24
 800f482:	f89a 3000 	ldrb.w	r3, [sl]
 800f486:	2b00      	cmp	r3, #0
 800f488:	f000 809f 	beq.w	800f5ca <_svfiprintf_r+0x1c6>
 800f48c:	2300      	movs	r3, #0
 800f48e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f492:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f496:	f10a 0a01 	add.w	sl, sl, #1
 800f49a:	9304      	str	r3, [sp, #16]
 800f49c:	9307      	str	r3, [sp, #28]
 800f49e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f4a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800f4a4:	4654      	mov	r4, sl
 800f4a6:	2205      	movs	r2, #5
 800f4a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4ac:	484e      	ldr	r0, [pc, #312]	@ (800f5e8 <_svfiprintf_r+0x1e4>)
 800f4ae:	f7f0 fe97 	bl	80001e0 <memchr>
 800f4b2:	9a04      	ldr	r2, [sp, #16]
 800f4b4:	b9d8      	cbnz	r0, 800f4ee <_svfiprintf_r+0xea>
 800f4b6:	06d0      	lsls	r0, r2, #27
 800f4b8:	bf44      	itt	mi
 800f4ba:	2320      	movmi	r3, #32
 800f4bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f4c0:	0711      	lsls	r1, r2, #28
 800f4c2:	bf44      	itt	mi
 800f4c4:	232b      	movmi	r3, #43	@ 0x2b
 800f4c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f4ca:	f89a 3000 	ldrb.w	r3, [sl]
 800f4ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800f4d0:	d015      	beq.n	800f4fe <_svfiprintf_r+0xfa>
 800f4d2:	9a07      	ldr	r2, [sp, #28]
 800f4d4:	4654      	mov	r4, sl
 800f4d6:	2000      	movs	r0, #0
 800f4d8:	f04f 0c0a 	mov.w	ip, #10
 800f4dc:	4621      	mov	r1, r4
 800f4de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f4e2:	3b30      	subs	r3, #48	@ 0x30
 800f4e4:	2b09      	cmp	r3, #9
 800f4e6:	d94b      	bls.n	800f580 <_svfiprintf_r+0x17c>
 800f4e8:	b1b0      	cbz	r0, 800f518 <_svfiprintf_r+0x114>
 800f4ea:	9207      	str	r2, [sp, #28]
 800f4ec:	e014      	b.n	800f518 <_svfiprintf_r+0x114>
 800f4ee:	eba0 0308 	sub.w	r3, r0, r8
 800f4f2:	fa09 f303 	lsl.w	r3, r9, r3
 800f4f6:	4313      	orrs	r3, r2
 800f4f8:	9304      	str	r3, [sp, #16]
 800f4fa:	46a2      	mov	sl, r4
 800f4fc:	e7d2      	b.n	800f4a4 <_svfiprintf_r+0xa0>
 800f4fe:	9b03      	ldr	r3, [sp, #12]
 800f500:	1d19      	adds	r1, r3, #4
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	9103      	str	r1, [sp, #12]
 800f506:	2b00      	cmp	r3, #0
 800f508:	bfbb      	ittet	lt
 800f50a:	425b      	neglt	r3, r3
 800f50c:	f042 0202 	orrlt.w	r2, r2, #2
 800f510:	9307      	strge	r3, [sp, #28]
 800f512:	9307      	strlt	r3, [sp, #28]
 800f514:	bfb8      	it	lt
 800f516:	9204      	strlt	r2, [sp, #16]
 800f518:	7823      	ldrb	r3, [r4, #0]
 800f51a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f51c:	d10a      	bne.n	800f534 <_svfiprintf_r+0x130>
 800f51e:	7863      	ldrb	r3, [r4, #1]
 800f520:	2b2a      	cmp	r3, #42	@ 0x2a
 800f522:	d132      	bne.n	800f58a <_svfiprintf_r+0x186>
 800f524:	9b03      	ldr	r3, [sp, #12]
 800f526:	1d1a      	adds	r2, r3, #4
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	9203      	str	r2, [sp, #12]
 800f52c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f530:	3402      	adds	r4, #2
 800f532:	9305      	str	r3, [sp, #20]
 800f534:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f5f8 <_svfiprintf_r+0x1f4>
 800f538:	7821      	ldrb	r1, [r4, #0]
 800f53a:	2203      	movs	r2, #3
 800f53c:	4650      	mov	r0, sl
 800f53e:	f7f0 fe4f 	bl	80001e0 <memchr>
 800f542:	b138      	cbz	r0, 800f554 <_svfiprintf_r+0x150>
 800f544:	9b04      	ldr	r3, [sp, #16]
 800f546:	eba0 000a 	sub.w	r0, r0, sl
 800f54a:	2240      	movs	r2, #64	@ 0x40
 800f54c:	4082      	lsls	r2, r0
 800f54e:	4313      	orrs	r3, r2
 800f550:	3401      	adds	r4, #1
 800f552:	9304      	str	r3, [sp, #16]
 800f554:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f558:	4824      	ldr	r0, [pc, #144]	@ (800f5ec <_svfiprintf_r+0x1e8>)
 800f55a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f55e:	2206      	movs	r2, #6
 800f560:	f7f0 fe3e 	bl	80001e0 <memchr>
 800f564:	2800      	cmp	r0, #0
 800f566:	d036      	beq.n	800f5d6 <_svfiprintf_r+0x1d2>
 800f568:	4b21      	ldr	r3, [pc, #132]	@ (800f5f0 <_svfiprintf_r+0x1ec>)
 800f56a:	bb1b      	cbnz	r3, 800f5b4 <_svfiprintf_r+0x1b0>
 800f56c:	9b03      	ldr	r3, [sp, #12]
 800f56e:	3307      	adds	r3, #7
 800f570:	f023 0307 	bic.w	r3, r3, #7
 800f574:	3308      	adds	r3, #8
 800f576:	9303      	str	r3, [sp, #12]
 800f578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f57a:	4433      	add	r3, r6
 800f57c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f57e:	e76a      	b.n	800f456 <_svfiprintf_r+0x52>
 800f580:	fb0c 3202 	mla	r2, ip, r2, r3
 800f584:	460c      	mov	r4, r1
 800f586:	2001      	movs	r0, #1
 800f588:	e7a8      	b.n	800f4dc <_svfiprintf_r+0xd8>
 800f58a:	2300      	movs	r3, #0
 800f58c:	3401      	adds	r4, #1
 800f58e:	9305      	str	r3, [sp, #20]
 800f590:	4619      	mov	r1, r3
 800f592:	f04f 0c0a 	mov.w	ip, #10
 800f596:	4620      	mov	r0, r4
 800f598:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f59c:	3a30      	subs	r2, #48	@ 0x30
 800f59e:	2a09      	cmp	r2, #9
 800f5a0:	d903      	bls.n	800f5aa <_svfiprintf_r+0x1a6>
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d0c6      	beq.n	800f534 <_svfiprintf_r+0x130>
 800f5a6:	9105      	str	r1, [sp, #20]
 800f5a8:	e7c4      	b.n	800f534 <_svfiprintf_r+0x130>
 800f5aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800f5ae:	4604      	mov	r4, r0
 800f5b0:	2301      	movs	r3, #1
 800f5b2:	e7f0      	b.n	800f596 <_svfiprintf_r+0x192>
 800f5b4:	ab03      	add	r3, sp, #12
 800f5b6:	9300      	str	r3, [sp, #0]
 800f5b8:	462a      	mov	r2, r5
 800f5ba:	4b0e      	ldr	r3, [pc, #56]	@ (800f5f4 <_svfiprintf_r+0x1f0>)
 800f5bc:	a904      	add	r1, sp, #16
 800f5be:	4638      	mov	r0, r7
 800f5c0:	f7fc fc94 	bl	800beec <_printf_float>
 800f5c4:	1c42      	adds	r2, r0, #1
 800f5c6:	4606      	mov	r6, r0
 800f5c8:	d1d6      	bne.n	800f578 <_svfiprintf_r+0x174>
 800f5ca:	89ab      	ldrh	r3, [r5, #12]
 800f5cc:	065b      	lsls	r3, r3, #25
 800f5ce:	f53f af2d 	bmi.w	800f42c <_svfiprintf_r+0x28>
 800f5d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f5d4:	e72c      	b.n	800f430 <_svfiprintf_r+0x2c>
 800f5d6:	ab03      	add	r3, sp, #12
 800f5d8:	9300      	str	r3, [sp, #0]
 800f5da:	462a      	mov	r2, r5
 800f5dc:	4b05      	ldr	r3, [pc, #20]	@ (800f5f4 <_svfiprintf_r+0x1f0>)
 800f5de:	a904      	add	r1, sp, #16
 800f5e0:	4638      	mov	r0, r7
 800f5e2:	f7fc ff1b 	bl	800c41c <_printf_i>
 800f5e6:	e7ed      	b.n	800f5c4 <_svfiprintf_r+0x1c0>
 800f5e8:	08010949 	.word	0x08010949
 800f5ec:	08010953 	.word	0x08010953
 800f5f0:	0800beed 	.word	0x0800beed
 800f5f4:	0800f34d 	.word	0x0800f34d
 800f5f8:	0801094f 	.word	0x0801094f

0800f5fc <__sflush_r>:
 800f5fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f604:	0716      	lsls	r6, r2, #28
 800f606:	4605      	mov	r5, r0
 800f608:	460c      	mov	r4, r1
 800f60a:	d454      	bmi.n	800f6b6 <__sflush_r+0xba>
 800f60c:	684b      	ldr	r3, [r1, #4]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	dc02      	bgt.n	800f618 <__sflush_r+0x1c>
 800f612:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f614:	2b00      	cmp	r3, #0
 800f616:	dd48      	ble.n	800f6aa <__sflush_r+0xae>
 800f618:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f61a:	2e00      	cmp	r6, #0
 800f61c:	d045      	beq.n	800f6aa <__sflush_r+0xae>
 800f61e:	2300      	movs	r3, #0
 800f620:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f624:	682f      	ldr	r7, [r5, #0]
 800f626:	6a21      	ldr	r1, [r4, #32]
 800f628:	602b      	str	r3, [r5, #0]
 800f62a:	d030      	beq.n	800f68e <__sflush_r+0x92>
 800f62c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f62e:	89a3      	ldrh	r3, [r4, #12]
 800f630:	0759      	lsls	r1, r3, #29
 800f632:	d505      	bpl.n	800f640 <__sflush_r+0x44>
 800f634:	6863      	ldr	r3, [r4, #4]
 800f636:	1ad2      	subs	r2, r2, r3
 800f638:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f63a:	b10b      	cbz	r3, 800f640 <__sflush_r+0x44>
 800f63c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f63e:	1ad2      	subs	r2, r2, r3
 800f640:	2300      	movs	r3, #0
 800f642:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f644:	6a21      	ldr	r1, [r4, #32]
 800f646:	4628      	mov	r0, r5
 800f648:	47b0      	blx	r6
 800f64a:	1c43      	adds	r3, r0, #1
 800f64c:	89a3      	ldrh	r3, [r4, #12]
 800f64e:	d106      	bne.n	800f65e <__sflush_r+0x62>
 800f650:	6829      	ldr	r1, [r5, #0]
 800f652:	291d      	cmp	r1, #29
 800f654:	d82b      	bhi.n	800f6ae <__sflush_r+0xb2>
 800f656:	4a2a      	ldr	r2, [pc, #168]	@ (800f700 <__sflush_r+0x104>)
 800f658:	40ca      	lsrs	r2, r1
 800f65a:	07d6      	lsls	r6, r2, #31
 800f65c:	d527      	bpl.n	800f6ae <__sflush_r+0xb2>
 800f65e:	2200      	movs	r2, #0
 800f660:	6062      	str	r2, [r4, #4]
 800f662:	04d9      	lsls	r1, r3, #19
 800f664:	6922      	ldr	r2, [r4, #16]
 800f666:	6022      	str	r2, [r4, #0]
 800f668:	d504      	bpl.n	800f674 <__sflush_r+0x78>
 800f66a:	1c42      	adds	r2, r0, #1
 800f66c:	d101      	bne.n	800f672 <__sflush_r+0x76>
 800f66e:	682b      	ldr	r3, [r5, #0]
 800f670:	b903      	cbnz	r3, 800f674 <__sflush_r+0x78>
 800f672:	6560      	str	r0, [r4, #84]	@ 0x54
 800f674:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f676:	602f      	str	r7, [r5, #0]
 800f678:	b1b9      	cbz	r1, 800f6aa <__sflush_r+0xae>
 800f67a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f67e:	4299      	cmp	r1, r3
 800f680:	d002      	beq.n	800f688 <__sflush_r+0x8c>
 800f682:	4628      	mov	r0, r5
 800f684:	f7fe fa34 	bl	800daf0 <_free_r>
 800f688:	2300      	movs	r3, #0
 800f68a:	6363      	str	r3, [r4, #52]	@ 0x34
 800f68c:	e00d      	b.n	800f6aa <__sflush_r+0xae>
 800f68e:	2301      	movs	r3, #1
 800f690:	4628      	mov	r0, r5
 800f692:	47b0      	blx	r6
 800f694:	4602      	mov	r2, r0
 800f696:	1c50      	adds	r0, r2, #1
 800f698:	d1c9      	bne.n	800f62e <__sflush_r+0x32>
 800f69a:	682b      	ldr	r3, [r5, #0]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d0c6      	beq.n	800f62e <__sflush_r+0x32>
 800f6a0:	2b1d      	cmp	r3, #29
 800f6a2:	d001      	beq.n	800f6a8 <__sflush_r+0xac>
 800f6a4:	2b16      	cmp	r3, #22
 800f6a6:	d11e      	bne.n	800f6e6 <__sflush_r+0xea>
 800f6a8:	602f      	str	r7, [r5, #0]
 800f6aa:	2000      	movs	r0, #0
 800f6ac:	e022      	b.n	800f6f4 <__sflush_r+0xf8>
 800f6ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f6b2:	b21b      	sxth	r3, r3
 800f6b4:	e01b      	b.n	800f6ee <__sflush_r+0xf2>
 800f6b6:	690f      	ldr	r7, [r1, #16]
 800f6b8:	2f00      	cmp	r7, #0
 800f6ba:	d0f6      	beq.n	800f6aa <__sflush_r+0xae>
 800f6bc:	0793      	lsls	r3, r2, #30
 800f6be:	680e      	ldr	r6, [r1, #0]
 800f6c0:	bf08      	it	eq
 800f6c2:	694b      	ldreq	r3, [r1, #20]
 800f6c4:	600f      	str	r7, [r1, #0]
 800f6c6:	bf18      	it	ne
 800f6c8:	2300      	movne	r3, #0
 800f6ca:	eba6 0807 	sub.w	r8, r6, r7
 800f6ce:	608b      	str	r3, [r1, #8]
 800f6d0:	f1b8 0f00 	cmp.w	r8, #0
 800f6d4:	dde9      	ble.n	800f6aa <__sflush_r+0xae>
 800f6d6:	6a21      	ldr	r1, [r4, #32]
 800f6d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f6da:	4643      	mov	r3, r8
 800f6dc:	463a      	mov	r2, r7
 800f6de:	4628      	mov	r0, r5
 800f6e0:	47b0      	blx	r6
 800f6e2:	2800      	cmp	r0, #0
 800f6e4:	dc08      	bgt.n	800f6f8 <__sflush_r+0xfc>
 800f6e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f6ee:	81a3      	strh	r3, [r4, #12]
 800f6f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f6f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6f8:	4407      	add	r7, r0
 800f6fa:	eba8 0800 	sub.w	r8, r8, r0
 800f6fe:	e7e7      	b.n	800f6d0 <__sflush_r+0xd4>
 800f700:	20400001 	.word	0x20400001

0800f704 <_fflush_r>:
 800f704:	b538      	push	{r3, r4, r5, lr}
 800f706:	690b      	ldr	r3, [r1, #16]
 800f708:	4605      	mov	r5, r0
 800f70a:	460c      	mov	r4, r1
 800f70c:	b913      	cbnz	r3, 800f714 <_fflush_r+0x10>
 800f70e:	2500      	movs	r5, #0
 800f710:	4628      	mov	r0, r5
 800f712:	bd38      	pop	{r3, r4, r5, pc}
 800f714:	b118      	cbz	r0, 800f71e <_fflush_r+0x1a>
 800f716:	6a03      	ldr	r3, [r0, #32]
 800f718:	b90b      	cbnz	r3, 800f71e <_fflush_r+0x1a>
 800f71a:	f7fd fa37 	bl	800cb8c <__sinit>
 800f71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d0f3      	beq.n	800f70e <_fflush_r+0xa>
 800f726:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f728:	07d0      	lsls	r0, r2, #31
 800f72a:	d404      	bmi.n	800f736 <_fflush_r+0x32>
 800f72c:	0599      	lsls	r1, r3, #22
 800f72e:	d402      	bmi.n	800f736 <_fflush_r+0x32>
 800f730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f732:	f7fd fb7a 	bl	800ce2a <__retarget_lock_acquire_recursive>
 800f736:	4628      	mov	r0, r5
 800f738:	4621      	mov	r1, r4
 800f73a:	f7ff ff5f 	bl	800f5fc <__sflush_r>
 800f73e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f740:	07da      	lsls	r2, r3, #31
 800f742:	4605      	mov	r5, r0
 800f744:	d4e4      	bmi.n	800f710 <_fflush_r+0xc>
 800f746:	89a3      	ldrh	r3, [r4, #12]
 800f748:	059b      	lsls	r3, r3, #22
 800f74a:	d4e1      	bmi.n	800f710 <_fflush_r+0xc>
 800f74c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f74e:	f7fd fb6d 	bl	800ce2c <__retarget_lock_release_recursive>
 800f752:	e7dd      	b.n	800f710 <_fflush_r+0xc>

0800f754 <memmove>:
 800f754:	4288      	cmp	r0, r1
 800f756:	b510      	push	{r4, lr}
 800f758:	eb01 0402 	add.w	r4, r1, r2
 800f75c:	d902      	bls.n	800f764 <memmove+0x10>
 800f75e:	4284      	cmp	r4, r0
 800f760:	4623      	mov	r3, r4
 800f762:	d807      	bhi.n	800f774 <memmove+0x20>
 800f764:	1e43      	subs	r3, r0, #1
 800f766:	42a1      	cmp	r1, r4
 800f768:	d008      	beq.n	800f77c <memmove+0x28>
 800f76a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f76e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f772:	e7f8      	b.n	800f766 <memmove+0x12>
 800f774:	4402      	add	r2, r0
 800f776:	4601      	mov	r1, r0
 800f778:	428a      	cmp	r2, r1
 800f77a:	d100      	bne.n	800f77e <memmove+0x2a>
 800f77c:	bd10      	pop	{r4, pc}
 800f77e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f782:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f786:	e7f7      	b.n	800f778 <memmove+0x24>

0800f788 <strncmp>:
 800f788:	b510      	push	{r4, lr}
 800f78a:	b16a      	cbz	r2, 800f7a8 <strncmp+0x20>
 800f78c:	3901      	subs	r1, #1
 800f78e:	1884      	adds	r4, r0, r2
 800f790:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f794:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f798:	429a      	cmp	r2, r3
 800f79a:	d103      	bne.n	800f7a4 <strncmp+0x1c>
 800f79c:	42a0      	cmp	r0, r4
 800f79e:	d001      	beq.n	800f7a4 <strncmp+0x1c>
 800f7a0:	2a00      	cmp	r2, #0
 800f7a2:	d1f5      	bne.n	800f790 <strncmp+0x8>
 800f7a4:	1ad0      	subs	r0, r2, r3
 800f7a6:	bd10      	pop	{r4, pc}
 800f7a8:	4610      	mov	r0, r2
 800f7aa:	e7fc      	b.n	800f7a6 <strncmp+0x1e>

0800f7ac <_sbrk_r>:
 800f7ac:	b538      	push	{r3, r4, r5, lr}
 800f7ae:	4d06      	ldr	r5, [pc, #24]	@ (800f7c8 <_sbrk_r+0x1c>)
 800f7b0:	2300      	movs	r3, #0
 800f7b2:	4604      	mov	r4, r0
 800f7b4:	4608      	mov	r0, r1
 800f7b6:	602b      	str	r3, [r5, #0]
 800f7b8:	f7f2 fbc8 	bl	8001f4c <_sbrk>
 800f7bc:	1c43      	adds	r3, r0, #1
 800f7be:	d102      	bne.n	800f7c6 <_sbrk_r+0x1a>
 800f7c0:	682b      	ldr	r3, [r5, #0]
 800f7c2:	b103      	cbz	r3, 800f7c6 <_sbrk_r+0x1a>
 800f7c4:	6023      	str	r3, [r4, #0]
 800f7c6:	bd38      	pop	{r3, r4, r5, pc}
 800f7c8:	200019e8 	.word	0x200019e8

0800f7cc <memcpy>:
 800f7cc:	440a      	add	r2, r1
 800f7ce:	4291      	cmp	r1, r2
 800f7d0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f7d4:	d100      	bne.n	800f7d8 <memcpy+0xc>
 800f7d6:	4770      	bx	lr
 800f7d8:	b510      	push	{r4, lr}
 800f7da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f7de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f7e2:	4291      	cmp	r1, r2
 800f7e4:	d1f9      	bne.n	800f7da <memcpy+0xe>
 800f7e6:	bd10      	pop	{r4, pc}

0800f7e8 <nan>:
 800f7e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f7f0 <nan+0x8>
 800f7ec:	4770      	bx	lr
 800f7ee:	bf00      	nop
 800f7f0:	00000000 	.word	0x00000000
 800f7f4:	7ff80000 	.word	0x7ff80000

0800f7f8 <__assert_func>:
 800f7f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f7fa:	4614      	mov	r4, r2
 800f7fc:	461a      	mov	r2, r3
 800f7fe:	4b09      	ldr	r3, [pc, #36]	@ (800f824 <__assert_func+0x2c>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	4605      	mov	r5, r0
 800f804:	68d8      	ldr	r0, [r3, #12]
 800f806:	b14c      	cbz	r4, 800f81c <__assert_func+0x24>
 800f808:	4b07      	ldr	r3, [pc, #28]	@ (800f828 <__assert_func+0x30>)
 800f80a:	9100      	str	r1, [sp, #0]
 800f80c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f810:	4906      	ldr	r1, [pc, #24]	@ (800f82c <__assert_func+0x34>)
 800f812:	462b      	mov	r3, r5
 800f814:	f000 fba8 	bl	800ff68 <fiprintf>
 800f818:	f000 fbb8 	bl	800ff8c <abort>
 800f81c:	4b04      	ldr	r3, [pc, #16]	@ (800f830 <__assert_func+0x38>)
 800f81e:	461c      	mov	r4, r3
 800f820:	e7f3      	b.n	800f80a <__assert_func+0x12>
 800f822:	bf00      	nop
 800f824:	20000200 	.word	0x20000200
 800f828:	08010962 	.word	0x08010962
 800f82c:	0801096f 	.word	0x0801096f
 800f830:	0801099d 	.word	0x0801099d

0800f834 <_calloc_r>:
 800f834:	b570      	push	{r4, r5, r6, lr}
 800f836:	fba1 5402 	umull	r5, r4, r1, r2
 800f83a:	b934      	cbnz	r4, 800f84a <_calloc_r+0x16>
 800f83c:	4629      	mov	r1, r5
 800f83e:	f7fe f9cb 	bl	800dbd8 <_malloc_r>
 800f842:	4606      	mov	r6, r0
 800f844:	b928      	cbnz	r0, 800f852 <_calloc_r+0x1e>
 800f846:	4630      	mov	r0, r6
 800f848:	bd70      	pop	{r4, r5, r6, pc}
 800f84a:	220c      	movs	r2, #12
 800f84c:	6002      	str	r2, [r0, #0]
 800f84e:	2600      	movs	r6, #0
 800f850:	e7f9      	b.n	800f846 <_calloc_r+0x12>
 800f852:	462a      	mov	r2, r5
 800f854:	4621      	mov	r1, r4
 800f856:	f7fd fa6a 	bl	800cd2e <memset>
 800f85a:	e7f4      	b.n	800f846 <_calloc_r+0x12>

0800f85c <rshift>:
 800f85c:	6903      	ldr	r3, [r0, #16]
 800f85e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f862:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f866:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f86a:	f100 0414 	add.w	r4, r0, #20
 800f86e:	dd45      	ble.n	800f8fc <rshift+0xa0>
 800f870:	f011 011f 	ands.w	r1, r1, #31
 800f874:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f878:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f87c:	d10c      	bne.n	800f898 <rshift+0x3c>
 800f87e:	f100 0710 	add.w	r7, r0, #16
 800f882:	4629      	mov	r1, r5
 800f884:	42b1      	cmp	r1, r6
 800f886:	d334      	bcc.n	800f8f2 <rshift+0x96>
 800f888:	1a9b      	subs	r3, r3, r2
 800f88a:	009b      	lsls	r3, r3, #2
 800f88c:	1eea      	subs	r2, r5, #3
 800f88e:	4296      	cmp	r6, r2
 800f890:	bf38      	it	cc
 800f892:	2300      	movcc	r3, #0
 800f894:	4423      	add	r3, r4
 800f896:	e015      	b.n	800f8c4 <rshift+0x68>
 800f898:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f89c:	f1c1 0820 	rsb	r8, r1, #32
 800f8a0:	40cf      	lsrs	r7, r1
 800f8a2:	f105 0e04 	add.w	lr, r5, #4
 800f8a6:	46a1      	mov	r9, r4
 800f8a8:	4576      	cmp	r6, lr
 800f8aa:	46f4      	mov	ip, lr
 800f8ac:	d815      	bhi.n	800f8da <rshift+0x7e>
 800f8ae:	1a9a      	subs	r2, r3, r2
 800f8b0:	0092      	lsls	r2, r2, #2
 800f8b2:	3a04      	subs	r2, #4
 800f8b4:	3501      	adds	r5, #1
 800f8b6:	42ae      	cmp	r6, r5
 800f8b8:	bf38      	it	cc
 800f8ba:	2200      	movcc	r2, #0
 800f8bc:	18a3      	adds	r3, r4, r2
 800f8be:	50a7      	str	r7, [r4, r2]
 800f8c0:	b107      	cbz	r7, 800f8c4 <rshift+0x68>
 800f8c2:	3304      	adds	r3, #4
 800f8c4:	1b1a      	subs	r2, r3, r4
 800f8c6:	42a3      	cmp	r3, r4
 800f8c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f8cc:	bf08      	it	eq
 800f8ce:	2300      	moveq	r3, #0
 800f8d0:	6102      	str	r2, [r0, #16]
 800f8d2:	bf08      	it	eq
 800f8d4:	6143      	streq	r3, [r0, #20]
 800f8d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8da:	f8dc c000 	ldr.w	ip, [ip]
 800f8de:	fa0c fc08 	lsl.w	ip, ip, r8
 800f8e2:	ea4c 0707 	orr.w	r7, ip, r7
 800f8e6:	f849 7b04 	str.w	r7, [r9], #4
 800f8ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f8ee:	40cf      	lsrs	r7, r1
 800f8f0:	e7da      	b.n	800f8a8 <rshift+0x4c>
 800f8f2:	f851 cb04 	ldr.w	ip, [r1], #4
 800f8f6:	f847 cf04 	str.w	ip, [r7, #4]!
 800f8fa:	e7c3      	b.n	800f884 <rshift+0x28>
 800f8fc:	4623      	mov	r3, r4
 800f8fe:	e7e1      	b.n	800f8c4 <rshift+0x68>

0800f900 <__hexdig_fun>:
 800f900:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f904:	2b09      	cmp	r3, #9
 800f906:	d802      	bhi.n	800f90e <__hexdig_fun+0xe>
 800f908:	3820      	subs	r0, #32
 800f90a:	b2c0      	uxtb	r0, r0
 800f90c:	4770      	bx	lr
 800f90e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f912:	2b05      	cmp	r3, #5
 800f914:	d801      	bhi.n	800f91a <__hexdig_fun+0x1a>
 800f916:	3847      	subs	r0, #71	@ 0x47
 800f918:	e7f7      	b.n	800f90a <__hexdig_fun+0xa>
 800f91a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f91e:	2b05      	cmp	r3, #5
 800f920:	d801      	bhi.n	800f926 <__hexdig_fun+0x26>
 800f922:	3827      	subs	r0, #39	@ 0x27
 800f924:	e7f1      	b.n	800f90a <__hexdig_fun+0xa>
 800f926:	2000      	movs	r0, #0
 800f928:	4770      	bx	lr
	...

0800f92c <__gethex>:
 800f92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f930:	b085      	sub	sp, #20
 800f932:	468a      	mov	sl, r1
 800f934:	9302      	str	r3, [sp, #8]
 800f936:	680b      	ldr	r3, [r1, #0]
 800f938:	9001      	str	r0, [sp, #4]
 800f93a:	4690      	mov	r8, r2
 800f93c:	1c9c      	adds	r4, r3, #2
 800f93e:	46a1      	mov	r9, r4
 800f940:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f944:	2830      	cmp	r0, #48	@ 0x30
 800f946:	d0fa      	beq.n	800f93e <__gethex+0x12>
 800f948:	eba9 0303 	sub.w	r3, r9, r3
 800f94c:	f1a3 0b02 	sub.w	fp, r3, #2
 800f950:	f7ff ffd6 	bl	800f900 <__hexdig_fun>
 800f954:	4605      	mov	r5, r0
 800f956:	2800      	cmp	r0, #0
 800f958:	d168      	bne.n	800fa2c <__gethex+0x100>
 800f95a:	49a0      	ldr	r1, [pc, #640]	@ (800fbdc <__gethex+0x2b0>)
 800f95c:	2201      	movs	r2, #1
 800f95e:	4648      	mov	r0, r9
 800f960:	f7ff ff12 	bl	800f788 <strncmp>
 800f964:	4607      	mov	r7, r0
 800f966:	2800      	cmp	r0, #0
 800f968:	d167      	bne.n	800fa3a <__gethex+0x10e>
 800f96a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f96e:	4626      	mov	r6, r4
 800f970:	f7ff ffc6 	bl	800f900 <__hexdig_fun>
 800f974:	2800      	cmp	r0, #0
 800f976:	d062      	beq.n	800fa3e <__gethex+0x112>
 800f978:	4623      	mov	r3, r4
 800f97a:	7818      	ldrb	r0, [r3, #0]
 800f97c:	2830      	cmp	r0, #48	@ 0x30
 800f97e:	4699      	mov	r9, r3
 800f980:	f103 0301 	add.w	r3, r3, #1
 800f984:	d0f9      	beq.n	800f97a <__gethex+0x4e>
 800f986:	f7ff ffbb 	bl	800f900 <__hexdig_fun>
 800f98a:	fab0 f580 	clz	r5, r0
 800f98e:	096d      	lsrs	r5, r5, #5
 800f990:	f04f 0b01 	mov.w	fp, #1
 800f994:	464a      	mov	r2, r9
 800f996:	4616      	mov	r6, r2
 800f998:	3201      	adds	r2, #1
 800f99a:	7830      	ldrb	r0, [r6, #0]
 800f99c:	f7ff ffb0 	bl	800f900 <__hexdig_fun>
 800f9a0:	2800      	cmp	r0, #0
 800f9a2:	d1f8      	bne.n	800f996 <__gethex+0x6a>
 800f9a4:	498d      	ldr	r1, [pc, #564]	@ (800fbdc <__gethex+0x2b0>)
 800f9a6:	2201      	movs	r2, #1
 800f9a8:	4630      	mov	r0, r6
 800f9aa:	f7ff feed 	bl	800f788 <strncmp>
 800f9ae:	2800      	cmp	r0, #0
 800f9b0:	d13f      	bne.n	800fa32 <__gethex+0x106>
 800f9b2:	b944      	cbnz	r4, 800f9c6 <__gethex+0x9a>
 800f9b4:	1c74      	adds	r4, r6, #1
 800f9b6:	4622      	mov	r2, r4
 800f9b8:	4616      	mov	r6, r2
 800f9ba:	3201      	adds	r2, #1
 800f9bc:	7830      	ldrb	r0, [r6, #0]
 800f9be:	f7ff ff9f 	bl	800f900 <__hexdig_fun>
 800f9c2:	2800      	cmp	r0, #0
 800f9c4:	d1f8      	bne.n	800f9b8 <__gethex+0x8c>
 800f9c6:	1ba4      	subs	r4, r4, r6
 800f9c8:	00a7      	lsls	r7, r4, #2
 800f9ca:	7833      	ldrb	r3, [r6, #0]
 800f9cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f9d0:	2b50      	cmp	r3, #80	@ 0x50
 800f9d2:	d13e      	bne.n	800fa52 <__gethex+0x126>
 800f9d4:	7873      	ldrb	r3, [r6, #1]
 800f9d6:	2b2b      	cmp	r3, #43	@ 0x2b
 800f9d8:	d033      	beq.n	800fa42 <__gethex+0x116>
 800f9da:	2b2d      	cmp	r3, #45	@ 0x2d
 800f9dc:	d034      	beq.n	800fa48 <__gethex+0x11c>
 800f9de:	1c71      	adds	r1, r6, #1
 800f9e0:	2400      	movs	r4, #0
 800f9e2:	7808      	ldrb	r0, [r1, #0]
 800f9e4:	f7ff ff8c 	bl	800f900 <__hexdig_fun>
 800f9e8:	1e43      	subs	r3, r0, #1
 800f9ea:	b2db      	uxtb	r3, r3
 800f9ec:	2b18      	cmp	r3, #24
 800f9ee:	d830      	bhi.n	800fa52 <__gethex+0x126>
 800f9f0:	f1a0 0210 	sub.w	r2, r0, #16
 800f9f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f9f8:	f7ff ff82 	bl	800f900 <__hexdig_fun>
 800f9fc:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800fa00:	fa5f fc8c 	uxtb.w	ip, ip
 800fa04:	f1bc 0f18 	cmp.w	ip, #24
 800fa08:	f04f 030a 	mov.w	r3, #10
 800fa0c:	d91e      	bls.n	800fa4c <__gethex+0x120>
 800fa0e:	b104      	cbz	r4, 800fa12 <__gethex+0xe6>
 800fa10:	4252      	negs	r2, r2
 800fa12:	4417      	add	r7, r2
 800fa14:	f8ca 1000 	str.w	r1, [sl]
 800fa18:	b1ed      	cbz	r5, 800fa56 <__gethex+0x12a>
 800fa1a:	f1bb 0f00 	cmp.w	fp, #0
 800fa1e:	bf0c      	ite	eq
 800fa20:	2506      	moveq	r5, #6
 800fa22:	2500      	movne	r5, #0
 800fa24:	4628      	mov	r0, r5
 800fa26:	b005      	add	sp, #20
 800fa28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa2c:	2500      	movs	r5, #0
 800fa2e:	462c      	mov	r4, r5
 800fa30:	e7b0      	b.n	800f994 <__gethex+0x68>
 800fa32:	2c00      	cmp	r4, #0
 800fa34:	d1c7      	bne.n	800f9c6 <__gethex+0x9a>
 800fa36:	4627      	mov	r7, r4
 800fa38:	e7c7      	b.n	800f9ca <__gethex+0x9e>
 800fa3a:	464e      	mov	r6, r9
 800fa3c:	462f      	mov	r7, r5
 800fa3e:	2501      	movs	r5, #1
 800fa40:	e7c3      	b.n	800f9ca <__gethex+0x9e>
 800fa42:	2400      	movs	r4, #0
 800fa44:	1cb1      	adds	r1, r6, #2
 800fa46:	e7cc      	b.n	800f9e2 <__gethex+0xb6>
 800fa48:	2401      	movs	r4, #1
 800fa4a:	e7fb      	b.n	800fa44 <__gethex+0x118>
 800fa4c:	fb03 0002 	mla	r0, r3, r2, r0
 800fa50:	e7ce      	b.n	800f9f0 <__gethex+0xc4>
 800fa52:	4631      	mov	r1, r6
 800fa54:	e7de      	b.n	800fa14 <__gethex+0xe8>
 800fa56:	eba6 0309 	sub.w	r3, r6, r9
 800fa5a:	3b01      	subs	r3, #1
 800fa5c:	4629      	mov	r1, r5
 800fa5e:	2b07      	cmp	r3, #7
 800fa60:	dc0a      	bgt.n	800fa78 <__gethex+0x14c>
 800fa62:	9801      	ldr	r0, [sp, #4]
 800fa64:	f7fe f944 	bl	800dcf0 <_Balloc>
 800fa68:	4604      	mov	r4, r0
 800fa6a:	b940      	cbnz	r0, 800fa7e <__gethex+0x152>
 800fa6c:	4b5c      	ldr	r3, [pc, #368]	@ (800fbe0 <__gethex+0x2b4>)
 800fa6e:	4602      	mov	r2, r0
 800fa70:	21e4      	movs	r1, #228	@ 0xe4
 800fa72:	485c      	ldr	r0, [pc, #368]	@ (800fbe4 <__gethex+0x2b8>)
 800fa74:	f7ff fec0 	bl	800f7f8 <__assert_func>
 800fa78:	3101      	adds	r1, #1
 800fa7a:	105b      	asrs	r3, r3, #1
 800fa7c:	e7ef      	b.n	800fa5e <__gethex+0x132>
 800fa7e:	f100 0a14 	add.w	sl, r0, #20
 800fa82:	2300      	movs	r3, #0
 800fa84:	4655      	mov	r5, sl
 800fa86:	469b      	mov	fp, r3
 800fa88:	45b1      	cmp	r9, r6
 800fa8a:	d337      	bcc.n	800fafc <__gethex+0x1d0>
 800fa8c:	f845 bb04 	str.w	fp, [r5], #4
 800fa90:	eba5 050a 	sub.w	r5, r5, sl
 800fa94:	10ad      	asrs	r5, r5, #2
 800fa96:	6125      	str	r5, [r4, #16]
 800fa98:	4658      	mov	r0, fp
 800fa9a:	f7fe fa1b 	bl	800ded4 <__hi0bits>
 800fa9e:	016d      	lsls	r5, r5, #5
 800faa0:	f8d8 6000 	ldr.w	r6, [r8]
 800faa4:	1a2d      	subs	r5, r5, r0
 800faa6:	42b5      	cmp	r5, r6
 800faa8:	dd54      	ble.n	800fb54 <__gethex+0x228>
 800faaa:	1bad      	subs	r5, r5, r6
 800faac:	4629      	mov	r1, r5
 800faae:	4620      	mov	r0, r4
 800fab0:	f7fe fda7 	bl	800e602 <__any_on>
 800fab4:	4681      	mov	r9, r0
 800fab6:	b178      	cbz	r0, 800fad8 <__gethex+0x1ac>
 800fab8:	1e6b      	subs	r3, r5, #1
 800faba:	1159      	asrs	r1, r3, #5
 800fabc:	f003 021f 	and.w	r2, r3, #31
 800fac0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fac4:	f04f 0901 	mov.w	r9, #1
 800fac8:	fa09 f202 	lsl.w	r2, r9, r2
 800facc:	420a      	tst	r2, r1
 800face:	d003      	beq.n	800fad8 <__gethex+0x1ac>
 800fad0:	454b      	cmp	r3, r9
 800fad2:	dc36      	bgt.n	800fb42 <__gethex+0x216>
 800fad4:	f04f 0902 	mov.w	r9, #2
 800fad8:	4629      	mov	r1, r5
 800fada:	4620      	mov	r0, r4
 800fadc:	f7ff febe 	bl	800f85c <rshift>
 800fae0:	442f      	add	r7, r5
 800fae2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fae6:	42bb      	cmp	r3, r7
 800fae8:	da42      	bge.n	800fb70 <__gethex+0x244>
 800faea:	9801      	ldr	r0, [sp, #4]
 800faec:	4621      	mov	r1, r4
 800faee:	f7fe f93f 	bl	800dd70 <_Bfree>
 800faf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800faf4:	2300      	movs	r3, #0
 800faf6:	6013      	str	r3, [r2, #0]
 800faf8:	25a3      	movs	r5, #163	@ 0xa3
 800fafa:	e793      	b.n	800fa24 <__gethex+0xf8>
 800fafc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fb00:	2a2e      	cmp	r2, #46	@ 0x2e
 800fb02:	d012      	beq.n	800fb2a <__gethex+0x1fe>
 800fb04:	2b20      	cmp	r3, #32
 800fb06:	d104      	bne.n	800fb12 <__gethex+0x1e6>
 800fb08:	f845 bb04 	str.w	fp, [r5], #4
 800fb0c:	f04f 0b00 	mov.w	fp, #0
 800fb10:	465b      	mov	r3, fp
 800fb12:	7830      	ldrb	r0, [r6, #0]
 800fb14:	9303      	str	r3, [sp, #12]
 800fb16:	f7ff fef3 	bl	800f900 <__hexdig_fun>
 800fb1a:	9b03      	ldr	r3, [sp, #12]
 800fb1c:	f000 000f 	and.w	r0, r0, #15
 800fb20:	4098      	lsls	r0, r3
 800fb22:	ea4b 0b00 	orr.w	fp, fp, r0
 800fb26:	3304      	adds	r3, #4
 800fb28:	e7ae      	b.n	800fa88 <__gethex+0x15c>
 800fb2a:	45b1      	cmp	r9, r6
 800fb2c:	d8ea      	bhi.n	800fb04 <__gethex+0x1d8>
 800fb2e:	492b      	ldr	r1, [pc, #172]	@ (800fbdc <__gethex+0x2b0>)
 800fb30:	9303      	str	r3, [sp, #12]
 800fb32:	2201      	movs	r2, #1
 800fb34:	4630      	mov	r0, r6
 800fb36:	f7ff fe27 	bl	800f788 <strncmp>
 800fb3a:	9b03      	ldr	r3, [sp, #12]
 800fb3c:	2800      	cmp	r0, #0
 800fb3e:	d1e1      	bne.n	800fb04 <__gethex+0x1d8>
 800fb40:	e7a2      	b.n	800fa88 <__gethex+0x15c>
 800fb42:	1ea9      	subs	r1, r5, #2
 800fb44:	4620      	mov	r0, r4
 800fb46:	f7fe fd5c 	bl	800e602 <__any_on>
 800fb4a:	2800      	cmp	r0, #0
 800fb4c:	d0c2      	beq.n	800fad4 <__gethex+0x1a8>
 800fb4e:	f04f 0903 	mov.w	r9, #3
 800fb52:	e7c1      	b.n	800fad8 <__gethex+0x1ac>
 800fb54:	da09      	bge.n	800fb6a <__gethex+0x23e>
 800fb56:	1b75      	subs	r5, r6, r5
 800fb58:	4621      	mov	r1, r4
 800fb5a:	9801      	ldr	r0, [sp, #4]
 800fb5c:	462a      	mov	r2, r5
 800fb5e:	f7fe fb17 	bl	800e190 <__lshift>
 800fb62:	1b7f      	subs	r7, r7, r5
 800fb64:	4604      	mov	r4, r0
 800fb66:	f100 0a14 	add.w	sl, r0, #20
 800fb6a:	f04f 0900 	mov.w	r9, #0
 800fb6e:	e7b8      	b.n	800fae2 <__gethex+0x1b6>
 800fb70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fb74:	42bd      	cmp	r5, r7
 800fb76:	dd6f      	ble.n	800fc58 <__gethex+0x32c>
 800fb78:	1bed      	subs	r5, r5, r7
 800fb7a:	42ae      	cmp	r6, r5
 800fb7c:	dc34      	bgt.n	800fbe8 <__gethex+0x2bc>
 800fb7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fb82:	2b02      	cmp	r3, #2
 800fb84:	d022      	beq.n	800fbcc <__gethex+0x2a0>
 800fb86:	2b03      	cmp	r3, #3
 800fb88:	d024      	beq.n	800fbd4 <__gethex+0x2a8>
 800fb8a:	2b01      	cmp	r3, #1
 800fb8c:	d115      	bne.n	800fbba <__gethex+0x28e>
 800fb8e:	42ae      	cmp	r6, r5
 800fb90:	d113      	bne.n	800fbba <__gethex+0x28e>
 800fb92:	2e01      	cmp	r6, #1
 800fb94:	d10b      	bne.n	800fbae <__gethex+0x282>
 800fb96:	9a02      	ldr	r2, [sp, #8]
 800fb98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fb9c:	6013      	str	r3, [r2, #0]
 800fb9e:	2301      	movs	r3, #1
 800fba0:	6123      	str	r3, [r4, #16]
 800fba2:	f8ca 3000 	str.w	r3, [sl]
 800fba6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fba8:	2562      	movs	r5, #98	@ 0x62
 800fbaa:	601c      	str	r4, [r3, #0]
 800fbac:	e73a      	b.n	800fa24 <__gethex+0xf8>
 800fbae:	1e71      	subs	r1, r6, #1
 800fbb0:	4620      	mov	r0, r4
 800fbb2:	f7fe fd26 	bl	800e602 <__any_on>
 800fbb6:	2800      	cmp	r0, #0
 800fbb8:	d1ed      	bne.n	800fb96 <__gethex+0x26a>
 800fbba:	9801      	ldr	r0, [sp, #4]
 800fbbc:	4621      	mov	r1, r4
 800fbbe:	f7fe f8d7 	bl	800dd70 <_Bfree>
 800fbc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	6013      	str	r3, [r2, #0]
 800fbc8:	2550      	movs	r5, #80	@ 0x50
 800fbca:	e72b      	b.n	800fa24 <__gethex+0xf8>
 800fbcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d1f3      	bne.n	800fbba <__gethex+0x28e>
 800fbd2:	e7e0      	b.n	800fb96 <__gethex+0x26a>
 800fbd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d1dd      	bne.n	800fb96 <__gethex+0x26a>
 800fbda:	e7ee      	b.n	800fbba <__gethex+0x28e>
 800fbdc:	08010947 	.word	0x08010947
 800fbe0:	080108dd 	.word	0x080108dd
 800fbe4:	0801099e 	.word	0x0801099e
 800fbe8:	1e6f      	subs	r7, r5, #1
 800fbea:	f1b9 0f00 	cmp.w	r9, #0
 800fbee:	d130      	bne.n	800fc52 <__gethex+0x326>
 800fbf0:	b127      	cbz	r7, 800fbfc <__gethex+0x2d0>
 800fbf2:	4639      	mov	r1, r7
 800fbf4:	4620      	mov	r0, r4
 800fbf6:	f7fe fd04 	bl	800e602 <__any_on>
 800fbfa:	4681      	mov	r9, r0
 800fbfc:	117a      	asrs	r2, r7, #5
 800fbfe:	2301      	movs	r3, #1
 800fc00:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fc04:	f007 071f 	and.w	r7, r7, #31
 800fc08:	40bb      	lsls	r3, r7
 800fc0a:	4213      	tst	r3, r2
 800fc0c:	4629      	mov	r1, r5
 800fc0e:	4620      	mov	r0, r4
 800fc10:	bf18      	it	ne
 800fc12:	f049 0902 	orrne.w	r9, r9, #2
 800fc16:	f7ff fe21 	bl	800f85c <rshift>
 800fc1a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fc1e:	1b76      	subs	r6, r6, r5
 800fc20:	2502      	movs	r5, #2
 800fc22:	f1b9 0f00 	cmp.w	r9, #0
 800fc26:	d047      	beq.n	800fcb8 <__gethex+0x38c>
 800fc28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fc2c:	2b02      	cmp	r3, #2
 800fc2e:	d015      	beq.n	800fc5c <__gethex+0x330>
 800fc30:	2b03      	cmp	r3, #3
 800fc32:	d017      	beq.n	800fc64 <__gethex+0x338>
 800fc34:	2b01      	cmp	r3, #1
 800fc36:	d109      	bne.n	800fc4c <__gethex+0x320>
 800fc38:	f019 0f02 	tst.w	r9, #2
 800fc3c:	d006      	beq.n	800fc4c <__gethex+0x320>
 800fc3e:	f8da 3000 	ldr.w	r3, [sl]
 800fc42:	ea49 0903 	orr.w	r9, r9, r3
 800fc46:	f019 0f01 	tst.w	r9, #1
 800fc4a:	d10e      	bne.n	800fc6a <__gethex+0x33e>
 800fc4c:	f045 0510 	orr.w	r5, r5, #16
 800fc50:	e032      	b.n	800fcb8 <__gethex+0x38c>
 800fc52:	f04f 0901 	mov.w	r9, #1
 800fc56:	e7d1      	b.n	800fbfc <__gethex+0x2d0>
 800fc58:	2501      	movs	r5, #1
 800fc5a:	e7e2      	b.n	800fc22 <__gethex+0x2f6>
 800fc5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc5e:	f1c3 0301 	rsb	r3, r3, #1
 800fc62:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fc64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d0f0      	beq.n	800fc4c <__gethex+0x320>
 800fc6a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fc6e:	f104 0314 	add.w	r3, r4, #20
 800fc72:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fc76:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fc7a:	f04f 0c00 	mov.w	ip, #0
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc84:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800fc88:	d01b      	beq.n	800fcc2 <__gethex+0x396>
 800fc8a:	3201      	adds	r2, #1
 800fc8c:	6002      	str	r2, [r0, #0]
 800fc8e:	2d02      	cmp	r5, #2
 800fc90:	f104 0314 	add.w	r3, r4, #20
 800fc94:	d13c      	bne.n	800fd10 <__gethex+0x3e4>
 800fc96:	f8d8 2000 	ldr.w	r2, [r8]
 800fc9a:	3a01      	subs	r2, #1
 800fc9c:	42b2      	cmp	r2, r6
 800fc9e:	d109      	bne.n	800fcb4 <__gethex+0x388>
 800fca0:	1171      	asrs	r1, r6, #5
 800fca2:	2201      	movs	r2, #1
 800fca4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fca8:	f006 061f 	and.w	r6, r6, #31
 800fcac:	fa02 f606 	lsl.w	r6, r2, r6
 800fcb0:	421e      	tst	r6, r3
 800fcb2:	d13a      	bne.n	800fd2a <__gethex+0x3fe>
 800fcb4:	f045 0520 	orr.w	r5, r5, #32
 800fcb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fcba:	601c      	str	r4, [r3, #0]
 800fcbc:	9b02      	ldr	r3, [sp, #8]
 800fcbe:	601f      	str	r7, [r3, #0]
 800fcc0:	e6b0      	b.n	800fa24 <__gethex+0xf8>
 800fcc2:	4299      	cmp	r1, r3
 800fcc4:	f843 cc04 	str.w	ip, [r3, #-4]
 800fcc8:	d8d9      	bhi.n	800fc7e <__gethex+0x352>
 800fcca:	68a3      	ldr	r3, [r4, #8]
 800fccc:	459b      	cmp	fp, r3
 800fcce:	db17      	blt.n	800fd00 <__gethex+0x3d4>
 800fcd0:	6861      	ldr	r1, [r4, #4]
 800fcd2:	9801      	ldr	r0, [sp, #4]
 800fcd4:	3101      	adds	r1, #1
 800fcd6:	f7fe f80b 	bl	800dcf0 <_Balloc>
 800fcda:	4681      	mov	r9, r0
 800fcdc:	b918      	cbnz	r0, 800fce6 <__gethex+0x3ba>
 800fcde:	4b1a      	ldr	r3, [pc, #104]	@ (800fd48 <__gethex+0x41c>)
 800fce0:	4602      	mov	r2, r0
 800fce2:	2184      	movs	r1, #132	@ 0x84
 800fce4:	e6c5      	b.n	800fa72 <__gethex+0x146>
 800fce6:	6922      	ldr	r2, [r4, #16]
 800fce8:	3202      	adds	r2, #2
 800fcea:	f104 010c 	add.w	r1, r4, #12
 800fcee:	0092      	lsls	r2, r2, #2
 800fcf0:	300c      	adds	r0, #12
 800fcf2:	f7ff fd6b 	bl	800f7cc <memcpy>
 800fcf6:	4621      	mov	r1, r4
 800fcf8:	9801      	ldr	r0, [sp, #4]
 800fcfa:	f7fe f839 	bl	800dd70 <_Bfree>
 800fcfe:	464c      	mov	r4, r9
 800fd00:	6923      	ldr	r3, [r4, #16]
 800fd02:	1c5a      	adds	r2, r3, #1
 800fd04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fd08:	6122      	str	r2, [r4, #16]
 800fd0a:	2201      	movs	r2, #1
 800fd0c:	615a      	str	r2, [r3, #20]
 800fd0e:	e7be      	b.n	800fc8e <__gethex+0x362>
 800fd10:	6922      	ldr	r2, [r4, #16]
 800fd12:	455a      	cmp	r2, fp
 800fd14:	dd0b      	ble.n	800fd2e <__gethex+0x402>
 800fd16:	2101      	movs	r1, #1
 800fd18:	4620      	mov	r0, r4
 800fd1a:	f7ff fd9f 	bl	800f85c <rshift>
 800fd1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd22:	3701      	adds	r7, #1
 800fd24:	42bb      	cmp	r3, r7
 800fd26:	f6ff aee0 	blt.w	800faea <__gethex+0x1be>
 800fd2a:	2501      	movs	r5, #1
 800fd2c:	e7c2      	b.n	800fcb4 <__gethex+0x388>
 800fd2e:	f016 061f 	ands.w	r6, r6, #31
 800fd32:	d0fa      	beq.n	800fd2a <__gethex+0x3fe>
 800fd34:	4453      	add	r3, sl
 800fd36:	f1c6 0620 	rsb	r6, r6, #32
 800fd3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fd3e:	f7fe f8c9 	bl	800ded4 <__hi0bits>
 800fd42:	42b0      	cmp	r0, r6
 800fd44:	dbe7      	blt.n	800fd16 <__gethex+0x3ea>
 800fd46:	e7f0      	b.n	800fd2a <__gethex+0x3fe>
 800fd48:	080108dd 	.word	0x080108dd

0800fd4c <L_shift>:
 800fd4c:	f1c2 0208 	rsb	r2, r2, #8
 800fd50:	0092      	lsls	r2, r2, #2
 800fd52:	b570      	push	{r4, r5, r6, lr}
 800fd54:	f1c2 0620 	rsb	r6, r2, #32
 800fd58:	6843      	ldr	r3, [r0, #4]
 800fd5a:	6804      	ldr	r4, [r0, #0]
 800fd5c:	fa03 f506 	lsl.w	r5, r3, r6
 800fd60:	432c      	orrs	r4, r5
 800fd62:	40d3      	lsrs	r3, r2
 800fd64:	6004      	str	r4, [r0, #0]
 800fd66:	f840 3f04 	str.w	r3, [r0, #4]!
 800fd6a:	4288      	cmp	r0, r1
 800fd6c:	d3f4      	bcc.n	800fd58 <L_shift+0xc>
 800fd6e:	bd70      	pop	{r4, r5, r6, pc}

0800fd70 <__match>:
 800fd70:	b530      	push	{r4, r5, lr}
 800fd72:	6803      	ldr	r3, [r0, #0]
 800fd74:	3301      	adds	r3, #1
 800fd76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd7a:	b914      	cbnz	r4, 800fd82 <__match+0x12>
 800fd7c:	6003      	str	r3, [r0, #0]
 800fd7e:	2001      	movs	r0, #1
 800fd80:	bd30      	pop	{r4, r5, pc}
 800fd82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd86:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fd8a:	2d19      	cmp	r5, #25
 800fd8c:	bf98      	it	ls
 800fd8e:	3220      	addls	r2, #32
 800fd90:	42a2      	cmp	r2, r4
 800fd92:	d0f0      	beq.n	800fd76 <__match+0x6>
 800fd94:	2000      	movs	r0, #0
 800fd96:	e7f3      	b.n	800fd80 <__match+0x10>

0800fd98 <__hexnan>:
 800fd98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd9c:	680b      	ldr	r3, [r1, #0]
 800fd9e:	6801      	ldr	r1, [r0, #0]
 800fda0:	115e      	asrs	r6, r3, #5
 800fda2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fda6:	f013 031f 	ands.w	r3, r3, #31
 800fdaa:	b087      	sub	sp, #28
 800fdac:	bf18      	it	ne
 800fdae:	3604      	addne	r6, #4
 800fdb0:	2500      	movs	r5, #0
 800fdb2:	1f37      	subs	r7, r6, #4
 800fdb4:	4682      	mov	sl, r0
 800fdb6:	4690      	mov	r8, r2
 800fdb8:	9301      	str	r3, [sp, #4]
 800fdba:	f846 5c04 	str.w	r5, [r6, #-4]
 800fdbe:	46b9      	mov	r9, r7
 800fdc0:	463c      	mov	r4, r7
 800fdc2:	9502      	str	r5, [sp, #8]
 800fdc4:	46ab      	mov	fp, r5
 800fdc6:	784a      	ldrb	r2, [r1, #1]
 800fdc8:	1c4b      	adds	r3, r1, #1
 800fdca:	9303      	str	r3, [sp, #12]
 800fdcc:	b342      	cbz	r2, 800fe20 <__hexnan+0x88>
 800fdce:	4610      	mov	r0, r2
 800fdd0:	9105      	str	r1, [sp, #20]
 800fdd2:	9204      	str	r2, [sp, #16]
 800fdd4:	f7ff fd94 	bl	800f900 <__hexdig_fun>
 800fdd8:	2800      	cmp	r0, #0
 800fdda:	d151      	bne.n	800fe80 <__hexnan+0xe8>
 800fddc:	9a04      	ldr	r2, [sp, #16]
 800fdde:	9905      	ldr	r1, [sp, #20]
 800fde0:	2a20      	cmp	r2, #32
 800fde2:	d818      	bhi.n	800fe16 <__hexnan+0x7e>
 800fde4:	9b02      	ldr	r3, [sp, #8]
 800fde6:	459b      	cmp	fp, r3
 800fde8:	dd13      	ble.n	800fe12 <__hexnan+0x7a>
 800fdea:	454c      	cmp	r4, r9
 800fdec:	d206      	bcs.n	800fdfc <__hexnan+0x64>
 800fdee:	2d07      	cmp	r5, #7
 800fdf0:	dc04      	bgt.n	800fdfc <__hexnan+0x64>
 800fdf2:	462a      	mov	r2, r5
 800fdf4:	4649      	mov	r1, r9
 800fdf6:	4620      	mov	r0, r4
 800fdf8:	f7ff ffa8 	bl	800fd4c <L_shift>
 800fdfc:	4544      	cmp	r4, r8
 800fdfe:	d952      	bls.n	800fea6 <__hexnan+0x10e>
 800fe00:	2300      	movs	r3, #0
 800fe02:	f1a4 0904 	sub.w	r9, r4, #4
 800fe06:	f844 3c04 	str.w	r3, [r4, #-4]
 800fe0a:	f8cd b008 	str.w	fp, [sp, #8]
 800fe0e:	464c      	mov	r4, r9
 800fe10:	461d      	mov	r5, r3
 800fe12:	9903      	ldr	r1, [sp, #12]
 800fe14:	e7d7      	b.n	800fdc6 <__hexnan+0x2e>
 800fe16:	2a29      	cmp	r2, #41	@ 0x29
 800fe18:	d157      	bne.n	800feca <__hexnan+0x132>
 800fe1a:	3102      	adds	r1, #2
 800fe1c:	f8ca 1000 	str.w	r1, [sl]
 800fe20:	f1bb 0f00 	cmp.w	fp, #0
 800fe24:	d051      	beq.n	800feca <__hexnan+0x132>
 800fe26:	454c      	cmp	r4, r9
 800fe28:	d206      	bcs.n	800fe38 <__hexnan+0xa0>
 800fe2a:	2d07      	cmp	r5, #7
 800fe2c:	dc04      	bgt.n	800fe38 <__hexnan+0xa0>
 800fe2e:	462a      	mov	r2, r5
 800fe30:	4649      	mov	r1, r9
 800fe32:	4620      	mov	r0, r4
 800fe34:	f7ff ff8a 	bl	800fd4c <L_shift>
 800fe38:	4544      	cmp	r4, r8
 800fe3a:	d936      	bls.n	800feaa <__hexnan+0x112>
 800fe3c:	f1a8 0204 	sub.w	r2, r8, #4
 800fe40:	4623      	mov	r3, r4
 800fe42:	f853 1b04 	ldr.w	r1, [r3], #4
 800fe46:	f842 1f04 	str.w	r1, [r2, #4]!
 800fe4a:	429f      	cmp	r7, r3
 800fe4c:	d2f9      	bcs.n	800fe42 <__hexnan+0xaa>
 800fe4e:	1b3b      	subs	r3, r7, r4
 800fe50:	f023 0303 	bic.w	r3, r3, #3
 800fe54:	3304      	adds	r3, #4
 800fe56:	3401      	adds	r4, #1
 800fe58:	3e03      	subs	r6, #3
 800fe5a:	42b4      	cmp	r4, r6
 800fe5c:	bf88      	it	hi
 800fe5e:	2304      	movhi	r3, #4
 800fe60:	4443      	add	r3, r8
 800fe62:	2200      	movs	r2, #0
 800fe64:	f843 2b04 	str.w	r2, [r3], #4
 800fe68:	429f      	cmp	r7, r3
 800fe6a:	d2fb      	bcs.n	800fe64 <__hexnan+0xcc>
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	b91b      	cbnz	r3, 800fe78 <__hexnan+0xe0>
 800fe70:	4547      	cmp	r7, r8
 800fe72:	d128      	bne.n	800fec6 <__hexnan+0x12e>
 800fe74:	2301      	movs	r3, #1
 800fe76:	603b      	str	r3, [r7, #0]
 800fe78:	2005      	movs	r0, #5
 800fe7a:	b007      	add	sp, #28
 800fe7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe80:	3501      	adds	r5, #1
 800fe82:	2d08      	cmp	r5, #8
 800fe84:	f10b 0b01 	add.w	fp, fp, #1
 800fe88:	dd06      	ble.n	800fe98 <__hexnan+0x100>
 800fe8a:	4544      	cmp	r4, r8
 800fe8c:	d9c1      	bls.n	800fe12 <__hexnan+0x7a>
 800fe8e:	2300      	movs	r3, #0
 800fe90:	f844 3c04 	str.w	r3, [r4, #-4]
 800fe94:	2501      	movs	r5, #1
 800fe96:	3c04      	subs	r4, #4
 800fe98:	6822      	ldr	r2, [r4, #0]
 800fe9a:	f000 000f 	and.w	r0, r0, #15
 800fe9e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fea2:	6020      	str	r0, [r4, #0]
 800fea4:	e7b5      	b.n	800fe12 <__hexnan+0x7a>
 800fea6:	2508      	movs	r5, #8
 800fea8:	e7b3      	b.n	800fe12 <__hexnan+0x7a>
 800feaa:	9b01      	ldr	r3, [sp, #4]
 800feac:	2b00      	cmp	r3, #0
 800feae:	d0dd      	beq.n	800fe6c <__hexnan+0xd4>
 800feb0:	f1c3 0320 	rsb	r3, r3, #32
 800feb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800feb8:	40da      	lsrs	r2, r3
 800feba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800febe:	4013      	ands	r3, r2
 800fec0:	f846 3c04 	str.w	r3, [r6, #-4]
 800fec4:	e7d2      	b.n	800fe6c <__hexnan+0xd4>
 800fec6:	3f04      	subs	r7, #4
 800fec8:	e7d0      	b.n	800fe6c <__hexnan+0xd4>
 800feca:	2004      	movs	r0, #4
 800fecc:	e7d5      	b.n	800fe7a <__hexnan+0xe2>

0800fece <__ascii_mbtowc>:
 800fece:	b082      	sub	sp, #8
 800fed0:	b901      	cbnz	r1, 800fed4 <__ascii_mbtowc+0x6>
 800fed2:	a901      	add	r1, sp, #4
 800fed4:	b142      	cbz	r2, 800fee8 <__ascii_mbtowc+0x1a>
 800fed6:	b14b      	cbz	r3, 800feec <__ascii_mbtowc+0x1e>
 800fed8:	7813      	ldrb	r3, [r2, #0]
 800feda:	600b      	str	r3, [r1, #0]
 800fedc:	7812      	ldrb	r2, [r2, #0]
 800fede:	1e10      	subs	r0, r2, #0
 800fee0:	bf18      	it	ne
 800fee2:	2001      	movne	r0, #1
 800fee4:	b002      	add	sp, #8
 800fee6:	4770      	bx	lr
 800fee8:	4610      	mov	r0, r2
 800feea:	e7fb      	b.n	800fee4 <__ascii_mbtowc+0x16>
 800feec:	f06f 0001 	mvn.w	r0, #1
 800fef0:	e7f8      	b.n	800fee4 <__ascii_mbtowc+0x16>

0800fef2 <_realloc_r>:
 800fef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fef6:	4607      	mov	r7, r0
 800fef8:	4614      	mov	r4, r2
 800fefa:	460d      	mov	r5, r1
 800fefc:	b921      	cbnz	r1, 800ff08 <_realloc_r+0x16>
 800fefe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff02:	4611      	mov	r1, r2
 800ff04:	f7fd be68 	b.w	800dbd8 <_malloc_r>
 800ff08:	b92a      	cbnz	r2, 800ff16 <_realloc_r+0x24>
 800ff0a:	f7fd fdf1 	bl	800daf0 <_free_r>
 800ff0e:	4625      	mov	r5, r4
 800ff10:	4628      	mov	r0, r5
 800ff12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff16:	f000 f840 	bl	800ff9a <_malloc_usable_size_r>
 800ff1a:	4284      	cmp	r4, r0
 800ff1c:	4606      	mov	r6, r0
 800ff1e:	d802      	bhi.n	800ff26 <_realloc_r+0x34>
 800ff20:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ff24:	d8f4      	bhi.n	800ff10 <_realloc_r+0x1e>
 800ff26:	4621      	mov	r1, r4
 800ff28:	4638      	mov	r0, r7
 800ff2a:	f7fd fe55 	bl	800dbd8 <_malloc_r>
 800ff2e:	4680      	mov	r8, r0
 800ff30:	b908      	cbnz	r0, 800ff36 <_realloc_r+0x44>
 800ff32:	4645      	mov	r5, r8
 800ff34:	e7ec      	b.n	800ff10 <_realloc_r+0x1e>
 800ff36:	42b4      	cmp	r4, r6
 800ff38:	4622      	mov	r2, r4
 800ff3a:	4629      	mov	r1, r5
 800ff3c:	bf28      	it	cs
 800ff3e:	4632      	movcs	r2, r6
 800ff40:	f7ff fc44 	bl	800f7cc <memcpy>
 800ff44:	4629      	mov	r1, r5
 800ff46:	4638      	mov	r0, r7
 800ff48:	f7fd fdd2 	bl	800daf0 <_free_r>
 800ff4c:	e7f1      	b.n	800ff32 <_realloc_r+0x40>

0800ff4e <__ascii_wctomb>:
 800ff4e:	4603      	mov	r3, r0
 800ff50:	4608      	mov	r0, r1
 800ff52:	b141      	cbz	r1, 800ff66 <__ascii_wctomb+0x18>
 800ff54:	2aff      	cmp	r2, #255	@ 0xff
 800ff56:	d904      	bls.n	800ff62 <__ascii_wctomb+0x14>
 800ff58:	228a      	movs	r2, #138	@ 0x8a
 800ff5a:	601a      	str	r2, [r3, #0]
 800ff5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ff60:	4770      	bx	lr
 800ff62:	700a      	strb	r2, [r1, #0]
 800ff64:	2001      	movs	r0, #1
 800ff66:	4770      	bx	lr

0800ff68 <fiprintf>:
 800ff68:	b40e      	push	{r1, r2, r3}
 800ff6a:	b503      	push	{r0, r1, lr}
 800ff6c:	4601      	mov	r1, r0
 800ff6e:	ab03      	add	r3, sp, #12
 800ff70:	4805      	ldr	r0, [pc, #20]	@ (800ff88 <fiprintf+0x20>)
 800ff72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff76:	6800      	ldr	r0, [r0, #0]
 800ff78:	9301      	str	r3, [sp, #4]
 800ff7a:	f000 f83f 	bl	800fffc <_vfiprintf_r>
 800ff7e:	b002      	add	sp, #8
 800ff80:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff84:	b003      	add	sp, #12
 800ff86:	4770      	bx	lr
 800ff88:	20000200 	.word	0x20000200

0800ff8c <abort>:
 800ff8c:	b508      	push	{r3, lr}
 800ff8e:	2006      	movs	r0, #6
 800ff90:	f000 fa08 	bl	80103a4 <raise>
 800ff94:	2001      	movs	r0, #1
 800ff96:	f7f1 ff61 	bl	8001e5c <_exit>

0800ff9a <_malloc_usable_size_r>:
 800ff9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff9e:	1f18      	subs	r0, r3, #4
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	bfbc      	itt	lt
 800ffa4:	580b      	ldrlt	r3, [r1, r0]
 800ffa6:	18c0      	addlt	r0, r0, r3
 800ffa8:	4770      	bx	lr

0800ffaa <__sfputc_r>:
 800ffaa:	6893      	ldr	r3, [r2, #8]
 800ffac:	3b01      	subs	r3, #1
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	b410      	push	{r4}
 800ffb2:	6093      	str	r3, [r2, #8]
 800ffb4:	da08      	bge.n	800ffc8 <__sfputc_r+0x1e>
 800ffb6:	6994      	ldr	r4, [r2, #24]
 800ffb8:	42a3      	cmp	r3, r4
 800ffba:	db01      	blt.n	800ffc0 <__sfputc_r+0x16>
 800ffbc:	290a      	cmp	r1, #10
 800ffbe:	d103      	bne.n	800ffc8 <__sfputc_r+0x1e>
 800ffc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffc4:	f000 b932 	b.w	801022c <__swbuf_r>
 800ffc8:	6813      	ldr	r3, [r2, #0]
 800ffca:	1c58      	adds	r0, r3, #1
 800ffcc:	6010      	str	r0, [r2, #0]
 800ffce:	7019      	strb	r1, [r3, #0]
 800ffd0:	4608      	mov	r0, r1
 800ffd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffd6:	4770      	bx	lr

0800ffd8 <__sfputs_r>:
 800ffd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffda:	4606      	mov	r6, r0
 800ffdc:	460f      	mov	r7, r1
 800ffde:	4614      	mov	r4, r2
 800ffe0:	18d5      	adds	r5, r2, r3
 800ffe2:	42ac      	cmp	r4, r5
 800ffe4:	d101      	bne.n	800ffea <__sfputs_r+0x12>
 800ffe6:	2000      	movs	r0, #0
 800ffe8:	e007      	b.n	800fffa <__sfputs_r+0x22>
 800ffea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffee:	463a      	mov	r2, r7
 800fff0:	4630      	mov	r0, r6
 800fff2:	f7ff ffda 	bl	800ffaa <__sfputc_r>
 800fff6:	1c43      	adds	r3, r0, #1
 800fff8:	d1f3      	bne.n	800ffe2 <__sfputs_r+0xa>
 800fffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fffc <_vfiprintf_r>:
 800fffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010000:	460d      	mov	r5, r1
 8010002:	b09d      	sub	sp, #116	@ 0x74
 8010004:	4614      	mov	r4, r2
 8010006:	4698      	mov	r8, r3
 8010008:	4606      	mov	r6, r0
 801000a:	b118      	cbz	r0, 8010014 <_vfiprintf_r+0x18>
 801000c:	6a03      	ldr	r3, [r0, #32]
 801000e:	b90b      	cbnz	r3, 8010014 <_vfiprintf_r+0x18>
 8010010:	f7fc fdbc 	bl	800cb8c <__sinit>
 8010014:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010016:	07d9      	lsls	r1, r3, #31
 8010018:	d405      	bmi.n	8010026 <_vfiprintf_r+0x2a>
 801001a:	89ab      	ldrh	r3, [r5, #12]
 801001c:	059a      	lsls	r2, r3, #22
 801001e:	d402      	bmi.n	8010026 <_vfiprintf_r+0x2a>
 8010020:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010022:	f7fc ff02 	bl	800ce2a <__retarget_lock_acquire_recursive>
 8010026:	89ab      	ldrh	r3, [r5, #12]
 8010028:	071b      	lsls	r3, r3, #28
 801002a:	d501      	bpl.n	8010030 <_vfiprintf_r+0x34>
 801002c:	692b      	ldr	r3, [r5, #16]
 801002e:	b99b      	cbnz	r3, 8010058 <_vfiprintf_r+0x5c>
 8010030:	4629      	mov	r1, r5
 8010032:	4630      	mov	r0, r6
 8010034:	f000 f938 	bl	80102a8 <__swsetup_r>
 8010038:	b170      	cbz	r0, 8010058 <_vfiprintf_r+0x5c>
 801003a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801003c:	07dc      	lsls	r4, r3, #31
 801003e:	d504      	bpl.n	801004a <_vfiprintf_r+0x4e>
 8010040:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010044:	b01d      	add	sp, #116	@ 0x74
 8010046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801004a:	89ab      	ldrh	r3, [r5, #12]
 801004c:	0598      	lsls	r0, r3, #22
 801004e:	d4f7      	bmi.n	8010040 <_vfiprintf_r+0x44>
 8010050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010052:	f7fc feeb 	bl	800ce2c <__retarget_lock_release_recursive>
 8010056:	e7f3      	b.n	8010040 <_vfiprintf_r+0x44>
 8010058:	2300      	movs	r3, #0
 801005a:	9309      	str	r3, [sp, #36]	@ 0x24
 801005c:	2320      	movs	r3, #32
 801005e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010062:	f8cd 800c 	str.w	r8, [sp, #12]
 8010066:	2330      	movs	r3, #48	@ 0x30
 8010068:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010218 <_vfiprintf_r+0x21c>
 801006c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010070:	f04f 0901 	mov.w	r9, #1
 8010074:	4623      	mov	r3, r4
 8010076:	469a      	mov	sl, r3
 8010078:	f813 2b01 	ldrb.w	r2, [r3], #1
 801007c:	b10a      	cbz	r2, 8010082 <_vfiprintf_r+0x86>
 801007e:	2a25      	cmp	r2, #37	@ 0x25
 8010080:	d1f9      	bne.n	8010076 <_vfiprintf_r+0x7a>
 8010082:	ebba 0b04 	subs.w	fp, sl, r4
 8010086:	d00b      	beq.n	80100a0 <_vfiprintf_r+0xa4>
 8010088:	465b      	mov	r3, fp
 801008a:	4622      	mov	r2, r4
 801008c:	4629      	mov	r1, r5
 801008e:	4630      	mov	r0, r6
 8010090:	f7ff ffa2 	bl	800ffd8 <__sfputs_r>
 8010094:	3001      	adds	r0, #1
 8010096:	f000 80a7 	beq.w	80101e8 <_vfiprintf_r+0x1ec>
 801009a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801009c:	445a      	add	r2, fp
 801009e:	9209      	str	r2, [sp, #36]	@ 0x24
 80100a0:	f89a 3000 	ldrb.w	r3, [sl]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	f000 809f 	beq.w	80101e8 <_vfiprintf_r+0x1ec>
 80100aa:	2300      	movs	r3, #0
 80100ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80100b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80100b4:	f10a 0a01 	add.w	sl, sl, #1
 80100b8:	9304      	str	r3, [sp, #16]
 80100ba:	9307      	str	r3, [sp, #28]
 80100bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80100c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80100c2:	4654      	mov	r4, sl
 80100c4:	2205      	movs	r2, #5
 80100c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100ca:	4853      	ldr	r0, [pc, #332]	@ (8010218 <_vfiprintf_r+0x21c>)
 80100cc:	f7f0 f888 	bl	80001e0 <memchr>
 80100d0:	9a04      	ldr	r2, [sp, #16]
 80100d2:	b9d8      	cbnz	r0, 801010c <_vfiprintf_r+0x110>
 80100d4:	06d1      	lsls	r1, r2, #27
 80100d6:	bf44      	itt	mi
 80100d8:	2320      	movmi	r3, #32
 80100da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100de:	0713      	lsls	r3, r2, #28
 80100e0:	bf44      	itt	mi
 80100e2:	232b      	movmi	r3, #43	@ 0x2b
 80100e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100e8:	f89a 3000 	ldrb.w	r3, [sl]
 80100ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80100ee:	d015      	beq.n	801011c <_vfiprintf_r+0x120>
 80100f0:	9a07      	ldr	r2, [sp, #28]
 80100f2:	4654      	mov	r4, sl
 80100f4:	2000      	movs	r0, #0
 80100f6:	f04f 0c0a 	mov.w	ip, #10
 80100fa:	4621      	mov	r1, r4
 80100fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010100:	3b30      	subs	r3, #48	@ 0x30
 8010102:	2b09      	cmp	r3, #9
 8010104:	d94b      	bls.n	801019e <_vfiprintf_r+0x1a2>
 8010106:	b1b0      	cbz	r0, 8010136 <_vfiprintf_r+0x13a>
 8010108:	9207      	str	r2, [sp, #28]
 801010a:	e014      	b.n	8010136 <_vfiprintf_r+0x13a>
 801010c:	eba0 0308 	sub.w	r3, r0, r8
 8010110:	fa09 f303 	lsl.w	r3, r9, r3
 8010114:	4313      	orrs	r3, r2
 8010116:	9304      	str	r3, [sp, #16]
 8010118:	46a2      	mov	sl, r4
 801011a:	e7d2      	b.n	80100c2 <_vfiprintf_r+0xc6>
 801011c:	9b03      	ldr	r3, [sp, #12]
 801011e:	1d19      	adds	r1, r3, #4
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	9103      	str	r1, [sp, #12]
 8010124:	2b00      	cmp	r3, #0
 8010126:	bfbb      	ittet	lt
 8010128:	425b      	neglt	r3, r3
 801012a:	f042 0202 	orrlt.w	r2, r2, #2
 801012e:	9307      	strge	r3, [sp, #28]
 8010130:	9307      	strlt	r3, [sp, #28]
 8010132:	bfb8      	it	lt
 8010134:	9204      	strlt	r2, [sp, #16]
 8010136:	7823      	ldrb	r3, [r4, #0]
 8010138:	2b2e      	cmp	r3, #46	@ 0x2e
 801013a:	d10a      	bne.n	8010152 <_vfiprintf_r+0x156>
 801013c:	7863      	ldrb	r3, [r4, #1]
 801013e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010140:	d132      	bne.n	80101a8 <_vfiprintf_r+0x1ac>
 8010142:	9b03      	ldr	r3, [sp, #12]
 8010144:	1d1a      	adds	r2, r3, #4
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	9203      	str	r2, [sp, #12]
 801014a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801014e:	3402      	adds	r4, #2
 8010150:	9305      	str	r3, [sp, #20]
 8010152:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010228 <_vfiprintf_r+0x22c>
 8010156:	7821      	ldrb	r1, [r4, #0]
 8010158:	2203      	movs	r2, #3
 801015a:	4650      	mov	r0, sl
 801015c:	f7f0 f840 	bl	80001e0 <memchr>
 8010160:	b138      	cbz	r0, 8010172 <_vfiprintf_r+0x176>
 8010162:	9b04      	ldr	r3, [sp, #16]
 8010164:	eba0 000a 	sub.w	r0, r0, sl
 8010168:	2240      	movs	r2, #64	@ 0x40
 801016a:	4082      	lsls	r2, r0
 801016c:	4313      	orrs	r3, r2
 801016e:	3401      	adds	r4, #1
 8010170:	9304      	str	r3, [sp, #16]
 8010172:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010176:	4829      	ldr	r0, [pc, #164]	@ (801021c <_vfiprintf_r+0x220>)
 8010178:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801017c:	2206      	movs	r2, #6
 801017e:	f7f0 f82f 	bl	80001e0 <memchr>
 8010182:	2800      	cmp	r0, #0
 8010184:	d03f      	beq.n	8010206 <_vfiprintf_r+0x20a>
 8010186:	4b26      	ldr	r3, [pc, #152]	@ (8010220 <_vfiprintf_r+0x224>)
 8010188:	bb1b      	cbnz	r3, 80101d2 <_vfiprintf_r+0x1d6>
 801018a:	9b03      	ldr	r3, [sp, #12]
 801018c:	3307      	adds	r3, #7
 801018e:	f023 0307 	bic.w	r3, r3, #7
 8010192:	3308      	adds	r3, #8
 8010194:	9303      	str	r3, [sp, #12]
 8010196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010198:	443b      	add	r3, r7
 801019a:	9309      	str	r3, [sp, #36]	@ 0x24
 801019c:	e76a      	b.n	8010074 <_vfiprintf_r+0x78>
 801019e:	fb0c 3202 	mla	r2, ip, r2, r3
 80101a2:	460c      	mov	r4, r1
 80101a4:	2001      	movs	r0, #1
 80101a6:	e7a8      	b.n	80100fa <_vfiprintf_r+0xfe>
 80101a8:	2300      	movs	r3, #0
 80101aa:	3401      	adds	r4, #1
 80101ac:	9305      	str	r3, [sp, #20]
 80101ae:	4619      	mov	r1, r3
 80101b0:	f04f 0c0a 	mov.w	ip, #10
 80101b4:	4620      	mov	r0, r4
 80101b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101ba:	3a30      	subs	r2, #48	@ 0x30
 80101bc:	2a09      	cmp	r2, #9
 80101be:	d903      	bls.n	80101c8 <_vfiprintf_r+0x1cc>
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d0c6      	beq.n	8010152 <_vfiprintf_r+0x156>
 80101c4:	9105      	str	r1, [sp, #20]
 80101c6:	e7c4      	b.n	8010152 <_vfiprintf_r+0x156>
 80101c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80101cc:	4604      	mov	r4, r0
 80101ce:	2301      	movs	r3, #1
 80101d0:	e7f0      	b.n	80101b4 <_vfiprintf_r+0x1b8>
 80101d2:	ab03      	add	r3, sp, #12
 80101d4:	9300      	str	r3, [sp, #0]
 80101d6:	462a      	mov	r2, r5
 80101d8:	4b12      	ldr	r3, [pc, #72]	@ (8010224 <_vfiprintf_r+0x228>)
 80101da:	a904      	add	r1, sp, #16
 80101dc:	4630      	mov	r0, r6
 80101de:	f7fb fe85 	bl	800beec <_printf_float>
 80101e2:	4607      	mov	r7, r0
 80101e4:	1c78      	adds	r0, r7, #1
 80101e6:	d1d6      	bne.n	8010196 <_vfiprintf_r+0x19a>
 80101e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101ea:	07d9      	lsls	r1, r3, #31
 80101ec:	d405      	bmi.n	80101fa <_vfiprintf_r+0x1fe>
 80101ee:	89ab      	ldrh	r3, [r5, #12]
 80101f0:	059a      	lsls	r2, r3, #22
 80101f2:	d402      	bmi.n	80101fa <_vfiprintf_r+0x1fe>
 80101f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101f6:	f7fc fe19 	bl	800ce2c <__retarget_lock_release_recursive>
 80101fa:	89ab      	ldrh	r3, [r5, #12]
 80101fc:	065b      	lsls	r3, r3, #25
 80101fe:	f53f af1f 	bmi.w	8010040 <_vfiprintf_r+0x44>
 8010202:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010204:	e71e      	b.n	8010044 <_vfiprintf_r+0x48>
 8010206:	ab03      	add	r3, sp, #12
 8010208:	9300      	str	r3, [sp, #0]
 801020a:	462a      	mov	r2, r5
 801020c:	4b05      	ldr	r3, [pc, #20]	@ (8010224 <_vfiprintf_r+0x228>)
 801020e:	a904      	add	r1, sp, #16
 8010210:	4630      	mov	r0, r6
 8010212:	f7fc f903 	bl	800c41c <_printf_i>
 8010216:	e7e4      	b.n	80101e2 <_vfiprintf_r+0x1e6>
 8010218:	08010949 	.word	0x08010949
 801021c:	08010953 	.word	0x08010953
 8010220:	0800beed 	.word	0x0800beed
 8010224:	0800ffd9 	.word	0x0800ffd9
 8010228:	0801094f 	.word	0x0801094f

0801022c <__swbuf_r>:
 801022c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801022e:	460e      	mov	r6, r1
 8010230:	4614      	mov	r4, r2
 8010232:	4605      	mov	r5, r0
 8010234:	b118      	cbz	r0, 801023e <__swbuf_r+0x12>
 8010236:	6a03      	ldr	r3, [r0, #32]
 8010238:	b90b      	cbnz	r3, 801023e <__swbuf_r+0x12>
 801023a:	f7fc fca7 	bl	800cb8c <__sinit>
 801023e:	69a3      	ldr	r3, [r4, #24]
 8010240:	60a3      	str	r3, [r4, #8]
 8010242:	89a3      	ldrh	r3, [r4, #12]
 8010244:	071a      	lsls	r2, r3, #28
 8010246:	d501      	bpl.n	801024c <__swbuf_r+0x20>
 8010248:	6923      	ldr	r3, [r4, #16]
 801024a:	b943      	cbnz	r3, 801025e <__swbuf_r+0x32>
 801024c:	4621      	mov	r1, r4
 801024e:	4628      	mov	r0, r5
 8010250:	f000 f82a 	bl	80102a8 <__swsetup_r>
 8010254:	b118      	cbz	r0, 801025e <__swbuf_r+0x32>
 8010256:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801025a:	4638      	mov	r0, r7
 801025c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801025e:	6823      	ldr	r3, [r4, #0]
 8010260:	6922      	ldr	r2, [r4, #16]
 8010262:	1a98      	subs	r0, r3, r2
 8010264:	6963      	ldr	r3, [r4, #20]
 8010266:	b2f6      	uxtb	r6, r6
 8010268:	4283      	cmp	r3, r0
 801026a:	4637      	mov	r7, r6
 801026c:	dc05      	bgt.n	801027a <__swbuf_r+0x4e>
 801026e:	4621      	mov	r1, r4
 8010270:	4628      	mov	r0, r5
 8010272:	f7ff fa47 	bl	800f704 <_fflush_r>
 8010276:	2800      	cmp	r0, #0
 8010278:	d1ed      	bne.n	8010256 <__swbuf_r+0x2a>
 801027a:	68a3      	ldr	r3, [r4, #8]
 801027c:	3b01      	subs	r3, #1
 801027e:	60a3      	str	r3, [r4, #8]
 8010280:	6823      	ldr	r3, [r4, #0]
 8010282:	1c5a      	adds	r2, r3, #1
 8010284:	6022      	str	r2, [r4, #0]
 8010286:	701e      	strb	r6, [r3, #0]
 8010288:	6962      	ldr	r2, [r4, #20]
 801028a:	1c43      	adds	r3, r0, #1
 801028c:	429a      	cmp	r2, r3
 801028e:	d004      	beq.n	801029a <__swbuf_r+0x6e>
 8010290:	89a3      	ldrh	r3, [r4, #12]
 8010292:	07db      	lsls	r3, r3, #31
 8010294:	d5e1      	bpl.n	801025a <__swbuf_r+0x2e>
 8010296:	2e0a      	cmp	r6, #10
 8010298:	d1df      	bne.n	801025a <__swbuf_r+0x2e>
 801029a:	4621      	mov	r1, r4
 801029c:	4628      	mov	r0, r5
 801029e:	f7ff fa31 	bl	800f704 <_fflush_r>
 80102a2:	2800      	cmp	r0, #0
 80102a4:	d0d9      	beq.n	801025a <__swbuf_r+0x2e>
 80102a6:	e7d6      	b.n	8010256 <__swbuf_r+0x2a>

080102a8 <__swsetup_r>:
 80102a8:	b538      	push	{r3, r4, r5, lr}
 80102aa:	4b29      	ldr	r3, [pc, #164]	@ (8010350 <__swsetup_r+0xa8>)
 80102ac:	4605      	mov	r5, r0
 80102ae:	6818      	ldr	r0, [r3, #0]
 80102b0:	460c      	mov	r4, r1
 80102b2:	b118      	cbz	r0, 80102bc <__swsetup_r+0x14>
 80102b4:	6a03      	ldr	r3, [r0, #32]
 80102b6:	b90b      	cbnz	r3, 80102bc <__swsetup_r+0x14>
 80102b8:	f7fc fc68 	bl	800cb8c <__sinit>
 80102bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102c0:	0719      	lsls	r1, r3, #28
 80102c2:	d422      	bmi.n	801030a <__swsetup_r+0x62>
 80102c4:	06da      	lsls	r2, r3, #27
 80102c6:	d407      	bmi.n	80102d8 <__swsetup_r+0x30>
 80102c8:	2209      	movs	r2, #9
 80102ca:	602a      	str	r2, [r5, #0]
 80102cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102d0:	81a3      	strh	r3, [r4, #12]
 80102d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80102d6:	e033      	b.n	8010340 <__swsetup_r+0x98>
 80102d8:	0758      	lsls	r0, r3, #29
 80102da:	d512      	bpl.n	8010302 <__swsetup_r+0x5a>
 80102dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80102de:	b141      	cbz	r1, 80102f2 <__swsetup_r+0x4a>
 80102e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80102e4:	4299      	cmp	r1, r3
 80102e6:	d002      	beq.n	80102ee <__swsetup_r+0x46>
 80102e8:	4628      	mov	r0, r5
 80102ea:	f7fd fc01 	bl	800daf0 <_free_r>
 80102ee:	2300      	movs	r3, #0
 80102f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80102f2:	89a3      	ldrh	r3, [r4, #12]
 80102f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80102f8:	81a3      	strh	r3, [r4, #12]
 80102fa:	2300      	movs	r3, #0
 80102fc:	6063      	str	r3, [r4, #4]
 80102fe:	6923      	ldr	r3, [r4, #16]
 8010300:	6023      	str	r3, [r4, #0]
 8010302:	89a3      	ldrh	r3, [r4, #12]
 8010304:	f043 0308 	orr.w	r3, r3, #8
 8010308:	81a3      	strh	r3, [r4, #12]
 801030a:	6923      	ldr	r3, [r4, #16]
 801030c:	b94b      	cbnz	r3, 8010322 <__swsetup_r+0x7a>
 801030e:	89a3      	ldrh	r3, [r4, #12]
 8010310:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010318:	d003      	beq.n	8010322 <__swsetup_r+0x7a>
 801031a:	4621      	mov	r1, r4
 801031c:	4628      	mov	r0, r5
 801031e:	f000 f883 	bl	8010428 <__smakebuf_r>
 8010322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010326:	f013 0201 	ands.w	r2, r3, #1
 801032a:	d00a      	beq.n	8010342 <__swsetup_r+0x9a>
 801032c:	2200      	movs	r2, #0
 801032e:	60a2      	str	r2, [r4, #8]
 8010330:	6962      	ldr	r2, [r4, #20]
 8010332:	4252      	negs	r2, r2
 8010334:	61a2      	str	r2, [r4, #24]
 8010336:	6922      	ldr	r2, [r4, #16]
 8010338:	b942      	cbnz	r2, 801034c <__swsetup_r+0xa4>
 801033a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801033e:	d1c5      	bne.n	80102cc <__swsetup_r+0x24>
 8010340:	bd38      	pop	{r3, r4, r5, pc}
 8010342:	0799      	lsls	r1, r3, #30
 8010344:	bf58      	it	pl
 8010346:	6962      	ldrpl	r2, [r4, #20]
 8010348:	60a2      	str	r2, [r4, #8]
 801034a:	e7f4      	b.n	8010336 <__swsetup_r+0x8e>
 801034c:	2000      	movs	r0, #0
 801034e:	e7f7      	b.n	8010340 <__swsetup_r+0x98>
 8010350:	20000200 	.word	0x20000200

08010354 <_raise_r>:
 8010354:	291f      	cmp	r1, #31
 8010356:	b538      	push	{r3, r4, r5, lr}
 8010358:	4605      	mov	r5, r0
 801035a:	460c      	mov	r4, r1
 801035c:	d904      	bls.n	8010368 <_raise_r+0x14>
 801035e:	2316      	movs	r3, #22
 8010360:	6003      	str	r3, [r0, #0]
 8010362:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010366:	bd38      	pop	{r3, r4, r5, pc}
 8010368:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801036a:	b112      	cbz	r2, 8010372 <_raise_r+0x1e>
 801036c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010370:	b94b      	cbnz	r3, 8010386 <_raise_r+0x32>
 8010372:	4628      	mov	r0, r5
 8010374:	f000 f830 	bl	80103d8 <_getpid_r>
 8010378:	4622      	mov	r2, r4
 801037a:	4601      	mov	r1, r0
 801037c:	4628      	mov	r0, r5
 801037e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010382:	f000 b817 	b.w	80103b4 <_kill_r>
 8010386:	2b01      	cmp	r3, #1
 8010388:	d00a      	beq.n	80103a0 <_raise_r+0x4c>
 801038a:	1c59      	adds	r1, r3, #1
 801038c:	d103      	bne.n	8010396 <_raise_r+0x42>
 801038e:	2316      	movs	r3, #22
 8010390:	6003      	str	r3, [r0, #0]
 8010392:	2001      	movs	r0, #1
 8010394:	e7e7      	b.n	8010366 <_raise_r+0x12>
 8010396:	2100      	movs	r1, #0
 8010398:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801039c:	4620      	mov	r0, r4
 801039e:	4798      	blx	r3
 80103a0:	2000      	movs	r0, #0
 80103a2:	e7e0      	b.n	8010366 <_raise_r+0x12>

080103a4 <raise>:
 80103a4:	4b02      	ldr	r3, [pc, #8]	@ (80103b0 <raise+0xc>)
 80103a6:	4601      	mov	r1, r0
 80103a8:	6818      	ldr	r0, [r3, #0]
 80103aa:	f7ff bfd3 	b.w	8010354 <_raise_r>
 80103ae:	bf00      	nop
 80103b0:	20000200 	.word	0x20000200

080103b4 <_kill_r>:
 80103b4:	b538      	push	{r3, r4, r5, lr}
 80103b6:	4d07      	ldr	r5, [pc, #28]	@ (80103d4 <_kill_r+0x20>)
 80103b8:	2300      	movs	r3, #0
 80103ba:	4604      	mov	r4, r0
 80103bc:	4608      	mov	r0, r1
 80103be:	4611      	mov	r1, r2
 80103c0:	602b      	str	r3, [r5, #0]
 80103c2:	f7f1 fd3b 	bl	8001e3c <_kill>
 80103c6:	1c43      	adds	r3, r0, #1
 80103c8:	d102      	bne.n	80103d0 <_kill_r+0x1c>
 80103ca:	682b      	ldr	r3, [r5, #0]
 80103cc:	b103      	cbz	r3, 80103d0 <_kill_r+0x1c>
 80103ce:	6023      	str	r3, [r4, #0]
 80103d0:	bd38      	pop	{r3, r4, r5, pc}
 80103d2:	bf00      	nop
 80103d4:	200019e8 	.word	0x200019e8

080103d8 <_getpid_r>:
 80103d8:	f7f1 bd28 	b.w	8001e2c <_getpid>

080103dc <__swhatbuf_r>:
 80103dc:	b570      	push	{r4, r5, r6, lr}
 80103de:	460c      	mov	r4, r1
 80103e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103e4:	2900      	cmp	r1, #0
 80103e6:	b096      	sub	sp, #88	@ 0x58
 80103e8:	4615      	mov	r5, r2
 80103ea:	461e      	mov	r6, r3
 80103ec:	da0d      	bge.n	801040a <__swhatbuf_r+0x2e>
 80103ee:	89a3      	ldrh	r3, [r4, #12]
 80103f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80103f4:	f04f 0100 	mov.w	r1, #0
 80103f8:	bf14      	ite	ne
 80103fa:	2340      	movne	r3, #64	@ 0x40
 80103fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010400:	2000      	movs	r0, #0
 8010402:	6031      	str	r1, [r6, #0]
 8010404:	602b      	str	r3, [r5, #0]
 8010406:	b016      	add	sp, #88	@ 0x58
 8010408:	bd70      	pop	{r4, r5, r6, pc}
 801040a:	466a      	mov	r2, sp
 801040c:	f000 f848 	bl	80104a0 <_fstat_r>
 8010410:	2800      	cmp	r0, #0
 8010412:	dbec      	blt.n	80103ee <__swhatbuf_r+0x12>
 8010414:	9901      	ldr	r1, [sp, #4]
 8010416:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801041a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801041e:	4259      	negs	r1, r3
 8010420:	4159      	adcs	r1, r3
 8010422:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010426:	e7eb      	b.n	8010400 <__swhatbuf_r+0x24>

08010428 <__smakebuf_r>:
 8010428:	898b      	ldrh	r3, [r1, #12]
 801042a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801042c:	079d      	lsls	r5, r3, #30
 801042e:	4606      	mov	r6, r0
 8010430:	460c      	mov	r4, r1
 8010432:	d507      	bpl.n	8010444 <__smakebuf_r+0x1c>
 8010434:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010438:	6023      	str	r3, [r4, #0]
 801043a:	6123      	str	r3, [r4, #16]
 801043c:	2301      	movs	r3, #1
 801043e:	6163      	str	r3, [r4, #20]
 8010440:	b003      	add	sp, #12
 8010442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010444:	ab01      	add	r3, sp, #4
 8010446:	466a      	mov	r2, sp
 8010448:	f7ff ffc8 	bl	80103dc <__swhatbuf_r>
 801044c:	9f00      	ldr	r7, [sp, #0]
 801044e:	4605      	mov	r5, r0
 8010450:	4639      	mov	r1, r7
 8010452:	4630      	mov	r0, r6
 8010454:	f7fd fbc0 	bl	800dbd8 <_malloc_r>
 8010458:	b948      	cbnz	r0, 801046e <__smakebuf_r+0x46>
 801045a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801045e:	059a      	lsls	r2, r3, #22
 8010460:	d4ee      	bmi.n	8010440 <__smakebuf_r+0x18>
 8010462:	f023 0303 	bic.w	r3, r3, #3
 8010466:	f043 0302 	orr.w	r3, r3, #2
 801046a:	81a3      	strh	r3, [r4, #12]
 801046c:	e7e2      	b.n	8010434 <__smakebuf_r+0xc>
 801046e:	89a3      	ldrh	r3, [r4, #12]
 8010470:	6020      	str	r0, [r4, #0]
 8010472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010476:	81a3      	strh	r3, [r4, #12]
 8010478:	9b01      	ldr	r3, [sp, #4]
 801047a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801047e:	b15b      	cbz	r3, 8010498 <__smakebuf_r+0x70>
 8010480:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010484:	4630      	mov	r0, r6
 8010486:	f000 f81d 	bl	80104c4 <_isatty_r>
 801048a:	b128      	cbz	r0, 8010498 <__smakebuf_r+0x70>
 801048c:	89a3      	ldrh	r3, [r4, #12]
 801048e:	f023 0303 	bic.w	r3, r3, #3
 8010492:	f043 0301 	orr.w	r3, r3, #1
 8010496:	81a3      	strh	r3, [r4, #12]
 8010498:	89a3      	ldrh	r3, [r4, #12]
 801049a:	431d      	orrs	r5, r3
 801049c:	81a5      	strh	r5, [r4, #12]
 801049e:	e7cf      	b.n	8010440 <__smakebuf_r+0x18>

080104a0 <_fstat_r>:
 80104a0:	b538      	push	{r3, r4, r5, lr}
 80104a2:	4d07      	ldr	r5, [pc, #28]	@ (80104c0 <_fstat_r+0x20>)
 80104a4:	2300      	movs	r3, #0
 80104a6:	4604      	mov	r4, r0
 80104a8:	4608      	mov	r0, r1
 80104aa:	4611      	mov	r1, r2
 80104ac:	602b      	str	r3, [r5, #0]
 80104ae:	f7f1 fd25 	bl	8001efc <_fstat>
 80104b2:	1c43      	adds	r3, r0, #1
 80104b4:	d102      	bne.n	80104bc <_fstat_r+0x1c>
 80104b6:	682b      	ldr	r3, [r5, #0]
 80104b8:	b103      	cbz	r3, 80104bc <_fstat_r+0x1c>
 80104ba:	6023      	str	r3, [r4, #0]
 80104bc:	bd38      	pop	{r3, r4, r5, pc}
 80104be:	bf00      	nop
 80104c0:	200019e8 	.word	0x200019e8

080104c4 <_isatty_r>:
 80104c4:	b538      	push	{r3, r4, r5, lr}
 80104c6:	4d06      	ldr	r5, [pc, #24]	@ (80104e0 <_isatty_r+0x1c>)
 80104c8:	2300      	movs	r3, #0
 80104ca:	4604      	mov	r4, r0
 80104cc:	4608      	mov	r0, r1
 80104ce:	602b      	str	r3, [r5, #0]
 80104d0:	f7f1 fd24 	bl	8001f1c <_isatty>
 80104d4:	1c43      	adds	r3, r0, #1
 80104d6:	d102      	bne.n	80104de <_isatty_r+0x1a>
 80104d8:	682b      	ldr	r3, [r5, #0]
 80104da:	b103      	cbz	r3, 80104de <_isatty_r+0x1a>
 80104dc:	6023      	str	r3, [r4, #0]
 80104de:	bd38      	pop	{r3, r4, r5, pc}
 80104e0:	200019e8 	.word	0x200019e8

080104e4 <_init>:
 80104e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104e6:	bf00      	nop
 80104e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104ea:	bc08      	pop	{r3}
 80104ec:	469e      	mov	lr, r3
 80104ee:	4770      	bx	lr

080104f0 <_fini>:
 80104f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104f2:	bf00      	nop
 80104f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104f6:	bc08      	pop	{r3}
 80104f8:	469e      	mov	lr, r3
 80104fa:	4770      	bx	lr
