{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712555940170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712555940170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 08:59:00 2024 " "Processing started: Mon Apr  8 08:59:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712555940170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555940170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555940170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712555940556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712555940557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extra modules/cputimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file extra modules/cputimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPUTimer " "Found entity 1: CPUTimer" {  } { { "extra modules/CPUTimer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sv files/ps2bsy_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sv files/ps2bsy_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2bsy_detector " "Found entity 1: PS2bsy_detector" {  } { { "PS2/sv files/PS2bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/PS2bsy_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PS2controller " "Found entity 1: PS2controller" {  } { { "PS2/PS2controller.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sv files/seven_seg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sv files/seven_seg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "PS2/sv files/seven_seg_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sv files/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sv files/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "PS2/sv files/ps2_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sv files/break_code_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sv files/break_code_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 break_code_detector " "Found entity 1: break_code_detector" {  } { { "PS2/sv files/break_code_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/bsy_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/bsy_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsy_detector " "Found entity 1: bsy_detector" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/mux12.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/mux12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux12 " "Found entity 1: mux12" {  } { { "VGA/sv files/mux12.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/mux12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA/VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprites.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprites.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "VGA/sprites.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sprites.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/rgbmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga/rgbmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rgbMUX " "Found entity 1: rgbMUX" {  } { { "VGA/rgbMUX.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/rgbMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/xnor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/xnor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_2 " "Found entity 1: xnor_2" {  } { { "VGA/sv files/xnor_2.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/xnor_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/vsync_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/vsync_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_cnt " "Found entity 1: vsync_cnt" {  } { { "VGA/sv files/vsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/t_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/t_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "VGA/sv files/t_ff.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/sprite_rom_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/sprite_rom_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ROM_square " "Found entity 1: sprite_ROM_square" {  } { { "VGA/sv files/sprite_ROM_square.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_ROM_square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/sprite_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/sprite_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_MUX " "Found entity 1: sprite_MUX" {  } { { "VGA/sv files/sprite_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "VGA/sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/rgb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/rgb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_controller " "Found entity 1: rgb_controller" {  } { { "VGA/sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/pixel_offset_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/pixel_offset_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_offset_controller " "Found entity 1: pixel_offset_controller" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/not4.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/not4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not4 " "Found entity 1: not4" {  } { { "VGA/sv files/not4.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/not4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/hsync_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/hsync_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync_cnt " "Found entity 1: hsync_cnt" {  } { { "VGA/sv files/hsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/fine_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/fine_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_clk_divN " "Found entity 1: fine_clk_divN" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divN " "Found entity 1: clk_divN" {  } { { "VGA/sv files/clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/instructionbuffer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart/instructionbuffer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionBuffer " "Found entity 1: InstructionBuffer" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/uart_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/uart_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "UART/sv files/uart_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/uart_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/uart_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_clk_divN " "Found entity 1: uart_clk_divN" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/seven_seg_controller.sv C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv " "File \"C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/seven_seg_controller.sv\" is a duplicate of already analyzed file \"C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712555948046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/seven_seg_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file uart/sv files/seven_seg_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/pulse_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/pulse_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "UART/sv files/pulse_gen.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/pulse_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/intermediaryram.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/intermediaryram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intermediaryRAM " "Found entity 1: intermediaryRAM" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/instructionram.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/instructionram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionRAM " "Found entity 1: instructionRAM" {  } { { "UART/sv files/instructionRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/instructionRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/debug_address_countern.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/debug_address_countern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_address_counterN " "Found entity 1: debug_address_counterN" {  } { { "UART/sv files/debug_address_counterN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debug_address_counterN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "UART/sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/d_ffn.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/d_ffn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ffN " "Found entity 1: d_ffN" {  } { { "UART/sv files/d_ffN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/d_ffN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/testcircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/testcircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestCircuit " "Found entity 1: TestCircuit" {  } { { "CPU/TestCircuit.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/TestCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "CPU/Memory.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/gpr_selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/gpr_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_selector " "Found entity 1: GPR_selector" {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/testrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/testrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "CPU/sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/testROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/systembus_muxn.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/systembus_muxn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemBus_muxN " "Found entity 1: systemBus_muxN" {  } { { "CPU/sv files/systemBus_muxN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/systemBus_muxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/operand_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/operand_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operand_MUX " "Found entity 1: operand_MUX" {  } { { "CPU/sv files/operand_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/operand_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_RAM " "Found entity 1: M_RAM" {  } { { "CPU/sv files/M_RAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_MUX " "Found entity 1: M_MUX" {  } { { "CPU/sv files/M_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_mmr_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_selector " "Found entity 1: M_mmr_selector" {  } { { "CPU/sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_mmr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_MUX " "Found entity 1: M_mmr_MUX" {  } { { "CPU/sv files/M_mmr_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_mmr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_DEMUX " "Found entity 1: M_mmr_DEMUX" {  } { { "CPU/sv files/M_mmr_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_DEMUX " "Found entity 1: M_DEMUX" {  } { { "CPU/sv files/M_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_addr_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_addr_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_addr_checker " "Found entity 1: M_addr_checker" {  } { { "CPU/sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/gpr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/gpr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_MUX " "Found entity 1: GPR_MUX" {  } { { "CPU/sv files/GPR_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/gpr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/gpr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_DEMUX " "Found entity 1: GPR_DEMUX" {  } { { "CPU/sv files/GPR_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/flags_setter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/flags_setter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags_setter " "Found entity 1: flags_setter" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/dest_reg_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/dest_reg_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dest_reg_selector " "Found entity 1: dest_reg_selector" {  } { { "CPU/sv files/dest_reg_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/dest_reg_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_logic " "Found entity 1: CU_logic" {  } { { "CPU/sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_decoder " "Found entity 1: CU_decoder" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cu_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cu_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_counter " "Found entity 1: CU_counter" {  } { { "CPU/sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cpu_regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cpu_regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_regN " "Found entity 1: CPU_regN" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cpu_latchn.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cpu_latchn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_latchN " "Found entity 1: CPU_latchN" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/conc32.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/conc32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conc32 " "Found entity 1: conc32" {  } { { "CPU/sv files/conc32.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/conc32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/sv files/ALU.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/music_frequencies.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audio/music_frequencies.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music_frequencies " "Found entity 1: music_frequencies" {  } { { "Audio/music_frequencies.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audiocontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audio/audiocontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AudioController " "Found entity 1: AudioController" {  } { { "Audio/AudioController.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sv files/special_key_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio/sv files/special_key_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 special_key_detector " "Found entity 1: special_key_detector" {  } { { "Audio/sv files/special_key_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/special_key_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sv files/octave_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio/sv files/octave_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 octave_mux " "Found entity 1: octave_mux" {  } { { "Audio/sv files/octave_mux.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/octave_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sv files/muxn.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio/sv files/muxn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxN " "Found entity 1: muxN" {  } { { "Audio/sv files/muxN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/muxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sv files/key_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio/sv files/key_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_detector " "Found entity 1: key_detector" {  } { { "Audio/sv files/key_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/key_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ps2_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ps2_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "output_files/PS2_test.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/output_files/PS2_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555948088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948088 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fine_clk_divN fine_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module \"fine_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712555948089 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_clk_divN uart_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at uart_clk_divN.sv(18): Parameter Declaration in module \"uart_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712555948090 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testROM testROM.sv(8) " "Verilog HDL Parameter Declaration warning at testROM.sv(8): Parameter Declaration in module \"testROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "CPU/sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/testROM.sv" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712555948090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712555948139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:inst6 " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:inst6\"" {  } { { "TopLevel.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 848 136 432 1008 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync_cnt VGA_controller:inst6\|hsync_cnt:inst1 " "Elaborating entity \"hsync_cnt\" for hierarchy \"VGA_controller:inst6\|hsync_cnt:inst1\"" {  } { { "VGA/VGA_controller.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 320 848 1008 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hsync_cnt.sv(25) " "Verilog HDL assignment warning at hsync_cnt.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/hsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948143 "|TopLevel|VGA_controller:inst6|hsync_cnt:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff VGA_controller:inst6\|t_ff:inst " "Elaborating entity \"t_ff\" for hierarchy \"VGA_controller:inst6\|t_ff:inst\"" {  } { { "VGA/VGA_controller.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 264 -528 -408 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_cnt VGA_controller:inst6\|vsync_cnt:inst2 " "Elaborating entity \"vsync_cnt\" for hierarchy \"VGA_controller:inst6\|vsync_cnt:inst2\"" {  } { { "VGA/VGA_controller.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 456 848 1040 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vsync_cnt.sv(27) " "Verilog HDL assignment warning at vsync_cnt.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/vsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948145 "|TopLevel|VGA_controller:inst6|vsync_cnt:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_controller VGA_controller:inst6\|rgb_controller:inst4 " "Elaborating entity \"rgb_controller\" for hierarchy \"VGA_controller:inst6\|rgb_controller:inst4\"" {  } { { "VGA/VGA_controller.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 696 904 1096 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_reg rgb_controller.sv(4) " "Verilog HDL or VHDL warning at rgb_controller.sv(4): object \"row_reg\" assigned a value but never read" {  } { { "VGA/sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555948148 "|TopLevel|VGA_controller:inst6|rgb_controller:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "column_reg rgb_controller.sv(5) " "Verilog HDL or VHDL warning at rgb_controller.sv(5): object \"column_reg\" assigned a value but never read" {  } { { "VGA/sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555948148 "|TopLevel|VGA_controller:inst6|rgb_controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_2 VGA_controller:inst6\|xnor_2:inst5 " "Elaborating entity \"xnor_2\" for hierarchy \"VGA_controller:inst6\|xnor_2:inst5\"" {  } { { "VGA/VGA_controller.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 760 680 792 840 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux12 VGA_controller:inst6\|mux12:inst8 " "Elaborating entity \"mux12\" for hierarchy \"VGA_controller:inst6\|mux12:inst8\"" {  } { { "VGA/VGA_controller.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 728 424 584 840 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites VGA_controller:inst6\|sprites:inst6 " "Elaborating entity \"sprites\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\"" {  } { { "VGA/VGA_controller.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 328 56 344 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_ROM_square VGA_controller:inst6\|sprites:inst6\|sprite_ROM_square:inst11 " "Elaborating entity \"sprite_ROM_square\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\|sprite_ROM_square:inst11\"" {  } { { "VGA/sprites.bdf" "inst11" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sprites.bdf" { { 224 536 784 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgbMUX VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9 " "Elaborating entity \"rgbMUX\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\"" {  } { { "VGA/sprites.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sprites.bdf" { { 408 536 744 504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_MUX VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\|sprite_MUX:inst1 " "Elaborating entity \"sprite_MUX\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\|sprite_MUX:inst1\"" {  } { { "VGA/rgbMUX.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/rgbMUX.bdf" { { 264 720 920 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\|selector:inst " "Elaborating entity \"selector\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\|selector:inst\"" {  } { { "VGA/rgbMUX.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/rgbMUX.bdf" { { 368 432 568 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948154 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "selector.sv(18) " "Verilog HDL Casex/Casez warning at selector.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "VGA/sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1712555948155 "|TopLevel|VGA_controller:inst6|sprites:inst6|rgbMUX:inst9|selector:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "selector.sv(24) " "Verilog HDL Casex/Casez warning at selector.sv(24): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "VGA/sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv" 24 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1712555948155 "|TopLevel|VGA_controller:inst6|sprites:inst6|rgbMUX:inst9|selector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN VGA_controller:inst6\|d_ffN:inst18 " "Elaborating entity \"d_ffN\" for hierarchy \"VGA_controller:inst6\|d_ffN:inst18\"" {  } { { "VGA/VGA_controller.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 856 -488 -320 968 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_offset_controller VGA_controller:inst6\|pixel_offset_controller:inst7 " "Elaborating entity \"pixel_offset_controller\" for hierarchy \"VGA_controller:inst6\|pixel_offset_controller:inst7\"" {  } { { "VGA/VGA_controller.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 760 -1144 -896 872 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(42) " "Verilog HDL assignment warning at pixel_offset_controller.sv(42): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948157 "|TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(54) " "Verilog HDL assignment warning at pixel_offset_controller.sv(54): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948157 "|TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(64) " "Verilog HDL assignment warning at pixel_offset_controller.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948157 "|TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(75) " "Verilog HDL assignment warning at pixel_offset_controller.sv(75): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948157 "|TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divN VGA_controller:inst6\|clk_divN:inst15 " "Elaborating entity \"clk_divN\" for hierarchy \"VGA_controller:inst6\|clk_divN:inst15\"" {  } { { "VGA/VGA_controller.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 456 -528 -376 536 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 clk_divN.sv(26) " "Verilog HDL assignment warning at clk_divN.sv(26): truncated value with size 32 to match size of target (18)" {  } { { "VGA/sv files/clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948158 "|TopLevel|VGA_controller:inst6|clk_divN:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst27 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst27\"" {  } { { "TopLevel.bdf" "inst27" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1096 -200 -32 1240 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948160 "|TopLevel|CPU_regN:inst27"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948160 "|TopLevel|CPU_regN:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst1 " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 64 1184 1448 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_MUX Memory:inst1\|M_MUX:inst5 " "Elaborating entity \"M_MUX\" for hierarchy \"Memory:inst1\|M_MUX:inst5\"" {  } { { "CPU/Memory.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 520 3024 3232 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionBuffer Memory:inst1\|InstructionBuffer:inst6 " "Elaborating entity \"InstructionBuffer\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\"" {  } { { "CPU/Memory.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 248 1976 2264 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948164 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst11 " "Block or symbol \"d_ffN\" of instance \"inst11\" overlaps another block or symbol" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 512 296 464 624 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712555948167 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst14 " "Block or symbol \"d_ffN\" of instance \"inst14\" overlaps another block or symbol" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 664 296 464 776 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712555948167 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst15 " "Block or symbol \"d_ffN\" of instance \"inst15\" overlaps another block or symbol" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 512 584 752 624 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712555948167 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst16 " "Block or symbol \"d_ffN\" of instance \"inst16\" overlaps another block or symbol" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 664 584 752 776 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712555948167 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "debug_sw " "Pin \"debug_sw\" not connected" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 48 112 280 64 "debug_sw" "" } { 40 280 338 57 "debug_sw" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1712555948168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionRAM Memory:inst1\|InstructionBuffer:inst6\|instructionRAM:inst20 " "Elaborating entity \"instructionRAM\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|instructionRAM:inst20\"" {  } { { "UART/InstructionBuffer.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 184 760 976 424 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intermediaryRAM Memory:inst1\|InstructionBuffer:inst6\|intermediaryRAM:inst1 " "Elaborating entity \"intermediaryRAM\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|intermediaryRAM:inst1\"" {  } { { "UART/InstructionBuffer.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 168 416 624 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_data_reg intermediaryRAM.sv(39) " "Verilog HDL or VHDL warning at intermediaryRAM.sv(39): object \"current_data_reg\" assigned a value but never read" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555948207 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_data_reg intermediaryRAM.sv(40) " "Verilog HDL or VHDL warning at intermediaryRAM.sv(40): object \"prev_data_reg\" assigned a value but never read" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555948207 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 intermediaryRAM.sv(95) " "Verilog HDL assignment warning at intermediaryRAM.sv(95): truncated value with size 32 to match size of target (12)" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948207 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 intermediaryRAM.sv(129) " "Verilog HDL assignment warning at intermediaryRAM.sv(129): truncated value with size 32 to match size of target (12)" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948207 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\"" {  } { { "UART/InstructionBuffer.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 32 432 584 112 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(19) " "Verilog HDL assignment warning at fine_clk_divN.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948208 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948208 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN Memory:inst1\|InstructionBuffer:inst6\|d_ffN:inst16 " "Elaborating entity \"d_ffN\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|d_ffN:inst16\"" {  } { { "UART/InstructionBuffer.bdf" "inst16" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 664 584 752 776 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN Memory:inst1\|InstructionBuffer:inst6\|d_ffN:inst15 " "Elaborating entity \"d_ffN\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|d_ffN:inst15\"" {  } { { "UART/InstructionBuffer.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 512 584 752 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_DEMUX Memory:inst1\|M_DEMUX:inst " "Elaborating entity \"M_DEMUX\" for hierarchy \"Memory:inst1\|M_DEMUX:inst\"" {  } { { "CPU/Memory.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 432 664 864 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_addr_checker Memory:inst1\|M_addr_checker:inst1 " "Elaborating entity \"M_addr_checker\" for hierarchy \"Memory:inst1\|M_addr_checker:inst1\"" {  } { { "CPU/Memory.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 592 664 856 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state M_addr_checker.sv(15) " "Verilog HDL or VHDL warning at M_addr_checker.sv(15): object \"state\" assigned a value but never read" {  } { { "CPU/sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555948214 "|TopLevel|Memory:inst1|M_addr_checker:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_MUX Memory:inst1\|M_mmr_MUX:inst40 " "Elaborating entity \"M_mmr_MUX\" for hierarchy \"Memory:inst1\|M_mmr_MUX:inst40\"" {  } { { "CPU/Memory.bdf" "inst40" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 504 2272 2480 776 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_selector Memory:inst1\|M_mmr_selector:inst10 " "Elaborating entity \"M_mmr_selector\" for hierarchy \"Memory:inst1\|M_mmr_selector:inst10\"" {  } { { "CPU/Memory.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 864 1896 2072 944 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 7 M_mmr_selector.sv(13) " "Verilog HDL assignment warning at M_mmr_selector.sv(13): truncated value with size 12 to match size of target (7)" {  } { { "CPU/sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948216 "|TopLevel|Memory:inst1|M_mmr_selector:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_RAM Memory:inst1\|M_RAM:inst4 " "Elaborating entity \"M_RAM\" for hierarchy \"Memory:inst1\|M_RAM:inst4\"" {  } { { "CPU/Memory.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 1024 1896 2240 1136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_DEMUX Memory:inst1\|M_mmr_DEMUX:inst38 " "Elaborating entity \"M_mmr_DEMUX\" for hierarchy \"Memory:inst1\|M_mmr_DEMUX:inst38\"" {  } { { "CPU/Memory.bdf" "inst38" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 504 1496 1704 776 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conc32 Memory:inst1\|conc32:inst2 " "Elaborating entity \"conc32\" for hierarchy \"Memory:inst1\|conc32:inst2\"" {  } { { "CPU/Memory.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 504 1160 1376 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst44 " "Elaborating entity \"UART\" for hierarchy \"UART:inst44\"" {  } { { "TopLevel.bdf" "inst44" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 80 272 472 176 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948222 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 400 616 664 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948223 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 208 336 376 225 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948223 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 400 280 328 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948223 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555948223 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 504 616 670 521 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555948223 ""}  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712555948223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bsy_detector UART:inst44\|bsy_detector:inst2 " "Elaborating entity \"bsy_detector\" for hierarchy \"UART:inst44\|bsy_detector:inst2\"" {  } { { "UART/UART.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 488 664 872 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eot bsy_detector.sv(15) " "Inferred latch for \"eot\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[0\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[1\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[2\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[3\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[4\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[5\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[6\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[7\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948224 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller UART:inst44\|uart_controller:inst1 " "Elaborating entity \"uart_controller\" for hierarchy \"UART:inst44\|uart_controller:inst1\"" {  } { { "UART/UART.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 352 664 848 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_controller.sv(35) " "Verilog HDL assignment warning at uart_controller.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "UART/sv files/uart_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948225 "|TopLevel|UART:inst44|uart_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_divN UART:inst44\|uart_clk_divN:inst " "Elaborating entity \"uart_clk_divN\" for hierarchy \"UART:inst44\|uart_clk_divN:inst\"" {  } { { "UART/UART.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 352 328 480 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(19) " "Verilog HDL assignment warning at uart_clk_divN.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948226 "|TopLevel|UART:inst44|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(29) " "Verilog HDL assignment warning at uart_clk_divN.sv(29): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948227 "|TopLevel|UART:inst44|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(68) " "Verilog HDL assignment warning at uart_clk_divN.sv(68): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948227 "|TopLevel|UART:inst44|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(86) " "Verilog HDL assignment warning at uart_clk_divN.sv(86): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948227 "|TopLevel|UART:inst44|uart_clk_divN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 184 272 504 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_logic CPU:inst\|CU_logic:inst27 " "Elaborating entity \"CU_logic\" for hierarchy \"CPU:inst\|CU_logic:inst27\"" {  } { { "CPU/CPU.bdf" "inst27" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1568 1296 1584 1904 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPUstate CU_logic.sv(28) " "Verilog HDL or VHDL warning at CU_logic.sv(28): object \"CPUstate\" assigned a value but never read" {  } { { "CPU/sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555948232 "|TopLevel|CPU:inst|CU_logic:inst27"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CU_logic.sv(93) " "Verilog HDL Case Statement warning at CU_logic.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CPU/sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1712555948232 "|TopLevel|CPU:inst|CU_logic:inst27"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CU_logic.sv(93) " "Verilog HDL Case Statement information at CU_logic.sv(93): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948232 "|TopLevel|CPU:inst|CU_logic:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags_setter CPU:inst\|flags_setter:inst23 " "Elaborating entity \"flags_setter\" for hierarchy \"CPU:inst\|flags_setter:inst23\"" {  } { { "CPU/CPU.bdf" "inst23" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1080 1248 1424 1224 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction flags_setter.sv(15) " "Verilog HDL or VHDL warning at flags_setter.sv(15): object \"instruction\" assigned a value but never read" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555948233 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "flags_setter.sv(36) " "Verilog HDL Case Statement warning at flags_setter.sv(36): incomplete case statement has no default case item" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555948233 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V flags_setter.sv(27) " "Inferred latch for \"V\" at flags_setter.sv(27)" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948233 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C flags_setter.sv(27) " "Inferred latch for \"C\" at flags_setter.sv(27)" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948233 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z flags_setter.sv(27) " "Inferred latch for \"Z\" at flags_setter.sv(27)" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948233 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N flags_setter.sv(27) " "Inferred latch for \"N\" at flags_setter.sv(27)" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948233 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:inst19 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:inst19\"" {  } { { "CPU/CPU.bdf" "inst19" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 848 312 504 960 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_MUX CPU:inst\|operand_MUX:inst20 " "Elaborating entity \"operand_MUX\" for hierarchy \"CPU:inst\|operand_MUX:inst20\"" {  } { { "CPU/CPU.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 792 0 200 904 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_latchN CPU:inst\|CPU_latchN:inst11 " "Elaborating entity \"CPU_latchN\" for hierarchy \"CPU:inst\|CPU_latchN:inst11\"" {  } { { "CPU/CPU.bdf" "inst11" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 304 1032 1200 416 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPU_latchN.sv(50) " "Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (2)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948236 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555948236 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948236 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[0\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948236 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[1\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948236 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemBus_muxN CPU:inst\|systemBus_muxN:inst15 " "Elaborating entity \"systemBus_muxN\" for hierarchy \"CPU:inst\|systemBus_muxN:inst15\"" {  } { { "CPU/CPU.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 568 1256 1448 776 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU:inst\|CPU_regN:inst6 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU:inst\|CPU_regN:inst6\"" {  } { { "CPU/CPU.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 848 656 824 992 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948238 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948239 "|TopLevel|CPU:inst|CPU_regN:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU:inst\|CPU_regN:inst " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU:inst\|CPU_regN:inst\"" {  } { { "CPU/CPU.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 296 656 824 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (12)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948240 "|TopLevel|CPU:inst|CPU_regN:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948240 "|TopLevel|CPU:inst|CPU_regN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU:inst\|CPU_regN:inst4 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU:inst\|CPU_regN:inst4\"" {  } { { "CPU/CPU.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 664 656 824 808 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948240 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948241 "|TopLevel|CPU:inst|CPU_regN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_selector CPU:inst\|GPR_selector:inst18 " "Elaborating entity \"GPR_selector\" for hierarchy \"CPU:inst\|GPR_selector:inst18\"" {  } { { "CPU/CPU.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1216 632 864 1376 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948242 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "sel2\[3..0\] sel " "Bus \"sel2\[3..0\]\" found using same base name as \"sel\", which might lead to a name conflict." {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1712555948244 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel " "Converted elements in bus name \"sel\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[3..0\] sel3..0 " "Converted element name(s) from \"sel\[3..0\]\" to \"sel3..0\"" {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 72 280 327 89 "sel\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555948244 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[3..0\] sel3..0 " "Converted element name(s) from \"sel\[3..0\]\" to \"sel3..0\"" {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 192 64 128 209 "sel\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555948244 ""}  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 72 280 327 89 "sel\[3..0\]" "" } { 192 64 128 209 "sel\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712555948244 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel2 " "Converted elements in bus name \"sel2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel2\[3..0\] sel23..0 " "Converted element name(s) from \"sel2\[3..0\]\" to \"sel23..0\"" {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555948244 ""}  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712555948244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_MUX CPU:inst\|GPR_selector:inst18\|GPR_MUX:inst2 " "Elaborating entity \"GPR_MUX\" for hierarchy \"CPU:inst\|GPR_selector:inst18\|GPR_MUX:inst2\"" {  } { { "CPU/GPR_selector.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 176 856 1048 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_DEMUX CPU:inst\|GPR_selector:inst18\|GPR_DEMUX:inst " "Elaborating entity \"GPR_DEMUX\" for hierarchy \"CPU:inst\|GPR_selector:inst18\|GPR_DEMUX:inst\"" {  } { { "CPU/GPR_selector.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 160 128 320 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dest_reg_selector CPU:inst\|dest_reg_selector:inst59 " "Elaborating entity \"dest_reg_selector\" for hierarchy \"CPU:inst\|dest_reg_selector:inst59\"" {  } { { "CPU/CPU.bdf" "inst59" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1248 200 424 1392 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_latchN CPU:inst\|CPU_latchN:inst12 " "Elaborating entity \"CPU_latchN\" for hierarchy \"CPU:inst\|CPU_latchN:inst12\"" {  } { { "CPU/CPU.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 304 1328 1496 416 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_latchN.sv(50) " "Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (16)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948256 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555948256 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[0\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[1\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[2\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[3\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[4\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[4\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[5\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[5\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[6\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[6\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[7\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[7\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[8\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[8\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[9\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[9\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[10\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[10\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[11\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[11\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[12\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[12\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[13\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[13\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[14\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[14\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[15\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[15\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948257 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_decoder CPU:inst\|CU_decoder:inst26 " "Elaborating entity \"CU_decoder\" for hierarchy \"CPU:inst\|CU_decoder:inst26\"" {  } { { "CPU/CPU.bdf" "inst26" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1568 936 1208 1648 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948258 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CU_decoder.sv(20) " "Verilog HDL Case Statement warning at CU_decoder.sv(20): incomplete case statement has no default case item" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[0\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[0\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[1\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[1\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[2\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[2\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[3\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[3\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[4\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[4\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[5\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[5\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[6\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[6\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[7\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[7\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[8\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[8\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[9\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[9\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[10\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[10\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[11\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[11\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[12\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[12\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[13\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[13\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[14\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[14\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948261 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[15\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[15\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[16\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[16\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[17\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[17\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[18\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[18\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[19\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[19\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[20\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[20\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[21\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[21\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[22\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[22\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[23\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[23\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[24\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[24\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[25\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[25\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[26\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[26\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[27\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[27\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[28\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[28\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[29\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[29\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[30\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[30\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[31\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[31\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[32\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[32\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[33\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[33\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[34\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[34\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[35\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[35\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[36\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[36\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[37\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[37\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[38\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[38\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[39\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[39\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948262 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_counter CPU:inst\|CU_counter:inst25 " "Elaborating entity \"CU_counter\" for hierarchy \"CPU:inst\|CU_counter:inst25\"" {  } { { "CPU/CPU.bdf" "inst25" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1568 640 872 1744 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_reg CU_counter.sv(14) " "Verilog HDL or VHDL warning at CU_counter.sv(14): object \"opcode_reg\" assigned a value but never read" {  } { { "CPU/sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555948264 "|TopLevel|CPU:inst|CU_counter:inst25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CU_counter.sv(238) " "Verilog HDL assignment warning at CU_counter.sv(238): truncated value with size 32 to match size of target (6)" {  } { { "CPU/sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948264 "|TopLevel|CPU:inst|CU_counter:inst25"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CU_counter.sv(115) " "Verilog HDL Case Statement information at CU_counter.sv(115): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948264 "|TopLevel|CPU:inst|CU_counter:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_latchN CPU:inst\|CPU_latchN:inst60 " "Elaborating entity \"CPU_latchN\" for hierarchy \"CPU:inst\|CPU_latchN:inst60\"" {  } { { "CPU/CPU.bdf" "inst60" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1032 656 824 1144 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_latchN.sv(50) " "Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948265 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555948265 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948265 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[0\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948265 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[1\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948265 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[2\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948265 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[3\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555948265 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst8 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst8\"" {  } { { "TopLevel.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 96 -216 -96 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debouncer.sv(48) " "Verilog HDL assignment warning at debouncer.sv(48): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948267 "|TopLevel|debouncer:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debouncer.sv(75) " "Verilog HDL assignment warning at debouncer.sv(75): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948267 "|TopLevel|debouncer:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst24 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst24\"" {  } { { "TopLevel.bdf" "inst24" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1464 144 312 1608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (8)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948269 "|TopLevel|CPU_regN:inst24"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948269 "|TopLevel|CPU_regN:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2controller PS2controller:inst3 " "Elaborating entity \"PS2controller\" for hierarchy \"PS2controller:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 568 152 344 696 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2bsy_detector PS2controller:inst3\|PS2bsy_detector:inst2 " "Elaborating entity \"PS2bsy_detector\" for hierarchy \"PS2controller:inst3\|PS2bsy_detector:inst2\"" {  } { { "PS2/PS2controller.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf" { { 240 744 952 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_controller PS2controller:inst3\|ps2_controller:inst1 " "Elaborating entity \"ps2_controller\" for hierarchy \"PS2controller:inst3\|ps2_controller:inst1\"" {  } { { "PS2/PS2controller.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf" { { 240 424 608 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_controller.sv(30) " "Verilog HDL assignment warning at ps2_controller.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "PS2/sv files/ps2_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948271 "|TopLevel|PS2controller:inst3|ps2_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_code_detector PS2controller:inst3\|break_code_detector:inst " "Elaborating entity \"break_code_detector\" for hierarchy \"PS2controller:inst3\|break_code_detector:inst\"" {  } { { "PS2/PS2controller.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf" { { 448 832 1016 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 break_code_detector.sv(32) " "Verilog HDL assignment warning at break_code_detector.sv(32): truncated value with size 32 to match size of target (25)" {  } { { "PS2/sv files/break_code_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948272 "|TopLevel|PS2controller:inst3|break_code_detector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst26 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst26\"" {  } { { "TopLevel.bdf" "inst26" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 880 -200 -32 1024 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948274 "|TopLevel|CPU_regN:inst26"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948274 "|TopLevel|CPU_regN:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUTimer CPUTimer:inst2 " "Elaborating entity \"CPUTimer\" for hierarchy \"CPUTimer:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1680 1312 1472 1792 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 CPUTimer.sv(24) " "Verilog HDL assignment warning at CPUTimer.sv(24): truncated value with size 32 to match size of target (28)" {  } { { "extra modules/CPUTimer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948275 "|TopLevel|CPUTimer:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 CPUTimer.sv(51) " "Verilog HDL assignment warning at CPUTimer.sv(51): truncated value with size 32 to match size of target (28)" {  } { { "extra modules/CPUTimer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948275 "|TopLevel|CPUTimer:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst32 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst32\"" {  } { { "TopLevel.bdf" "inst32" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1680 1024 1192 1824 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (13)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948276 "|TopLevel|CPU_regN:inst32"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555948276 "|TopLevel|CPU_regN:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioController AudioController:inst45 " "Elaborating entity \"AudioController\" for hierarchy \"AudioController:inst45\"" {  } { { "TopLevel.bdf" "inst45" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 376 144 384 504 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxN AudioController:inst45\|muxN:inst4 " "Elaborating entity \"muxN\" for hierarchy \"AudioController:inst45\|muxN:inst4\"" {  } { { "Audio/AudioController.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { { 560 616 768 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_frequencies AudioController:inst45\|music_frequencies:inst " "Elaborating entity \"music_frequencies\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\"" {  } { { "Audio/AudioController.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { { 560 240 424 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octave_mux AudioController:inst45\|music_frequencies:inst\|octave_mux:inst26 " "Elaborating entity \"octave_mux\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|octave_mux:inst26\"" {  } { { "Audio/music_frequencies.bdf" "inst26" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 936 600 792 1048 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst\"" {  } { { "Audio/music_frequencies.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 352 352 504 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948281 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst1 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst1\"" {  } { { "Audio/music_frequencies.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 472 352 504 552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948282 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst2 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst2\"" {  } { { "Audio/music_frequencies.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 592 352 504 672 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948283 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst3 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst3\"" {  } { { "Audio/music_frequencies.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 712 352 504 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948284 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst15 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst15\"" {  } { { "Audio/music_frequencies.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 352 720 872 432 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948285 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst4 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst4\"" {  } { { "Audio/music_frequencies.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 472 720 872 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948286 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst5 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst5\"" {  } { { "Audio/music_frequencies.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 592 720 872 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948287 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst7 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst7\"" {  } { { "Audio/music_frequencies.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 712 720 872 792 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948288 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst16 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst16\"" {  } { { "Audio/music_frequencies.bdf" "inst16" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 352 1088 1240 432 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948289 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst8 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst8\"" {  } { { "Audio/music_frequencies.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 472 1088 1240 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948290 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst9 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst9\"" {  } { { "Audio/music_frequencies.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 592 1088 1240 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948291 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst10 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst10\"" {  } { { "Audio/music_frequencies.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 712 1088 1240 792 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948293 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst14 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst14\"" {  } { { "Audio/music_frequencies.bdf" "inst14" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1256 288 440 1336 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948294 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst12 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst12\"" {  } { { "Audio/music_frequencies.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1376 288 440 1456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948295 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst13 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst13\"" {  } { { "Audio/music_frequencies.bdf" "inst13" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1496 288 440 1576 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948296 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst17 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst17\"" {  } { { "Audio/music_frequencies.bdf" "inst17" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1616 288 440 1696 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948297 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst18 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst18\"" {  } { { "Audio/music_frequencies.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1256 656 808 1336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948298 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst19 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst19\"" {  } { { "Audio/music_frequencies.bdf" "inst19" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1376 656 808 1456 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948299 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst20 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst20\"" {  } { { "Audio/music_frequencies.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1496 656 808 1576 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948300 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst21 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst21\"" {  } { { "Audio/music_frequencies.bdf" "inst21" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1616 656 808 1696 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948301 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst22 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst22\"" {  } { { "Audio/music_frequencies.bdf" "inst22" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1256 1024 1176 1336 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948303 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst23 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst23\"" {  } { { "Audio/music_frequencies.bdf" "inst23" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1376 1024 1176 1456 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948304 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst24 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst24\"" {  } { { "Audio/music_frequencies.bdf" "inst24" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1496 1024 1176 1576 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948306 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst25 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst25\"" {  } { { "Audio/music_frequencies.bdf" "inst25" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1616 1024 1176 1696 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555948307 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "special_key_detector AudioController:inst45\|special_key_detector:inst7 " "Elaborating entity \"special_key_detector\" for hierarchy \"AudioController:inst45\|special_key_detector:inst7\"" {  } { { "Audio/AudioController.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { { 264 616 800 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detector AudioController:inst45\|key_detector:inst1 " "Elaborating entity \"key_detector\" for hierarchy \"AudioController:inst45\|key_detector:inst1\"" {  } { { "Audio/AudioController.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { { 352 616 824 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:inst4 " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:inst4\"" {  } { { "TopLevel.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1016 1248 1424 1096 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555948309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|CPU_latchN:inst60\|internal_reg\[0\] " "Latch CPU:inst\|CPU_latchN:inst60\|internal_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|CU_decoder:inst26\|CPU_state\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|CU_decoder:inst26\|CPU_state\[2\]" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1712555954502 ""}  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1712555954502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|CPU_latchN:inst60\|internal_reg\[1\] " "Latch CPU:inst\|CPU_latchN:inst60\|internal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|CU_decoder:inst26\|CPU_state\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|CU_decoder:inst26\|CPU_state\[2\]" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1712555954503 ""}  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1712555954503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|CPU_latchN:inst60\|internal_reg\[2\] " "Latch CPU:inst\|CPU_latchN:inst60\|internal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|CU_decoder:inst26\|CPU_state\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|CU_decoder:inst26\|CPU_state\[2\]" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1712555954503 ""}  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1712555954503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|CPU_latchN:inst60\|internal_reg\[3\] " "Latch CPU:inst\|CPU_latchN:inst60\|internal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|CU_decoder:inst26\|CPU_state\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|CU_decoder:inst26\|CPU_state\[2\]" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1712555954503 ""}  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1712555954503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712555958781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712555964205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555964205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10565 " "Implemented 10565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712555964746 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712555964746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10485 " "Implemented 10485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712555964746 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712555964746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712555964746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712555964785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 08:59:24 2024 " "Processing ended: Mon Apr  8 08:59:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712555964785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712555964785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712555964785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555964785 ""}
