<stg><name>fir</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
.preheader:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ %i, %1 ], [ -1, %.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln30 = icmp eq i7 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %i = add i7 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
:2  %zext_ln31 = zext i7 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([128 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln31_1 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %shift_reg_addr_1 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0_0 = phi i32 [ 0, %2 ], [ %add_ln38_1, %4 ]

]]></Node>
<StgValue><ssdm name="acc_0_0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %i_1_0 = phi i8 [ 127, %2 ], [ %add_ln37_1, %4 ]

]]></Node>
<StgValue><ssdm name="i_1_0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
:2  %i_1_0_cast = sext i8 %i_1_0 to i32

]]></Node>
<StgValue><ssdm name="i_1_0_cast"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_1_0, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln38 = zext i32 %i_1_0_cast to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr_2 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="shift_reg_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c_addr = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="7">
<![CDATA[
:5  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %add_ln37 = add i8 %i_1_0, -1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
:9  %sext_ln37 = sext i8 %add_ln37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
:10  %zext_ln38_1 = zext i32 %sext_ln37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %shift_reg_addr_3 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
:12  %shift_reg_load_2 = load i32* %shift_reg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %c_addr_1 = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="7">
<![CDATA[
:14  %c_load_1 = load i5* %c_addr_1, align 1

]]></Node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln37_1 = add i8 %i_1_0, -2

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="7">
<![CDATA[
:5  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
:12  %shift_reg_load_2 = load i32* %shift_reg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="7">
<![CDATA[
:14  %c_load_1 = load i5* %c_addr_1, align 1

]]></Node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
:6  %sext_ln38 = sext i5 %c_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln38 = mul nsw i32 %shift_reg_load_1, %sext_ln38

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
:15  %sext_ln38_1 = sext i5 %c_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %mul_ln38_1 = mul nsw i32 %shift_reg_load_2, %sext_ln38_1

]]></Node>
<StgValue><ssdm name="mul_ln38_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %add_ln38 = add nsw i32 %mul_ln38_1, %mul_ln38

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %add_ln38_1 = add nsw i32 %acc_0_0, %add_ln38

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %3

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="73" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="74" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="78" from="y" to="specbitsmap_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="80" from="x" to="specbitsmap_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="fir_str" to="spectopmodule_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="x" to="x_read" fromId="73" toId="11">
</dataflow>
<dataflow id="88" from="i" to="i_0" fromId="17" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln30" to="i_0" fromId="28" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="91" from="StgValue_90" to="i_0" fromId="90" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="br_ln30" to="i_0" fromId="12" toId="13">
</dataflow>
<dataflow id="93" from="i_0" to="icmp_ln30" fromId="13" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln30" fromId="94" toId="14">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="96" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="empty" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_98" to="empty" fromId="98" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_98" to="empty" fromId="98" toId="15">
</dataflow>
<dataflow id="102" from="icmp_ln30" to="br_ln30" fromId="14" toId="16">
</dataflow>
<dataflow id="103" from="i_0" to="i" fromId="13" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_90" to="i" fromId="90" toId="17">
</dataflow>
<dataflow id="105" from="i" to="zext_ln31" fromId="17" toId="18">
</dataflow>
<dataflow id="106" from="shift_reg" to="shift_reg_addr" fromId="74" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_107" to="shift_reg_addr" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="zext_ln31" to="shift_reg_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="110" from="shift_reg_addr" to="shift_reg_load" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="x_read" to="store_ln33" fromId="11" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln33" fromId="112" toId="21">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="114" toId="23">
</dataflow>
<dataflow id="117" from="p_str" to="specloopname_ln30" fromId="116" toId="23">
</dataflow>
<dataflow id="118" from="shift_reg_addr" to="shift_reg_load" fromId="19" toId="24">
</dataflow>
<dataflow id="119" from="i_0" to="zext_ln31_1" fromId="13" toId="25">
</dataflow>
<dataflow id="120" from="shift_reg" to="shift_reg_addr_1" fromId="74" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_107" to="shift_reg_addr_1" fromId="107" toId="26">
</dataflow>
<dataflow id="122" from="zext_ln31_1" to="shift_reg_addr_1" fromId="25" toId="26">
</dataflow>
<dataflow id="123" from="shift_reg_load" to="store_ln31" fromId="24" toId="27">
</dataflow>
<dataflow id="124" from="shift_reg_addr_1" to="store_ln31" fromId="26" toId="27">
</dataflow>
<dataflow id="126" from="StgValue_125" to="acc_0_0" fromId="125" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln37" to="acc_0_0" fromId="22" toId="29">
</dataflow>
<dataflow id="128" from="add_ln38_1" to="acc_0_0" fromId="60" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln37" to="acc_0_0" fromId="61" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="131" from="StgValue_130" to="i_1_0" fromId="130" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="br_ln37" to="i_1_0" fromId="22" toId="30">
</dataflow>
<dataflow id="133" from="add_ln37_1" to="i_1_0" fromId="47" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="br_ln37" to="i_1_0" fromId="61" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="135" from="i_1_0" to="i_1_0_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="96" toId="32">
</dataflow>
<dataflow id="138" from="StgValue_137" to="empty_2" fromId="137" toId="32">
</dataflow>
<dataflow id="139" from="StgValue_137" to="empty_2" fromId="137" toId="32">
</dataflow>
<dataflow id="140" from="StgValue_137" to="empty_2" fromId="137" toId="32">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="141" toId="33">
</dataflow>
<dataflow id="143" from="i_1_0" to="tmp" fromId="30" toId="33">
</dataflow>
<dataflow id="145" from="StgValue_144" to="tmp" fromId="144" toId="33">
</dataflow>
<dataflow id="146" from="tmp" to="br_ln37" fromId="33" toId="34">
</dataflow>
<dataflow id="147" from="i_1_0_cast" to="zext_ln38" fromId="31" toId="35">
</dataflow>
<dataflow id="148" from="shift_reg" to="shift_reg_addr_2" fromId="74" toId="36">
</dataflow>
<dataflow id="149" from="StgValue_107" to="shift_reg_addr_2" fromId="107" toId="36">
</dataflow>
<dataflow id="150" from="zext_ln38" to="shift_reg_addr_2" fromId="35" toId="36">
</dataflow>
<dataflow id="151" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="36" toId="37">
</dataflow>
<dataflow id="152" from="c" to="c_addr" fromId="75" toId="38">
</dataflow>
<dataflow id="153" from="StgValue_107" to="c_addr" fromId="107" toId="38">
</dataflow>
<dataflow id="154" from="zext_ln38" to="c_addr" fromId="35" toId="38">
</dataflow>
<dataflow id="155" from="c_addr" to="c_load" fromId="38" toId="39">
</dataflow>
<dataflow id="156" from="i_1_0" to="add_ln37" fromId="30" toId="40">
</dataflow>
<dataflow id="158" from="StgValue_157" to="add_ln37" fromId="157" toId="40">
</dataflow>
<dataflow id="159" from="add_ln37" to="sext_ln37" fromId="40" toId="41">
</dataflow>
<dataflow id="160" from="sext_ln37" to="zext_ln38_1" fromId="41" toId="42">
</dataflow>
<dataflow id="161" from="shift_reg" to="shift_reg_addr_3" fromId="74" toId="43">
</dataflow>
<dataflow id="162" from="StgValue_107" to="shift_reg_addr_3" fromId="107" toId="43">
</dataflow>
<dataflow id="163" from="zext_ln38_1" to="shift_reg_addr_3" fromId="42" toId="43">
</dataflow>
<dataflow id="164" from="shift_reg_addr_3" to="shift_reg_load_2" fromId="43" toId="44">
</dataflow>
<dataflow id="165" from="c" to="c_addr_1" fromId="75" toId="45">
</dataflow>
<dataflow id="166" from="StgValue_107" to="c_addr_1" fromId="107" toId="45">
</dataflow>
<dataflow id="167" from="zext_ln38_1" to="c_addr_1" fromId="42" toId="45">
</dataflow>
<dataflow id="168" from="c_addr_1" to="c_load_1" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="i_1_0" to="add_ln37_1" fromId="30" toId="47">
</dataflow>
<dataflow id="171" from="StgValue_170" to="add_ln37_1" fromId="170" toId="47">
</dataflow>
<dataflow id="173" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln41" fromId="172" toId="48">
</dataflow>
<dataflow id="174" from="y" to="write_ln41" fromId="72" toId="48">
</dataflow>
<dataflow id="175" from="acc_0_0" to="write_ln41" fromId="29" toId="48">
</dataflow>
<dataflow id="176" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="36" toId="50">
</dataflow>
<dataflow id="177" from="c_addr" to="c_load" fromId="38" toId="51">
</dataflow>
<dataflow id="178" from="shift_reg_addr_3" to="shift_reg_load_2" fromId="43" toId="52">
</dataflow>
<dataflow id="179" from="c_addr_1" to="c_load_1" fromId="45" toId="53">
</dataflow>
<dataflow id="180" from="c_load" to="sext_ln38" fromId="51" toId="54">
</dataflow>
<dataflow id="181" from="shift_reg_load_1" to="mul_ln38" fromId="50" toId="55">
</dataflow>
<dataflow id="182" from="sext_ln38" to="mul_ln38" fromId="54" toId="55">
</dataflow>
<dataflow id="183" from="c_load_1" to="sext_ln38_1" fromId="53" toId="56">
</dataflow>
<dataflow id="184" from="shift_reg_load_2" to="mul_ln38_1" fromId="52" toId="57">
</dataflow>
<dataflow id="185" from="sext_ln38_1" to="mul_ln38_1" fromId="56" toId="57">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopName" to="specloopname_ln37" fromId="114" toId="58">
</dataflow>
<dataflow id="188" from="p_str1" to="specloopname_ln37" fromId="187" toId="58">
</dataflow>
<dataflow id="189" from="mul_ln38_1" to="add_ln38" fromId="57" toId="59">
</dataflow>
<dataflow id="190" from="mul_ln38" to="add_ln38" fromId="55" toId="59">
</dataflow>
<dataflow id="191" from="acc_0_0" to="add_ln38_1" fromId="29" toId="60">
</dataflow>
<dataflow id="192" from="add_ln38" to="add_ln38_1" fromId="59" toId="60">
</dataflow>
<dataflow id="193" from="icmp_ln30" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="194" from="tmp" to="StgValue_4" fromId="33" toId="4">
</dataflow>
</dataflows>


</stg>
