# system info AvalonUARTQsys_tb on 2021.04.24.18:13:43
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1619280819
#
#
# Files generated for AvalonUARTQsys_tb on 2021.04.24.18:13:43
files:
filepath,kind,attributes,module,is_top
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/AvalonUARTQsys_tb.v,VERILOG,,AvalonUARTQsys_tb,true
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/AvalonUARTQsys.v,VERILOG,,AvalonUARTQsys,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/avalon_UART.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/UART.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/avalon_mm_master.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/uart_rx.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/uart_tx.sv,SYSTEM_VERILOG,,avalon_UART,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/avalon_timer.v,VERILOG,,avalon_timer,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/avalon_slave_MM_interface.v,VERILOG,,avalon_timer,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/timer.v,VERILOG,,avalon_timer,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/AvalonUARTQsys_mm_interconnect_0.v,VERILOG,,AvalonUARTQsys_mm_interconnect_0,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
AvalonUARTQsys_tb.AvalonUARTQsys_inst,AvalonUARTQsys
AvalonUARTQsys_tb.AvalonUARTQsys_inst.AvalonMasterUART_0,avalon_UART
AvalonUARTQsys_tb.AvalonUARTQsys_inst.avalon_timer_0,avalon_timer
AvalonUARTQsys_tb.AvalonUARTQsys_inst.mm_interconnect_0,AvalonUARTQsys_mm_interconnect_0
AvalonUARTQsys_tb.AvalonUARTQsys_inst.mm_interconnect_0.AvalonMasterUART_0_avalon_master_translator,altera_merlin_master_translator
AvalonUARTQsys_tb.AvalonUARTQsys_inst.mm_interconnect_0.avalon_timer_0_avalon_slave_translator,altera_merlin_slave_translator
AvalonUARTQsys_tb.AvalonUARTQsys_inst.rst_controller,altera_reset_controller
AvalonUARTQsys_tb.AvalonUARTQsys_inst.rst_controller_001,altera_reset_controller
AvalonUARTQsys_tb.AvalonUARTQsys_inst_avalon_timer_0_external_interface_bfm,altera_conduit_bfm
AvalonUARTQsys_tb.AvalonUARTQsys_inst_avalonmasteruart_0_control_flag_tx_bfm,altera_conduit_bfm_0002
AvalonUARTQsys_tb.AvalonUARTQsys_inst_avalonmasteruart_0_rs232_rx_bfm,altera_conduit_bfm_0003
AvalonUARTQsys_tb.AvalonUARTQsys_inst_avalonmasteruart_0_rs232_tx_bfm,altera_conduit_bfm_0004
AvalonUARTQsys_tb.AvalonUARTQsys_inst_clk_bfm,altera_avalon_clock_source
AvalonUARTQsys_tb.AvalonUARTQsys_inst_reset_bfm,altera_avalon_reset_source
