--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8216 paths analyzed, 1267 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.425ns.
--------------------------------------------------------------------------------
Slack:                  12.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.623 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X13Y50.D2      net (fanout=2)        1.204   btn_cond_1/M_ctr_q[18]
    SLICE_X13Y50.D       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X13Y50.B2      net (fanout=3)        0.556   out1_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.313   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.334ns (1.615ns logic, 5.719ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.623 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X13Y50.D2      net (fanout=2)        1.204   btn_cond_1/M_ctr_q[18]
    SLICE_X13Y50.D       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X13Y50.B2      net (fanout=3)        0.556   out1_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.282   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.303ns (1.584ns logic, 5.719ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_4 (FF)
  Destination:          game_FSM/M_user_input_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.296ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_4 to game_FSM/M_user_input_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.AQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_4
    SLICE_X13Y50.A1      net (fanout=2)        0.748   btn_cond_1/M_ctr_q[4]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.313   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.296ns (1.615ns logic, 5.681ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_2 to game_FSM/M_user_input_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_2
    SLICE_X13Y50.A6      net (fanout=2)        0.745   btn_cond_1/M_ctr_q[2]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.313   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.293ns (1.615ns logic, 5.678ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.290ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.623 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X13Y50.D2      net (fanout=2)        1.204   btn_cond_1/M_ctr_q[18]
    SLICE_X13Y50.D       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X13Y50.B2      net (fanout=3)        0.556   out1_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.269   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.290ns (1.571ns logic, 5.719ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  12.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.623 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X13Y50.D2      net (fanout=2)        1.204   btn_cond_1/M_ctr_q[18]
    SLICE_X13Y50.D       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X13Y50.B2      net (fanout=3)        0.556   out1_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.266   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.287ns (1.568ns logic, 5.719ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  12.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.623 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X13Y50.D2      net (fanout=2)        1.204   btn_cond_1/M_ctr_q[18]
    SLICE_X13Y50.D       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X13Y50.B2      net (fanout=3)        0.556   out1_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.253   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.274ns (1.555ns logic, 5.719ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  12.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_4 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_4 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.AQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_4
    SLICE_X13Y50.A1      net (fanout=2)        0.748   btn_cond_1/M_ctr_q[4]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.282   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.265ns (1.584ns logic, 5.681ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_2 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_2
    SLICE_X13Y50.A6      net (fanout=2)        0.745   btn_cond_1/M_ctr_q[2]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.282   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (1.584ns logic, 5.678ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_4 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.252ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_4 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.AQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_4
    SLICE_X13Y50.A1      net (fanout=2)        0.748   btn_cond_1/M_ctr_q[4]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.269   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.252ns (1.571ns logic, 5.681ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_2 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_2
    SLICE_X13Y50.A6      net (fanout=2)        0.745   btn_cond_1/M_ctr_q[2]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.269   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.249ns (1.571ns logic, 5.678ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_4 (FF)
  Destination:          game_FSM/M_user_input_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_4 to game_FSM/M_user_input_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.AQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_4
    SLICE_X13Y50.A1      net (fanout=2)        0.748   btn_cond_1/M_ctr_q[4]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.266   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.249ns (1.568ns logic, 5.681ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  12.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_2 to game_FSM/M_user_input_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_2
    SLICE_X13Y50.A6      net (fanout=2)        0.745   btn_cond_1/M_ctr_q[2]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.266   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (1.568ns logic, 5.678ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  12.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_4 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_4 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.AQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_4
    SLICE_X13Y50.A1      net (fanout=2)        0.748   btn_cond_1/M_ctr_q[4]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.253   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.236ns (1.555ns logic, 5.681ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  12.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_2 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_2 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_2
    SLICE_X13Y50.A6      net (fanout=2)        0.745   btn_cond_1/M_ctr_q[2]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.253   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (1.555ns logic, 5.678ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  12.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_check_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.709 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_check_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.BQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd28
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X12Y33.C5      net (fanout=3)        1.908   game_FSM/M_state_q_FSM_FFd28
    SLICE_X12Y33.C       Tilo                  0.255   game_FSM/M_temp_input_bull_q[11]
                                                       game_FSM/M_state_q__n0890121
    SLICE_X11Y35.C4      net (fanout=17)       1.092   game_FSM/M_state_q__n089012
    SLICE_X11Y35.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd36
                                                       game_FSM/M_state_q__n10581
    SLICE_X11Y45.D1      net (fanout=4)        1.233   game_FSM/M_state_q__n10581
    SLICE_X11Y45.D       Tilo                  0.259   game_FSM/_n1058
                                                       game_FSM/M_state_q__n1058
    SLICE_X10Y37.D2      net (fanout=3)        1.428   game_FSM/_n1058
    SLICE_X10Y37.CLK     Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_2_rstpot
                                                       game_FSM/M_check_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (1.598ns logic, 5.661ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_6 (FF)
  Destination:          game_FSM/M_user_input_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_6 to game_FSM/M_user_input_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_6
    SLICE_X13Y50.A2      net (fanout=2)        0.553   btn_cond_1/M_ctr_q[6]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.313   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (1.615ns logic, 5.486ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  12.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_6 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_6 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_6
    SLICE_X13Y50.A2      net (fanout=2)        0.553   btn_cond_1/M_ctr_q[6]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.282   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (1.584ns logic, 5.486ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_6 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_6 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_6
    SLICE_X13Y50.A2      net (fanout=2)        0.553   btn_cond_1/M_ctr_q[6]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.269   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.057ns (1.571ns logic, 5.486ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_6 (FF)
  Destination:          game_FSM/M_user_input_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_6 to game_FSM/M_user_input_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_6
    SLICE_X13Y50.A2      net (fanout=2)        0.553   btn_cond_1/M_ctr_q[6]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.266   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (1.568ns logic, 5.486ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_3 (FF)
  Destination:          game_FSM/M_user_input_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_3 to game_FSM/M_user_input_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_3
    SLICE_X13Y50.A4      net (fanout=2)        0.492   btn_cond_1/M_ctr_q[3]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.313   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (1.615ns logic, 5.425ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_6 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_6 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_6
    SLICE_X13Y50.A2      net (fanout=2)        0.553   btn_cond_1/M_ctr_q[6]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.253   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.041ns (1.555ns logic, 5.486ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_3 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_3 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_3
    SLICE_X13Y50.A4      net (fanout=2)        0.492   btn_cond_1/M_ctr_q[3]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.282   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (1.584ns logic, 5.425ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_3 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_3 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_3
    SLICE_X13Y50.A4      net (fanout=2)        0.492   btn_cond_1/M_ctr_q[3]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.269   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (1.571ns logic, 5.425ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_3 (FF)
  Destination:          game_FSM/M_user_input_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_3 to game_FSM/M_user_input_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_3
    SLICE_X13Y50.A4      net (fanout=2)        0.492   btn_cond_1/M_ctr_q[3]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.266   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.993ns (1.568ns logic, 5.425ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_3 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.980ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.623 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_3 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[3]
                                                       btn_cond_1/M_ctr_q_3
    SLICE_X13Y50.A4      net (fanout=2)        0.492   btn_cond_1/M_ctr_q[3]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.253   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.980ns (1.555ns logic, 5.425ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_check_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.003ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.709 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_check_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.BQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd28
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X12Y33.C5      net (fanout=3)        1.908   game_FSM/M_state_q_FSM_FFd28
    SLICE_X12Y33.C       Tilo                  0.255   game_FSM/M_temp_input_bull_q[11]
                                                       game_FSM/M_state_q__n0890121
    SLICE_X11Y35.C4      net (fanout=17)       1.092   game_FSM/M_state_q__n089012
    SLICE_X11Y35.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd36
                                                       game_FSM/M_state_q__n10581
    SLICE_X11Y45.D1      net (fanout=4)        1.233   game_FSM/M_state_q__n10581
    SLICE_X11Y45.D       Tilo                  0.259   game_FSM/_n1058
                                                       game_FSM/M_state_q__n1058
    SLICE_X10Y37.C2      net (fanout=3)        1.172   game_FSM/_n1058
    SLICE_X10Y37.CLK     Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_1_rstpot
                                                       game_FSM/M_check_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (1.598ns logic, 5.405ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  12.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.912ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.599 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_user_input_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X13Y50.D2      net (fanout=2)        1.204   btn_cond_1/M_ctr_q[18]
    SLICE_X13Y50.D       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X13Y50.B2      net (fanout=3)        0.556   out1_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X13Y35.CE      net (fanout=4)        1.056   game_FSM/_n0586_inv
    SLICE_X13Y35.CLK     Tceck                 0.408   game_FSM/M_user_input_q[11]
                                                       game_FSM/M_user_input_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.912ns (1.710ns logic, 5.202ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  12.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.623 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_user_input_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X13Y50.D3      net (fanout=2)        0.800   btn_cond_1/M_ctr_q[19]
    SLICE_X13Y50.D       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X13Y50.B2      net (fanout=3)        0.556   out1_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.313   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.930ns (1.615ns logic, 5.315ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.918ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.623 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_7 to game_FSM/M_user_input_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[7]
                                                       btn_cond_1/M_ctr_q_7
    SLICE_X13Y50.A3      net (fanout=2)        0.370   btn_cond_1/M_ctr_q[7]
    SLICE_X13Y50.A       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out1
    SLICE_X13Y50.B3      net (fanout=3)        0.974   out_1
    SLICE_X13Y50.B       Tilo                  0.259   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X19Y42.C2      net (fanout=7)        2.386   M_edge_dt_btn_1_out
    SLICE_X19Y42.C       Tilo                  0.259   out1
                                                       game_FSM/M_state_q__n0586_inv1
    SLICE_X8Y37.CE       net (fanout=4)        1.573   game_FSM/_n0586_inv
    SLICE_X8Y37.CLK      Tceck                 0.313   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (1.615ns logic, 5.303ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_3/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_3/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_3/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_0/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_1/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_2/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_3/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_4/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_5/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_6/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_7/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: btn_cond_1/M_ctr_q_8/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: btn_cond_1/M_ctr_q_9/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: btn_cond_1/M_ctr_q_10/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: btn_cond_1/M_ctr_q_11/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: btn_cond_1/M_ctr_q_12/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: btn_cond_1/M_ctr_q_13/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: btn_cond_1/M_ctr_q_14/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: btn_cond_1/M_ctr_q_15/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: btn_cond_1/M_ctr_q_16/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: btn_cond_1/M_ctr_q_17/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: btn_cond_1/M_ctr_q_18/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: btn_cond_1/M_ctr_q_19/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_state_q_FSM_FFd34/CLK
  Logical resource: game_FSM/M_state_q_FSM_FFd31/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_state_q_FSM_FFd34/CLK
  Logical resource: game_FSM/M_state_q_FSM_FFd33/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.425|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8216 paths, 0 nets, and 1455 connections

Design statistics:
   Minimum period:   7.425ns{1}   (Maximum frequency: 134.680MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 30 18:29:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



