
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d834  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004060  0800d8f0  0800d8f0  0001d8f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011950  08011950  00030074  2**0
                  CONTENTS
  4 .ARM          00000000  08011950  08011950  00030074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08011950  08011950  00030074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011950  08011950  00021950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011954  08011954  00021954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08011958  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000032c8  20000074  080119cc  00030074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000333c  080119cc  0003333c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019348  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003583  00000000  00000000  000493e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001930  00000000  00000000  0004c968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017b8  00000000  00000000  0004e298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ca48  00000000  00000000  0004fa50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c962  00000000  00000000  0006c498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0216  00000000  00000000  00088dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00139010  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006008  00000000  00000000  00139060  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000074 	.word	0x20000074
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d8d8 	.word	0x0800d8d8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000078 	.word	0x20000078
 8000100:	0800d8d8 	.word	0x0800d8d8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cdrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	0010      	movs	r0, r2
 80003f4:	4662      	mov	r2, ip
 80003f6:	468c      	mov	ip, r1
 80003f8:	0019      	movs	r1, r3
 80003fa:	4663      	mov	r3, ip
 80003fc:	e000      	b.n	8000400 <__aeabi_cdcmpeq>
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_cdcmpeq>:
 8000400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000402:	f000 ff0d 	bl	8001220 <__ledf2>
 8000406:	2800      	cmp	r0, #0
 8000408:	d401      	bmi.n	800040e <__aeabi_cdcmpeq+0xe>
 800040a:	2100      	movs	r1, #0
 800040c:	42c8      	cmn	r0, r1
 800040e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000410 <__aeabi_dcmpeq>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f000 fe5d 	bl	80010d0 <__eqdf2>
 8000416:	4240      	negs	r0, r0
 8000418:	3001      	adds	r0, #1
 800041a:	bd10      	pop	{r4, pc}

0800041c <__aeabi_dcmplt>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 feff 	bl	8001220 <__ledf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	db01      	blt.n	800042a <__aeabi_dcmplt+0xe>
 8000426:	2000      	movs	r0, #0
 8000428:	bd10      	pop	{r4, pc}
 800042a:	2001      	movs	r0, #1
 800042c:	bd10      	pop	{r4, pc}
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_dcmple>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 fef5 	bl	8001220 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	dd01      	ble.n	800043e <__aeabi_dcmple+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_dcmpgt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fe85 	bl	8001154 <__gedf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dc01      	bgt.n	8000452 <__aeabi_dcmpgt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmpge>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fe7b 	bl	8001154 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	da01      	bge.n	8000466 <__aeabi_dcmpge+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dadd>:
 800046c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046e:	464f      	mov	r7, r9
 8000470:	4646      	mov	r6, r8
 8000472:	46d6      	mov	lr, sl
 8000474:	000d      	movs	r5, r1
 8000476:	0004      	movs	r4, r0
 8000478:	b5c0      	push	{r6, r7, lr}
 800047a:	001f      	movs	r7, r3
 800047c:	0011      	movs	r1, r2
 800047e:	0328      	lsls	r0, r5, #12
 8000480:	0f62      	lsrs	r2, r4, #29
 8000482:	0a40      	lsrs	r0, r0, #9
 8000484:	4310      	orrs	r0, r2
 8000486:	007a      	lsls	r2, r7, #1
 8000488:	0d52      	lsrs	r2, r2, #21
 800048a:	00e3      	lsls	r3, r4, #3
 800048c:	033c      	lsls	r4, r7, #12
 800048e:	4691      	mov	r9, r2
 8000490:	0a64      	lsrs	r4, r4, #9
 8000492:	0ffa      	lsrs	r2, r7, #31
 8000494:	0f4f      	lsrs	r7, r1, #29
 8000496:	006e      	lsls	r6, r5, #1
 8000498:	4327      	orrs	r7, r4
 800049a:	4692      	mov	sl, r2
 800049c:	46b8      	mov	r8, r7
 800049e:	0d76      	lsrs	r6, r6, #21
 80004a0:	0fed      	lsrs	r5, r5, #31
 80004a2:	00c9      	lsls	r1, r1, #3
 80004a4:	4295      	cmp	r5, r2
 80004a6:	d100      	bne.n	80004aa <__aeabi_dadd+0x3e>
 80004a8:	e099      	b.n	80005de <__aeabi_dadd+0x172>
 80004aa:	464c      	mov	r4, r9
 80004ac:	1b34      	subs	r4, r6, r4
 80004ae:	46a4      	mov	ip, r4
 80004b0:	2c00      	cmp	r4, #0
 80004b2:	dc00      	bgt.n	80004b6 <__aeabi_dadd+0x4a>
 80004b4:	e07c      	b.n	80005b0 <__aeabi_dadd+0x144>
 80004b6:	464a      	mov	r2, r9
 80004b8:	2a00      	cmp	r2, #0
 80004ba:	d100      	bne.n	80004be <__aeabi_dadd+0x52>
 80004bc:	e0b8      	b.n	8000630 <__aeabi_dadd+0x1c4>
 80004be:	4ac5      	ldr	r2, [pc, #788]	; (80007d4 <__aeabi_dadd+0x368>)
 80004c0:	4296      	cmp	r6, r2
 80004c2:	d100      	bne.n	80004c6 <__aeabi_dadd+0x5a>
 80004c4:	e11c      	b.n	8000700 <__aeabi_dadd+0x294>
 80004c6:	2280      	movs	r2, #128	; 0x80
 80004c8:	003c      	movs	r4, r7
 80004ca:	0412      	lsls	r2, r2, #16
 80004cc:	4314      	orrs	r4, r2
 80004ce:	46a0      	mov	r8, r4
 80004d0:	4662      	mov	r2, ip
 80004d2:	2a38      	cmp	r2, #56	; 0x38
 80004d4:	dd00      	ble.n	80004d8 <__aeabi_dadd+0x6c>
 80004d6:	e161      	b.n	800079c <__aeabi_dadd+0x330>
 80004d8:	2a1f      	cmp	r2, #31
 80004da:	dd00      	ble.n	80004de <__aeabi_dadd+0x72>
 80004dc:	e1cc      	b.n	8000878 <__aeabi_dadd+0x40c>
 80004de:	4664      	mov	r4, ip
 80004e0:	2220      	movs	r2, #32
 80004e2:	1b12      	subs	r2, r2, r4
 80004e4:	4644      	mov	r4, r8
 80004e6:	4094      	lsls	r4, r2
 80004e8:	000f      	movs	r7, r1
 80004ea:	46a1      	mov	r9, r4
 80004ec:	4664      	mov	r4, ip
 80004ee:	4091      	lsls	r1, r2
 80004f0:	40e7      	lsrs	r7, r4
 80004f2:	464c      	mov	r4, r9
 80004f4:	1e4a      	subs	r2, r1, #1
 80004f6:	4191      	sbcs	r1, r2
 80004f8:	433c      	orrs	r4, r7
 80004fa:	4642      	mov	r2, r8
 80004fc:	4321      	orrs	r1, r4
 80004fe:	4664      	mov	r4, ip
 8000500:	40e2      	lsrs	r2, r4
 8000502:	1a80      	subs	r0, r0, r2
 8000504:	1a5c      	subs	r4, r3, r1
 8000506:	42a3      	cmp	r3, r4
 8000508:	419b      	sbcs	r3, r3
 800050a:	425f      	negs	r7, r3
 800050c:	1bc7      	subs	r7, r0, r7
 800050e:	023b      	lsls	r3, r7, #8
 8000510:	d400      	bmi.n	8000514 <__aeabi_dadd+0xa8>
 8000512:	e0d0      	b.n	80006b6 <__aeabi_dadd+0x24a>
 8000514:	027f      	lsls	r7, r7, #9
 8000516:	0a7f      	lsrs	r7, r7, #9
 8000518:	2f00      	cmp	r7, #0
 800051a:	d100      	bne.n	800051e <__aeabi_dadd+0xb2>
 800051c:	e0ff      	b.n	800071e <__aeabi_dadd+0x2b2>
 800051e:	0038      	movs	r0, r7
 8000520:	f001 fd6c 	bl	8001ffc <__clzsi2>
 8000524:	0001      	movs	r1, r0
 8000526:	3908      	subs	r1, #8
 8000528:	2320      	movs	r3, #32
 800052a:	0022      	movs	r2, r4
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	408f      	lsls	r7, r1
 8000530:	40da      	lsrs	r2, r3
 8000532:	408c      	lsls	r4, r1
 8000534:	4317      	orrs	r7, r2
 8000536:	42b1      	cmp	r1, r6
 8000538:	da00      	bge.n	800053c <__aeabi_dadd+0xd0>
 800053a:	e0ff      	b.n	800073c <__aeabi_dadd+0x2d0>
 800053c:	1b89      	subs	r1, r1, r6
 800053e:	1c4b      	adds	r3, r1, #1
 8000540:	2b1f      	cmp	r3, #31
 8000542:	dd00      	ble.n	8000546 <__aeabi_dadd+0xda>
 8000544:	e0a8      	b.n	8000698 <__aeabi_dadd+0x22c>
 8000546:	2220      	movs	r2, #32
 8000548:	0039      	movs	r1, r7
 800054a:	1ad2      	subs	r2, r2, r3
 800054c:	0020      	movs	r0, r4
 800054e:	4094      	lsls	r4, r2
 8000550:	4091      	lsls	r1, r2
 8000552:	40d8      	lsrs	r0, r3
 8000554:	1e62      	subs	r2, r4, #1
 8000556:	4194      	sbcs	r4, r2
 8000558:	40df      	lsrs	r7, r3
 800055a:	2600      	movs	r6, #0
 800055c:	4301      	orrs	r1, r0
 800055e:	430c      	orrs	r4, r1
 8000560:	0763      	lsls	r3, r4, #29
 8000562:	d009      	beq.n	8000578 <__aeabi_dadd+0x10c>
 8000564:	230f      	movs	r3, #15
 8000566:	4023      	ands	r3, r4
 8000568:	2b04      	cmp	r3, #4
 800056a:	d005      	beq.n	8000578 <__aeabi_dadd+0x10c>
 800056c:	1d23      	adds	r3, r4, #4
 800056e:	42a3      	cmp	r3, r4
 8000570:	41a4      	sbcs	r4, r4
 8000572:	4264      	negs	r4, r4
 8000574:	193f      	adds	r7, r7, r4
 8000576:	001c      	movs	r4, r3
 8000578:	023b      	lsls	r3, r7, #8
 800057a:	d400      	bmi.n	800057e <__aeabi_dadd+0x112>
 800057c:	e09e      	b.n	80006bc <__aeabi_dadd+0x250>
 800057e:	4b95      	ldr	r3, [pc, #596]	; (80007d4 <__aeabi_dadd+0x368>)
 8000580:	3601      	adds	r6, #1
 8000582:	429e      	cmp	r6, r3
 8000584:	d100      	bne.n	8000588 <__aeabi_dadd+0x11c>
 8000586:	e0b7      	b.n	80006f8 <__aeabi_dadd+0x28c>
 8000588:	4a93      	ldr	r2, [pc, #588]	; (80007d8 <__aeabi_dadd+0x36c>)
 800058a:	08e4      	lsrs	r4, r4, #3
 800058c:	4017      	ands	r7, r2
 800058e:	077b      	lsls	r3, r7, #29
 8000590:	0571      	lsls	r1, r6, #21
 8000592:	027f      	lsls	r7, r7, #9
 8000594:	4323      	orrs	r3, r4
 8000596:	0b3f      	lsrs	r7, r7, #12
 8000598:	0d4a      	lsrs	r2, r1, #21
 800059a:	0512      	lsls	r2, r2, #20
 800059c:	433a      	orrs	r2, r7
 800059e:	07ed      	lsls	r5, r5, #31
 80005a0:	432a      	orrs	r2, r5
 80005a2:	0018      	movs	r0, r3
 80005a4:	0011      	movs	r1, r2
 80005a6:	bce0      	pop	{r5, r6, r7}
 80005a8:	46ba      	mov	sl, r7
 80005aa:	46b1      	mov	r9, r6
 80005ac:	46a8      	mov	r8, r5
 80005ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b0:	2c00      	cmp	r4, #0
 80005b2:	d04b      	beq.n	800064c <__aeabi_dadd+0x1e0>
 80005b4:	464c      	mov	r4, r9
 80005b6:	1ba4      	subs	r4, r4, r6
 80005b8:	46a4      	mov	ip, r4
 80005ba:	2e00      	cmp	r6, #0
 80005bc:	d000      	beq.n	80005c0 <__aeabi_dadd+0x154>
 80005be:	e123      	b.n	8000808 <__aeabi_dadd+0x39c>
 80005c0:	0004      	movs	r4, r0
 80005c2:	431c      	orrs	r4, r3
 80005c4:	d100      	bne.n	80005c8 <__aeabi_dadd+0x15c>
 80005c6:	e1af      	b.n	8000928 <__aeabi_dadd+0x4bc>
 80005c8:	4662      	mov	r2, ip
 80005ca:	1e54      	subs	r4, r2, #1
 80005cc:	2a01      	cmp	r2, #1
 80005ce:	d100      	bne.n	80005d2 <__aeabi_dadd+0x166>
 80005d0:	e215      	b.n	80009fe <__aeabi_dadd+0x592>
 80005d2:	4d80      	ldr	r5, [pc, #512]	; (80007d4 <__aeabi_dadd+0x368>)
 80005d4:	45ac      	cmp	ip, r5
 80005d6:	d100      	bne.n	80005da <__aeabi_dadd+0x16e>
 80005d8:	e1c8      	b.n	800096c <__aeabi_dadd+0x500>
 80005da:	46a4      	mov	ip, r4
 80005dc:	e11b      	b.n	8000816 <__aeabi_dadd+0x3aa>
 80005de:	464a      	mov	r2, r9
 80005e0:	1ab2      	subs	r2, r6, r2
 80005e2:	4694      	mov	ip, r2
 80005e4:	2a00      	cmp	r2, #0
 80005e6:	dc00      	bgt.n	80005ea <__aeabi_dadd+0x17e>
 80005e8:	e0ac      	b.n	8000744 <__aeabi_dadd+0x2d8>
 80005ea:	464a      	mov	r2, r9
 80005ec:	2a00      	cmp	r2, #0
 80005ee:	d043      	beq.n	8000678 <__aeabi_dadd+0x20c>
 80005f0:	4a78      	ldr	r2, [pc, #480]	; (80007d4 <__aeabi_dadd+0x368>)
 80005f2:	4296      	cmp	r6, r2
 80005f4:	d100      	bne.n	80005f8 <__aeabi_dadd+0x18c>
 80005f6:	e1af      	b.n	8000958 <__aeabi_dadd+0x4ec>
 80005f8:	2280      	movs	r2, #128	; 0x80
 80005fa:	003c      	movs	r4, r7
 80005fc:	0412      	lsls	r2, r2, #16
 80005fe:	4314      	orrs	r4, r2
 8000600:	46a0      	mov	r8, r4
 8000602:	4662      	mov	r2, ip
 8000604:	2a38      	cmp	r2, #56	; 0x38
 8000606:	dc67      	bgt.n	80006d8 <__aeabi_dadd+0x26c>
 8000608:	2a1f      	cmp	r2, #31
 800060a:	dc00      	bgt.n	800060e <__aeabi_dadd+0x1a2>
 800060c:	e15f      	b.n	80008ce <__aeabi_dadd+0x462>
 800060e:	4647      	mov	r7, r8
 8000610:	3a20      	subs	r2, #32
 8000612:	40d7      	lsrs	r7, r2
 8000614:	4662      	mov	r2, ip
 8000616:	2a20      	cmp	r2, #32
 8000618:	d005      	beq.n	8000626 <__aeabi_dadd+0x1ba>
 800061a:	4664      	mov	r4, ip
 800061c:	2240      	movs	r2, #64	; 0x40
 800061e:	1b12      	subs	r2, r2, r4
 8000620:	4644      	mov	r4, r8
 8000622:	4094      	lsls	r4, r2
 8000624:	4321      	orrs	r1, r4
 8000626:	1e4a      	subs	r2, r1, #1
 8000628:	4191      	sbcs	r1, r2
 800062a:	000c      	movs	r4, r1
 800062c:	433c      	orrs	r4, r7
 800062e:	e057      	b.n	80006e0 <__aeabi_dadd+0x274>
 8000630:	003a      	movs	r2, r7
 8000632:	430a      	orrs	r2, r1
 8000634:	d100      	bne.n	8000638 <__aeabi_dadd+0x1cc>
 8000636:	e105      	b.n	8000844 <__aeabi_dadd+0x3d8>
 8000638:	0022      	movs	r2, r4
 800063a:	3a01      	subs	r2, #1
 800063c:	2c01      	cmp	r4, #1
 800063e:	d100      	bne.n	8000642 <__aeabi_dadd+0x1d6>
 8000640:	e182      	b.n	8000948 <__aeabi_dadd+0x4dc>
 8000642:	4c64      	ldr	r4, [pc, #400]	; (80007d4 <__aeabi_dadd+0x368>)
 8000644:	45a4      	cmp	ip, r4
 8000646:	d05b      	beq.n	8000700 <__aeabi_dadd+0x294>
 8000648:	4694      	mov	ip, r2
 800064a:	e741      	b.n	80004d0 <__aeabi_dadd+0x64>
 800064c:	4c63      	ldr	r4, [pc, #396]	; (80007dc <__aeabi_dadd+0x370>)
 800064e:	1c77      	adds	r7, r6, #1
 8000650:	4227      	tst	r7, r4
 8000652:	d000      	beq.n	8000656 <__aeabi_dadd+0x1ea>
 8000654:	e0c4      	b.n	80007e0 <__aeabi_dadd+0x374>
 8000656:	0004      	movs	r4, r0
 8000658:	431c      	orrs	r4, r3
 800065a:	2e00      	cmp	r6, #0
 800065c:	d000      	beq.n	8000660 <__aeabi_dadd+0x1f4>
 800065e:	e169      	b.n	8000934 <__aeabi_dadd+0x4c8>
 8000660:	2c00      	cmp	r4, #0
 8000662:	d100      	bne.n	8000666 <__aeabi_dadd+0x1fa>
 8000664:	e1bf      	b.n	80009e6 <__aeabi_dadd+0x57a>
 8000666:	4644      	mov	r4, r8
 8000668:	430c      	orrs	r4, r1
 800066a:	d000      	beq.n	800066e <__aeabi_dadd+0x202>
 800066c:	e1d0      	b.n	8000a10 <__aeabi_dadd+0x5a4>
 800066e:	0742      	lsls	r2, r0, #29
 8000670:	08db      	lsrs	r3, r3, #3
 8000672:	4313      	orrs	r3, r2
 8000674:	08c0      	lsrs	r0, r0, #3
 8000676:	e029      	b.n	80006cc <__aeabi_dadd+0x260>
 8000678:	003a      	movs	r2, r7
 800067a:	430a      	orrs	r2, r1
 800067c:	d100      	bne.n	8000680 <__aeabi_dadd+0x214>
 800067e:	e170      	b.n	8000962 <__aeabi_dadd+0x4f6>
 8000680:	4662      	mov	r2, ip
 8000682:	4664      	mov	r4, ip
 8000684:	3a01      	subs	r2, #1
 8000686:	2c01      	cmp	r4, #1
 8000688:	d100      	bne.n	800068c <__aeabi_dadd+0x220>
 800068a:	e0e0      	b.n	800084e <__aeabi_dadd+0x3e2>
 800068c:	4c51      	ldr	r4, [pc, #324]	; (80007d4 <__aeabi_dadd+0x368>)
 800068e:	45a4      	cmp	ip, r4
 8000690:	d100      	bne.n	8000694 <__aeabi_dadd+0x228>
 8000692:	e161      	b.n	8000958 <__aeabi_dadd+0x4ec>
 8000694:	4694      	mov	ip, r2
 8000696:	e7b4      	b.n	8000602 <__aeabi_dadd+0x196>
 8000698:	003a      	movs	r2, r7
 800069a:	391f      	subs	r1, #31
 800069c:	40ca      	lsrs	r2, r1
 800069e:	0011      	movs	r1, r2
 80006a0:	2b20      	cmp	r3, #32
 80006a2:	d003      	beq.n	80006ac <__aeabi_dadd+0x240>
 80006a4:	2240      	movs	r2, #64	; 0x40
 80006a6:	1ad3      	subs	r3, r2, r3
 80006a8:	409f      	lsls	r7, r3
 80006aa:	433c      	orrs	r4, r7
 80006ac:	1e63      	subs	r3, r4, #1
 80006ae:	419c      	sbcs	r4, r3
 80006b0:	2700      	movs	r7, #0
 80006b2:	2600      	movs	r6, #0
 80006b4:	430c      	orrs	r4, r1
 80006b6:	0763      	lsls	r3, r4, #29
 80006b8:	d000      	beq.n	80006bc <__aeabi_dadd+0x250>
 80006ba:	e753      	b.n	8000564 <__aeabi_dadd+0xf8>
 80006bc:	46b4      	mov	ip, r6
 80006be:	08e4      	lsrs	r4, r4, #3
 80006c0:	077b      	lsls	r3, r7, #29
 80006c2:	4323      	orrs	r3, r4
 80006c4:	08f8      	lsrs	r0, r7, #3
 80006c6:	4a43      	ldr	r2, [pc, #268]	; (80007d4 <__aeabi_dadd+0x368>)
 80006c8:	4594      	cmp	ip, r2
 80006ca:	d01d      	beq.n	8000708 <__aeabi_dadd+0x29c>
 80006cc:	4662      	mov	r2, ip
 80006ce:	0307      	lsls	r7, r0, #12
 80006d0:	0552      	lsls	r2, r2, #21
 80006d2:	0b3f      	lsrs	r7, r7, #12
 80006d4:	0d52      	lsrs	r2, r2, #21
 80006d6:	e760      	b.n	800059a <__aeabi_dadd+0x12e>
 80006d8:	4644      	mov	r4, r8
 80006da:	430c      	orrs	r4, r1
 80006dc:	1e62      	subs	r2, r4, #1
 80006de:	4194      	sbcs	r4, r2
 80006e0:	18e4      	adds	r4, r4, r3
 80006e2:	429c      	cmp	r4, r3
 80006e4:	419b      	sbcs	r3, r3
 80006e6:	425f      	negs	r7, r3
 80006e8:	183f      	adds	r7, r7, r0
 80006ea:	023b      	lsls	r3, r7, #8
 80006ec:	d5e3      	bpl.n	80006b6 <__aeabi_dadd+0x24a>
 80006ee:	4b39      	ldr	r3, [pc, #228]	; (80007d4 <__aeabi_dadd+0x368>)
 80006f0:	3601      	adds	r6, #1
 80006f2:	429e      	cmp	r6, r3
 80006f4:	d000      	beq.n	80006f8 <__aeabi_dadd+0x28c>
 80006f6:	e0b5      	b.n	8000864 <__aeabi_dadd+0x3f8>
 80006f8:	0032      	movs	r2, r6
 80006fa:	2700      	movs	r7, #0
 80006fc:	2300      	movs	r3, #0
 80006fe:	e74c      	b.n	800059a <__aeabi_dadd+0x12e>
 8000700:	0742      	lsls	r2, r0, #29
 8000702:	08db      	lsrs	r3, r3, #3
 8000704:	4313      	orrs	r3, r2
 8000706:	08c0      	lsrs	r0, r0, #3
 8000708:	001a      	movs	r2, r3
 800070a:	4302      	orrs	r2, r0
 800070c:	d100      	bne.n	8000710 <__aeabi_dadd+0x2a4>
 800070e:	e1e1      	b.n	8000ad4 <__aeabi_dadd+0x668>
 8000710:	2780      	movs	r7, #128	; 0x80
 8000712:	033f      	lsls	r7, r7, #12
 8000714:	4307      	orrs	r7, r0
 8000716:	033f      	lsls	r7, r7, #12
 8000718:	4a2e      	ldr	r2, [pc, #184]	; (80007d4 <__aeabi_dadd+0x368>)
 800071a:	0b3f      	lsrs	r7, r7, #12
 800071c:	e73d      	b.n	800059a <__aeabi_dadd+0x12e>
 800071e:	0020      	movs	r0, r4
 8000720:	f001 fc6c 	bl	8001ffc <__clzsi2>
 8000724:	0001      	movs	r1, r0
 8000726:	3118      	adds	r1, #24
 8000728:	291f      	cmp	r1, #31
 800072a:	dc00      	bgt.n	800072e <__aeabi_dadd+0x2c2>
 800072c:	e6fc      	b.n	8000528 <__aeabi_dadd+0xbc>
 800072e:	3808      	subs	r0, #8
 8000730:	4084      	lsls	r4, r0
 8000732:	0027      	movs	r7, r4
 8000734:	2400      	movs	r4, #0
 8000736:	42b1      	cmp	r1, r6
 8000738:	db00      	blt.n	800073c <__aeabi_dadd+0x2d0>
 800073a:	e6ff      	b.n	800053c <__aeabi_dadd+0xd0>
 800073c:	4a26      	ldr	r2, [pc, #152]	; (80007d8 <__aeabi_dadd+0x36c>)
 800073e:	1a76      	subs	r6, r6, r1
 8000740:	4017      	ands	r7, r2
 8000742:	e70d      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000744:	2a00      	cmp	r2, #0
 8000746:	d02f      	beq.n	80007a8 <__aeabi_dadd+0x33c>
 8000748:	464a      	mov	r2, r9
 800074a:	1b92      	subs	r2, r2, r6
 800074c:	4694      	mov	ip, r2
 800074e:	2e00      	cmp	r6, #0
 8000750:	d100      	bne.n	8000754 <__aeabi_dadd+0x2e8>
 8000752:	e0ad      	b.n	80008b0 <__aeabi_dadd+0x444>
 8000754:	4a1f      	ldr	r2, [pc, #124]	; (80007d4 <__aeabi_dadd+0x368>)
 8000756:	4591      	cmp	r9, r2
 8000758:	d100      	bne.n	800075c <__aeabi_dadd+0x2f0>
 800075a:	e10f      	b.n	800097c <__aeabi_dadd+0x510>
 800075c:	2280      	movs	r2, #128	; 0x80
 800075e:	0412      	lsls	r2, r2, #16
 8000760:	4310      	orrs	r0, r2
 8000762:	4662      	mov	r2, ip
 8000764:	2a38      	cmp	r2, #56	; 0x38
 8000766:	dd00      	ble.n	800076a <__aeabi_dadd+0x2fe>
 8000768:	e10f      	b.n	800098a <__aeabi_dadd+0x51e>
 800076a:	2a1f      	cmp	r2, #31
 800076c:	dd00      	ble.n	8000770 <__aeabi_dadd+0x304>
 800076e:	e180      	b.n	8000a72 <__aeabi_dadd+0x606>
 8000770:	4664      	mov	r4, ip
 8000772:	2220      	movs	r2, #32
 8000774:	001e      	movs	r6, r3
 8000776:	1b12      	subs	r2, r2, r4
 8000778:	4667      	mov	r7, ip
 800077a:	0004      	movs	r4, r0
 800077c:	4093      	lsls	r3, r2
 800077e:	4094      	lsls	r4, r2
 8000780:	40fe      	lsrs	r6, r7
 8000782:	1e5a      	subs	r2, r3, #1
 8000784:	4193      	sbcs	r3, r2
 8000786:	40f8      	lsrs	r0, r7
 8000788:	4334      	orrs	r4, r6
 800078a:	431c      	orrs	r4, r3
 800078c:	4480      	add	r8, r0
 800078e:	1864      	adds	r4, r4, r1
 8000790:	428c      	cmp	r4, r1
 8000792:	41bf      	sbcs	r7, r7
 8000794:	427f      	negs	r7, r7
 8000796:	464e      	mov	r6, r9
 8000798:	4447      	add	r7, r8
 800079a:	e7a6      	b.n	80006ea <__aeabi_dadd+0x27e>
 800079c:	4642      	mov	r2, r8
 800079e:	430a      	orrs	r2, r1
 80007a0:	0011      	movs	r1, r2
 80007a2:	1e4a      	subs	r2, r1, #1
 80007a4:	4191      	sbcs	r1, r2
 80007a6:	e6ad      	b.n	8000504 <__aeabi_dadd+0x98>
 80007a8:	4c0c      	ldr	r4, [pc, #48]	; (80007dc <__aeabi_dadd+0x370>)
 80007aa:	1c72      	adds	r2, r6, #1
 80007ac:	4222      	tst	r2, r4
 80007ae:	d000      	beq.n	80007b2 <__aeabi_dadd+0x346>
 80007b0:	e0a1      	b.n	80008f6 <__aeabi_dadd+0x48a>
 80007b2:	0002      	movs	r2, r0
 80007b4:	431a      	orrs	r2, r3
 80007b6:	2e00      	cmp	r6, #0
 80007b8:	d000      	beq.n	80007bc <__aeabi_dadd+0x350>
 80007ba:	e0fa      	b.n	80009b2 <__aeabi_dadd+0x546>
 80007bc:	2a00      	cmp	r2, #0
 80007be:	d100      	bne.n	80007c2 <__aeabi_dadd+0x356>
 80007c0:	e145      	b.n	8000a4e <__aeabi_dadd+0x5e2>
 80007c2:	003a      	movs	r2, r7
 80007c4:	430a      	orrs	r2, r1
 80007c6:	d000      	beq.n	80007ca <__aeabi_dadd+0x35e>
 80007c8:	e146      	b.n	8000a58 <__aeabi_dadd+0x5ec>
 80007ca:	0742      	lsls	r2, r0, #29
 80007cc:	08db      	lsrs	r3, r3, #3
 80007ce:	4313      	orrs	r3, r2
 80007d0:	08c0      	lsrs	r0, r0, #3
 80007d2:	e77b      	b.n	80006cc <__aeabi_dadd+0x260>
 80007d4:	000007ff 	.word	0x000007ff
 80007d8:	ff7fffff 	.word	0xff7fffff
 80007dc:	000007fe 	.word	0x000007fe
 80007e0:	4647      	mov	r7, r8
 80007e2:	1a5c      	subs	r4, r3, r1
 80007e4:	1bc2      	subs	r2, r0, r7
 80007e6:	42a3      	cmp	r3, r4
 80007e8:	41bf      	sbcs	r7, r7
 80007ea:	427f      	negs	r7, r7
 80007ec:	46b9      	mov	r9, r7
 80007ee:	0017      	movs	r7, r2
 80007f0:	464a      	mov	r2, r9
 80007f2:	1abf      	subs	r7, r7, r2
 80007f4:	023a      	lsls	r2, r7, #8
 80007f6:	d500      	bpl.n	80007fa <__aeabi_dadd+0x38e>
 80007f8:	e08d      	b.n	8000916 <__aeabi_dadd+0x4aa>
 80007fa:	0023      	movs	r3, r4
 80007fc:	433b      	orrs	r3, r7
 80007fe:	d000      	beq.n	8000802 <__aeabi_dadd+0x396>
 8000800:	e68a      	b.n	8000518 <__aeabi_dadd+0xac>
 8000802:	2000      	movs	r0, #0
 8000804:	2500      	movs	r5, #0
 8000806:	e761      	b.n	80006cc <__aeabi_dadd+0x260>
 8000808:	4cb4      	ldr	r4, [pc, #720]	; (8000adc <__aeabi_dadd+0x670>)
 800080a:	45a1      	cmp	r9, r4
 800080c:	d100      	bne.n	8000810 <__aeabi_dadd+0x3a4>
 800080e:	e0ad      	b.n	800096c <__aeabi_dadd+0x500>
 8000810:	2480      	movs	r4, #128	; 0x80
 8000812:	0424      	lsls	r4, r4, #16
 8000814:	4320      	orrs	r0, r4
 8000816:	4664      	mov	r4, ip
 8000818:	2c38      	cmp	r4, #56	; 0x38
 800081a:	dc3d      	bgt.n	8000898 <__aeabi_dadd+0x42c>
 800081c:	4662      	mov	r2, ip
 800081e:	2c1f      	cmp	r4, #31
 8000820:	dd00      	ble.n	8000824 <__aeabi_dadd+0x3b8>
 8000822:	e0b7      	b.n	8000994 <__aeabi_dadd+0x528>
 8000824:	2520      	movs	r5, #32
 8000826:	001e      	movs	r6, r3
 8000828:	1b2d      	subs	r5, r5, r4
 800082a:	0004      	movs	r4, r0
 800082c:	40ab      	lsls	r3, r5
 800082e:	40ac      	lsls	r4, r5
 8000830:	40d6      	lsrs	r6, r2
 8000832:	40d0      	lsrs	r0, r2
 8000834:	4642      	mov	r2, r8
 8000836:	1e5d      	subs	r5, r3, #1
 8000838:	41ab      	sbcs	r3, r5
 800083a:	4334      	orrs	r4, r6
 800083c:	1a12      	subs	r2, r2, r0
 800083e:	4690      	mov	r8, r2
 8000840:	4323      	orrs	r3, r4
 8000842:	e02c      	b.n	800089e <__aeabi_dadd+0x432>
 8000844:	0742      	lsls	r2, r0, #29
 8000846:	08db      	lsrs	r3, r3, #3
 8000848:	4313      	orrs	r3, r2
 800084a:	08c0      	lsrs	r0, r0, #3
 800084c:	e73b      	b.n	80006c6 <__aeabi_dadd+0x25a>
 800084e:	185c      	adds	r4, r3, r1
 8000850:	429c      	cmp	r4, r3
 8000852:	419b      	sbcs	r3, r3
 8000854:	4440      	add	r0, r8
 8000856:	425b      	negs	r3, r3
 8000858:	18c7      	adds	r7, r0, r3
 800085a:	2601      	movs	r6, #1
 800085c:	023b      	lsls	r3, r7, #8
 800085e:	d400      	bmi.n	8000862 <__aeabi_dadd+0x3f6>
 8000860:	e729      	b.n	80006b6 <__aeabi_dadd+0x24a>
 8000862:	2602      	movs	r6, #2
 8000864:	4a9e      	ldr	r2, [pc, #632]	; (8000ae0 <__aeabi_dadd+0x674>)
 8000866:	0863      	lsrs	r3, r4, #1
 8000868:	4017      	ands	r7, r2
 800086a:	2201      	movs	r2, #1
 800086c:	4014      	ands	r4, r2
 800086e:	431c      	orrs	r4, r3
 8000870:	07fb      	lsls	r3, r7, #31
 8000872:	431c      	orrs	r4, r3
 8000874:	087f      	lsrs	r7, r7, #1
 8000876:	e673      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000878:	4644      	mov	r4, r8
 800087a:	3a20      	subs	r2, #32
 800087c:	40d4      	lsrs	r4, r2
 800087e:	4662      	mov	r2, ip
 8000880:	2a20      	cmp	r2, #32
 8000882:	d005      	beq.n	8000890 <__aeabi_dadd+0x424>
 8000884:	4667      	mov	r7, ip
 8000886:	2240      	movs	r2, #64	; 0x40
 8000888:	1bd2      	subs	r2, r2, r7
 800088a:	4647      	mov	r7, r8
 800088c:	4097      	lsls	r7, r2
 800088e:	4339      	orrs	r1, r7
 8000890:	1e4a      	subs	r2, r1, #1
 8000892:	4191      	sbcs	r1, r2
 8000894:	4321      	orrs	r1, r4
 8000896:	e635      	b.n	8000504 <__aeabi_dadd+0x98>
 8000898:	4303      	orrs	r3, r0
 800089a:	1e58      	subs	r0, r3, #1
 800089c:	4183      	sbcs	r3, r0
 800089e:	1acc      	subs	r4, r1, r3
 80008a0:	42a1      	cmp	r1, r4
 80008a2:	41bf      	sbcs	r7, r7
 80008a4:	4643      	mov	r3, r8
 80008a6:	427f      	negs	r7, r7
 80008a8:	4655      	mov	r5, sl
 80008aa:	464e      	mov	r6, r9
 80008ac:	1bdf      	subs	r7, r3, r7
 80008ae:	e62e      	b.n	800050e <__aeabi_dadd+0xa2>
 80008b0:	0002      	movs	r2, r0
 80008b2:	431a      	orrs	r2, r3
 80008b4:	d100      	bne.n	80008b8 <__aeabi_dadd+0x44c>
 80008b6:	e0bd      	b.n	8000a34 <__aeabi_dadd+0x5c8>
 80008b8:	4662      	mov	r2, ip
 80008ba:	4664      	mov	r4, ip
 80008bc:	3a01      	subs	r2, #1
 80008be:	2c01      	cmp	r4, #1
 80008c0:	d100      	bne.n	80008c4 <__aeabi_dadd+0x458>
 80008c2:	e0e5      	b.n	8000a90 <__aeabi_dadd+0x624>
 80008c4:	4c85      	ldr	r4, [pc, #532]	; (8000adc <__aeabi_dadd+0x670>)
 80008c6:	45a4      	cmp	ip, r4
 80008c8:	d058      	beq.n	800097c <__aeabi_dadd+0x510>
 80008ca:	4694      	mov	ip, r2
 80008cc:	e749      	b.n	8000762 <__aeabi_dadd+0x2f6>
 80008ce:	4664      	mov	r4, ip
 80008d0:	2220      	movs	r2, #32
 80008d2:	1b12      	subs	r2, r2, r4
 80008d4:	4644      	mov	r4, r8
 80008d6:	4094      	lsls	r4, r2
 80008d8:	000f      	movs	r7, r1
 80008da:	46a1      	mov	r9, r4
 80008dc:	4664      	mov	r4, ip
 80008de:	4091      	lsls	r1, r2
 80008e0:	40e7      	lsrs	r7, r4
 80008e2:	464c      	mov	r4, r9
 80008e4:	1e4a      	subs	r2, r1, #1
 80008e6:	4191      	sbcs	r1, r2
 80008e8:	433c      	orrs	r4, r7
 80008ea:	4642      	mov	r2, r8
 80008ec:	430c      	orrs	r4, r1
 80008ee:	4661      	mov	r1, ip
 80008f0:	40ca      	lsrs	r2, r1
 80008f2:	1880      	adds	r0, r0, r2
 80008f4:	e6f4      	b.n	80006e0 <__aeabi_dadd+0x274>
 80008f6:	4c79      	ldr	r4, [pc, #484]	; (8000adc <__aeabi_dadd+0x670>)
 80008f8:	42a2      	cmp	r2, r4
 80008fa:	d100      	bne.n	80008fe <__aeabi_dadd+0x492>
 80008fc:	e6fd      	b.n	80006fa <__aeabi_dadd+0x28e>
 80008fe:	1859      	adds	r1, r3, r1
 8000900:	4299      	cmp	r1, r3
 8000902:	419b      	sbcs	r3, r3
 8000904:	4440      	add	r0, r8
 8000906:	425f      	negs	r7, r3
 8000908:	19c7      	adds	r7, r0, r7
 800090a:	07fc      	lsls	r4, r7, #31
 800090c:	0849      	lsrs	r1, r1, #1
 800090e:	0016      	movs	r6, r2
 8000910:	430c      	orrs	r4, r1
 8000912:	087f      	lsrs	r7, r7, #1
 8000914:	e6cf      	b.n	80006b6 <__aeabi_dadd+0x24a>
 8000916:	1acc      	subs	r4, r1, r3
 8000918:	42a1      	cmp	r1, r4
 800091a:	41bf      	sbcs	r7, r7
 800091c:	4643      	mov	r3, r8
 800091e:	427f      	negs	r7, r7
 8000920:	1a18      	subs	r0, r3, r0
 8000922:	4655      	mov	r5, sl
 8000924:	1bc7      	subs	r7, r0, r7
 8000926:	e5f7      	b.n	8000518 <__aeabi_dadd+0xac>
 8000928:	08c9      	lsrs	r1, r1, #3
 800092a:	077b      	lsls	r3, r7, #29
 800092c:	4655      	mov	r5, sl
 800092e:	430b      	orrs	r3, r1
 8000930:	08f8      	lsrs	r0, r7, #3
 8000932:	e6c8      	b.n	80006c6 <__aeabi_dadd+0x25a>
 8000934:	2c00      	cmp	r4, #0
 8000936:	d000      	beq.n	800093a <__aeabi_dadd+0x4ce>
 8000938:	e081      	b.n	8000a3e <__aeabi_dadd+0x5d2>
 800093a:	4643      	mov	r3, r8
 800093c:	430b      	orrs	r3, r1
 800093e:	d115      	bne.n	800096c <__aeabi_dadd+0x500>
 8000940:	2080      	movs	r0, #128	; 0x80
 8000942:	2500      	movs	r5, #0
 8000944:	0300      	lsls	r0, r0, #12
 8000946:	e6e3      	b.n	8000710 <__aeabi_dadd+0x2a4>
 8000948:	1a5c      	subs	r4, r3, r1
 800094a:	42a3      	cmp	r3, r4
 800094c:	419b      	sbcs	r3, r3
 800094e:	1bc7      	subs	r7, r0, r7
 8000950:	425b      	negs	r3, r3
 8000952:	2601      	movs	r6, #1
 8000954:	1aff      	subs	r7, r7, r3
 8000956:	e5da      	b.n	800050e <__aeabi_dadd+0xa2>
 8000958:	0742      	lsls	r2, r0, #29
 800095a:	08db      	lsrs	r3, r3, #3
 800095c:	4313      	orrs	r3, r2
 800095e:	08c0      	lsrs	r0, r0, #3
 8000960:	e6d2      	b.n	8000708 <__aeabi_dadd+0x29c>
 8000962:	0742      	lsls	r2, r0, #29
 8000964:	08db      	lsrs	r3, r3, #3
 8000966:	4313      	orrs	r3, r2
 8000968:	08c0      	lsrs	r0, r0, #3
 800096a:	e6ac      	b.n	80006c6 <__aeabi_dadd+0x25a>
 800096c:	4643      	mov	r3, r8
 800096e:	4642      	mov	r2, r8
 8000970:	08c9      	lsrs	r1, r1, #3
 8000972:	075b      	lsls	r3, r3, #29
 8000974:	4655      	mov	r5, sl
 8000976:	430b      	orrs	r3, r1
 8000978:	08d0      	lsrs	r0, r2, #3
 800097a:	e6c5      	b.n	8000708 <__aeabi_dadd+0x29c>
 800097c:	4643      	mov	r3, r8
 800097e:	4642      	mov	r2, r8
 8000980:	075b      	lsls	r3, r3, #29
 8000982:	08c9      	lsrs	r1, r1, #3
 8000984:	430b      	orrs	r3, r1
 8000986:	08d0      	lsrs	r0, r2, #3
 8000988:	e6be      	b.n	8000708 <__aeabi_dadd+0x29c>
 800098a:	4303      	orrs	r3, r0
 800098c:	001c      	movs	r4, r3
 800098e:	1e63      	subs	r3, r4, #1
 8000990:	419c      	sbcs	r4, r3
 8000992:	e6fc      	b.n	800078e <__aeabi_dadd+0x322>
 8000994:	0002      	movs	r2, r0
 8000996:	3c20      	subs	r4, #32
 8000998:	40e2      	lsrs	r2, r4
 800099a:	0014      	movs	r4, r2
 800099c:	4662      	mov	r2, ip
 800099e:	2a20      	cmp	r2, #32
 80009a0:	d003      	beq.n	80009aa <__aeabi_dadd+0x53e>
 80009a2:	2540      	movs	r5, #64	; 0x40
 80009a4:	1aad      	subs	r5, r5, r2
 80009a6:	40a8      	lsls	r0, r5
 80009a8:	4303      	orrs	r3, r0
 80009aa:	1e58      	subs	r0, r3, #1
 80009ac:	4183      	sbcs	r3, r0
 80009ae:	4323      	orrs	r3, r4
 80009b0:	e775      	b.n	800089e <__aeabi_dadd+0x432>
 80009b2:	2a00      	cmp	r2, #0
 80009b4:	d0e2      	beq.n	800097c <__aeabi_dadd+0x510>
 80009b6:	003a      	movs	r2, r7
 80009b8:	430a      	orrs	r2, r1
 80009ba:	d0cd      	beq.n	8000958 <__aeabi_dadd+0x4ec>
 80009bc:	0742      	lsls	r2, r0, #29
 80009be:	08db      	lsrs	r3, r3, #3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	2280      	movs	r2, #128	; 0x80
 80009c4:	08c0      	lsrs	r0, r0, #3
 80009c6:	0312      	lsls	r2, r2, #12
 80009c8:	4210      	tst	r0, r2
 80009ca:	d006      	beq.n	80009da <__aeabi_dadd+0x56e>
 80009cc:	08fc      	lsrs	r4, r7, #3
 80009ce:	4214      	tst	r4, r2
 80009d0:	d103      	bne.n	80009da <__aeabi_dadd+0x56e>
 80009d2:	0020      	movs	r0, r4
 80009d4:	08cb      	lsrs	r3, r1, #3
 80009d6:	077a      	lsls	r2, r7, #29
 80009d8:	4313      	orrs	r3, r2
 80009da:	0f5a      	lsrs	r2, r3, #29
 80009dc:	00db      	lsls	r3, r3, #3
 80009de:	0752      	lsls	r2, r2, #29
 80009e0:	08db      	lsrs	r3, r3, #3
 80009e2:	4313      	orrs	r3, r2
 80009e4:	e690      	b.n	8000708 <__aeabi_dadd+0x29c>
 80009e6:	4643      	mov	r3, r8
 80009e8:	430b      	orrs	r3, r1
 80009ea:	d100      	bne.n	80009ee <__aeabi_dadd+0x582>
 80009ec:	e709      	b.n	8000802 <__aeabi_dadd+0x396>
 80009ee:	4643      	mov	r3, r8
 80009f0:	4642      	mov	r2, r8
 80009f2:	08c9      	lsrs	r1, r1, #3
 80009f4:	075b      	lsls	r3, r3, #29
 80009f6:	4655      	mov	r5, sl
 80009f8:	430b      	orrs	r3, r1
 80009fa:	08d0      	lsrs	r0, r2, #3
 80009fc:	e666      	b.n	80006cc <__aeabi_dadd+0x260>
 80009fe:	1acc      	subs	r4, r1, r3
 8000a00:	42a1      	cmp	r1, r4
 8000a02:	4189      	sbcs	r1, r1
 8000a04:	1a3f      	subs	r7, r7, r0
 8000a06:	4249      	negs	r1, r1
 8000a08:	4655      	mov	r5, sl
 8000a0a:	2601      	movs	r6, #1
 8000a0c:	1a7f      	subs	r7, r7, r1
 8000a0e:	e57e      	b.n	800050e <__aeabi_dadd+0xa2>
 8000a10:	4642      	mov	r2, r8
 8000a12:	1a5c      	subs	r4, r3, r1
 8000a14:	1a87      	subs	r7, r0, r2
 8000a16:	42a3      	cmp	r3, r4
 8000a18:	4192      	sbcs	r2, r2
 8000a1a:	4252      	negs	r2, r2
 8000a1c:	1abf      	subs	r7, r7, r2
 8000a1e:	023a      	lsls	r2, r7, #8
 8000a20:	d53d      	bpl.n	8000a9e <__aeabi_dadd+0x632>
 8000a22:	1acc      	subs	r4, r1, r3
 8000a24:	42a1      	cmp	r1, r4
 8000a26:	4189      	sbcs	r1, r1
 8000a28:	4643      	mov	r3, r8
 8000a2a:	4249      	negs	r1, r1
 8000a2c:	1a1f      	subs	r7, r3, r0
 8000a2e:	4655      	mov	r5, sl
 8000a30:	1a7f      	subs	r7, r7, r1
 8000a32:	e595      	b.n	8000560 <__aeabi_dadd+0xf4>
 8000a34:	077b      	lsls	r3, r7, #29
 8000a36:	08c9      	lsrs	r1, r1, #3
 8000a38:	430b      	orrs	r3, r1
 8000a3a:	08f8      	lsrs	r0, r7, #3
 8000a3c:	e643      	b.n	80006c6 <__aeabi_dadd+0x25a>
 8000a3e:	4644      	mov	r4, r8
 8000a40:	08db      	lsrs	r3, r3, #3
 8000a42:	430c      	orrs	r4, r1
 8000a44:	d130      	bne.n	8000aa8 <__aeabi_dadd+0x63c>
 8000a46:	0742      	lsls	r2, r0, #29
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	08c0      	lsrs	r0, r0, #3
 8000a4c:	e65c      	b.n	8000708 <__aeabi_dadd+0x29c>
 8000a4e:	077b      	lsls	r3, r7, #29
 8000a50:	08c9      	lsrs	r1, r1, #3
 8000a52:	430b      	orrs	r3, r1
 8000a54:	08f8      	lsrs	r0, r7, #3
 8000a56:	e639      	b.n	80006cc <__aeabi_dadd+0x260>
 8000a58:	185c      	adds	r4, r3, r1
 8000a5a:	429c      	cmp	r4, r3
 8000a5c:	419b      	sbcs	r3, r3
 8000a5e:	4440      	add	r0, r8
 8000a60:	425b      	negs	r3, r3
 8000a62:	18c7      	adds	r7, r0, r3
 8000a64:	023b      	lsls	r3, r7, #8
 8000a66:	d400      	bmi.n	8000a6a <__aeabi_dadd+0x5fe>
 8000a68:	e625      	b.n	80006b6 <__aeabi_dadd+0x24a>
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ae0 <__aeabi_dadd+0x674>)
 8000a6c:	2601      	movs	r6, #1
 8000a6e:	401f      	ands	r7, r3
 8000a70:	e621      	b.n	80006b6 <__aeabi_dadd+0x24a>
 8000a72:	0004      	movs	r4, r0
 8000a74:	3a20      	subs	r2, #32
 8000a76:	40d4      	lsrs	r4, r2
 8000a78:	4662      	mov	r2, ip
 8000a7a:	2a20      	cmp	r2, #32
 8000a7c:	d004      	beq.n	8000a88 <__aeabi_dadd+0x61c>
 8000a7e:	2240      	movs	r2, #64	; 0x40
 8000a80:	4666      	mov	r6, ip
 8000a82:	1b92      	subs	r2, r2, r6
 8000a84:	4090      	lsls	r0, r2
 8000a86:	4303      	orrs	r3, r0
 8000a88:	1e5a      	subs	r2, r3, #1
 8000a8a:	4193      	sbcs	r3, r2
 8000a8c:	431c      	orrs	r4, r3
 8000a8e:	e67e      	b.n	800078e <__aeabi_dadd+0x322>
 8000a90:	185c      	adds	r4, r3, r1
 8000a92:	428c      	cmp	r4, r1
 8000a94:	4189      	sbcs	r1, r1
 8000a96:	4440      	add	r0, r8
 8000a98:	4249      	negs	r1, r1
 8000a9a:	1847      	adds	r7, r0, r1
 8000a9c:	e6dd      	b.n	800085a <__aeabi_dadd+0x3ee>
 8000a9e:	0023      	movs	r3, r4
 8000aa0:	433b      	orrs	r3, r7
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x63a>
 8000aa4:	e6ad      	b.n	8000802 <__aeabi_dadd+0x396>
 8000aa6:	e606      	b.n	80006b6 <__aeabi_dadd+0x24a>
 8000aa8:	0744      	lsls	r4, r0, #29
 8000aaa:	4323      	orrs	r3, r4
 8000aac:	2480      	movs	r4, #128	; 0x80
 8000aae:	08c0      	lsrs	r0, r0, #3
 8000ab0:	0324      	lsls	r4, r4, #12
 8000ab2:	4220      	tst	r0, r4
 8000ab4:	d008      	beq.n	8000ac8 <__aeabi_dadd+0x65c>
 8000ab6:	4642      	mov	r2, r8
 8000ab8:	08d6      	lsrs	r6, r2, #3
 8000aba:	4226      	tst	r6, r4
 8000abc:	d104      	bne.n	8000ac8 <__aeabi_dadd+0x65c>
 8000abe:	4655      	mov	r5, sl
 8000ac0:	0030      	movs	r0, r6
 8000ac2:	08cb      	lsrs	r3, r1, #3
 8000ac4:	0751      	lsls	r1, r2, #29
 8000ac6:	430b      	orrs	r3, r1
 8000ac8:	0f5a      	lsrs	r2, r3, #29
 8000aca:	00db      	lsls	r3, r3, #3
 8000acc:	08db      	lsrs	r3, r3, #3
 8000ace:	0752      	lsls	r2, r2, #29
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	e619      	b.n	8000708 <__aeabi_dadd+0x29c>
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	4a01      	ldr	r2, [pc, #4]	; (8000adc <__aeabi_dadd+0x670>)
 8000ad8:	001f      	movs	r7, r3
 8000ada:	e55e      	b.n	800059a <__aeabi_dadd+0x12e>
 8000adc:	000007ff 	.word	0x000007ff
 8000ae0:	ff7fffff 	.word	0xff7fffff

08000ae4 <__aeabi_ddiv>:
 8000ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ae6:	4657      	mov	r7, sl
 8000ae8:	464e      	mov	r6, r9
 8000aea:	4645      	mov	r5, r8
 8000aec:	46de      	mov	lr, fp
 8000aee:	b5e0      	push	{r5, r6, r7, lr}
 8000af0:	4681      	mov	r9, r0
 8000af2:	0005      	movs	r5, r0
 8000af4:	030c      	lsls	r4, r1, #12
 8000af6:	0048      	lsls	r0, r1, #1
 8000af8:	4692      	mov	sl, r2
 8000afa:	001f      	movs	r7, r3
 8000afc:	b085      	sub	sp, #20
 8000afe:	0b24      	lsrs	r4, r4, #12
 8000b00:	0d40      	lsrs	r0, r0, #21
 8000b02:	0fce      	lsrs	r6, r1, #31
 8000b04:	2800      	cmp	r0, #0
 8000b06:	d100      	bne.n	8000b0a <__aeabi_ddiv+0x26>
 8000b08:	e156      	b.n	8000db8 <__aeabi_ddiv+0x2d4>
 8000b0a:	4bd4      	ldr	r3, [pc, #848]	; (8000e5c <__aeabi_ddiv+0x378>)
 8000b0c:	4298      	cmp	r0, r3
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_ddiv+0x2e>
 8000b10:	e172      	b.n	8000df8 <__aeabi_ddiv+0x314>
 8000b12:	0f6b      	lsrs	r3, r5, #29
 8000b14:	00e4      	lsls	r4, r4, #3
 8000b16:	431c      	orrs	r4, r3
 8000b18:	2380      	movs	r3, #128	; 0x80
 8000b1a:	041b      	lsls	r3, r3, #16
 8000b1c:	4323      	orrs	r3, r4
 8000b1e:	4698      	mov	r8, r3
 8000b20:	4bcf      	ldr	r3, [pc, #828]	; (8000e60 <__aeabi_ddiv+0x37c>)
 8000b22:	00ed      	lsls	r5, r5, #3
 8000b24:	469b      	mov	fp, r3
 8000b26:	2300      	movs	r3, #0
 8000b28:	4699      	mov	r9, r3
 8000b2a:	4483      	add	fp, r0
 8000b2c:	9300      	str	r3, [sp, #0]
 8000b2e:	033c      	lsls	r4, r7, #12
 8000b30:	007b      	lsls	r3, r7, #1
 8000b32:	4650      	mov	r0, sl
 8000b34:	0b24      	lsrs	r4, r4, #12
 8000b36:	0d5b      	lsrs	r3, r3, #21
 8000b38:	0fff      	lsrs	r7, r7, #31
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d100      	bne.n	8000b40 <__aeabi_ddiv+0x5c>
 8000b3e:	e11f      	b.n	8000d80 <__aeabi_ddiv+0x29c>
 8000b40:	4ac6      	ldr	r2, [pc, #792]	; (8000e5c <__aeabi_ddiv+0x378>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d100      	bne.n	8000b48 <__aeabi_ddiv+0x64>
 8000b46:	e162      	b.n	8000e0e <__aeabi_ddiv+0x32a>
 8000b48:	49c5      	ldr	r1, [pc, #788]	; (8000e60 <__aeabi_ddiv+0x37c>)
 8000b4a:	0f42      	lsrs	r2, r0, #29
 8000b4c:	468c      	mov	ip, r1
 8000b4e:	00e4      	lsls	r4, r4, #3
 8000b50:	4659      	mov	r1, fp
 8000b52:	4314      	orrs	r4, r2
 8000b54:	2280      	movs	r2, #128	; 0x80
 8000b56:	4463      	add	r3, ip
 8000b58:	0412      	lsls	r2, r2, #16
 8000b5a:	1acb      	subs	r3, r1, r3
 8000b5c:	4314      	orrs	r4, r2
 8000b5e:	469b      	mov	fp, r3
 8000b60:	00c2      	lsls	r2, r0, #3
 8000b62:	2000      	movs	r0, #0
 8000b64:	0033      	movs	r3, r6
 8000b66:	407b      	eors	r3, r7
 8000b68:	469a      	mov	sl, r3
 8000b6a:	464b      	mov	r3, r9
 8000b6c:	2b0f      	cmp	r3, #15
 8000b6e:	d827      	bhi.n	8000bc0 <__aeabi_ddiv+0xdc>
 8000b70:	49bc      	ldr	r1, [pc, #752]	; (8000e64 <__aeabi_ddiv+0x380>)
 8000b72:	009b      	lsls	r3, r3, #2
 8000b74:	58cb      	ldr	r3, [r1, r3]
 8000b76:	469f      	mov	pc, r3
 8000b78:	46b2      	mov	sl, r6
 8000b7a:	9b00      	ldr	r3, [sp, #0]
 8000b7c:	2b02      	cmp	r3, #2
 8000b7e:	d016      	beq.n	8000bae <__aeabi_ddiv+0xca>
 8000b80:	2b03      	cmp	r3, #3
 8000b82:	d100      	bne.n	8000b86 <__aeabi_ddiv+0xa2>
 8000b84:	e28e      	b.n	80010a4 <__aeabi_ddiv+0x5c0>
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d000      	beq.n	8000b8c <__aeabi_ddiv+0xa8>
 8000b8a:	e0d9      	b.n	8000d40 <__aeabi_ddiv+0x25c>
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	2400      	movs	r4, #0
 8000b90:	2500      	movs	r5, #0
 8000b92:	4652      	mov	r2, sl
 8000b94:	051b      	lsls	r3, r3, #20
 8000b96:	4323      	orrs	r3, r4
 8000b98:	07d2      	lsls	r2, r2, #31
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	0028      	movs	r0, r5
 8000b9e:	0019      	movs	r1, r3
 8000ba0:	b005      	add	sp, #20
 8000ba2:	bcf0      	pop	{r4, r5, r6, r7}
 8000ba4:	46bb      	mov	fp, r7
 8000ba6:	46b2      	mov	sl, r6
 8000ba8:	46a9      	mov	r9, r5
 8000baa:	46a0      	mov	r8, r4
 8000bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bae:	2400      	movs	r4, #0
 8000bb0:	2500      	movs	r5, #0
 8000bb2:	4baa      	ldr	r3, [pc, #680]	; (8000e5c <__aeabi_ddiv+0x378>)
 8000bb4:	e7ed      	b.n	8000b92 <__aeabi_ddiv+0xae>
 8000bb6:	46ba      	mov	sl, r7
 8000bb8:	46a0      	mov	r8, r4
 8000bba:	0015      	movs	r5, r2
 8000bbc:	9000      	str	r0, [sp, #0]
 8000bbe:	e7dc      	b.n	8000b7a <__aeabi_ddiv+0x96>
 8000bc0:	4544      	cmp	r4, r8
 8000bc2:	d200      	bcs.n	8000bc6 <__aeabi_ddiv+0xe2>
 8000bc4:	e1c7      	b.n	8000f56 <__aeabi_ddiv+0x472>
 8000bc6:	d100      	bne.n	8000bca <__aeabi_ddiv+0xe6>
 8000bc8:	e1c2      	b.n	8000f50 <__aeabi_ddiv+0x46c>
 8000bca:	2301      	movs	r3, #1
 8000bcc:	425b      	negs	r3, r3
 8000bce:	469c      	mov	ip, r3
 8000bd0:	002e      	movs	r6, r5
 8000bd2:	4640      	mov	r0, r8
 8000bd4:	2500      	movs	r5, #0
 8000bd6:	44e3      	add	fp, ip
 8000bd8:	0223      	lsls	r3, r4, #8
 8000bda:	0e14      	lsrs	r4, r2, #24
 8000bdc:	431c      	orrs	r4, r3
 8000bde:	0c1b      	lsrs	r3, r3, #16
 8000be0:	4699      	mov	r9, r3
 8000be2:	0423      	lsls	r3, r4, #16
 8000be4:	0c1f      	lsrs	r7, r3, #16
 8000be6:	0212      	lsls	r2, r2, #8
 8000be8:	4649      	mov	r1, r9
 8000bea:	9200      	str	r2, [sp, #0]
 8000bec:	9701      	str	r7, [sp, #4]
 8000bee:	f7ff fb0f 	bl	8000210 <__aeabi_uidivmod>
 8000bf2:	0002      	movs	r2, r0
 8000bf4:	437a      	muls	r2, r7
 8000bf6:	040b      	lsls	r3, r1, #16
 8000bf8:	0c31      	lsrs	r1, r6, #16
 8000bfa:	4680      	mov	r8, r0
 8000bfc:	4319      	orrs	r1, r3
 8000bfe:	428a      	cmp	r2, r1
 8000c00:	d907      	bls.n	8000c12 <__aeabi_ddiv+0x12e>
 8000c02:	2301      	movs	r3, #1
 8000c04:	425b      	negs	r3, r3
 8000c06:	469c      	mov	ip, r3
 8000c08:	1909      	adds	r1, r1, r4
 8000c0a:	44e0      	add	r8, ip
 8000c0c:	428c      	cmp	r4, r1
 8000c0e:	d800      	bhi.n	8000c12 <__aeabi_ddiv+0x12e>
 8000c10:	e207      	b.n	8001022 <__aeabi_ddiv+0x53e>
 8000c12:	1a88      	subs	r0, r1, r2
 8000c14:	4649      	mov	r1, r9
 8000c16:	f7ff fafb 	bl	8000210 <__aeabi_uidivmod>
 8000c1a:	0409      	lsls	r1, r1, #16
 8000c1c:	468c      	mov	ip, r1
 8000c1e:	0431      	lsls	r1, r6, #16
 8000c20:	4666      	mov	r6, ip
 8000c22:	9a01      	ldr	r2, [sp, #4]
 8000c24:	0c09      	lsrs	r1, r1, #16
 8000c26:	4342      	muls	r2, r0
 8000c28:	0003      	movs	r3, r0
 8000c2a:	4331      	orrs	r1, r6
 8000c2c:	428a      	cmp	r2, r1
 8000c2e:	d904      	bls.n	8000c3a <__aeabi_ddiv+0x156>
 8000c30:	1909      	adds	r1, r1, r4
 8000c32:	3b01      	subs	r3, #1
 8000c34:	428c      	cmp	r4, r1
 8000c36:	d800      	bhi.n	8000c3a <__aeabi_ddiv+0x156>
 8000c38:	e1ed      	b.n	8001016 <__aeabi_ddiv+0x532>
 8000c3a:	1a88      	subs	r0, r1, r2
 8000c3c:	4642      	mov	r2, r8
 8000c3e:	0412      	lsls	r2, r2, #16
 8000c40:	431a      	orrs	r2, r3
 8000c42:	4690      	mov	r8, r2
 8000c44:	4641      	mov	r1, r8
 8000c46:	9b00      	ldr	r3, [sp, #0]
 8000c48:	040e      	lsls	r6, r1, #16
 8000c4a:	0c1b      	lsrs	r3, r3, #16
 8000c4c:	001f      	movs	r7, r3
 8000c4e:	9302      	str	r3, [sp, #8]
 8000c50:	9b00      	ldr	r3, [sp, #0]
 8000c52:	0c36      	lsrs	r6, r6, #16
 8000c54:	041b      	lsls	r3, r3, #16
 8000c56:	0c19      	lsrs	r1, r3, #16
 8000c58:	000b      	movs	r3, r1
 8000c5a:	4373      	muls	r3, r6
 8000c5c:	0c12      	lsrs	r2, r2, #16
 8000c5e:	437e      	muls	r6, r7
 8000c60:	9103      	str	r1, [sp, #12]
 8000c62:	4351      	muls	r1, r2
 8000c64:	437a      	muls	r2, r7
 8000c66:	0c1f      	lsrs	r7, r3, #16
 8000c68:	46bc      	mov	ip, r7
 8000c6a:	1876      	adds	r6, r6, r1
 8000c6c:	4466      	add	r6, ip
 8000c6e:	42b1      	cmp	r1, r6
 8000c70:	d903      	bls.n	8000c7a <__aeabi_ddiv+0x196>
 8000c72:	2180      	movs	r1, #128	; 0x80
 8000c74:	0249      	lsls	r1, r1, #9
 8000c76:	468c      	mov	ip, r1
 8000c78:	4462      	add	r2, ip
 8000c7a:	0c31      	lsrs	r1, r6, #16
 8000c7c:	188a      	adds	r2, r1, r2
 8000c7e:	0431      	lsls	r1, r6, #16
 8000c80:	041e      	lsls	r6, r3, #16
 8000c82:	0c36      	lsrs	r6, r6, #16
 8000c84:	198e      	adds	r6, r1, r6
 8000c86:	4290      	cmp	r0, r2
 8000c88:	d302      	bcc.n	8000c90 <__aeabi_ddiv+0x1ac>
 8000c8a:	d112      	bne.n	8000cb2 <__aeabi_ddiv+0x1ce>
 8000c8c:	42b5      	cmp	r5, r6
 8000c8e:	d210      	bcs.n	8000cb2 <__aeabi_ddiv+0x1ce>
 8000c90:	4643      	mov	r3, r8
 8000c92:	1e59      	subs	r1, r3, #1
 8000c94:	9b00      	ldr	r3, [sp, #0]
 8000c96:	469c      	mov	ip, r3
 8000c98:	4465      	add	r5, ip
 8000c9a:	001f      	movs	r7, r3
 8000c9c:	429d      	cmp	r5, r3
 8000c9e:	419b      	sbcs	r3, r3
 8000ca0:	425b      	negs	r3, r3
 8000ca2:	191b      	adds	r3, r3, r4
 8000ca4:	18c0      	adds	r0, r0, r3
 8000ca6:	4284      	cmp	r4, r0
 8000ca8:	d200      	bcs.n	8000cac <__aeabi_ddiv+0x1c8>
 8000caa:	e1a0      	b.n	8000fee <__aeabi_ddiv+0x50a>
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_ddiv+0x1cc>
 8000cae:	e19b      	b.n	8000fe8 <__aeabi_ddiv+0x504>
 8000cb0:	4688      	mov	r8, r1
 8000cb2:	1bae      	subs	r6, r5, r6
 8000cb4:	42b5      	cmp	r5, r6
 8000cb6:	41ad      	sbcs	r5, r5
 8000cb8:	1a80      	subs	r0, r0, r2
 8000cba:	426d      	negs	r5, r5
 8000cbc:	1b40      	subs	r0, r0, r5
 8000cbe:	4284      	cmp	r4, r0
 8000cc0:	d100      	bne.n	8000cc4 <__aeabi_ddiv+0x1e0>
 8000cc2:	e1d5      	b.n	8001070 <__aeabi_ddiv+0x58c>
 8000cc4:	4649      	mov	r1, r9
 8000cc6:	f7ff faa3 	bl	8000210 <__aeabi_uidivmod>
 8000cca:	9a01      	ldr	r2, [sp, #4]
 8000ccc:	040b      	lsls	r3, r1, #16
 8000cce:	4342      	muls	r2, r0
 8000cd0:	0c31      	lsrs	r1, r6, #16
 8000cd2:	0005      	movs	r5, r0
 8000cd4:	4319      	orrs	r1, r3
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	d900      	bls.n	8000cdc <__aeabi_ddiv+0x1f8>
 8000cda:	e16c      	b.n	8000fb6 <__aeabi_ddiv+0x4d2>
 8000cdc:	1a88      	subs	r0, r1, r2
 8000cde:	4649      	mov	r1, r9
 8000ce0:	f7ff fa96 	bl	8000210 <__aeabi_uidivmod>
 8000ce4:	9a01      	ldr	r2, [sp, #4]
 8000ce6:	0436      	lsls	r6, r6, #16
 8000ce8:	4342      	muls	r2, r0
 8000cea:	0409      	lsls	r1, r1, #16
 8000cec:	0c36      	lsrs	r6, r6, #16
 8000cee:	0003      	movs	r3, r0
 8000cf0:	430e      	orrs	r6, r1
 8000cf2:	42b2      	cmp	r2, r6
 8000cf4:	d900      	bls.n	8000cf8 <__aeabi_ddiv+0x214>
 8000cf6:	e153      	b.n	8000fa0 <__aeabi_ddiv+0x4bc>
 8000cf8:	9803      	ldr	r0, [sp, #12]
 8000cfa:	1ab6      	subs	r6, r6, r2
 8000cfc:	0002      	movs	r2, r0
 8000cfe:	042d      	lsls	r5, r5, #16
 8000d00:	431d      	orrs	r5, r3
 8000d02:	9f02      	ldr	r7, [sp, #8]
 8000d04:	042b      	lsls	r3, r5, #16
 8000d06:	0c1b      	lsrs	r3, r3, #16
 8000d08:	435a      	muls	r2, r3
 8000d0a:	437b      	muls	r3, r7
 8000d0c:	469c      	mov	ip, r3
 8000d0e:	0c29      	lsrs	r1, r5, #16
 8000d10:	4348      	muls	r0, r1
 8000d12:	0c13      	lsrs	r3, r2, #16
 8000d14:	4484      	add	ip, r0
 8000d16:	4463      	add	r3, ip
 8000d18:	4379      	muls	r1, r7
 8000d1a:	4298      	cmp	r0, r3
 8000d1c:	d903      	bls.n	8000d26 <__aeabi_ddiv+0x242>
 8000d1e:	2080      	movs	r0, #128	; 0x80
 8000d20:	0240      	lsls	r0, r0, #9
 8000d22:	4684      	mov	ip, r0
 8000d24:	4461      	add	r1, ip
 8000d26:	0c18      	lsrs	r0, r3, #16
 8000d28:	0412      	lsls	r2, r2, #16
 8000d2a:	041b      	lsls	r3, r3, #16
 8000d2c:	0c12      	lsrs	r2, r2, #16
 8000d2e:	1841      	adds	r1, r0, r1
 8000d30:	189b      	adds	r3, r3, r2
 8000d32:	428e      	cmp	r6, r1
 8000d34:	d200      	bcs.n	8000d38 <__aeabi_ddiv+0x254>
 8000d36:	e0ff      	b.n	8000f38 <__aeabi_ddiv+0x454>
 8000d38:	d100      	bne.n	8000d3c <__aeabi_ddiv+0x258>
 8000d3a:	e0fa      	b.n	8000f32 <__aeabi_ddiv+0x44e>
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	431d      	orrs	r5, r3
 8000d40:	4a49      	ldr	r2, [pc, #292]	; (8000e68 <__aeabi_ddiv+0x384>)
 8000d42:	445a      	add	r2, fp
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	dc00      	bgt.n	8000d4a <__aeabi_ddiv+0x266>
 8000d48:	e0aa      	b.n	8000ea0 <__aeabi_ddiv+0x3bc>
 8000d4a:	076b      	lsls	r3, r5, #29
 8000d4c:	d000      	beq.n	8000d50 <__aeabi_ddiv+0x26c>
 8000d4e:	e13d      	b.n	8000fcc <__aeabi_ddiv+0x4e8>
 8000d50:	08ed      	lsrs	r5, r5, #3
 8000d52:	4643      	mov	r3, r8
 8000d54:	01db      	lsls	r3, r3, #7
 8000d56:	d506      	bpl.n	8000d66 <__aeabi_ddiv+0x282>
 8000d58:	4642      	mov	r2, r8
 8000d5a:	4b44      	ldr	r3, [pc, #272]	; (8000e6c <__aeabi_ddiv+0x388>)
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	4690      	mov	r8, r2
 8000d60:	2280      	movs	r2, #128	; 0x80
 8000d62:	00d2      	lsls	r2, r2, #3
 8000d64:	445a      	add	r2, fp
 8000d66:	4b42      	ldr	r3, [pc, #264]	; (8000e70 <__aeabi_ddiv+0x38c>)
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	dd00      	ble.n	8000d6e <__aeabi_ddiv+0x28a>
 8000d6c:	e71f      	b.n	8000bae <__aeabi_ddiv+0xca>
 8000d6e:	4643      	mov	r3, r8
 8000d70:	075b      	lsls	r3, r3, #29
 8000d72:	431d      	orrs	r5, r3
 8000d74:	4643      	mov	r3, r8
 8000d76:	0552      	lsls	r2, r2, #21
 8000d78:	025c      	lsls	r4, r3, #9
 8000d7a:	0b24      	lsrs	r4, r4, #12
 8000d7c:	0d53      	lsrs	r3, r2, #21
 8000d7e:	e708      	b.n	8000b92 <__aeabi_ddiv+0xae>
 8000d80:	4652      	mov	r2, sl
 8000d82:	4322      	orrs	r2, r4
 8000d84:	d100      	bne.n	8000d88 <__aeabi_ddiv+0x2a4>
 8000d86:	e07b      	b.n	8000e80 <__aeabi_ddiv+0x39c>
 8000d88:	2c00      	cmp	r4, #0
 8000d8a:	d100      	bne.n	8000d8e <__aeabi_ddiv+0x2aa>
 8000d8c:	e0fa      	b.n	8000f84 <__aeabi_ddiv+0x4a0>
 8000d8e:	0020      	movs	r0, r4
 8000d90:	f001 f934 	bl	8001ffc <__clzsi2>
 8000d94:	0002      	movs	r2, r0
 8000d96:	3a0b      	subs	r2, #11
 8000d98:	231d      	movs	r3, #29
 8000d9a:	0001      	movs	r1, r0
 8000d9c:	1a9b      	subs	r3, r3, r2
 8000d9e:	4652      	mov	r2, sl
 8000da0:	3908      	subs	r1, #8
 8000da2:	40da      	lsrs	r2, r3
 8000da4:	408c      	lsls	r4, r1
 8000da6:	4314      	orrs	r4, r2
 8000da8:	4652      	mov	r2, sl
 8000daa:	408a      	lsls	r2, r1
 8000dac:	4b31      	ldr	r3, [pc, #196]	; (8000e74 <__aeabi_ddiv+0x390>)
 8000dae:	4458      	add	r0, fp
 8000db0:	469b      	mov	fp, r3
 8000db2:	4483      	add	fp, r0
 8000db4:	2000      	movs	r0, #0
 8000db6:	e6d5      	b.n	8000b64 <__aeabi_ddiv+0x80>
 8000db8:	464b      	mov	r3, r9
 8000dba:	4323      	orrs	r3, r4
 8000dbc:	4698      	mov	r8, r3
 8000dbe:	d044      	beq.n	8000e4a <__aeabi_ddiv+0x366>
 8000dc0:	2c00      	cmp	r4, #0
 8000dc2:	d100      	bne.n	8000dc6 <__aeabi_ddiv+0x2e2>
 8000dc4:	e0ce      	b.n	8000f64 <__aeabi_ddiv+0x480>
 8000dc6:	0020      	movs	r0, r4
 8000dc8:	f001 f918 	bl	8001ffc <__clzsi2>
 8000dcc:	0001      	movs	r1, r0
 8000dce:	0002      	movs	r2, r0
 8000dd0:	390b      	subs	r1, #11
 8000dd2:	231d      	movs	r3, #29
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	4649      	mov	r1, r9
 8000dd8:	0010      	movs	r0, r2
 8000dda:	40d9      	lsrs	r1, r3
 8000ddc:	3808      	subs	r0, #8
 8000dde:	4084      	lsls	r4, r0
 8000de0:	000b      	movs	r3, r1
 8000de2:	464d      	mov	r5, r9
 8000de4:	4323      	orrs	r3, r4
 8000de6:	4698      	mov	r8, r3
 8000de8:	4085      	lsls	r5, r0
 8000dea:	4823      	ldr	r0, [pc, #140]	; (8000e78 <__aeabi_ddiv+0x394>)
 8000dec:	1a83      	subs	r3, r0, r2
 8000dee:	469b      	mov	fp, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	4699      	mov	r9, r3
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	e69a      	b.n	8000b2e <__aeabi_ddiv+0x4a>
 8000df8:	464b      	mov	r3, r9
 8000dfa:	4323      	orrs	r3, r4
 8000dfc:	4698      	mov	r8, r3
 8000dfe:	d11d      	bne.n	8000e3c <__aeabi_ddiv+0x358>
 8000e00:	2308      	movs	r3, #8
 8000e02:	4699      	mov	r9, r3
 8000e04:	3b06      	subs	r3, #6
 8000e06:	2500      	movs	r5, #0
 8000e08:	4683      	mov	fp, r0
 8000e0a:	9300      	str	r3, [sp, #0]
 8000e0c:	e68f      	b.n	8000b2e <__aeabi_ddiv+0x4a>
 8000e0e:	4652      	mov	r2, sl
 8000e10:	4322      	orrs	r2, r4
 8000e12:	d109      	bne.n	8000e28 <__aeabi_ddiv+0x344>
 8000e14:	2302      	movs	r3, #2
 8000e16:	4649      	mov	r1, r9
 8000e18:	4319      	orrs	r1, r3
 8000e1a:	4b18      	ldr	r3, [pc, #96]	; (8000e7c <__aeabi_ddiv+0x398>)
 8000e1c:	4689      	mov	r9, r1
 8000e1e:	469c      	mov	ip, r3
 8000e20:	2400      	movs	r4, #0
 8000e22:	2002      	movs	r0, #2
 8000e24:	44e3      	add	fp, ip
 8000e26:	e69d      	b.n	8000b64 <__aeabi_ddiv+0x80>
 8000e28:	2303      	movs	r3, #3
 8000e2a:	464a      	mov	r2, r9
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <__aeabi_ddiv+0x398>)
 8000e30:	4691      	mov	r9, r2
 8000e32:	469c      	mov	ip, r3
 8000e34:	4652      	mov	r2, sl
 8000e36:	2003      	movs	r0, #3
 8000e38:	44e3      	add	fp, ip
 8000e3a:	e693      	b.n	8000b64 <__aeabi_ddiv+0x80>
 8000e3c:	230c      	movs	r3, #12
 8000e3e:	4699      	mov	r9, r3
 8000e40:	3b09      	subs	r3, #9
 8000e42:	46a0      	mov	r8, r4
 8000e44:	4683      	mov	fp, r0
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	e671      	b.n	8000b2e <__aeabi_ddiv+0x4a>
 8000e4a:	2304      	movs	r3, #4
 8000e4c:	4699      	mov	r9, r3
 8000e4e:	2300      	movs	r3, #0
 8000e50:	469b      	mov	fp, r3
 8000e52:	3301      	adds	r3, #1
 8000e54:	2500      	movs	r5, #0
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	e669      	b.n	8000b2e <__aeabi_ddiv+0x4a>
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	000007ff 	.word	0x000007ff
 8000e60:	fffffc01 	.word	0xfffffc01
 8000e64:	0800d8f4 	.word	0x0800d8f4
 8000e68:	000003ff 	.word	0x000003ff
 8000e6c:	feffffff 	.word	0xfeffffff
 8000e70:	000007fe 	.word	0x000007fe
 8000e74:	000003f3 	.word	0x000003f3
 8000e78:	fffffc0d 	.word	0xfffffc0d
 8000e7c:	fffff801 	.word	0xfffff801
 8000e80:	4649      	mov	r1, r9
 8000e82:	2301      	movs	r3, #1
 8000e84:	4319      	orrs	r1, r3
 8000e86:	4689      	mov	r9, r1
 8000e88:	2400      	movs	r4, #0
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	e66a      	b.n	8000b64 <__aeabi_ddiv+0x80>
 8000e8e:	2300      	movs	r3, #0
 8000e90:	2480      	movs	r4, #128	; 0x80
 8000e92:	469a      	mov	sl, r3
 8000e94:	2500      	movs	r5, #0
 8000e96:	4b8a      	ldr	r3, [pc, #552]	; (80010c0 <__aeabi_ddiv+0x5dc>)
 8000e98:	0324      	lsls	r4, r4, #12
 8000e9a:	e67a      	b.n	8000b92 <__aeabi_ddiv+0xae>
 8000e9c:	2501      	movs	r5, #1
 8000e9e:	426d      	negs	r5, r5
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	1a9b      	subs	r3, r3, r2
 8000ea4:	2b38      	cmp	r3, #56	; 0x38
 8000ea6:	dd00      	ble.n	8000eaa <__aeabi_ddiv+0x3c6>
 8000ea8:	e670      	b.n	8000b8c <__aeabi_ddiv+0xa8>
 8000eaa:	2b1f      	cmp	r3, #31
 8000eac:	dc00      	bgt.n	8000eb0 <__aeabi_ddiv+0x3cc>
 8000eae:	e0bf      	b.n	8001030 <__aeabi_ddiv+0x54c>
 8000eb0:	211f      	movs	r1, #31
 8000eb2:	4249      	negs	r1, r1
 8000eb4:	1a8a      	subs	r2, r1, r2
 8000eb6:	4641      	mov	r1, r8
 8000eb8:	40d1      	lsrs	r1, r2
 8000eba:	000a      	movs	r2, r1
 8000ebc:	2b20      	cmp	r3, #32
 8000ebe:	d004      	beq.n	8000eca <__aeabi_ddiv+0x3e6>
 8000ec0:	4641      	mov	r1, r8
 8000ec2:	4b80      	ldr	r3, [pc, #512]	; (80010c4 <__aeabi_ddiv+0x5e0>)
 8000ec4:	445b      	add	r3, fp
 8000ec6:	4099      	lsls	r1, r3
 8000ec8:	430d      	orrs	r5, r1
 8000eca:	1e6b      	subs	r3, r5, #1
 8000ecc:	419d      	sbcs	r5, r3
 8000ece:	2307      	movs	r3, #7
 8000ed0:	432a      	orrs	r2, r5
 8000ed2:	001d      	movs	r5, r3
 8000ed4:	2400      	movs	r4, #0
 8000ed6:	4015      	ands	r5, r2
 8000ed8:	4213      	tst	r3, r2
 8000eda:	d100      	bne.n	8000ede <__aeabi_ddiv+0x3fa>
 8000edc:	e0d4      	b.n	8001088 <__aeabi_ddiv+0x5a4>
 8000ede:	210f      	movs	r1, #15
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	4011      	ands	r1, r2
 8000ee4:	2904      	cmp	r1, #4
 8000ee6:	d100      	bne.n	8000eea <__aeabi_ddiv+0x406>
 8000ee8:	e0cb      	b.n	8001082 <__aeabi_ddiv+0x59e>
 8000eea:	1d11      	adds	r1, r2, #4
 8000eec:	4291      	cmp	r1, r2
 8000eee:	4192      	sbcs	r2, r2
 8000ef0:	4252      	negs	r2, r2
 8000ef2:	189b      	adds	r3, r3, r2
 8000ef4:	000a      	movs	r2, r1
 8000ef6:	0219      	lsls	r1, r3, #8
 8000ef8:	d400      	bmi.n	8000efc <__aeabi_ddiv+0x418>
 8000efa:	e0c2      	b.n	8001082 <__aeabi_ddiv+0x59e>
 8000efc:	2301      	movs	r3, #1
 8000efe:	2400      	movs	r4, #0
 8000f00:	2500      	movs	r5, #0
 8000f02:	e646      	b.n	8000b92 <__aeabi_ddiv+0xae>
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	4641      	mov	r1, r8
 8000f08:	031b      	lsls	r3, r3, #12
 8000f0a:	4219      	tst	r1, r3
 8000f0c:	d008      	beq.n	8000f20 <__aeabi_ddiv+0x43c>
 8000f0e:	421c      	tst	r4, r3
 8000f10:	d106      	bne.n	8000f20 <__aeabi_ddiv+0x43c>
 8000f12:	431c      	orrs	r4, r3
 8000f14:	0324      	lsls	r4, r4, #12
 8000f16:	46ba      	mov	sl, r7
 8000f18:	0015      	movs	r5, r2
 8000f1a:	4b69      	ldr	r3, [pc, #420]	; (80010c0 <__aeabi_ddiv+0x5dc>)
 8000f1c:	0b24      	lsrs	r4, r4, #12
 8000f1e:	e638      	b.n	8000b92 <__aeabi_ddiv+0xae>
 8000f20:	2480      	movs	r4, #128	; 0x80
 8000f22:	4643      	mov	r3, r8
 8000f24:	0324      	lsls	r4, r4, #12
 8000f26:	431c      	orrs	r4, r3
 8000f28:	0324      	lsls	r4, r4, #12
 8000f2a:	46b2      	mov	sl, r6
 8000f2c:	4b64      	ldr	r3, [pc, #400]	; (80010c0 <__aeabi_ddiv+0x5dc>)
 8000f2e:	0b24      	lsrs	r4, r4, #12
 8000f30:	e62f      	b.n	8000b92 <__aeabi_ddiv+0xae>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_ddiv+0x454>
 8000f36:	e703      	b.n	8000d40 <__aeabi_ddiv+0x25c>
 8000f38:	19a6      	adds	r6, r4, r6
 8000f3a:	1e68      	subs	r0, r5, #1
 8000f3c:	42a6      	cmp	r6, r4
 8000f3e:	d200      	bcs.n	8000f42 <__aeabi_ddiv+0x45e>
 8000f40:	e08d      	b.n	800105e <__aeabi_ddiv+0x57a>
 8000f42:	428e      	cmp	r6, r1
 8000f44:	d200      	bcs.n	8000f48 <__aeabi_ddiv+0x464>
 8000f46:	e0a3      	b.n	8001090 <__aeabi_ddiv+0x5ac>
 8000f48:	d100      	bne.n	8000f4c <__aeabi_ddiv+0x468>
 8000f4a:	e0b3      	b.n	80010b4 <__aeabi_ddiv+0x5d0>
 8000f4c:	0005      	movs	r5, r0
 8000f4e:	e6f5      	b.n	8000d3c <__aeabi_ddiv+0x258>
 8000f50:	42aa      	cmp	r2, r5
 8000f52:	d900      	bls.n	8000f56 <__aeabi_ddiv+0x472>
 8000f54:	e639      	b.n	8000bca <__aeabi_ddiv+0xe6>
 8000f56:	4643      	mov	r3, r8
 8000f58:	07de      	lsls	r6, r3, #31
 8000f5a:	0858      	lsrs	r0, r3, #1
 8000f5c:	086b      	lsrs	r3, r5, #1
 8000f5e:	431e      	orrs	r6, r3
 8000f60:	07ed      	lsls	r5, r5, #31
 8000f62:	e639      	b.n	8000bd8 <__aeabi_ddiv+0xf4>
 8000f64:	4648      	mov	r0, r9
 8000f66:	f001 f849 	bl	8001ffc <__clzsi2>
 8000f6a:	0001      	movs	r1, r0
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	3115      	adds	r1, #21
 8000f70:	3220      	adds	r2, #32
 8000f72:	291c      	cmp	r1, #28
 8000f74:	dc00      	bgt.n	8000f78 <__aeabi_ddiv+0x494>
 8000f76:	e72c      	b.n	8000dd2 <__aeabi_ddiv+0x2ee>
 8000f78:	464b      	mov	r3, r9
 8000f7a:	3808      	subs	r0, #8
 8000f7c:	4083      	lsls	r3, r0
 8000f7e:	2500      	movs	r5, #0
 8000f80:	4698      	mov	r8, r3
 8000f82:	e732      	b.n	8000dea <__aeabi_ddiv+0x306>
 8000f84:	f001 f83a 	bl	8001ffc <__clzsi2>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	001a      	movs	r2, r3
 8000f8c:	3215      	adds	r2, #21
 8000f8e:	3020      	adds	r0, #32
 8000f90:	2a1c      	cmp	r2, #28
 8000f92:	dc00      	bgt.n	8000f96 <__aeabi_ddiv+0x4b2>
 8000f94:	e700      	b.n	8000d98 <__aeabi_ddiv+0x2b4>
 8000f96:	4654      	mov	r4, sl
 8000f98:	3b08      	subs	r3, #8
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	409c      	lsls	r4, r3
 8000f9e:	e705      	b.n	8000dac <__aeabi_ddiv+0x2c8>
 8000fa0:	1936      	adds	r6, r6, r4
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	42b4      	cmp	r4, r6
 8000fa6:	d900      	bls.n	8000faa <__aeabi_ddiv+0x4c6>
 8000fa8:	e6a6      	b.n	8000cf8 <__aeabi_ddiv+0x214>
 8000faa:	42b2      	cmp	r2, r6
 8000fac:	d800      	bhi.n	8000fb0 <__aeabi_ddiv+0x4cc>
 8000fae:	e6a3      	b.n	8000cf8 <__aeabi_ddiv+0x214>
 8000fb0:	1e83      	subs	r3, r0, #2
 8000fb2:	1936      	adds	r6, r6, r4
 8000fb4:	e6a0      	b.n	8000cf8 <__aeabi_ddiv+0x214>
 8000fb6:	1909      	adds	r1, r1, r4
 8000fb8:	3d01      	subs	r5, #1
 8000fba:	428c      	cmp	r4, r1
 8000fbc:	d900      	bls.n	8000fc0 <__aeabi_ddiv+0x4dc>
 8000fbe:	e68d      	b.n	8000cdc <__aeabi_ddiv+0x1f8>
 8000fc0:	428a      	cmp	r2, r1
 8000fc2:	d800      	bhi.n	8000fc6 <__aeabi_ddiv+0x4e2>
 8000fc4:	e68a      	b.n	8000cdc <__aeabi_ddiv+0x1f8>
 8000fc6:	1e85      	subs	r5, r0, #2
 8000fc8:	1909      	adds	r1, r1, r4
 8000fca:	e687      	b.n	8000cdc <__aeabi_ddiv+0x1f8>
 8000fcc:	230f      	movs	r3, #15
 8000fce:	402b      	ands	r3, r5
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	d100      	bne.n	8000fd6 <__aeabi_ddiv+0x4f2>
 8000fd4:	e6bc      	b.n	8000d50 <__aeabi_ddiv+0x26c>
 8000fd6:	2305      	movs	r3, #5
 8000fd8:	425b      	negs	r3, r3
 8000fda:	42ab      	cmp	r3, r5
 8000fdc:	419b      	sbcs	r3, r3
 8000fde:	3504      	adds	r5, #4
 8000fe0:	425b      	negs	r3, r3
 8000fe2:	08ed      	lsrs	r5, r5, #3
 8000fe4:	4498      	add	r8, r3
 8000fe6:	e6b4      	b.n	8000d52 <__aeabi_ddiv+0x26e>
 8000fe8:	42af      	cmp	r7, r5
 8000fea:	d900      	bls.n	8000fee <__aeabi_ddiv+0x50a>
 8000fec:	e660      	b.n	8000cb0 <__aeabi_ddiv+0x1cc>
 8000fee:	4282      	cmp	r2, r0
 8000ff0:	d804      	bhi.n	8000ffc <__aeabi_ddiv+0x518>
 8000ff2:	d000      	beq.n	8000ff6 <__aeabi_ddiv+0x512>
 8000ff4:	e65c      	b.n	8000cb0 <__aeabi_ddiv+0x1cc>
 8000ff6:	42ae      	cmp	r6, r5
 8000ff8:	d800      	bhi.n	8000ffc <__aeabi_ddiv+0x518>
 8000ffa:	e659      	b.n	8000cb0 <__aeabi_ddiv+0x1cc>
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	425b      	negs	r3, r3
 8001000:	469c      	mov	ip, r3
 8001002:	9b00      	ldr	r3, [sp, #0]
 8001004:	44e0      	add	r8, ip
 8001006:	469c      	mov	ip, r3
 8001008:	4465      	add	r5, ip
 800100a:	429d      	cmp	r5, r3
 800100c:	419b      	sbcs	r3, r3
 800100e:	425b      	negs	r3, r3
 8001010:	191b      	adds	r3, r3, r4
 8001012:	18c0      	adds	r0, r0, r3
 8001014:	e64d      	b.n	8000cb2 <__aeabi_ddiv+0x1ce>
 8001016:	428a      	cmp	r2, r1
 8001018:	d800      	bhi.n	800101c <__aeabi_ddiv+0x538>
 800101a:	e60e      	b.n	8000c3a <__aeabi_ddiv+0x156>
 800101c:	1e83      	subs	r3, r0, #2
 800101e:	1909      	adds	r1, r1, r4
 8001020:	e60b      	b.n	8000c3a <__aeabi_ddiv+0x156>
 8001022:	428a      	cmp	r2, r1
 8001024:	d800      	bhi.n	8001028 <__aeabi_ddiv+0x544>
 8001026:	e5f4      	b.n	8000c12 <__aeabi_ddiv+0x12e>
 8001028:	1e83      	subs	r3, r0, #2
 800102a:	4698      	mov	r8, r3
 800102c:	1909      	adds	r1, r1, r4
 800102e:	e5f0      	b.n	8000c12 <__aeabi_ddiv+0x12e>
 8001030:	4925      	ldr	r1, [pc, #148]	; (80010c8 <__aeabi_ddiv+0x5e4>)
 8001032:	0028      	movs	r0, r5
 8001034:	4459      	add	r1, fp
 8001036:	408d      	lsls	r5, r1
 8001038:	4642      	mov	r2, r8
 800103a:	408a      	lsls	r2, r1
 800103c:	1e69      	subs	r1, r5, #1
 800103e:	418d      	sbcs	r5, r1
 8001040:	4641      	mov	r1, r8
 8001042:	40d8      	lsrs	r0, r3
 8001044:	40d9      	lsrs	r1, r3
 8001046:	4302      	orrs	r2, r0
 8001048:	432a      	orrs	r2, r5
 800104a:	000b      	movs	r3, r1
 800104c:	0751      	lsls	r1, r2, #29
 800104e:	d100      	bne.n	8001052 <__aeabi_ddiv+0x56e>
 8001050:	e751      	b.n	8000ef6 <__aeabi_ddiv+0x412>
 8001052:	210f      	movs	r1, #15
 8001054:	4011      	ands	r1, r2
 8001056:	2904      	cmp	r1, #4
 8001058:	d000      	beq.n	800105c <__aeabi_ddiv+0x578>
 800105a:	e746      	b.n	8000eea <__aeabi_ddiv+0x406>
 800105c:	e74b      	b.n	8000ef6 <__aeabi_ddiv+0x412>
 800105e:	0005      	movs	r5, r0
 8001060:	428e      	cmp	r6, r1
 8001062:	d000      	beq.n	8001066 <__aeabi_ddiv+0x582>
 8001064:	e66a      	b.n	8000d3c <__aeabi_ddiv+0x258>
 8001066:	9a00      	ldr	r2, [sp, #0]
 8001068:	4293      	cmp	r3, r2
 800106a:	d000      	beq.n	800106e <__aeabi_ddiv+0x58a>
 800106c:	e666      	b.n	8000d3c <__aeabi_ddiv+0x258>
 800106e:	e667      	b.n	8000d40 <__aeabi_ddiv+0x25c>
 8001070:	4a16      	ldr	r2, [pc, #88]	; (80010cc <__aeabi_ddiv+0x5e8>)
 8001072:	445a      	add	r2, fp
 8001074:	2a00      	cmp	r2, #0
 8001076:	dc00      	bgt.n	800107a <__aeabi_ddiv+0x596>
 8001078:	e710      	b.n	8000e9c <__aeabi_ddiv+0x3b8>
 800107a:	2301      	movs	r3, #1
 800107c:	2500      	movs	r5, #0
 800107e:	4498      	add	r8, r3
 8001080:	e667      	b.n	8000d52 <__aeabi_ddiv+0x26e>
 8001082:	075d      	lsls	r5, r3, #29
 8001084:	025b      	lsls	r3, r3, #9
 8001086:	0b1c      	lsrs	r4, r3, #12
 8001088:	08d2      	lsrs	r2, r2, #3
 800108a:	2300      	movs	r3, #0
 800108c:	4315      	orrs	r5, r2
 800108e:	e580      	b.n	8000b92 <__aeabi_ddiv+0xae>
 8001090:	9800      	ldr	r0, [sp, #0]
 8001092:	3d02      	subs	r5, #2
 8001094:	0042      	lsls	r2, r0, #1
 8001096:	4282      	cmp	r2, r0
 8001098:	41bf      	sbcs	r7, r7
 800109a:	427f      	negs	r7, r7
 800109c:	193c      	adds	r4, r7, r4
 800109e:	1936      	adds	r6, r6, r4
 80010a0:	9200      	str	r2, [sp, #0]
 80010a2:	e7dd      	b.n	8001060 <__aeabi_ddiv+0x57c>
 80010a4:	2480      	movs	r4, #128	; 0x80
 80010a6:	4643      	mov	r3, r8
 80010a8:	0324      	lsls	r4, r4, #12
 80010aa:	431c      	orrs	r4, r3
 80010ac:	0324      	lsls	r4, r4, #12
 80010ae:	4b04      	ldr	r3, [pc, #16]	; (80010c0 <__aeabi_ddiv+0x5dc>)
 80010b0:	0b24      	lsrs	r4, r4, #12
 80010b2:	e56e      	b.n	8000b92 <__aeabi_ddiv+0xae>
 80010b4:	9a00      	ldr	r2, [sp, #0]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d3ea      	bcc.n	8001090 <__aeabi_ddiv+0x5ac>
 80010ba:	0005      	movs	r5, r0
 80010bc:	e7d3      	b.n	8001066 <__aeabi_ddiv+0x582>
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	000007ff 	.word	0x000007ff
 80010c4:	0000043e 	.word	0x0000043e
 80010c8:	0000041e 	.word	0x0000041e
 80010cc:	000003ff 	.word	0x000003ff

080010d0 <__eqdf2>:
 80010d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010d2:	464e      	mov	r6, r9
 80010d4:	4645      	mov	r5, r8
 80010d6:	46de      	mov	lr, fp
 80010d8:	4657      	mov	r7, sl
 80010da:	4690      	mov	r8, r2
 80010dc:	b5e0      	push	{r5, r6, r7, lr}
 80010de:	0017      	movs	r7, r2
 80010e0:	031a      	lsls	r2, r3, #12
 80010e2:	0b12      	lsrs	r2, r2, #12
 80010e4:	0005      	movs	r5, r0
 80010e6:	4684      	mov	ip, r0
 80010e8:	4819      	ldr	r0, [pc, #100]	; (8001150 <__eqdf2+0x80>)
 80010ea:	030e      	lsls	r6, r1, #12
 80010ec:	004c      	lsls	r4, r1, #1
 80010ee:	4691      	mov	r9, r2
 80010f0:	005a      	lsls	r2, r3, #1
 80010f2:	0fdb      	lsrs	r3, r3, #31
 80010f4:	469b      	mov	fp, r3
 80010f6:	0b36      	lsrs	r6, r6, #12
 80010f8:	0d64      	lsrs	r4, r4, #21
 80010fa:	0fc9      	lsrs	r1, r1, #31
 80010fc:	0d52      	lsrs	r2, r2, #21
 80010fe:	4284      	cmp	r4, r0
 8001100:	d019      	beq.n	8001136 <__eqdf2+0x66>
 8001102:	4282      	cmp	r2, r0
 8001104:	d010      	beq.n	8001128 <__eqdf2+0x58>
 8001106:	2001      	movs	r0, #1
 8001108:	4294      	cmp	r4, r2
 800110a:	d10e      	bne.n	800112a <__eqdf2+0x5a>
 800110c:	454e      	cmp	r6, r9
 800110e:	d10c      	bne.n	800112a <__eqdf2+0x5a>
 8001110:	2001      	movs	r0, #1
 8001112:	45c4      	cmp	ip, r8
 8001114:	d109      	bne.n	800112a <__eqdf2+0x5a>
 8001116:	4559      	cmp	r1, fp
 8001118:	d017      	beq.n	800114a <__eqdf2+0x7a>
 800111a:	2c00      	cmp	r4, #0
 800111c:	d105      	bne.n	800112a <__eqdf2+0x5a>
 800111e:	0030      	movs	r0, r6
 8001120:	4328      	orrs	r0, r5
 8001122:	1e43      	subs	r3, r0, #1
 8001124:	4198      	sbcs	r0, r3
 8001126:	e000      	b.n	800112a <__eqdf2+0x5a>
 8001128:	2001      	movs	r0, #1
 800112a:	bcf0      	pop	{r4, r5, r6, r7}
 800112c:	46bb      	mov	fp, r7
 800112e:	46b2      	mov	sl, r6
 8001130:	46a9      	mov	r9, r5
 8001132:	46a0      	mov	r8, r4
 8001134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001136:	0033      	movs	r3, r6
 8001138:	2001      	movs	r0, #1
 800113a:	432b      	orrs	r3, r5
 800113c:	d1f5      	bne.n	800112a <__eqdf2+0x5a>
 800113e:	42a2      	cmp	r2, r4
 8001140:	d1f3      	bne.n	800112a <__eqdf2+0x5a>
 8001142:	464b      	mov	r3, r9
 8001144:	433b      	orrs	r3, r7
 8001146:	d1f0      	bne.n	800112a <__eqdf2+0x5a>
 8001148:	e7e2      	b.n	8001110 <__eqdf2+0x40>
 800114a:	2000      	movs	r0, #0
 800114c:	e7ed      	b.n	800112a <__eqdf2+0x5a>
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	000007ff 	.word	0x000007ff

08001154 <__gedf2>:
 8001154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001156:	4647      	mov	r7, r8
 8001158:	46ce      	mov	lr, r9
 800115a:	0004      	movs	r4, r0
 800115c:	0018      	movs	r0, r3
 800115e:	0016      	movs	r6, r2
 8001160:	031b      	lsls	r3, r3, #12
 8001162:	0b1b      	lsrs	r3, r3, #12
 8001164:	4d2d      	ldr	r5, [pc, #180]	; (800121c <__gedf2+0xc8>)
 8001166:	004a      	lsls	r2, r1, #1
 8001168:	4699      	mov	r9, r3
 800116a:	b580      	push	{r7, lr}
 800116c:	0043      	lsls	r3, r0, #1
 800116e:	030f      	lsls	r7, r1, #12
 8001170:	46a4      	mov	ip, r4
 8001172:	46b0      	mov	r8, r6
 8001174:	0b3f      	lsrs	r7, r7, #12
 8001176:	0d52      	lsrs	r2, r2, #21
 8001178:	0fc9      	lsrs	r1, r1, #31
 800117a:	0d5b      	lsrs	r3, r3, #21
 800117c:	0fc0      	lsrs	r0, r0, #31
 800117e:	42aa      	cmp	r2, r5
 8001180:	d021      	beq.n	80011c6 <__gedf2+0x72>
 8001182:	42ab      	cmp	r3, r5
 8001184:	d013      	beq.n	80011ae <__gedf2+0x5a>
 8001186:	2a00      	cmp	r2, #0
 8001188:	d122      	bne.n	80011d0 <__gedf2+0x7c>
 800118a:	433c      	orrs	r4, r7
 800118c:	2b00      	cmp	r3, #0
 800118e:	d102      	bne.n	8001196 <__gedf2+0x42>
 8001190:	464d      	mov	r5, r9
 8001192:	432e      	orrs	r6, r5
 8001194:	d022      	beq.n	80011dc <__gedf2+0x88>
 8001196:	2c00      	cmp	r4, #0
 8001198:	d010      	beq.n	80011bc <__gedf2+0x68>
 800119a:	4281      	cmp	r1, r0
 800119c:	d022      	beq.n	80011e4 <__gedf2+0x90>
 800119e:	2002      	movs	r0, #2
 80011a0:	3901      	subs	r1, #1
 80011a2:	4008      	ands	r0, r1
 80011a4:	3801      	subs	r0, #1
 80011a6:	bcc0      	pop	{r6, r7}
 80011a8:	46b9      	mov	r9, r7
 80011aa:	46b0      	mov	r8, r6
 80011ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ae:	464d      	mov	r5, r9
 80011b0:	432e      	orrs	r6, r5
 80011b2:	d129      	bne.n	8001208 <__gedf2+0xb4>
 80011b4:	2a00      	cmp	r2, #0
 80011b6:	d1f0      	bne.n	800119a <__gedf2+0x46>
 80011b8:	433c      	orrs	r4, r7
 80011ba:	d1ee      	bne.n	800119a <__gedf2+0x46>
 80011bc:	2800      	cmp	r0, #0
 80011be:	d1f2      	bne.n	80011a6 <__gedf2+0x52>
 80011c0:	2001      	movs	r0, #1
 80011c2:	4240      	negs	r0, r0
 80011c4:	e7ef      	b.n	80011a6 <__gedf2+0x52>
 80011c6:	003d      	movs	r5, r7
 80011c8:	4325      	orrs	r5, r4
 80011ca:	d11d      	bne.n	8001208 <__gedf2+0xb4>
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d0ee      	beq.n	80011ae <__gedf2+0x5a>
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d1e2      	bne.n	800119a <__gedf2+0x46>
 80011d4:	464c      	mov	r4, r9
 80011d6:	4326      	orrs	r6, r4
 80011d8:	d1df      	bne.n	800119a <__gedf2+0x46>
 80011da:	e7e0      	b.n	800119e <__gedf2+0x4a>
 80011dc:	2000      	movs	r0, #0
 80011de:	2c00      	cmp	r4, #0
 80011e0:	d0e1      	beq.n	80011a6 <__gedf2+0x52>
 80011e2:	e7dc      	b.n	800119e <__gedf2+0x4a>
 80011e4:	429a      	cmp	r2, r3
 80011e6:	dc0a      	bgt.n	80011fe <__gedf2+0xaa>
 80011e8:	dbe8      	blt.n	80011bc <__gedf2+0x68>
 80011ea:	454f      	cmp	r7, r9
 80011ec:	d8d7      	bhi.n	800119e <__gedf2+0x4a>
 80011ee:	d00e      	beq.n	800120e <__gedf2+0xba>
 80011f0:	2000      	movs	r0, #0
 80011f2:	454f      	cmp	r7, r9
 80011f4:	d2d7      	bcs.n	80011a6 <__gedf2+0x52>
 80011f6:	2900      	cmp	r1, #0
 80011f8:	d0e2      	beq.n	80011c0 <__gedf2+0x6c>
 80011fa:	0008      	movs	r0, r1
 80011fc:	e7d3      	b.n	80011a6 <__gedf2+0x52>
 80011fe:	4243      	negs	r3, r0
 8001200:	4158      	adcs	r0, r3
 8001202:	0040      	lsls	r0, r0, #1
 8001204:	3801      	subs	r0, #1
 8001206:	e7ce      	b.n	80011a6 <__gedf2+0x52>
 8001208:	2002      	movs	r0, #2
 800120a:	4240      	negs	r0, r0
 800120c:	e7cb      	b.n	80011a6 <__gedf2+0x52>
 800120e:	45c4      	cmp	ip, r8
 8001210:	d8c5      	bhi.n	800119e <__gedf2+0x4a>
 8001212:	2000      	movs	r0, #0
 8001214:	45c4      	cmp	ip, r8
 8001216:	d2c6      	bcs.n	80011a6 <__gedf2+0x52>
 8001218:	e7ed      	b.n	80011f6 <__gedf2+0xa2>
 800121a:	46c0      	nop			; (mov r8, r8)
 800121c:	000007ff 	.word	0x000007ff

08001220 <__ledf2>:
 8001220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001222:	4647      	mov	r7, r8
 8001224:	46ce      	mov	lr, r9
 8001226:	0004      	movs	r4, r0
 8001228:	0018      	movs	r0, r3
 800122a:	0016      	movs	r6, r2
 800122c:	031b      	lsls	r3, r3, #12
 800122e:	0b1b      	lsrs	r3, r3, #12
 8001230:	4d2c      	ldr	r5, [pc, #176]	; (80012e4 <__ledf2+0xc4>)
 8001232:	004a      	lsls	r2, r1, #1
 8001234:	4699      	mov	r9, r3
 8001236:	b580      	push	{r7, lr}
 8001238:	0043      	lsls	r3, r0, #1
 800123a:	030f      	lsls	r7, r1, #12
 800123c:	46a4      	mov	ip, r4
 800123e:	46b0      	mov	r8, r6
 8001240:	0b3f      	lsrs	r7, r7, #12
 8001242:	0d52      	lsrs	r2, r2, #21
 8001244:	0fc9      	lsrs	r1, r1, #31
 8001246:	0d5b      	lsrs	r3, r3, #21
 8001248:	0fc0      	lsrs	r0, r0, #31
 800124a:	42aa      	cmp	r2, r5
 800124c:	d00d      	beq.n	800126a <__ledf2+0x4a>
 800124e:	42ab      	cmp	r3, r5
 8001250:	d010      	beq.n	8001274 <__ledf2+0x54>
 8001252:	2a00      	cmp	r2, #0
 8001254:	d127      	bne.n	80012a6 <__ledf2+0x86>
 8001256:	433c      	orrs	r4, r7
 8001258:	2b00      	cmp	r3, #0
 800125a:	d111      	bne.n	8001280 <__ledf2+0x60>
 800125c:	464d      	mov	r5, r9
 800125e:	432e      	orrs	r6, r5
 8001260:	d10e      	bne.n	8001280 <__ledf2+0x60>
 8001262:	2000      	movs	r0, #0
 8001264:	2c00      	cmp	r4, #0
 8001266:	d015      	beq.n	8001294 <__ledf2+0x74>
 8001268:	e00e      	b.n	8001288 <__ledf2+0x68>
 800126a:	003d      	movs	r5, r7
 800126c:	4325      	orrs	r5, r4
 800126e:	d110      	bne.n	8001292 <__ledf2+0x72>
 8001270:	4293      	cmp	r3, r2
 8001272:	d118      	bne.n	80012a6 <__ledf2+0x86>
 8001274:	464d      	mov	r5, r9
 8001276:	432e      	orrs	r6, r5
 8001278:	d10b      	bne.n	8001292 <__ledf2+0x72>
 800127a:	2a00      	cmp	r2, #0
 800127c:	d102      	bne.n	8001284 <__ledf2+0x64>
 800127e:	433c      	orrs	r4, r7
 8001280:	2c00      	cmp	r4, #0
 8001282:	d00b      	beq.n	800129c <__ledf2+0x7c>
 8001284:	4281      	cmp	r1, r0
 8001286:	d014      	beq.n	80012b2 <__ledf2+0x92>
 8001288:	2002      	movs	r0, #2
 800128a:	3901      	subs	r1, #1
 800128c:	4008      	ands	r0, r1
 800128e:	3801      	subs	r0, #1
 8001290:	e000      	b.n	8001294 <__ledf2+0x74>
 8001292:	2002      	movs	r0, #2
 8001294:	bcc0      	pop	{r6, r7}
 8001296:	46b9      	mov	r9, r7
 8001298:	46b0      	mov	r8, r6
 800129a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800129c:	2800      	cmp	r0, #0
 800129e:	d1f9      	bne.n	8001294 <__ledf2+0x74>
 80012a0:	2001      	movs	r0, #1
 80012a2:	4240      	negs	r0, r0
 80012a4:	e7f6      	b.n	8001294 <__ledf2+0x74>
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1ec      	bne.n	8001284 <__ledf2+0x64>
 80012aa:	464c      	mov	r4, r9
 80012ac:	4326      	orrs	r6, r4
 80012ae:	d1e9      	bne.n	8001284 <__ledf2+0x64>
 80012b0:	e7ea      	b.n	8001288 <__ledf2+0x68>
 80012b2:	429a      	cmp	r2, r3
 80012b4:	dd04      	ble.n	80012c0 <__ledf2+0xa0>
 80012b6:	4243      	negs	r3, r0
 80012b8:	4158      	adcs	r0, r3
 80012ba:	0040      	lsls	r0, r0, #1
 80012bc:	3801      	subs	r0, #1
 80012be:	e7e9      	b.n	8001294 <__ledf2+0x74>
 80012c0:	429a      	cmp	r2, r3
 80012c2:	dbeb      	blt.n	800129c <__ledf2+0x7c>
 80012c4:	454f      	cmp	r7, r9
 80012c6:	d8df      	bhi.n	8001288 <__ledf2+0x68>
 80012c8:	d006      	beq.n	80012d8 <__ledf2+0xb8>
 80012ca:	2000      	movs	r0, #0
 80012cc:	454f      	cmp	r7, r9
 80012ce:	d2e1      	bcs.n	8001294 <__ledf2+0x74>
 80012d0:	2900      	cmp	r1, #0
 80012d2:	d0e5      	beq.n	80012a0 <__ledf2+0x80>
 80012d4:	0008      	movs	r0, r1
 80012d6:	e7dd      	b.n	8001294 <__ledf2+0x74>
 80012d8:	45c4      	cmp	ip, r8
 80012da:	d8d5      	bhi.n	8001288 <__ledf2+0x68>
 80012dc:	2000      	movs	r0, #0
 80012de:	45c4      	cmp	ip, r8
 80012e0:	d2d8      	bcs.n	8001294 <__ledf2+0x74>
 80012e2:	e7f5      	b.n	80012d0 <__ledf2+0xb0>
 80012e4:	000007ff 	.word	0x000007ff

080012e8 <__aeabi_dmul>:
 80012e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ea:	4657      	mov	r7, sl
 80012ec:	464e      	mov	r6, r9
 80012ee:	4645      	mov	r5, r8
 80012f0:	46de      	mov	lr, fp
 80012f2:	b5e0      	push	{r5, r6, r7, lr}
 80012f4:	4698      	mov	r8, r3
 80012f6:	030c      	lsls	r4, r1, #12
 80012f8:	004b      	lsls	r3, r1, #1
 80012fa:	0006      	movs	r6, r0
 80012fc:	4692      	mov	sl, r2
 80012fe:	b087      	sub	sp, #28
 8001300:	0b24      	lsrs	r4, r4, #12
 8001302:	0d5b      	lsrs	r3, r3, #21
 8001304:	0fcf      	lsrs	r7, r1, #31
 8001306:	2b00      	cmp	r3, #0
 8001308:	d100      	bne.n	800130c <__aeabi_dmul+0x24>
 800130a:	e15c      	b.n	80015c6 <__aeabi_dmul+0x2de>
 800130c:	4ad9      	ldr	r2, [pc, #868]	; (8001674 <__aeabi_dmul+0x38c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d100      	bne.n	8001314 <__aeabi_dmul+0x2c>
 8001312:	e175      	b.n	8001600 <__aeabi_dmul+0x318>
 8001314:	0f42      	lsrs	r2, r0, #29
 8001316:	00e4      	lsls	r4, r4, #3
 8001318:	4314      	orrs	r4, r2
 800131a:	2280      	movs	r2, #128	; 0x80
 800131c:	0412      	lsls	r2, r2, #16
 800131e:	4314      	orrs	r4, r2
 8001320:	4ad5      	ldr	r2, [pc, #852]	; (8001678 <__aeabi_dmul+0x390>)
 8001322:	00c5      	lsls	r5, r0, #3
 8001324:	4694      	mov	ip, r2
 8001326:	4463      	add	r3, ip
 8001328:	9300      	str	r3, [sp, #0]
 800132a:	2300      	movs	r3, #0
 800132c:	4699      	mov	r9, r3
 800132e:	469b      	mov	fp, r3
 8001330:	4643      	mov	r3, r8
 8001332:	4642      	mov	r2, r8
 8001334:	031e      	lsls	r6, r3, #12
 8001336:	0fd2      	lsrs	r2, r2, #31
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	4650      	mov	r0, sl
 800133c:	4690      	mov	r8, r2
 800133e:	0b36      	lsrs	r6, r6, #12
 8001340:	0d5b      	lsrs	r3, r3, #21
 8001342:	d100      	bne.n	8001346 <__aeabi_dmul+0x5e>
 8001344:	e120      	b.n	8001588 <__aeabi_dmul+0x2a0>
 8001346:	4acb      	ldr	r2, [pc, #812]	; (8001674 <__aeabi_dmul+0x38c>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d100      	bne.n	800134e <__aeabi_dmul+0x66>
 800134c:	e162      	b.n	8001614 <__aeabi_dmul+0x32c>
 800134e:	49ca      	ldr	r1, [pc, #808]	; (8001678 <__aeabi_dmul+0x390>)
 8001350:	0f42      	lsrs	r2, r0, #29
 8001352:	468c      	mov	ip, r1
 8001354:	9900      	ldr	r1, [sp, #0]
 8001356:	4463      	add	r3, ip
 8001358:	00f6      	lsls	r6, r6, #3
 800135a:	468c      	mov	ip, r1
 800135c:	4316      	orrs	r6, r2
 800135e:	2280      	movs	r2, #128	; 0x80
 8001360:	449c      	add	ip, r3
 8001362:	0412      	lsls	r2, r2, #16
 8001364:	4663      	mov	r3, ip
 8001366:	4316      	orrs	r6, r2
 8001368:	00c2      	lsls	r2, r0, #3
 800136a:	2000      	movs	r0, #0
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	9900      	ldr	r1, [sp, #0]
 8001370:	4643      	mov	r3, r8
 8001372:	3101      	adds	r1, #1
 8001374:	468c      	mov	ip, r1
 8001376:	4649      	mov	r1, r9
 8001378:	407b      	eors	r3, r7
 800137a:	9301      	str	r3, [sp, #4]
 800137c:	290f      	cmp	r1, #15
 800137e:	d826      	bhi.n	80013ce <__aeabi_dmul+0xe6>
 8001380:	4bbe      	ldr	r3, [pc, #760]	; (800167c <__aeabi_dmul+0x394>)
 8001382:	0089      	lsls	r1, r1, #2
 8001384:	5859      	ldr	r1, [r3, r1]
 8001386:	468f      	mov	pc, r1
 8001388:	4643      	mov	r3, r8
 800138a:	9301      	str	r3, [sp, #4]
 800138c:	0034      	movs	r4, r6
 800138e:	0015      	movs	r5, r2
 8001390:	4683      	mov	fp, r0
 8001392:	465b      	mov	r3, fp
 8001394:	2b02      	cmp	r3, #2
 8001396:	d016      	beq.n	80013c6 <__aeabi_dmul+0xde>
 8001398:	2b03      	cmp	r3, #3
 800139a:	d100      	bne.n	800139e <__aeabi_dmul+0xb6>
 800139c:	e203      	b.n	80017a6 <__aeabi_dmul+0x4be>
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d000      	beq.n	80013a4 <__aeabi_dmul+0xbc>
 80013a2:	e0cd      	b.n	8001540 <__aeabi_dmul+0x258>
 80013a4:	2200      	movs	r2, #0
 80013a6:	2400      	movs	r4, #0
 80013a8:	2500      	movs	r5, #0
 80013aa:	9b01      	ldr	r3, [sp, #4]
 80013ac:	0512      	lsls	r2, r2, #20
 80013ae:	4322      	orrs	r2, r4
 80013b0:	07db      	lsls	r3, r3, #31
 80013b2:	431a      	orrs	r2, r3
 80013b4:	0028      	movs	r0, r5
 80013b6:	0011      	movs	r1, r2
 80013b8:	b007      	add	sp, #28
 80013ba:	bcf0      	pop	{r4, r5, r6, r7}
 80013bc:	46bb      	mov	fp, r7
 80013be:	46b2      	mov	sl, r6
 80013c0:	46a9      	mov	r9, r5
 80013c2:	46a0      	mov	r8, r4
 80013c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c6:	2400      	movs	r4, #0
 80013c8:	2500      	movs	r5, #0
 80013ca:	4aaa      	ldr	r2, [pc, #680]	; (8001674 <__aeabi_dmul+0x38c>)
 80013cc:	e7ed      	b.n	80013aa <__aeabi_dmul+0xc2>
 80013ce:	0c28      	lsrs	r0, r5, #16
 80013d0:	042d      	lsls	r5, r5, #16
 80013d2:	0c2d      	lsrs	r5, r5, #16
 80013d4:	002b      	movs	r3, r5
 80013d6:	0c11      	lsrs	r1, r2, #16
 80013d8:	0412      	lsls	r2, r2, #16
 80013da:	0c12      	lsrs	r2, r2, #16
 80013dc:	4353      	muls	r3, r2
 80013de:	4698      	mov	r8, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	002f      	movs	r7, r5
 80013e4:	4343      	muls	r3, r0
 80013e6:	4699      	mov	r9, r3
 80013e8:	434f      	muls	r7, r1
 80013ea:	444f      	add	r7, r9
 80013ec:	46bb      	mov	fp, r7
 80013ee:	4647      	mov	r7, r8
 80013f0:	000b      	movs	r3, r1
 80013f2:	0c3f      	lsrs	r7, r7, #16
 80013f4:	46ba      	mov	sl, r7
 80013f6:	4343      	muls	r3, r0
 80013f8:	44da      	add	sl, fp
 80013fa:	9302      	str	r3, [sp, #8]
 80013fc:	45d1      	cmp	r9, sl
 80013fe:	d904      	bls.n	800140a <__aeabi_dmul+0x122>
 8001400:	2780      	movs	r7, #128	; 0x80
 8001402:	027f      	lsls	r7, r7, #9
 8001404:	46b9      	mov	r9, r7
 8001406:	444b      	add	r3, r9
 8001408:	9302      	str	r3, [sp, #8]
 800140a:	4653      	mov	r3, sl
 800140c:	0c1b      	lsrs	r3, r3, #16
 800140e:	469b      	mov	fp, r3
 8001410:	4653      	mov	r3, sl
 8001412:	041f      	lsls	r7, r3, #16
 8001414:	4643      	mov	r3, r8
 8001416:	041b      	lsls	r3, r3, #16
 8001418:	0c1b      	lsrs	r3, r3, #16
 800141a:	4698      	mov	r8, r3
 800141c:	003b      	movs	r3, r7
 800141e:	4443      	add	r3, r8
 8001420:	9304      	str	r3, [sp, #16]
 8001422:	0c33      	lsrs	r3, r6, #16
 8001424:	0436      	lsls	r6, r6, #16
 8001426:	0c36      	lsrs	r6, r6, #16
 8001428:	4698      	mov	r8, r3
 800142a:	0033      	movs	r3, r6
 800142c:	4343      	muls	r3, r0
 800142e:	4699      	mov	r9, r3
 8001430:	4643      	mov	r3, r8
 8001432:	4343      	muls	r3, r0
 8001434:	002f      	movs	r7, r5
 8001436:	469a      	mov	sl, r3
 8001438:	4643      	mov	r3, r8
 800143a:	4377      	muls	r7, r6
 800143c:	435d      	muls	r5, r3
 800143e:	0c38      	lsrs	r0, r7, #16
 8001440:	444d      	add	r5, r9
 8001442:	1945      	adds	r5, r0, r5
 8001444:	45a9      	cmp	r9, r5
 8001446:	d903      	bls.n	8001450 <__aeabi_dmul+0x168>
 8001448:	2380      	movs	r3, #128	; 0x80
 800144a:	025b      	lsls	r3, r3, #9
 800144c:	4699      	mov	r9, r3
 800144e:	44ca      	add	sl, r9
 8001450:	043f      	lsls	r7, r7, #16
 8001452:	0c28      	lsrs	r0, r5, #16
 8001454:	0c3f      	lsrs	r7, r7, #16
 8001456:	042d      	lsls	r5, r5, #16
 8001458:	19ed      	adds	r5, r5, r7
 800145a:	0c27      	lsrs	r7, r4, #16
 800145c:	0424      	lsls	r4, r4, #16
 800145e:	0c24      	lsrs	r4, r4, #16
 8001460:	0003      	movs	r3, r0
 8001462:	0020      	movs	r0, r4
 8001464:	4350      	muls	r0, r2
 8001466:	437a      	muls	r2, r7
 8001468:	4691      	mov	r9, r2
 800146a:	003a      	movs	r2, r7
 800146c:	4453      	add	r3, sl
 800146e:	9305      	str	r3, [sp, #20]
 8001470:	0c03      	lsrs	r3, r0, #16
 8001472:	469a      	mov	sl, r3
 8001474:	434a      	muls	r2, r1
 8001476:	4361      	muls	r1, r4
 8001478:	4449      	add	r1, r9
 800147a:	4451      	add	r1, sl
 800147c:	44ab      	add	fp, r5
 800147e:	4589      	cmp	r9, r1
 8001480:	d903      	bls.n	800148a <__aeabi_dmul+0x1a2>
 8001482:	2380      	movs	r3, #128	; 0x80
 8001484:	025b      	lsls	r3, r3, #9
 8001486:	4699      	mov	r9, r3
 8001488:	444a      	add	r2, r9
 800148a:	0400      	lsls	r0, r0, #16
 800148c:	0c0b      	lsrs	r3, r1, #16
 800148e:	0c00      	lsrs	r0, r0, #16
 8001490:	0409      	lsls	r1, r1, #16
 8001492:	1809      	adds	r1, r1, r0
 8001494:	0020      	movs	r0, r4
 8001496:	4699      	mov	r9, r3
 8001498:	4643      	mov	r3, r8
 800149a:	4370      	muls	r0, r6
 800149c:	435c      	muls	r4, r3
 800149e:	437e      	muls	r6, r7
 80014a0:	435f      	muls	r7, r3
 80014a2:	0c03      	lsrs	r3, r0, #16
 80014a4:	4698      	mov	r8, r3
 80014a6:	19a4      	adds	r4, r4, r6
 80014a8:	4444      	add	r4, r8
 80014aa:	444a      	add	r2, r9
 80014ac:	9703      	str	r7, [sp, #12]
 80014ae:	42a6      	cmp	r6, r4
 80014b0:	d904      	bls.n	80014bc <__aeabi_dmul+0x1d4>
 80014b2:	2380      	movs	r3, #128	; 0x80
 80014b4:	025b      	lsls	r3, r3, #9
 80014b6:	4698      	mov	r8, r3
 80014b8:	4447      	add	r7, r8
 80014ba:	9703      	str	r7, [sp, #12]
 80014bc:	0423      	lsls	r3, r4, #16
 80014be:	9e02      	ldr	r6, [sp, #8]
 80014c0:	469a      	mov	sl, r3
 80014c2:	9b05      	ldr	r3, [sp, #20]
 80014c4:	445e      	add	r6, fp
 80014c6:	4698      	mov	r8, r3
 80014c8:	42ae      	cmp	r6, r5
 80014ca:	41ad      	sbcs	r5, r5
 80014cc:	1876      	adds	r6, r6, r1
 80014ce:	428e      	cmp	r6, r1
 80014d0:	4189      	sbcs	r1, r1
 80014d2:	0400      	lsls	r0, r0, #16
 80014d4:	0c00      	lsrs	r0, r0, #16
 80014d6:	4450      	add	r0, sl
 80014d8:	4440      	add	r0, r8
 80014da:	426d      	negs	r5, r5
 80014dc:	1947      	adds	r7, r0, r5
 80014de:	46b8      	mov	r8, r7
 80014e0:	4693      	mov	fp, r2
 80014e2:	4249      	negs	r1, r1
 80014e4:	4689      	mov	r9, r1
 80014e6:	44c3      	add	fp, r8
 80014e8:	44d9      	add	r9, fp
 80014ea:	4298      	cmp	r0, r3
 80014ec:	4180      	sbcs	r0, r0
 80014ee:	45a8      	cmp	r8, r5
 80014f0:	41ad      	sbcs	r5, r5
 80014f2:	4593      	cmp	fp, r2
 80014f4:	4192      	sbcs	r2, r2
 80014f6:	4589      	cmp	r9, r1
 80014f8:	4189      	sbcs	r1, r1
 80014fa:	426d      	negs	r5, r5
 80014fc:	4240      	negs	r0, r0
 80014fe:	4328      	orrs	r0, r5
 8001500:	0c24      	lsrs	r4, r4, #16
 8001502:	4252      	negs	r2, r2
 8001504:	4249      	negs	r1, r1
 8001506:	430a      	orrs	r2, r1
 8001508:	9b03      	ldr	r3, [sp, #12]
 800150a:	1900      	adds	r0, r0, r4
 800150c:	1880      	adds	r0, r0, r2
 800150e:	18c7      	adds	r7, r0, r3
 8001510:	464b      	mov	r3, r9
 8001512:	0ddc      	lsrs	r4, r3, #23
 8001514:	9b04      	ldr	r3, [sp, #16]
 8001516:	0275      	lsls	r5, r6, #9
 8001518:	431d      	orrs	r5, r3
 800151a:	1e6a      	subs	r2, r5, #1
 800151c:	4195      	sbcs	r5, r2
 800151e:	464b      	mov	r3, r9
 8001520:	0df6      	lsrs	r6, r6, #23
 8001522:	027f      	lsls	r7, r7, #9
 8001524:	4335      	orrs	r5, r6
 8001526:	025a      	lsls	r2, r3, #9
 8001528:	433c      	orrs	r4, r7
 800152a:	4315      	orrs	r5, r2
 800152c:	01fb      	lsls	r3, r7, #7
 800152e:	d400      	bmi.n	8001532 <__aeabi_dmul+0x24a>
 8001530:	e11c      	b.n	800176c <__aeabi_dmul+0x484>
 8001532:	2101      	movs	r1, #1
 8001534:	086a      	lsrs	r2, r5, #1
 8001536:	400d      	ands	r5, r1
 8001538:	4315      	orrs	r5, r2
 800153a:	07e2      	lsls	r2, r4, #31
 800153c:	4315      	orrs	r5, r2
 800153e:	0864      	lsrs	r4, r4, #1
 8001540:	494f      	ldr	r1, [pc, #316]	; (8001680 <__aeabi_dmul+0x398>)
 8001542:	4461      	add	r1, ip
 8001544:	2900      	cmp	r1, #0
 8001546:	dc00      	bgt.n	800154a <__aeabi_dmul+0x262>
 8001548:	e0b0      	b.n	80016ac <__aeabi_dmul+0x3c4>
 800154a:	076b      	lsls	r3, r5, #29
 800154c:	d009      	beq.n	8001562 <__aeabi_dmul+0x27a>
 800154e:	220f      	movs	r2, #15
 8001550:	402a      	ands	r2, r5
 8001552:	2a04      	cmp	r2, #4
 8001554:	d005      	beq.n	8001562 <__aeabi_dmul+0x27a>
 8001556:	1d2a      	adds	r2, r5, #4
 8001558:	42aa      	cmp	r2, r5
 800155a:	41ad      	sbcs	r5, r5
 800155c:	426d      	negs	r5, r5
 800155e:	1964      	adds	r4, r4, r5
 8001560:	0015      	movs	r5, r2
 8001562:	01e3      	lsls	r3, r4, #7
 8001564:	d504      	bpl.n	8001570 <__aeabi_dmul+0x288>
 8001566:	2180      	movs	r1, #128	; 0x80
 8001568:	4a46      	ldr	r2, [pc, #280]	; (8001684 <__aeabi_dmul+0x39c>)
 800156a:	00c9      	lsls	r1, r1, #3
 800156c:	4014      	ands	r4, r2
 800156e:	4461      	add	r1, ip
 8001570:	4a45      	ldr	r2, [pc, #276]	; (8001688 <__aeabi_dmul+0x3a0>)
 8001572:	4291      	cmp	r1, r2
 8001574:	dd00      	ble.n	8001578 <__aeabi_dmul+0x290>
 8001576:	e726      	b.n	80013c6 <__aeabi_dmul+0xde>
 8001578:	0762      	lsls	r2, r4, #29
 800157a:	08ed      	lsrs	r5, r5, #3
 800157c:	0264      	lsls	r4, r4, #9
 800157e:	0549      	lsls	r1, r1, #21
 8001580:	4315      	orrs	r5, r2
 8001582:	0b24      	lsrs	r4, r4, #12
 8001584:	0d4a      	lsrs	r2, r1, #21
 8001586:	e710      	b.n	80013aa <__aeabi_dmul+0xc2>
 8001588:	4652      	mov	r2, sl
 800158a:	4332      	orrs	r2, r6
 800158c:	d100      	bne.n	8001590 <__aeabi_dmul+0x2a8>
 800158e:	e07f      	b.n	8001690 <__aeabi_dmul+0x3a8>
 8001590:	2e00      	cmp	r6, #0
 8001592:	d100      	bne.n	8001596 <__aeabi_dmul+0x2ae>
 8001594:	e0dc      	b.n	8001750 <__aeabi_dmul+0x468>
 8001596:	0030      	movs	r0, r6
 8001598:	f000 fd30 	bl	8001ffc <__clzsi2>
 800159c:	0002      	movs	r2, r0
 800159e:	3a0b      	subs	r2, #11
 80015a0:	231d      	movs	r3, #29
 80015a2:	0001      	movs	r1, r0
 80015a4:	1a9b      	subs	r3, r3, r2
 80015a6:	4652      	mov	r2, sl
 80015a8:	3908      	subs	r1, #8
 80015aa:	40da      	lsrs	r2, r3
 80015ac:	408e      	lsls	r6, r1
 80015ae:	4316      	orrs	r6, r2
 80015b0:	4652      	mov	r2, sl
 80015b2:	408a      	lsls	r2, r1
 80015b4:	9b00      	ldr	r3, [sp, #0]
 80015b6:	4935      	ldr	r1, [pc, #212]	; (800168c <__aeabi_dmul+0x3a4>)
 80015b8:	1a18      	subs	r0, r3, r0
 80015ba:	0003      	movs	r3, r0
 80015bc:	468c      	mov	ip, r1
 80015be:	4463      	add	r3, ip
 80015c0:	2000      	movs	r0, #0
 80015c2:	9300      	str	r3, [sp, #0]
 80015c4:	e6d3      	b.n	800136e <__aeabi_dmul+0x86>
 80015c6:	0025      	movs	r5, r4
 80015c8:	4305      	orrs	r5, r0
 80015ca:	d04a      	beq.n	8001662 <__aeabi_dmul+0x37a>
 80015cc:	2c00      	cmp	r4, #0
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dmul+0x2ea>
 80015d0:	e0b0      	b.n	8001734 <__aeabi_dmul+0x44c>
 80015d2:	0020      	movs	r0, r4
 80015d4:	f000 fd12 	bl	8001ffc <__clzsi2>
 80015d8:	0001      	movs	r1, r0
 80015da:	0002      	movs	r2, r0
 80015dc:	390b      	subs	r1, #11
 80015de:	231d      	movs	r3, #29
 80015e0:	0010      	movs	r0, r2
 80015e2:	1a5b      	subs	r3, r3, r1
 80015e4:	0031      	movs	r1, r6
 80015e6:	0035      	movs	r5, r6
 80015e8:	3808      	subs	r0, #8
 80015ea:	4084      	lsls	r4, r0
 80015ec:	40d9      	lsrs	r1, r3
 80015ee:	4085      	lsls	r5, r0
 80015f0:	430c      	orrs	r4, r1
 80015f2:	4826      	ldr	r0, [pc, #152]	; (800168c <__aeabi_dmul+0x3a4>)
 80015f4:	1a83      	subs	r3, r0, r2
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	2300      	movs	r3, #0
 80015fa:	4699      	mov	r9, r3
 80015fc:	469b      	mov	fp, r3
 80015fe:	e697      	b.n	8001330 <__aeabi_dmul+0x48>
 8001600:	0005      	movs	r5, r0
 8001602:	4325      	orrs	r5, r4
 8001604:	d126      	bne.n	8001654 <__aeabi_dmul+0x36c>
 8001606:	2208      	movs	r2, #8
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	2302      	movs	r3, #2
 800160c:	2400      	movs	r4, #0
 800160e:	4691      	mov	r9, r2
 8001610:	469b      	mov	fp, r3
 8001612:	e68d      	b.n	8001330 <__aeabi_dmul+0x48>
 8001614:	4652      	mov	r2, sl
 8001616:	9b00      	ldr	r3, [sp, #0]
 8001618:	4332      	orrs	r2, r6
 800161a:	d110      	bne.n	800163e <__aeabi_dmul+0x356>
 800161c:	4915      	ldr	r1, [pc, #84]	; (8001674 <__aeabi_dmul+0x38c>)
 800161e:	2600      	movs	r6, #0
 8001620:	468c      	mov	ip, r1
 8001622:	4463      	add	r3, ip
 8001624:	4649      	mov	r1, r9
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	2302      	movs	r3, #2
 800162a:	4319      	orrs	r1, r3
 800162c:	4689      	mov	r9, r1
 800162e:	2002      	movs	r0, #2
 8001630:	e69d      	b.n	800136e <__aeabi_dmul+0x86>
 8001632:	465b      	mov	r3, fp
 8001634:	9701      	str	r7, [sp, #4]
 8001636:	2b02      	cmp	r3, #2
 8001638:	d000      	beq.n	800163c <__aeabi_dmul+0x354>
 800163a:	e6ad      	b.n	8001398 <__aeabi_dmul+0xb0>
 800163c:	e6c3      	b.n	80013c6 <__aeabi_dmul+0xde>
 800163e:	4a0d      	ldr	r2, [pc, #52]	; (8001674 <__aeabi_dmul+0x38c>)
 8001640:	2003      	movs	r0, #3
 8001642:	4694      	mov	ip, r2
 8001644:	4463      	add	r3, ip
 8001646:	464a      	mov	r2, r9
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2303      	movs	r3, #3
 800164c:	431a      	orrs	r2, r3
 800164e:	4691      	mov	r9, r2
 8001650:	4652      	mov	r2, sl
 8001652:	e68c      	b.n	800136e <__aeabi_dmul+0x86>
 8001654:	220c      	movs	r2, #12
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2303      	movs	r3, #3
 800165a:	0005      	movs	r5, r0
 800165c:	4691      	mov	r9, r2
 800165e:	469b      	mov	fp, r3
 8001660:	e666      	b.n	8001330 <__aeabi_dmul+0x48>
 8001662:	2304      	movs	r3, #4
 8001664:	4699      	mov	r9, r3
 8001666:	2300      	movs	r3, #0
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	2400      	movs	r4, #0
 800166e:	469b      	mov	fp, r3
 8001670:	e65e      	b.n	8001330 <__aeabi_dmul+0x48>
 8001672:	46c0      	nop			; (mov r8, r8)
 8001674:	000007ff 	.word	0x000007ff
 8001678:	fffffc01 	.word	0xfffffc01
 800167c:	0800d934 	.word	0x0800d934
 8001680:	000003ff 	.word	0x000003ff
 8001684:	feffffff 	.word	0xfeffffff
 8001688:	000007fe 	.word	0x000007fe
 800168c:	fffffc0d 	.word	0xfffffc0d
 8001690:	4649      	mov	r1, r9
 8001692:	2301      	movs	r3, #1
 8001694:	4319      	orrs	r1, r3
 8001696:	4689      	mov	r9, r1
 8001698:	2600      	movs	r6, #0
 800169a:	2001      	movs	r0, #1
 800169c:	e667      	b.n	800136e <__aeabi_dmul+0x86>
 800169e:	2300      	movs	r3, #0
 80016a0:	2480      	movs	r4, #128	; 0x80
 80016a2:	2500      	movs	r5, #0
 80016a4:	4a43      	ldr	r2, [pc, #268]	; (80017b4 <__aeabi_dmul+0x4cc>)
 80016a6:	9301      	str	r3, [sp, #4]
 80016a8:	0324      	lsls	r4, r4, #12
 80016aa:	e67e      	b.n	80013aa <__aeabi_dmul+0xc2>
 80016ac:	2001      	movs	r0, #1
 80016ae:	1a40      	subs	r0, r0, r1
 80016b0:	2838      	cmp	r0, #56	; 0x38
 80016b2:	dd00      	ble.n	80016b6 <__aeabi_dmul+0x3ce>
 80016b4:	e676      	b.n	80013a4 <__aeabi_dmul+0xbc>
 80016b6:	281f      	cmp	r0, #31
 80016b8:	dd5b      	ble.n	8001772 <__aeabi_dmul+0x48a>
 80016ba:	221f      	movs	r2, #31
 80016bc:	0023      	movs	r3, r4
 80016be:	4252      	negs	r2, r2
 80016c0:	1a51      	subs	r1, r2, r1
 80016c2:	40cb      	lsrs	r3, r1
 80016c4:	0019      	movs	r1, r3
 80016c6:	2820      	cmp	r0, #32
 80016c8:	d003      	beq.n	80016d2 <__aeabi_dmul+0x3ea>
 80016ca:	4a3b      	ldr	r2, [pc, #236]	; (80017b8 <__aeabi_dmul+0x4d0>)
 80016cc:	4462      	add	r2, ip
 80016ce:	4094      	lsls	r4, r2
 80016d0:	4325      	orrs	r5, r4
 80016d2:	1e6a      	subs	r2, r5, #1
 80016d4:	4195      	sbcs	r5, r2
 80016d6:	002a      	movs	r2, r5
 80016d8:	430a      	orrs	r2, r1
 80016da:	2107      	movs	r1, #7
 80016dc:	000d      	movs	r5, r1
 80016de:	2400      	movs	r4, #0
 80016e0:	4015      	ands	r5, r2
 80016e2:	4211      	tst	r1, r2
 80016e4:	d05b      	beq.n	800179e <__aeabi_dmul+0x4b6>
 80016e6:	210f      	movs	r1, #15
 80016e8:	2400      	movs	r4, #0
 80016ea:	4011      	ands	r1, r2
 80016ec:	2904      	cmp	r1, #4
 80016ee:	d053      	beq.n	8001798 <__aeabi_dmul+0x4b0>
 80016f0:	1d11      	adds	r1, r2, #4
 80016f2:	4291      	cmp	r1, r2
 80016f4:	4192      	sbcs	r2, r2
 80016f6:	4252      	negs	r2, r2
 80016f8:	18a4      	adds	r4, r4, r2
 80016fa:	000a      	movs	r2, r1
 80016fc:	0223      	lsls	r3, r4, #8
 80016fe:	d54b      	bpl.n	8001798 <__aeabi_dmul+0x4b0>
 8001700:	2201      	movs	r2, #1
 8001702:	2400      	movs	r4, #0
 8001704:	2500      	movs	r5, #0
 8001706:	e650      	b.n	80013aa <__aeabi_dmul+0xc2>
 8001708:	2380      	movs	r3, #128	; 0x80
 800170a:	031b      	lsls	r3, r3, #12
 800170c:	421c      	tst	r4, r3
 800170e:	d009      	beq.n	8001724 <__aeabi_dmul+0x43c>
 8001710:	421e      	tst	r6, r3
 8001712:	d107      	bne.n	8001724 <__aeabi_dmul+0x43c>
 8001714:	4333      	orrs	r3, r6
 8001716:	031c      	lsls	r4, r3, #12
 8001718:	4643      	mov	r3, r8
 800171a:	0015      	movs	r5, r2
 800171c:	0b24      	lsrs	r4, r4, #12
 800171e:	4a25      	ldr	r2, [pc, #148]	; (80017b4 <__aeabi_dmul+0x4cc>)
 8001720:	9301      	str	r3, [sp, #4]
 8001722:	e642      	b.n	80013aa <__aeabi_dmul+0xc2>
 8001724:	2280      	movs	r2, #128	; 0x80
 8001726:	0312      	lsls	r2, r2, #12
 8001728:	4314      	orrs	r4, r2
 800172a:	0324      	lsls	r4, r4, #12
 800172c:	4a21      	ldr	r2, [pc, #132]	; (80017b4 <__aeabi_dmul+0x4cc>)
 800172e:	0b24      	lsrs	r4, r4, #12
 8001730:	9701      	str	r7, [sp, #4]
 8001732:	e63a      	b.n	80013aa <__aeabi_dmul+0xc2>
 8001734:	f000 fc62 	bl	8001ffc <__clzsi2>
 8001738:	0001      	movs	r1, r0
 800173a:	0002      	movs	r2, r0
 800173c:	3115      	adds	r1, #21
 800173e:	3220      	adds	r2, #32
 8001740:	291c      	cmp	r1, #28
 8001742:	dc00      	bgt.n	8001746 <__aeabi_dmul+0x45e>
 8001744:	e74b      	b.n	80015de <__aeabi_dmul+0x2f6>
 8001746:	0034      	movs	r4, r6
 8001748:	3808      	subs	r0, #8
 800174a:	2500      	movs	r5, #0
 800174c:	4084      	lsls	r4, r0
 800174e:	e750      	b.n	80015f2 <__aeabi_dmul+0x30a>
 8001750:	f000 fc54 	bl	8001ffc <__clzsi2>
 8001754:	0003      	movs	r3, r0
 8001756:	001a      	movs	r2, r3
 8001758:	3215      	adds	r2, #21
 800175a:	3020      	adds	r0, #32
 800175c:	2a1c      	cmp	r2, #28
 800175e:	dc00      	bgt.n	8001762 <__aeabi_dmul+0x47a>
 8001760:	e71e      	b.n	80015a0 <__aeabi_dmul+0x2b8>
 8001762:	4656      	mov	r6, sl
 8001764:	3b08      	subs	r3, #8
 8001766:	2200      	movs	r2, #0
 8001768:	409e      	lsls	r6, r3
 800176a:	e723      	b.n	80015b4 <__aeabi_dmul+0x2cc>
 800176c:	9b00      	ldr	r3, [sp, #0]
 800176e:	469c      	mov	ip, r3
 8001770:	e6e6      	b.n	8001540 <__aeabi_dmul+0x258>
 8001772:	4912      	ldr	r1, [pc, #72]	; (80017bc <__aeabi_dmul+0x4d4>)
 8001774:	0022      	movs	r2, r4
 8001776:	4461      	add	r1, ip
 8001778:	002e      	movs	r6, r5
 800177a:	408d      	lsls	r5, r1
 800177c:	408a      	lsls	r2, r1
 800177e:	40c6      	lsrs	r6, r0
 8001780:	1e69      	subs	r1, r5, #1
 8001782:	418d      	sbcs	r5, r1
 8001784:	4332      	orrs	r2, r6
 8001786:	432a      	orrs	r2, r5
 8001788:	40c4      	lsrs	r4, r0
 800178a:	0753      	lsls	r3, r2, #29
 800178c:	d0b6      	beq.n	80016fc <__aeabi_dmul+0x414>
 800178e:	210f      	movs	r1, #15
 8001790:	4011      	ands	r1, r2
 8001792:	2904      	cmp	r1, #4
 8001794:	d1ac      	bne.n	80016f0 <__aeabi_dmul+0x408>
 8001796:	e7b1      	b.n	80016fc <__aeabi_dmul+0x414>
 8001798:	0765      	lsls	r5, r4, #29
 800179a:	0264      	lsls	r4, r4, #9
 800179c:	0b24      	lsrs	r4, r4, #12
 800179e:	08d2      	lsrs	r2, r2, #3
 80017a0:	4315      	orrs	r5, r2
 80017a2:	2200      	movs	r2, #0
 80017a4:	e601      	b.n	80013aa <__aeabi_dmul+0xc2>
 80017a6:	2280      	movs	r2, #128	; 0x80
 80017a8:	0312      	lsls	r2, r2, #12
 80017aa:	4314      	orrs	r4, r2
 80017ac:	0324      	lsls	r4, r4, #12
 80017ae:	4a01      	ldr	r2, [pc, #4]	; (80017b4 <__aeabi_dmul+0x4cc>)
 80017b0:	0b24      	lsrs	r4, r4, #12
 80017b2:	e5fa      	b.n	80013aa <__aeabi_dmul+0xc2>
 80017b4:	000007ff 	.word	0x000007ff
 80017b8:	0000043e 	.word	0x0000043e
 80017bc:	0000041e 	.word	0x0000041e

080017c0 <__aeabi_dsub>:
 80017c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017c2:	4657      	mov	r7, sl
 80017c4:	464e      	mov	r6, r9
 80017c6:	4645      	mov	r5, r8
 80017c8:	46de      	mov	lr, fp
 80017ca:	b5e0      	push	{r5, r6, r7, lr}
 80017cc:	001e      	movs	r6, r3
 80017ce:	0017      	movs	r7, r2
 80017d0:	004a      	lsls	r2, r1, #1
 80017d2:	030b      	lsls	r3, r1, #12
 80017d4:	0d52      	lsrs	r2, r2, #21
 80017d6:	0a5b      	lsrs	r3, r3, #9
 80017d8:	4690      	mov	r8, r2
 80017da:	0f42      	lsrs	r2, r0, #29
 80017dc:	431a      	orrs	r2, r3
 80017de:	0fcd      	lsrs	r5, r1, #31
 80017e0:	4ccd      	ldr	r4, [pc, #820]	; (8001b18 <__aeabi_dsub+0x358>)
 80017e2:	0331      	lsls	r1, r6, #12
 80017e4:	00c3      	lsls	r3, r0, #3
 80017e6:	4694      	mov	ip, r2
 80017e8:	0070      	lsls	r0, r6, #1
 80017ea:	0f7a      	lsrs	r2, r7, #29
 80017ec:	0a49      	lsrs	r1, r1, #9
 80017ee:	00ff      	lsls	r7, r7, #3
 80017f0:	469a      	mov	sl, r3
 80017f2:	46b9      	mov	r9, r7
 80017f4:	0d40      	lsrs	r0, r0, #21
 80017f6:	0ff6      	lsrs	r6, r6, #31
 80017f8:	4311      	orrs	r1, r2
 80017fa:	42a0      	cmp	r0, r4
 80017fc:	d100      	bne.n	8001800 <__aeabi_dsub+0x40>
 80017fe:	e0b1      	b.n	8001964 <__aeabi_dsub+0x1a4>
 8001800:	2201      	movs	r2, #1
 8001802:	4056      	eors	r6, r2
 8001804:	46b3      	mov	fp, r6
 8001806:	42b5      	cmp	r5, r6
 8001808:	d100      	bne.n	800180c <__aeabi_dsub+0x4c>
 800180a:	e088      	b.n	800191e <__aeabi_dsub+0x15e>
 800180c:	4642      	mov	r2, r8
 800180e:	1a12      	subs	r2, r2, r0
 8001810:	2a00      	cmp	r2, #0
 8001812:	dc00      	bgt.n	8001816 <__aeabi_dsub+0x56>
 8001814:	e0ae      	b.n	8001974 <__aeabi_dsub+0x1b4>
 8001816:	2800      	cmp	r0, #0
 8001818:	d100      	bne.n	800181c <__aeabi_dsub+0x5c>
 800181a:	e0c1      	b.n	80019a0 <__aeabi_dsub+0x1e0>
 800181c:	48be      	ldr	r0, [pc, #760]	; (8001b18 <__aeabi_dsub+0x358>)
 800181e:	4580      	cmp	r8, r0
 8001820:	d100      	bne.n	8001824 <__aeabi_dsub+0x64>
 8001822:	e151      	b.n	8001ac8 <__aeabi_dsub+0x308>
 8001824:	2080      	movs	r0, #128	; 0x80
 8001826:	0400      	lsls	r0, r0, #16
 8001828:	4301      	orrs	r1, r0
 800182a:	2a38      	cmp	r2, #56	; 0x38
 800182c:	dd00      	ble.n	8001830 <__aeabi_dsub+0x70>
 800182e:	e17b      	b.n	8001b28 <__aeabi_dsub+0x368>
 8001830:	2a1f      	cmp	r2, #31
 8001832:	dd00      	ble.n	8001836 <__aeabi_dsub+0x76>
 8001834:	e1ee      	b.n	8001c14 <__aeabi_dsub+0x454>
 8001836:	2020      	movs	r0, #32
 8001838:	003e      	movs	r6, r7
 800183a:	1a80      	subs	r0, r0, r2
 800183c:	000c      	movs	r4, r1
 800183e:	40d6      	lsrs	r6, r2
 8001840:	40d1      	lsrs	r1, r2
 8001842:	4087      	lsls	r7, r0
 8001844:	4662      	mov	r2, ip
 8001846:	4084      	lsls	r4, r0
 8001848:	1a52      	subs	r2, r2, r1
 800184a:	1e78      	subs	r0, r7, #1
 800184c:	4187      	sbcs	r7, r0
 800184e:	4694      	mov	ip, r2
 8001850:	4334      	orrs	r4, r6
 8001852:	4327      	orrs	r7, r4
 8001854:	1bdc      	subs	r4, r3, r7
 8001856:	42a3      	cmp	r3, r4
 8001858:	419b      	sbcs	r3, r3
 800185a:	4662      	mov	r2, ip
 800185c:	425b      	negs	r3, r3
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	4699      	mov	r9, r3
 8001862:	464b      	mov	r3, r9
 8001864:	021b      	lsls	r3, r3, #8
 8001866:	d400      	bmi.n	800186a <__aeabi_dsub+0xaa>
 8001868:	e118      	b.n	8001a9c <__aeabi_dsub+0x2dc>
 800186a:	464b      	mov	r3, r9
 800186c:	0258      	lsls	r0, r3, #9
 800186e:	0a43      	lsrs	r3, r0, #9
 8001870:	4699      	mov	r9, r3
 8001872:	464b      	mov	r3, r9
 8001874:	2b00      	cmp	r3, #0
 8001876:	d100      	bne.n	800187a <__aeabi_dsub+0xba>
 8001878:	e137      	b.n	8001aea <__aeabi_dsub+0x32a>
 800187a:	4648      	mov	r0, r9
 800187c:	f000 fbbe 	bl	8001ffc <__clzsi2>
 8001880:	0001      	movs	r1, r0
 8001882:	3908      	subs	r1, #8
 8001884:	2320      	movs	r3, #32
 8001886:	0022      	movs	r2, r4
 8001888:	4648      	mov	r0, r9
 800188a:	1a5b      	subs	r3, r3, r1
 800188c:	40da      	lsrs	r2, r3
 800188e:	4088      	lsls	r0, r1
 8001890:	408c      	lsls	r4, r1
 8001892:	4643      	mov	r3, r8
 8001894:	4310      	orrs	r0, r2
 8001896:	4588      	cmp	r8, r1
 8001898:	dd00      	ble.n	800189c <__aeabi_dsub+0xdc>
 800189a:	e136      	b.n	8001b0a <__aeabi_dsub+0x34a>
 800189c:	1ac9      	subs	r1, r1, r3
 800189e:	1c4b      	adds	r3, r1, #1
 80018a0:	2b1f      	cmp	r3, #31
 80018a2:	dd00      	ble.n	80018a6 <__aeabi_dsub+0xe6>
 80018a4:	e0ea      	b.n	8001a7c <__aeabi_dsub+0x2bc>
 80018a6:	2220      	movs	r2, #32
 80018a8:	0026      	movs	r6, r4
 80018aa:	1ad2      	subs	r2, r2, r3
 80018ac:	0001      	movs	r1, r0
 80018ae:	4094      	lsls	r4, r2
 80018b0:	40de      	lsrs	r6, r3
 80018b2:	40d8      	lsrs	r0, r3
 80018b4:	2300      	movs	r3, #0
 80018b6:	4091      	lsls	r1, r2
 80018b8:	1e62      	subs	r2, r4, #1
 80018ba:	4194      	sbcs	r4, r2
 80018bc:	4681      	mov	r9, r0
 80018be:	4698      	mov	r8, r3
 80018c0:	4331      	orrs	r1, r6
 80018c2:	430c      	orrs	r4, r1
 80018c4:	0763      	lsls	r3, r4, #29
 80018c6:	d009      	beq.n	80018dc <__aeabi_dsub+0x11c>
 80018c8:	230f      	movs	r3, #15
 80018ca:	4023      	ands	r3, r4
 80018cc:	2b04      	cmp	r3, #4
 80018ce:	d005      	beq.n	80018dc <__aeabi_dsub+0x11c>
 80018d0:	1d23      	adds	r3, r4, #4
 80018d2:	42a3      	cmp	r3, r4
 80018d4:	41a4      	sbcs	r4, r4
 80018d6:	4264      	negs	r4, r4
 80018d8:	44a1      	add	r9, r4
 80018da:	001c      	movs	r4, r3
 80018dc:	464b      	mov	r3, r9
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	d400      	bmi.n	80018e4 <__aeabi_dsub+0x124>
 80018e2:	e0de      	b.n	8001aa2 <__aeabi_dsub+0x2e2>
 80018e4:	4641      	mov	r1, r8
 80018e6:	4b8c      	ldr	r3, [pc, #560]	; (8001b18 <__aeabi_dsub+0x358>)
 80018e8:	3101      	adds	r1, #1
 80018ea:	4299      	cmp	r1, r3
 80018ec:	d100      	bne.n	80018f0 <__aeabi_dsub+0x130>
 80018ee:	e0e7      	b.n	8001ac0 <__aeabi_dsub+0x300>
 80018f0:	464b      	mov	r3, r9
 80018f2:	488a      	ldr	r0, [pc, #552]	; (8001b1c <__aeabi_dsub+0x35c>)
 80018f4:	08e4      	lsrs	r4, r4, #3
 80018f6:	4003      	ands	r3, r0
 80018f8:	0018      	movs	r0, r3
 80018fa:	0549      	lsls	r1, r1, #21
 80018fc:	075b      	lsls	r3, r3, #29
 80018fe:	0240      	lsls	r0, r0, #9
 8001900:	4323      	orrs	r3, r4
 8001902:	0d4a      	lsrs	r2, r1, #21
 8001904:	0b04      	lsrs	r4, r0, #12
 8001906:	0512      	lsls	r2, r2, #20
 8001908:	07ed      	lsls	r5, r5, #31
 800190a:	4322      	orrs	r2, r4
 800190c:	432a      	orrs	r2, r5
 800190e:	0018      	movs	r0, r3
 8001910:	0011      	movs	r1, r2
 8001912:	bcf0      	pop	{r4, r5, r6, r7}
 8001914:	46bb      	mov	fp, r7
 8001916:	46b2      	mov	sl, r6
 8001918:	46a9      	mov	r9, r5
 800191a:	46a0      	mov	r8, r4
 800191c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800191e:	4642      	mov	r2, r8
 8001920:	1a12      	subs	r2, r2, r0
 8001922:	2a00      	cmp	r2, #0
 8001924:	dd52      	ble.n	80019cc <__aeabi_dsub+0x20c>
 8001926:	2800      	cmp	r0, #0
 8001928:	d100      	bne.n	800192c <__aeabi_dsub+0x16c>
 800192a:	e09c      	b.n	8001a66 <__aeabi_dsub+0x2a6>
 800192c:	45a0      	cmp	r8, r4
 800192e:	d100      	bne.n	8001932 <__aeabi_dsub+0x172>
 8001930:	e0ca      	b.n	8001ac8 <__aeabi_dsub+0x308>
 8001932:	2080      	movs	r0, #128	; 0x80
 8001934:	0400      	lsls	r0, r0, #16
 8001936:	4301      	orrs	r1, r0
 8001938:	2a38      	cmp	r2, #56	; 0x38
 800193a:	dd00      	ble.n	800193e <__aeabi_dsub+0x17e>
 800193c:	e149      	b.n	8001bd2 <__aeabi_dsub+0x412>
 800193e:	2a1f      	cmp	r2, #31
 8001940:	dc00      	bgt.n	8001944 <__aeabi_dsub+0x184>
 8001942:	e197      	b.n	8001c74 <__aeabi_dsub+0x4b4>
 8001944:	0010      	movs	r0, r2
 8001946:	000e      	movs	r6, r1
 8001948:	3820      	subs	r0, #32
 800194a:	40c6      	lsrs	r6, r0
 800194c:	2a20      	cmp	r2, #32
 800194e:	d004      	beq.n	800195a <__aeabi_dsub+0x19a>
 8001950:	2040      	movs	r0, #64	; 0x40
 8001952:	1a82      	subs	r2, r0, r2
 8001954:	4091      	lsls	r1, r2
 8001956:	430f      	orrs	r7, r1
 8001958:	46b9      	mov	r9, r7
 800195a:	464c      	mov	r4, r9
 800195c:	1e62      	subs	r2, r4, #1
 800195e:	4194      	sbcs	r4, r2
 8001960:	4334      	orrs	r4, r6
 8001962:	e13a      	b.n	8001bda <__aeabi_dsub+0x41a>
 8001964:	000a      	movs	r2, r1
 8001966:	433a      	orrs	r2, r7
 8001968:	d028      	beq.n	80019bc <__aeabi_dsub+0x1fc>
 800196a:	46b3      	mov	fp, r6
 800196c:	42b5      	cmp	r5, r6
 800196e:	d02b      	beq.n	80019c8 <__aeabi_dsub+0x208>
 8001970:	4a6b      	ldr	r2, [pc, #428]	; (8001b20 <__aeabi_dsub+0x360>)
 8001972:	4442      	add	r2, r8
 8001974:	2a00      	cmp	r2, #0
 8001976:	d05d      	beq.n	8001a34 <__aeabi_dsub+0x274>
 8001978:	4642      	mov	r2, r8
 800197a:	4644      	mov	r4, r8
 800197c:	1a82      	subs	r2, r0, r2
 800197e:	2c00      	cmp	r4, #0
 8001980:	d000      	beq.n	8001984 <__aeabi_dsub+0x1c4>
 8001982:	e0f5      	b.n	8001b70 <__aeabi_dsub+0x3b0>
 8001984:	4665      	mov	r5, ip
 8001986:	431d      	orrs	r5, r3
 8001988:	d100      	bne.n	800198c <__aeabi_dsub+0x1cc>
 800198a:	e19c      	b.n	8001cc6 <__aeabi_dsub+0x506>
 800198c:	1e55      	subs	r5, r2, #1
 800198e:	2a01      	cmp	r2, #1
 8001990:	d100      	bne.n	8001994 <__aeabi_dsub+0x1d4>
 8001992:	e1fb      	b.n	8001d8c <__aeabi_dsub+0x5cc>
 8001994:	4c60      	ldr	r4, [pc, #384]	; (8001b18 <__aeabi_dsub+0x358>)
 8001996:	42a2      	cmp	r2, r4
 8001998:	d100      	bne.n	800199c <__aeabi_dsub+0x1dc>
 800199a:	e1bd      	b.n	8001d18 <__aeabi_dsub+0x558>
 800199c:	002a      	movs	r2, r5
 800199e:	e0f0      	b.n	8001b82 <__aeabi_dsub+0x3c2>
 80019a0:	0008      	movs	r0, r1
 80019a2:	4338      	orrs	r0, r7
 80019a4:	d100      	bne.n	80019a8 <__aeabi_dsub+0x1e8>
 80019a6:	e0c3      	b.n	8001b30 <__aeabi_dsub+0x370>
 80019a8:	1e50      	subs	r0, r2, #1
 80019aa:	2a01      	cmp	r2, #1
 80019ac:	d100      	bne.n	80019b0 <__aeabi_dsub+0x1f0>
 80019ae:	e1a8      	b.n	8001d02 <__aeabi_dsub+0x542>
 80019b0:	4c59      	ldr	r4, [pc, #356]	; (8001b18 <__aeabi_dsub+0x358>)
 80019b2:	42a2      	cmp	r2, r4
 80019b4:	d100      	bne.n	80019b8 <__aeabi_dsub+0x1f8>
 80019b6:	e087      	b.n	8001ac8 <__aeabi_dsub+0x308>
 80019b8:	0002      	movs	r2, r0
 80019ba:	e736      	b.n	800182a <__aeabi_dsub+0x6a>
 80019bc:	2201      	movs	r2, #1
 80019be:	4056      	eors	r6, r2
 80019c0:	46b3      	mov	fp, r6
 80019c2:	42b5      	cmp	r5, r6
 80019c4:	d000      	beq.n	80019c8 <__aeabi_dsub+0x208>
 80019c6:	e721      	b.n	800180c <__aeabi_dsub+0x4c>
 80019c8:	4a55      	ldr	r2, [pc, #340]	; (8001b20 <__aeabi_dsub+0x360>)
 80019ca:	4442      	add	r2, r8
 80019cc:	2a00      	cmp	r2, #0
 80019ce:	d100      	bne.n	80019d2 <__aeabi_dsub+0x212>
 80019d0:	e0b5      	b.n	8001b3e <__aeabi_dsub+0x37e>
 80019d2:	4642      	mov	r2, r8
 80019d4:	4644      	mov	r4, r8
 80019d6:	1a82      	subs	r2, r0, r2
 80019d8:	2c00      	cmp	r4, #0
 80019da:	d100      	bne.n	80019de <__aeabi_dsub+0x21e>
 80019dc:	e138      	b.n	8001c50 <__aeabi_dsub+0x490>
 80019de:	4e4e      	ldr	r6, [pc, #312]	; (8001b18 <__aeabi_dsub+0x358>)
 80019e0:	42b0      	cmp	r0, r6
 80019e2:	d100      	bne.n	80019e6 <__aeabi_dsub+0x226>
 80019e4:	e1de      	b.n	8001da4 <__aeabi_dsub+0x5e4>
 80019e6:	2680      	movs	r6, #128	; 0x80
 80019e8:	4664      	mov	r4, ip
 80019ea:	0436      	lsls	r6, r6, #16
 80019ec:	4334      	orrs	r4, r6
 80019ee:	46a4      	mov	ip, r4
 80019f0:	2a38      	cmp	r2, #56	; 0x38
 80019f2:	dd00      	ble.n	80019f6 <__aeabi_dsub+0x236>
 80019f4:	e196      	b.n	8001d24 <__aeabi_dsub+0x564>
 80019f6:	2a1f      	cmp	r2, #31
 80019f8:	dd00      	ble.n	80019fc <__aeabi_dsub+0x23c>
 80019fa:	e224      	b.n	8001e46 <__aeabi_dsub+0x686>
 80019fc:	2620      	movs	r6, #32
 80019fe:	1ab4      	subs	r4, r6, r2
 8001a00:	46a2      	mov	sl, r4
 8001a02:	4664      	mov	r4, ip
 8001a04:	4656      	mov	r6, sl
 8001a06:	40b4      	lsls	r4, r6
 8001a08:	46a1      	mov	r9, r4
 8001a0a:	001c      	movs	r4, r3
 8001a0c:	464e      	mov	r6, r9
 8001a0e:	40d4      	lsrs	r4, r2
 8001a10:	4326      	orrs	r6, r4
 8001a12:	0034      	movs	r4, r6
 8001a14:	4656      	mov	r6, sl
 8001a16:	40b3      	lsls	r3, r6
 8001a18:	1e5e      	subs	r6, r3, #1
 8001a1a:	41b3      	sbcs	r3, r6
 8001a1c:	431c      	orrs	r4, r3
 8001a1e:	4663      	mov	r3, ip
 8001a20:	40d3      	lsrs	r3, r2
 8001a22:	18c9      	adds	r1, r1, r3
 8001a24:	19e4      	adds	r4, r4, r7
 8001a26:	42bc      	cmp	r4, r7
 8001a28:	41bf      	sbcs	r7, r7
 8001a2a:	427f      	negs	r7, r7
 8001a2c:	46b9      	mov	r9, r7
 8001a2e:	4680      	mov	r8, r0
 8001a30:	4489      	add	r9, r1
 8001a32:	e0d8      	b.n	8001be6 <__aeabi_dsub+0x426>
 8001a34:	4640      	mov	r0, r8
 8001a36:	4c3b      	ldr	r4, [pc, #236]	; (8001b24 <__aeabi_dsub+0x364>)
 8001a38:	3001      	adds	r0, #1
 8001a3a:	4220      	tst	r0, r4
 8001a3c:	d000      	beq.n	8001a40 <__aeabi_dsub+0x280>
 8001a3e:	e0b4      	b.n	8001baa <__aeabi_dsub+0x3ea>
 8001a40:	4640      	mov	r0, r8
 8001a42:	2800      	cmp	r0, #0
 8001a44:	d000      	beq.n	8001a48 <__aeabi_dsub+0x288>
 8001a46:	e144      	b.n	8001cd2 <__aeabi_dsub+0x512>
 8001a48:	4660      	mov	r0, ip
 8001a4a:	4318      	orrs	r0, r3
 8001a4c:	d100      	bne.n	8001a50 <__aeabi_dsub+0x290>
 8001a4e:	e190      	b.n	8001d72 <__aeabi_dsub+0x5b2>
 8001a50:	0008      	movs	r0, r1
 8001a52:	4338      	orrs	r0, r7
 8001a54:	d000      	beq.n	8001a58 <__aeabi_dsub+0x298>
 8001a56:	e1aa      	b.n	8001dae <__aeabi_dsub+0x5ee>
 8001a58:	4661      	mov	r1, ip
 8001a5a:	08db      	lsrs	r3, r3, #3
 8001a5c:	0749      	lsls	r1, r1, #29
 8001a5e:	430b      	orrs	r3, r1
 8001a60:	4661      	mov	r1, ip
 8001a62:	08cc      	lsrs	r4, r1, #3
 8001a64:	e027      	b.n	8001ab6 <__aeabi_dsub+0x2f6>
 8001a66:	0008      	movs	r0, r1
 8001a68:	4338      	orrs	r0, r7
 8001a6a:	d061      	beq.n	8001b30 <__aeabi_dsub+0x370>
 8001a6c:	1e50      	subs	r0, r2, #1
 8001a6e:	2a01      	cmp	r2, #1
 8001a70:	d100      	bne.n	8001a74 <__aeabi_dsub+0x2b4>
 8001a72:	e139      	b.n	8001ce8 <__aeabi_dsub+0x528>
 8001a74:	42a2      	cmp	r2, r4
 8001a76:	d027      	beq.n	8001ac8 <__aeabi_dsub+0x308>
 8001a78:	0002      	movs	r2, r0
 8001a7a:	e75d      	b.n	8001938 <__aeabi_dsub+0x178>
 8001a7c:	0002      	movs	r2, r0
 8001a7e:	391f      	subs	r1, #31
 8001a80:	40ca      	lsrs	r2, r1
 8001a82:	0011      	movs	r1, r2
 8001a84:	2b20      	cmp	r3, #32
 8001a86:	d003      	beq.n	8001a90 <__aeabi_dsub+0x2d0>
 8001a88:	2240      	movs	r2, #64	; 0x40
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	4098      	lsls	r0, r3
 8001a8e:	4304      	orrs	r4, r0
 8001a90:	1e63      	subs	r3, r4, #1
 8001a92:	419c      	sbcs	r4, r3
 8001a94:	2300      	movs	r3, #0
 8001a96:	4699      	mov	r9, r3
 8001a98:	4698      	mov	r8, r3
 8001a9a:	430c      	orrs	r4, r1
 8001a9c:	0763      	lsls	r3, r4, #29
 8001a9e:	d000      	beq.n	8001aa2 <__aeabi_dsub+0x2e2>
 8001aa0:	e712      	b.n	80018c8 <__aeabi_dsub+0x108>
 8001aa2:	464b      	mov	r3, r9
 8001aa4:	464a      	mov	r2, r9
 8001aa6:	08e4      	lsrs	r4, r4, #3
 8001aa8:	075b      	lsls	r3, r3, #29
 8001aaa:	4323      	orrs	r3, r4
 8001aac:	08d4      	lsrs	r4, r2, #3
 8001aae:	4642      	mov	r2, r8
 8001ab0:	4919      	ldr	r1, [pc, #100]	; (8001b18 <__aeabi_dsub+0x358>)
 8001ab2:	428a      	cmp	r2, r1
 8001ab4:	d00e      	beq.n	8001ad4 <__aeabi_dsub+0x314>
 8001ab6:	0324      	lsls	r4, r4, #12
 8001ab8:	0552      	lsls	r2, r2, #21
 8001aba:	0b24      	lsrs	r4, r4, #12
 8001abc:	0d52      	lsrs	r2, r2, #21
 8001abe:	e722      	b.n	8001906 <__aeabi_dsub+0x146>
 8001ac0:	000a      	movs	r2, r1
 8001ac2:	2400      	movs	r4, #0
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	e71e      	b.n	8001906 <__aeabi_dsub+0x146>
 8001ac8:	08db      	lsrs	r3, r3, #3
 8001aca:	4662      	mov	r2, ip
 8001acc:	0752      	lsls	r2, r2, #29
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	4662      	mov	r2, ip
 8001ad2:	08d4      	lsrs	r4, r2, #3
 8001ad4:	001a      	movs	r2, r3
 8001ad6:	4322      	orrs	r2, r4
 8001ad8:	d100      	bne.n	8001adc <__aeabi_dsub+0x31c>
 8001ada:	e1fc      	b.n	8001ed6 <__aeabi_dsub+0x716>
 8001adc:	2280      	movs	r2, #128	; 0x80
 8001ade:	0312      	lsls	r2, r2, #12
 8001ae0:	4314      	orrs	r4, r2
 8001ae2:	0324      	lsls	r4, r4, #12
 8001ae4:	4a0c      	ldr	r2, [pc, #48]	; (8001b18 <__aeabi_dsub+0x358>)
 8001ae6:	0b24      	lsrs	r4, r4, #12
 8001ae8:	e70d      	b.n	8001906 <__aeabi_dsub+0x146>
 8001aea:	0020      	movs	r0, r4
 8001aec:	f000 fa86 	bl	8001ffc <__clzsi2>
 8001af0:	0001      	movs	r1, r0
 8001af2:	3118      	adds	r1, #24
 8001af4:	291f      	cmp	r1, #31
 8001af6:	dc00      	bgt.n	8001afa <__aeabi_dsub+0x33a>
 8001af8:	e6c4      	b.n	8001884 <__aeabi_dsub+0xc4>
 8001afa:	3808      	subs	r0, #8
 8001afc:	4084      	lsls	r4, r0
 8001afe:	4643      	mov	r3, r8
 8001b00:	0020      	movs	r0, r4
 8001b02:	2400      	movs	r4, #0
 8001b04:	4588      	cmp	r8, r1
 8001b06:	dc00      	bgt.n	8001b0a <__aeabi_dsub+0x34a>
 8001b08:	e6c8      	b.n	800189c <__aeabi_dsub+0xdc>
 8001b0a:	4a04      	ldr	r2, [pc, #16]	; (8001b1c <__aeabi_dsub+0x35c>)
 8001b0c:	1a5b      	subs	r3, r3, r1
 8001b0e:	4010      	ands	r0, r2
 8001b10:	4698      	mov	r8, r3
 8001b12:	4681      	mov	r9, r0
 8001b14:	e6d6      	b.n	80018c4 <__aeabi_dsub+0x104>
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	000007ff 	.word	0x000007ff
 8001b1c:	ff7fffff 	.word	0xff7fffff
 8001b20:	fffff801 	.word	0xfffff801
 8001b24:	000007fe 	.word	0x000007fe
 8001b28:	430f      	orrs	r7, r1
 8001b2a:	1e7a      	subs	r2, r7, #1
 8001b2c:	4197      	sbcs	r7, r2
 8001b2e:	e691      	b.n	8001854 <__aeabi_dsub+0x94>
 8001b30:	4661      	mov	r1, ip
 8001b32:	08db      	lsrs	r3, r3, #3
 8001b34:	0749      	lsls	r1, r1, #29
 8001b36:	430b      	orrs	r3, r1
 8001b38:	4661      	mov	r1, ip
 8001b3a:	08cc      	lsrs	r4, r1, #3
 8001b3c:	e7b8      	b.n	8001ab0 <__aeabi_dsub+0x2f0>
 8001b3e:	4640      	mov	r0, r8
 8001b40:	4cd3      	ldr	r4, [pc, #844]	; (8001e90 <__aeabi_dsub+0x6d0>)
 8001b42:	3001      	adds	r0, #1
 8001b44:	4220      	tst	r0, r4
 8001b46:	d000      	beq.n	8001b4a <__aeabi_dsub+0x38a>
 8001b48:	e0a2      	b.n	8001c90 <__aeabi_dsub+0x4d0>
 8001b4a:	4640      	mov	r0, r8
 8001b4c:	2800      	cmp	r0, #0
 8001b4e:	d000      	beq.n	8001b52 <__aeabi_dsub+0x392>
 8001b50:	e101      	b.n	8001d56 <__aeabi_dsub+0x596>
 8001b52:	4660      	mov	r0, ip
 8001b54:	4318      	orrs	r0, r3
 8001b56:	d100      	bne.n	8001b5a <__aeabi_dsub+0x39a>
 8001b58:	e15e      	b.n	8001e18 <__aeabi_dsub+0x658>
 8001b5a:	0008      	movs	r0, r1
 8001b5c:	4338      	orrs	r0, r7
 8001b5e:	d000      	beq.n	8001b62 <__aeabi_dsub+0x3a2>
 8001b60:	e15f      	b.n	8001e22 <__aeabi_dsub+0x662>
 8001b62:	4661      	mov	r1, ip
 8001b64:	08db      	lsrs	r3, r3, #3
 8001b66:	0749      	lsls	r1, r1, #29
 8001b68:	430b      	orrs	r3, r1
 8001b6a:	4661      	mov	r1, ip
 8001b6c:	08cc      	lsrs	r4, r1, #3
 8001b6e:	e7a2      	b.n	8001ab6 <__aeabi_dsub+0x2f6>
 8001b70:	4dc8      	ldr	r5, [pc, #800]	; (8001e94 <__aeabi_dsub+0x6d4>)
 8001b72:	42a8      	cmp	r0, r5
 8001b74:	d100      	bne.n	8001b78 <__aeabi_dsub+0x3b8>
 8001b76:	e0cf      	b.n	8001d18 <__aeabi_dsub+0x558>
 8001b78:	2580      	movs	r5, #128	; 0x80
 8001b7a:	4664      	mov	r4, ip
 8001b7c:	042d      	lsls	r5, r5, #16
 8001b7e:	432c      	orrs	r4, r5
 8001b80:	46a4      	mov	ip, r4
 8001b82:	2a38      	cmp	r2, #56	; 0x38
 8001b84:	dc56      	bgt.n	8001c34 <__aeabi_dsub+0x474>
 8001b86:	2a1f      	cmp	r2, #31
 8001b88:	dd00      	ble.n	8001b8c <__aeabi_dsub+0x3cc>
 8001b8a:	e0d1      	b.n	8001d30 <__aeabi_dsub+0x570>
 8001b8c:	2520      	movs	r5, #32
 8001b8e:	001e      	movs	r6, r3
 8001b90:	1aad      	subs	r5, r5, r2
 8001b92:	4664      	mov	r4, ip
 8001b94:	40ab      	lsls	r3, r5
 8001b96:	40ac      	lsls	r4, r5
 8001b98:	40d6      	lsrs	r6, r2
 8001b9a:	1e5d      	subs	r5, r3, #1
 8001b9c:	41ab      	sbcs	r3, r5
 8001b9e:	4334      	orrs	r4, r6
 8001ba0:	4323      	orrs	r3, r4
 8001ba2:	4664      	mov	r4, ip
 8001ba4:	40d4      	lsrs	r4, r2
 8001ba6:	1b09      	subs	r1, r1, r4
 8001ba8:	e049      	b.n	8001c3e <__aeabi_dsub+0x47e>
 8001baa:	4660      	mov	r0, ip
 8001bac:	1bdc      	subs	r4, r3, r7
 8001bae:	1a46      	subs	r6, r0, r1
 8001bb0:	42a3      	cmp	r3, r4
 8001bb2:	4180      	sbcs	r0, r0
 8001bb4:	4240      	negs	r0, r0
 8001bb6:	4681      	mov	r9, r0
 8001bb8:	0030      	movs	r0, r6
 8001bba:	464e      	mov	r6, r9
 8001bbc:	1b80      	subs	r0, r0, r6
 8001bbe:	4681      	mov	r9, r0
 8001bc0:	0200      	lsls	r0, r0, #8
 8001bc2:	d476      	bmi.n	8001cb2 <__aeabi_dsub+0x4f2>
 8001bc4:	464b      	mov	r3, r9
 8001bc6:	4323      	orrs	r3, r4
 8001bc8:	d000      	beq.n	8001bcc <__aeabi_dsub+0x40c>
 8001bca:	e652      	b.n	8001872 <__aeabi_dsub+0xb2>
 8001bcc:	2400      	movs	r4, #0
 8001bce:	2500      	movs	r5, #0
 8001bd0:	e771      	b.n	8001ab6 <__aeabi_dsub+0x2f6>
 8001bd2:	4339      	orrs	r1, r7
 8001bd4:	000c      	movs	r4, r1
 8001bd6:	1e62      	subs	r2, r4, #1
 8001bd8:	4194      	sbcs	r4, r2
 8001bda:	18e4      	adds	r4, r4, r3
 8001bdc:	429c      	cmp	r4, r3
 8001bde:	419b      	sbcs	r3, r3
 8001be0:	425b      	negs	r3, r3
 8001be2:	4463      	add	r3, ip
 8001be4:	4699      	mov	r9, r3
 8001be6:	464b      	mov	r3, r9
 8001be8:	021b      	lsls	r3, r3, #8
 8001bea:	d400      	bmi.n	8001bee <__aeabi_dsub+0x42e>
 8001bec:	e756      	b.n	8001a9c <__aeabi_dsub+0x2dc>
 8001bee:	2301      	movs	r3, #1
 8001bf0:	469c      	mov	ip, r3
 8001bf2:	4ba8      	ldr	r3, [pc, #672]	; (8001e94 <__aeabi_dsub+0x6d4>)
 8001bf4:	44e0      	add	r8, ip
 8001bf6:	4598      	cmp	r8, r3
 8001bf8:	d038      	beq.n	8001c6c <__aeabi_dsub+0x4ac>
 8001bfa:	464b      	mov	r3, r9
 8001bfc:	48a6      	ldr	r0, [pc, #664]	; (8001e98 <__aeabi_dsub+0x6d8>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	4003      	ands	r3, r0
 8001c02:	0018      	movs	r0, r3
 8001c04:	0863      	lsrs	r3, r4, #1
 8001c06:	4014      	ands	r4, r2
 8001c08:	431c      	orrs	r4, r3
 8001c0a:	07c3      	lsls	r3, r0, #31
 8001c0c:	431c      	orrs	r4, r3
 8001c0e:	0843      	lsrs	r3, r0, #1
 8001c10:	4699      	mov	r9, r3
 8001c12:	e657      	b.n	80018c4 <__aeabi_dsub+0x104>
 8001c14:	0010      	movs	r0, r2
 8001c16:	000e      	movs	r6, r1
 8001c18:	3820      	subs	r0, #32
 8001c1a:	40c6      	lsrs	r6, r0
 8001c1c:	2a20      	cmp	r2, #32
 8001c1e:	d004      	beq.n	8001c2a <__aeabi_dsub+0x46a>
 8001c20:	2040      	movs	r0, #64	; 0x40
 8001c22:	1a82      	subs	r2, r0, r2
 8001c24:	4091      	lsls	r1, r2
 8001c26:	430f      	orrs	r7, r1
 8001c28:	46b9      	mov	r9, r7
 8001c2a:	464f      	mov	r7, r9
 8001c2c:	1e7a      	subs	r2, r7, #1
 8001c2e:	4197      	sbcs	r7, r2
 8001c30:	4337      	orrs	r7, r6
 8001c32:	e60f      	b.n	8001854 <__aeabi_dsub+0x94>
 8001c34:	4662      	mov	r2, ip
 8001c36:	431a      	orrs	r2, r3
 8001c38:	0013      	movs	r3, r2
 8001c3a:	1e5a      	subs	r2, r3, #1
 8001c3c:	4193      	sbcs	r3, r2
 8001c3e:	1afc      	subs	r4, r7, r3
 8001c40:	42a7      	cmp	r7, r4
 8001c42:	41bf      	sbcs	r7, r7
 8001c44:	427f      	negs	r7, r7
 8001c46:	1bcb      	subs	r3, r1, r7
 8001c48:	4699      	mov	r9, r3
 8001c4a:	465d      	mov	r5, fp
 8001c4c:	4680      	mov	r8, r0
 8001c4e:	e608      	b.n	8001862 <__aeabi_dsub+0xa2>
 8001c50:	4666      	mov	r6, ip
 8001c52:	431e      	orrs	r6, r3
 8001c54:	d100      	bne.n	8001c58 <__aeabi_dsub+0x498>
 8001c56:	e0be      	b.n	8001dd6 <__aeabi_dsub+0x616>
 8001c58:	1e56      	subs	r6, r2, #1
 8001c5a:	2a01      	cmp	r2, #1
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x4a0>
 8001c5e:	e109      	b.n	8001e74 <__aeabi_dsub+0x6b4>
 8001c60:	4c8c      	ldr	r4, [pc, #560]	; (8001e94 <__aeabi_dsub+0x6d4>)
 8001c62:	42a2      	cmp	r2, r4
 8001c64:	d100      	bne.n	8001c68 <__aeabi_dsub+0x4a8>
 8001c66:	e119      	b.n	8001e9c <__aeabi_dsub+0x6dc>
 8001c68:	0032      	movs	r2, r6
 8001c6a:	e6c1      	b.n	80019f0 <__aeabi_dsub+0x230>
 8001c6c:	4642      	mov	r2, r8
 8001c6e:	2400      	movs	r4, #0
 8001c70:	2300      	movs	r3, #0
 8001c72:	e648      	b.n	8001906 <__aeabi_dsub+0x146>
 8001c74:	2020      	movs	r0, #32
 8001c76:	000c      	movs	r4, r1
 8001c78:	1a80      	subs	r0, r0, r2
 8001c7a:	003e      	movs	r6, r7
 8001c7c:	4087      	lsls	r7, r0
 8001c7e:	4084      	lsls	r4, r0
 8001c80:	40d6      	lsrs	r6, r2
 8001c82:	1e78      	subs	r0, r7, #1
 8001c84:	4187      	sbcs	r7, r0
 8001c86:	40d1      	lsrs	r1, r2
 8001c88:	4334      	orrs	r4, r6
 8001c8a:	433c      	orrs	r4, r7
 8001c8c:	448c      	add	ip, r1
 8001c8e:	e7a4      	b.n	8001bda <__aeabi_dsub+0x41a>
 8001c90:	4a80      	ldr	r2, [pc, #512]	; (8001e94 <__aeabi_dsub+0x6d4>)
 8001c92:	4290      	cmp	r0, r2
 8001c94:	d100      	bne.n	8001c98 <__aeabi_dsub+0x4d8>
 8001c96:	e0e9      	b.n	8001e6c <__aeabi_dsub+0x6ac>
 8001c98:	19df      	adds	r7, r3, r7
 8001c9a:	429f      	cmp	r7, r3
 8001c9c:	419b      	sbcs	r3, r3
 8001c9e:	4461      	add	r1, ip
 8001ca0:	425b      	negs	r3, r3
 8001ca2:	18c9      	adds	r1, r1, r3
 8001ca4:	07cc      	lsls	r4, r1, #31
 8001ca6:	087f      	lsrs	r7, r7, #1
 8001ca8:	084b      	lsrs	r3, r1, #1
 8001caa:	4699      	mov	r9, r3
 8001cac:	4680      	mov	r8, r0
 8001cae:	433c      	orrs	r4, r7
 8001cb0:	e6f4      	b.n	8001a9c <__aeabi_dsub+0x2dc>
 8001cb2:	1afc      	subs	r4, r7, r3
 8001cb4:	42a7      	cmp	r7, r4
 8001cb6:	41bf      	sbcs	r7, r7
 8001cb8:	4663      	mov	r3, ip
 8001cba:	427f      	negs	r7, r7
 8001cbc:	1ac9      	subs	r1, r1, r3
 8001cbe:	1bcb      	subs	r3, r1, r7
 8001cc0:	4699      	mov	r9, r3
 8001cc2:	465d      	mov	r5, fp
 8001cc4:	e5d5      	b.n	8001872 <__aeabi_dsub+0xb2>
 8001cc6:	08ff      	lsrs	r7, r7, #3
 8001cc8:	074b      	lsls	r3, r1, #29
 8001cca:	465d      	mov	r5, fp
 8001ccc:	433b      	orrs	r3, r7
 8001cce:	08cc      	lsrs	r4, r1, #3
 8001cd0:	e6ee      	b.n	8001ab0 <__aeabi_dsub+0x2f0>
 8001cd2:	4662      	mov	r2, ip
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	d000      	beq.n	8001cda <__aeabi_dsub+0x51a>
 8001cd8:	e082      	b.n	8001de0 <__aeabi_dsub+0x620>
 8001cda:	000b      	movs	r3, r1
 8001cdc:	433b      	orrs	r3, r7
 8001cde:	d11b      	bne.n	8001d18 <__aeabi_dsub+0x558>
 8001ce0:	2480      	movs	r4, #128	; 0x80
 8001ce2:	2500      	movs	r5, #0
 8001ce4:	0324      	lsls	r4, r4, #12
 8001ce6:	e6f9      	b.n	8001adc <__aeabi_dsub+0x31c>
 8001ce8:	19dc      	adds	r4, r3, r7
 8001cea:	429c      	cmp	r4, r3
 8001cec:	419b      	sbcs	r3, r3
 8001cee:	4461      	add	r1, ip
 8001cf0:	4689      	mov	r9, r1
 8001cf2:	425b      	negs	r3, r3
 8001cf4:	4499      	add	r9, r3
 8001cf6:	464b      	mov	r3, r9
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	d444      	bmi.n	8001d86 <__aeabi_dsub+0x5c6>
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	4698      	mov	r8, r3
 8001d00:	e6cc      	b.n	8001a9c <__aeabi_dsub+0x2dc>
 8001d02:	1bdc      	subs	r4, r3, r7
 8001d04:	4662      	mov	r2, ip
 8001d06:	42a3      	cmp	r3, r4
 8001d08:	419b      	sbcs	r3, r3
 8001d0a:	1a51      	subs	r1, r2, r1
 8001d0c:	425b      	negs	r3, r3
 8001d0e:	1acb      	subs	r3, r1, r3
 8001d10:	4699      	mov	r9, r3
 8001d12:	2301      	movs	r3, #1
 8001d14:	4698      	mov	r8, r3
 8001d16:	e5a4      	b.n	8001862 <__aeabi_dsub+0xa2>
 8001d18:	08ff      	lsrs	r7, r7, #3
 8001d1a:	074b      	lsls	r3, r1, #29
 8001d1c:	465d      	mov	r5, fp
 8001d1e:	433b      	orrs	r3, r7
 8001d20:	08cc      	lsrs	r4, r1, #3
 8001d22:	e6d7      	b.n	8001ad4 <__aeabi_dsub+0x314>
 8001d24:	4662      	mov	r2, ip
 8001d26:	431a      	orrs	r2, r3
 8001d28:	0014      	movs	r4, r2
 8001d2a:	1e63      	subs	r3, r4, #1
 8001d2c:	419c      	sbcs	r4, r3
 8001d2e:	e679      	b.n	8001a24 <__aeabi_dsub+0x264>
 8001d30:	0015      	movs	r5, r2
 8001d32:	4664      	mov	r4, ip
 8001d34:	3d20      	subs	r5, #32
 8001d36:	40ec      	lsrs	r4, r5
 8001d38:	46a0      	mov	r8, r4
 8001d3a:	2a20      	cmp	r2, #32
 8001d3c:	d005      	beq.n	8001d4a <__aeabi_dsub+0x58a>
 8001d3e:	2540      	movs	r5, #64	; 0x40
 8001d40:	4664      	mov	r4, ip
 8001d42:	1aaa      	subs	r2, r5, r2
 8001d44:	4094      	lsls	r4, r2
 8001d46:	4323      	orrs	r3, r4
 8001d48:	469a      	mov	sl, r3
 8001d4a:	4654      	mov	r4, sl
 8001d4c:	1e63      	subs	r3, r4, #1
 8001d4e:	419c      	sbcs	r4, r3
 8001d50:	4643      	mov	r3, r8
 8001d52:	4323      	orrs	r3, r4
 8001d54:	e773      	b.n	8001c3e <__aeabi_dsub+0x47e>
 8001d56:	4662      	mov	r2, ip
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	d023      	beq.n	8001da4 <__aeabi_dsub+0x5e4>
 8001d5c:	000a      	movs	r2, r1
 8001d5e:	433a      	orrs	r2, r7
 8001d60:	d000      	beq.n	8001d64 <__aeabi_dsub+0x5a4>
 8001d62:	e0a0      	b.n	8001ea6 <__aeabi_dsub+0x6e6>
 8001d64:	4662      	mov	r2, ip
 8001d66:	08db      	lsrs	r3, r3, #3
 8001d68:	0752      	lsls	r2, r2, #29
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	4662      	mov	r2, ip
 8001d6e:	08d4      	lsrs	r4, r2, #3
 8001d70:	e6b0      	b.n	8001ad4 <__aeabi_dsub+0x314>
 8001d72:	000b      	movs	r3, r1
 8001d74:	433b      	orrs	r3, r7
 8001d76:	d100      	bne.n	8001d7a <__aeabi_dsub+0x5ba>
 8001d78:	e728      	b.n	8001bcc <__aeabi_dsub+0x40c>
 8001d7a:	08ff      	lsrs	r7, r7, #3
 8001d7c:	074b      	lsls	r3, r1, #29
 8001d7e:	465d      	mov	r5, fp
 8001d80:	433b      	orrs	r3, r7
 8001d82:	08cc      	lsrs	r4, r1, #3
 8001d84:	e697      	b.n	8001ab6 <__aeabi_dsub+0x2f6>
 8001d86:	2302      	movs	r3, #2
 8001d88:	4698      	mov	r8, r3
 8001d8a:	e736      	b.n	8001bfa <__aeabi_dsub+0x43a>
 8001d8c:	1afc      	subs	r4, r7, r3
 8001d8e:	42a7      	cmp	r7, r4
 8001d90:	41bf      	sbcs	r7, r7
 8001d92:	4663      	mov	r3, ip
 8001d94:	427f      	negs	r7, r7
 8001d96:	1ac9      	subs	r1, r1, r3
 8001d98:	1bcb      	subs	r3, r1, r7
 8001d9a:	4699      	mov	r9, r3
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	465d      	mov	r5, fp
 8001da0:	4698      	mov	r8, r3
 8001da2:	e55e      	b.n	8001862 <__aeabi_dsub+0xa2>
 8001da4:	074b      	lsls	r3, r1, #29
 8001da6:	08ff      	lsrs	r7, r7, #3
 8001da8:	433b      	orrs	r3, r7
 8001daa:	08cc      	lsrs	r4, r1, #3
 8001dac:	e692      	b.n	8001ad4 <__aeabi_dsub+0x314>
 8001dae:	1bdc      	subs	r4, r3, r7
 8001db0:	4660      	mov	r0, ip
 8001db2:	42a3      	cmp	r3, r4
 8001db4:	41b6      	sbcs	r6, r6
 8001db6:	1a40      	subs	r0, r0, r1
 8001db8:	4276      	negs	r6, r6
 8001dba:	1b80      	subs	r0, r0, r6
 8001dbc:	4681      	mov	r9, r0
 8001dbe:	0200      	lsls	r0, r0, #8
 8001dc0:	d560      	bpl.n	8001e84 <__aeabi_dsub+0x6c4>
 8001dc2:	1afc      	subs	r4, r7, r3
 8001dc4:	42a7      	cmp	r7, r4
 8001dc6:	41bf      	sbcs	r7, r7
 8001dc8:	4663      	mov	r3, ip
 8001dca:	427f      	negs	r7, r7
 8001dcc:	1ac9      	subs	r1, r1, r3
 8001dce:	1bcb      	subs	r3, r1, r7
 8001dd0:	4699      	mov	r9, r3
 8001dd2:	465d      	mov	r5, fp
 8001dd4:	e576      	b.n	80018c4 <__aeabi_dsub+0x104>
 8001dd6:	08ff      	lsrs	r7, r7, #3
 8001dd8:	074b      	lsls	r3, r1, #29
 8001dda:	433b      	orrs	r3, r7
 8001ddc:	08cc      	lsrs	r4, r1, #3
 8001dde:	e667      	b.n	8001ab0 <__aeabi_dsub+0x2f0>
 8001de0:	000a      	movs	r2, r1
 8001de2:	08db      	lsrs	r3, r3, #3
 8001de4:	433a      	orrs	r2, r7
 8001de6:	d100      	bne.n	8001dea <__aeabi_dsub+0x62a>
 8001de8:	e66f      	b.n	8001aca <__aeabi_dsub+0x30a>
 8001dea:	4662      	mov	r2, ip
 8001dec:	0752      	lsls	r2, r2, #29
 8001dee:	4313      	orrs	r3, r2
 8001df0:	4662      	mov	r2, ip
 8001df2:	08d4      	lsrs	r4, r2, #3
 8001df4:	2280      	movs	r2, #128	; 0x80
 8001df6:	0312      	lsls	r2, r2, #12
 8001df8:	4214      	tst	r4, r2
 8001dfa:	d007      	beq.n	8001e0c <__aeabi_dsub+0x64c>
 8001dfc:	08c8      	lsrs	r0, r1, #3
 8001dfe:	4210      	tst	r0, r2
 8001e00:	d104      	bne.n	8001e0c <__aeabi_dsub+0x64c>
 8001e02:	465d      	mov	r5, fp
 8001e04:	0004      	movs	r4, r0
 8001e06:	08fb      	lsrs	r3, r7, #3
 8001e08:	0749      	lsls	r1, r1, #29
 8001e0a:	430b      	orrs	r3, r1
 8001e0c:	0f5a      	lsrs	r2, r3, #29
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	08db      	lsrs	r3, r3, #3
 8001e12:	0752      	lsls	r2, r2, #29
 8001e14:	4313      	orrs	r3, r2
 8001e16:	e65d      	b.n	8001ad4 <__aeabi_dsub+0x314>
 8001e18:	074b      	lsls	r3, r1, #29
 8001e1a:	08ff      	lsrs	r7, r7, #3
 8001e1c:	433b      	orrs	r3, r7
 8001e1e:	08cc      	lsrs	r4, r1, #3
 8001e20:	e649      	b.n	8001ab6 <__aeabi_dsub+0x2f6>
 8001e22:	19dc      	adds	r4, r3, r7
 8001e24:	429c      	cmp	r4, r3
 8001e26:	419b      	sbcs	r3, r3
 8001e28:	4461      	add	r1, ip
 8001e2a:	4689      	mov	r9, r1
 8001e2c:	425b      	negs	r3, r3
 8001e2e:	4499      	add	r9, r3
 8001e30:	464b      	mov	r3, r9
 8001e32:	021b      	lsls	r3, r3, #8
 8001e34:	d400      	bmi.n	8001e38 <__aeabi_dsub+0x678>
 8001e36:	e631      	b.n	8001a9c <__aeabi_dsub+0x2dc>
 8001e38:	464a      	mov	r2, r9
 8001e3a:	4b17      	ldr	r3, [pc, #92]	; (8001e98 <__aeabi_dsub+0x6d8>)
 8001e3c:	401a      	ands	r2, r3
 8001e3e:	2301      	movs	r3, #1
 8001e40:	4691      	mov	r9, r2
 8001e42:	4698      	mov	r8, r3
 8001e44:	e62a      	b.n	8001a9c <__aeabi_dsub+0x2dc>
 8001e46:	0016      	movs	r6, r2
 8001e48:	4664      	mov	r4, ip
 8001e4a:	3e20      	subs	r6, #32
 8001e4c:	40f4      	lsrs	r4, r6
 8001e4e:	46a0      	mov	r8, r4
 8001e50:	2a20      	cmp	r2, #32
 8001e52:	d005      	beq.n	8001e60 <__aeabi_dsub+0x6a0>
 8001e54:	2640      	movs	r6, #64	; 0x40
 8001e56:	4664      	mov	r4, ip
 8001e58:	1ab2      	subs	r2, r6, r2
 8001e5a:	4094      	lsls	r4, r2
 8001e5c:	4323      	orrs	r3, r4
 8001e5e:	469a      	mov	sl, r3
 8001e60:	4654      	mov	r4, sl
 8001e62:	1e63      	subs	r3, r4, #1
 8001e64:	419c      	sbcs	r4, r3
 8001e66:	4643      	mov	r3, r8
 8001e68:	431c      	orrs	r4, r3
 8001e6a:	e5db      	b.n	8001a24 <__aeabi_dsub+0x264>
 8001e6c:	0002      	movs	r2, r0
 8001e6e:	2400      	movs	r4, #0
 8001e70:	2300      	movs	r3, #0
 8001e72:	e548      	b.n	8001906 <__aeabi_dsub+0x146>
 8001e74:	19dc      	adds	r4, r3, r7
 8001e76:	42bc      	cmp	r4, r7
 8001e78:	41bf      	sbcs	r7, r7
 8001e7a:	4461      	add	r1, ip
 8001e7c:	4689      	mov	r9, r1
 8001e7e:	427f      	negs	r7, r7
 8001e80:	44b9      	add	r9, r7
 8001e82:	e738      	b.n	8001cf6 <__aeabi_dsub+0x536>
 8001e84:	464b      	mov	r3, r9
 8001e86:	4323      	orrs	r3, r4
 8001e88:	d100      	bne.n	8001e8c <__aeabi_dsub+0x6cc>
 8001e8a:	e69f      	b.n	8001bcc <__aeabi_dsub+0x40c>
 8001e8c:	e606      	b.n	8001a9c <__aeabi_dsub+0x2dc>
 8001e8e:	46c0      	nop			; (mov r8, r8)
 8001e90:	000007fe 	.word	0x000007fe
 8001e94:	000007ff 	.word	0x000007ff
 8001e98:	ff7fffff 	.word	0xff7fffff
 8001e9c:	08ff      	lsrs	r7, r7, #3
 8001e9e:	074b      	lsls	r3, r1, #29
 8001ea0:	433b      	orrs	r3, r7
 8001ea2:	08cc      	lsrs	r4, r1, #3
 8001ea4:	e616      	b.n	8001ad4 <__aeabi_dsub+0x314>
 8001ea6:	4662      	mov	r2, ip
 8001ea8:	08db      	lsrs	r3, r3, #3
 8001eaa:	0752      	lsls	r2, r2, #29
 8001eac:	4313      	orrs	r3, r2
 8001eae:	4662      	mov	r2, ip
 8001eb0:	08d4      	lsrs	r4, r2, #3
 8001eb2:	2280      	movs	r2, #128	; 0x80
 8001eb4:	0312      	lsls	r2, r2, #12
 8001eb6:	4214      	tst	r4, r2
 8001eb8:	d007      	beq.n	8001eca <__aeabi_dsub+0x70a>
 8001eba:	08c8      	lsrs	r0, r1, #3
 8001ebc:	4210      	tst	r0, r2
 8001ebe:	d104      	bne.n	8001eca <__aeabi_dsub+0x70a>
 8001ec0:	465d      	mov	r5, fp
 8001ec2:	0004      	movs	r4, r0
 8001ec4:	08fb      	lsrs	r3, r7, #3
 8001ec6:	0749      	lsls	r1, r1, #29
 8001ec8:	430b      	orrs	r3, r1
 8001eca:	0f5a      	lsrs	r2, r3, #29
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	0752      	lsls	r2, r2, #29
 8001ed0:	08db      	lsrs	r3, r3, #3
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	e5fe      	b.n	8001ad4 <__aeabi_dsub+0x314>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	4a01      	ldr	r2, [pc, #4]	; (8001ee0 <__aeabi_dsub+0x720>)
 8001eda:	001c      	movs	r4, r3
 8001edc:	e513      	b.n	8001906 <__aeabi_dsub+0x146>
 8001ede:	46c0      	nop			; (mov r8, r8)
 8001ee0:	000007ff 	.word	0x000007ff

08001ee4 <__aeabi_d2iz>:
 8001ee4:	000a      	movs	r2, r1
 8001ee6:	b530      	push	{r4, r5, lr}
 8001ee8:	4c13      	ldr	r4, [pc, #76]	; (8001f38 <__aeabi_d2iz+0x54>)
 8001eea:	0053      	lsls	r3, r2, #1
 8001eec:	0309      	lsls	r1, r1, #12
 8001eee:	0005      	movs	r5, r0
 8001ef0:	0b09      	lsrs	r1, r1, #12
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	0d5b      	lsrs	r3, r3, #21
 8001ef6:	0fd2      	lsrs	r2, r2, #31
 8001ef8:	42a3      	cmp	r3, r4
 8001efa:	dd04      	ble.n	8001f06 <__aeabi_d2iz+0x22>
 8001efc:	480f      	ldr	r0, [pc, #60]	; (8001f3c <__aeabi_d2iz+0x58>)
 8001efe:	4283      	cmp	r3, r0
 8001f00:	dd02      	ble.n	8001f08 <__aeabi_d2iz+0x24>
 8001f02:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <__aeabi_d2iz+0x5c>)
 8001f04:	18d0      	adds	r0, r2, r3
 8001f06:	bd30      	pop	{r4, r5, pc}
 8001f08:	2080      	movs	r0, #128	; 0x80
 8001f0a:	0340      	lsls	r0, r0, #13
 8001f0c:	4301      	orrs	r1, r0
 8001f0e:	480d      	ldr	r0, [pc, #52]	; (8001f44 <__aeabi_d2iz+0x60>)
 8001f10:	1ac0      	subs	r0, r0, r3
 8001f12:	281f      	cmp	r0, #31
 8001f14:	dd08      	ble.n	8001f28 <__aeabi_d2iz+0x44>
 8001f16:	480c      	ldr	r0, [pc, #48]	; (8001f48 <__aeabi_d2iz+0x64>)
 8001f18:	1ac3      	subs	r3, r0, r3
 8001f1a:	40d9      	lsrs	r1, r3
 8001f1c:	000b      	movs	r3, r1
 8001f1e:	4258      	negs	r0, r3
 8001f20:	2a00      	cmp	r2, #0
 8001f22:	d1f0      	bne.n	8001f06 <__aeabi_d2iz+0x22>
 8001f24:	0018      	movs	r0, r3
 8001f26:	e7ee      	b.n	8001f06 <__aeabi_d2iz+0x22>
 8001f28:	4c08      	ldr	r4, [pc, #32]	; (8001f4c <__aeabi_d2iz+0x68>)
 8001f2a:	40c5      	lsrs	r5, r0
 8001f2c:	46a4      	mov	ip, r4
 8001f2e:	4463      	add	r3, ip
 8001f30:	4099      	lsls	r1, r3
 8001f32:	000b      	movs	r3, r1
 8001f34:	432b      	orrs	r3, r5
 8001f36:	e7f2      	b.n	8001f1e <__aeabi_d2iz+0x3a>
 8001f38:	000003fe 	.word	0x000003fe
 8001f3c:	0000041d 	.word	0x0000041d
 8001f40:	7fffffff 	.word	0x7fffffff
 8001f44:	00000433 	.word	0x00000433
 8001f48:	00000413 	.word	0x00000413
 8001f4c:	fffffbed 	.word	0xfffffbed

08001f50 <__aeabi_i2d>:
 8001f50:	b570      	push	{r4, r5, r6, lr}
 8001f52:	2800      	cmp	r0, #0
 8001f54:	d016      	beq.n	8001f84 <__aeabi_i2d+0x34>
 8001f56:	17c3      	asrs	r3, r0, #31
 8001f58:	18c5      	adds	r5, r0, r3
 8001f5a:	405d      	eors	r5, r3
 8001f5c:	0fc4      	lsrs	r4, r0, #31
 8001f5e:	0028      	movs	r0, r5
 8001f60:	f000 f84c 	bl	8001ffc <__clzsi2>
 8001f64:	4a11      	ldr	r2, [pc, #68]	; (8001fac <__aeabi_i2d+0x5c>)
 8001f66:	1a12      	subs	r2, r2, r0
 8001f68:	280a      	cmp	r0, #10
 8001f6a:	dc16      	bgt.n	8001f9a <__aeabi_i2d+0x4a>
 8001f6c:	0003      	movs	r3, r0
 8001f6e:	002e      	movs	r6, r5
 8001f70:	3315      	adds	r3, #21
 8001f72:	409e      	lsls	r6, r3
 8001f74:	230b      	movs	r3, #11
 8001f76:	1a18      	subs	r0, r3, r0
 8001f78:	40c5      	lsrs	r5, r0
 8001f7a:	0552      	lsls	r2, r2, #21
 8001f7c:	032d      	lsls	r5, r5, #12
 8001f7e:	0b2d      	lsrs	r5, r5, #12
 8001f80:	0d53      	lsrs	r3, r2, #21
 8001f82:	e003      	b.n	8001f8c <__aeabi_i2d+0x3c>
 8001f84:	2400      	movs	r4, #0
 8001f86:	2300      	movs	r3, #0
 8001f88:	2500      	movs	r5, #0
 8001f8a:	2600      	movs	r6, #0
 8001f8c:	051b      	lsls	r3, r3, #20
 8001f8e:	432b      	orrs	r3, r5
 8001f90:	07e4      	lsls	r4, r4, #31
 8001f92:	4323      	orrs	r3, r4
 8001f94:	0030      	movs	r0, r6
 8001f96:	0019      	movs	r1, r3
 8001f98:	bd70      	pop	{r4, r5, r6, pc}
 8001f9a:	380b      	subs	r0, #11
 8001f9c:	4085      	lsls	r5, r0
 8001f9e:	0552      	lsls	r2, r2, #21
 8001fa0:	032d      	lsls	r5, r5, #12
 8001fa2:	2600      	movs	r6, #0
 8001fa4:	0b2d      	lsrs	r5, r5, #12
 8001fa6:	0d53      	lsrs	r3, r2, #21
 8001fa8:	e7f0      	b.n	8001f8c <__aeabi_i2d+0x3c>
 8001faa:	46c0      	nop			; (mov r8, r8)
 8001fac:	0000041e 	.word	0x0000041e

08001fb0 <__aeabi_ui2d>:
 8001fb0:	b510      	push	{r4, lr}
 8001fb2:	1e04      	subs	r4, r0, #0
 8001fb4:	d010      	beq.n	8001fd8 <__aeabi_ui2d+0x28>
 8001fb6:	f000 f821 	bl	8001ffc <__clzsi2>
 8001fba:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <__aeabi_ui2d+0x48>)
 8001fbc:	1a1b      	subs	r3, r3, r0
 8001fbe:	280a      	cmp	r0, #10
 8001fc0:	dc11      	bgt.n	8001fe6 <__aeabi_ui2d+0x36>
 8001fc2:	220b      	movs	r2, #11
 8001fc4:	0021      	movs	r1, r4
 8001fc6:	1a12      	subs	r2, r2, r0
 8001fc8:	40d1      	lsrs	r1, r2
 8001fca:	3015      	adds	r0, #21
 8001fcc:	030a      	lsls	r2, r1, #12
 8001fce:	055b      	lsls	r3, r3, #21
 8001fd0:	4084      	lsls	r4, r0
 8001fd2:	0b12      	lsrs	r2, r2, #12
 8001fd4:	0d5b      	lsrs	r3, r3, #21
 8001fd6:	e001      	b.n	8001fdc <__aeabi_ui2d+0x2c>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	2200      	movs	r2, #0
 8001fdc:	051b      	lsls	r3, r3, #20
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	0020      	movs	r0, r4
 8001fe2:	0019      	movs	r1, r3
 8001fe4:	bd10      	pop	{r4, pc}
 8001fe6:	0022      	movs	r2, r4
 8001fe8:	380b      	subs	r0, #11
 8001fea:	4082      	lsls	r2, r0
 8001fec:	055b      	lsls	r3, r3, #21
 8001fee:	0312      	lsls	r2, r2, #12
 8001ff0:	2400      	movs	r4, #0
 8001ff2:	0b12      	lsrs	r2, r2, #12
 8001ff4:	0d5b      	lsrs	r3, r3, #21
 8001ff6:	e7f1      	b.n	8001fdc <__aeabi_ui2d+0x2c>
 8001ff8:	0000041e 	.word	0x0000041e

08001ffc <__clzsi2>:
 8001ffc:	211c      	movs	r1, #28
 8001ffe:	2301      	movs	r3, #1
 8002000:	041b      	lsls	r3, r3, #16
 8002002:	4298      	cmp	r0, r3
 8002004:	d301      	bcc.n	800200a <__clzsi2+0xe>
 8002006:	0c00      	lsrs	r0, r0, #16
 8002008:	3910      	subs	r1, #16
 800200a:	0a1b      	lsrs	r3, r3, #8
 800200c:	4298      	cmp	r0, r3
 800200e:	d301      	bcc.n	8002014 <__clzsi2+0x18>
 8002010:	0a00      	lsrs	r0, r0, #8
 8002012:	3908      	subs	r1, #8
 8002014:	091b      	lsrs	r3, r3, #4
 8002016:	4298      	cmp	r0, r3
 8002018:	d301      	bcc.n	800201e <__clzsi2+0x22>
 800201a:	0900      	lsrs	r0, r0, #4
 800201c:	3904      	subs	r1, #4
 800201e:	a202      	add	r2, pc, #8	; (adr r2, 8002028 <__clzsi2+0x2c>)
 8002020:	5c10      	ldrb	r0, [r2, r0]
 8002022:	1840      	adds	r0, r0, r1
 8002024:	4770      	bx	lr
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	02020304 	.word	0x02020304
 800202c:	01010101 	.word	0x01010101
	...

08002038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	0002      	movs	r2, r0
 8002040:	1dfb      	adds	r3, r7, #7
 8002042:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002044:	1dfb      	adds	r3, r7, #7
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b7f      	cmp	r3, #127	; 0x7f
 800204a:	d809      	bhi.n	8002060 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800204c:	1dfb      	adds	r3, r7, #7
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	001a      	movs	r2, r3
 8002052:	231f      	movs	r3, #31
 8002054:	401a      	ands	r2, r3
 8002056:	4b04      	ldr	r3, [pc, #16]	; (8002068 <__NVIC_EnableIRQ+0x30>)
 8002058:	2101      	movs	r1, #1
 800205a:	4091      	lsls	r1, r2
 800205c:	000a      	movs	r2, r1
 800205e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002060:	46c0      	nop			; (mov r8, r8)
 8002062:	46bd      	mov	sp, r7
 8002064:	b002      	add	sp, #8
 8002066:	bd80      	pop	{r7, pc}
 8002068:	e000e100 	.word	0xe000e100

0800206c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800206c:	b590      	push	{r4, r7, lr}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	0002      	movs	r2, r0
 8002074:	6039      	str	r1, [r7, #0]
 8002076:	1dfb      	adds	r3, r7, #7
 8002078:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800207a:	1dfb      	adds	r3, r7, #7
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b7f      	cmp	r3, #127	; 0x7f
 8002080:	d828      	bhi.n	80020d4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002082:	4a2f      	ldr	r2, [pc, #188]	; (8002140 <__NVIC_SetPriority+0xd4>)
 8002084:	1dfb      	adds	r3, r7, #7
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	b25b      	sxtb	r3, r3
 800208a:	089b      	lsrs	r3, r3, #2
 800208c:	33c0      	adds	r3, #192	; 0xc0
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	589b      	ldr	r3, [r3, r2]
 8002092:	1dfa      	adds	r2, r7, #7
 8002094:	7812      	ldrb	r2, [r2, #0]
 8002096:	0011      	movs	r1, r2
 8002098:	2203      	movs	r2, #3
 800209a:	400a      	ands	r2, r1
 800209c:	00d2      	lsls	r2, r2, #3
 800209e:	21ff      	movs	r1, #255	; 0xff
 80020a0:	4091      	lsls	r1, r2
 80020a2:	000a      	movs	r2, r1
 80020a4:	43d2      	mvns	r2, r2
 80020a6:	401a      	ands	r2, r3
 80020a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	019b      	lsls	r3, r3, #6
 80020ae:	22ff      	movs	r2, #255	; 0xff
 80020b0:	401a      	ands	r2, r3
 80020b2:	1dfb      	adds	r3, r7, #7
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	0018      	movs	r0, r3
 80020b8:	2303      	movs	r3, #3
 80020ba:	4003      	ands	r3, r0
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020c0:	481f      	ldr	r0, [pc, #124]	; (8002140 <__NVIC_SetPriority+0xd4>)
 80020c2:	1dfb      	adds	r3, r7, #7
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	b25b      	sxtb	r3, r3
 80020c8:	089b      	lsrs	r3, r3, #2
 80020ca:	430a      	orrs	r2, r1
 80020cc:	33c0      	adds	r3, #192	; 0xc0
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80020d2:	e031      	b.n	8002138 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020d4:	4a1b      	ldr	r2, [pc, #108]	; (8002144 <__NVIC_SetPriority+0xd8>)
 80020d6:	1dfb      	adds	r3, r7, #7
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	0019      	movs	r1, r3
 80020dc:	230f      	movs	r3, #15
 80020de:	400b      	ands	r3, r1
 80020e0:	3b08      	subs	r3, #8
 80020e2:	089b      	lsrs	r3, r3, #2
 80020e4:	3306      	adds	r3, #6
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	18d3      	adds	r3, r2, r3
 80020ea:	3304      	adds	r3, #4
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	1dfa      	adds	r2, r7, #7
 80020f0:	7812      	ldrb	r2, [r2, #0]
 80020f2:	0011      	movs	r1, r2
 80020f4:	2203      	movs	r2, #3
 80020f6:	400a      	ands	r2, r1
 80020f8:	00d2      	lsls	r2, r2, #3
 80020fa:	21ff      	movs	r1, #255	; 0xff
 80020fc:	4091      	lsls	r1, r2
 80020fe:	000a      	movs	r2, r1
 8002100:	43d2      	mvns	r2, r2
 8002102:	401a      	ands	r2, r3
 8002104:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	019b      	lsls	r3, r3, #6
 800210a:	22ff      	movs	r2, #255	; 0xff
 800210c:	401a      	ands	r2, r3
 800210e:	1dfb      	adds	r3, r7, #7
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	0018      	movs	r0, r3
 8002114:	2303      	movs	r3, #3
 8002116:	4003      	ands	r3, r0
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800211c:	4809      	ldr	r0, [pc, #36]	; (8002144 <__NVIC_SetPriority+0xd8>)
 800211e:	1dfb      	adds	r3, r7, #7
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	001c      	movs	r4, r3
 8002124:	230f      	movs	r3, #15
 8002126:	4023      	ands	r3, r4
 8002128:	3b08      	subs	r3, #8
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	430a      	orrs	r2, r1
 800212e:	3306      	adds	r3, #6
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	18c3      	adds	r3, r0, r3
 8002134:	3304      	adds	r3, #4
 8002136:	601a      	str	r2, [r3, #0]
}
 8002138:	46c0      	nop			; (mov r8, r8)
 800213a:	46bd      	mov	sp, r7
 800213c:	b003      	add	sp, #12
 800213e:	bd90      	pop	{r4, r7, pc}
 8002140:	e000e100 	.word	0xe000e100
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2201      	movs	r2, #1
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	601a      	str	r2, [r3, #0]
}
 800215c:	46c0      	nop			; (mov r8, r8)
 800215e:	46bd      	mov	sp, r7
 8002160:	b002      	add	sp, #8
 8002162:	bd80      	pop	{r7, pc}

08002164 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a03      	ldr	r2, [pc, #12]	; (8002180 <LL_USART_DisableFIFO+0x1c>)
 8002172:	401a      	ands	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	601a      	str	r2, [r3, #0]
}
 8002178:	46c0      	nop			; (mov r8, r8)
 800217a:	46bd      	mov	sp, r7
 800217c:	b002      	add	sp, #8
 800217e:	bd80      	pop	{r7, pc}
 8002180:	dfffffff 	.word	0xdfffffff

08002184 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800218e:	f3ef 8310 	mrs	r3, PRIMASK
 8002192:	60bb      	str	r3, [r7, #8]
  return(result);
 8002194:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	2301      	movs	r3, #1
 800219a:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f383 8810 	msr	PRIMASK, r3
}
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	08da      	lsrs	r2, r3, #3
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	075b      	lsls	r3, r3, #29
 80021b0:	431a      	orrs	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	f383 8810 	msr	PRIMASK, r3
}
 80021c0:	46c0      	nop			; (mov r8, r8)
}
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b006      	add	sp, #24
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021d6:	f3ef 8310 	mrs	r3, PRIMASK
 80021da:	60bb      	str	r3, [r7, #8]
  return(result);
 80021dc:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	2301      	movs	r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f383 8810 	msr	PRIMASK, r3
}
 80021ea:	46c0      	nop			; (mov r8, r8)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	4a08      	ldr	r2, [pc, #32]	; (8002214 <LL_USART_SetRXFIFOThreshold+0x48>)
 80021f2:	401a      	ands	r2, r3
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	065b      	lsls	r3, r3, #25
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	609a      	str	r2, [r3, #8]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	f383 8810 	msr	PRIMASK, r3
}
 8002208:	46c0      	nop			; (mov r8, r8)
}
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	46bd      	mov	sp, r7
 800220e:	b006      	add	sp, #24
 8002210:	bd80      	pop	{r7, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	f1ffffff 	.word	0xf1ffffff

08002218 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	4a07      	ldr	r2, [pc, #28]	; (8002244 <LL_USART_ConfigAsyncMode+0x2c>)
 8002226:	401a      	ands	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	222a      	movs	r2, #42	; 0x2a
 8002232:	4393      	bics	r3, r2
 8002234:	001a      	movs	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	609a      	str	r2, [r3, #8]
}
 800223a:	46c0      	nop			; (mov r8, r8)
 800223c:	46bd      	mov	sp, r7
 800223e:	b002      	add	sp, #8
 8002240:	bd80      	pop	{r7, pc}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	ffffb7ff 	.word	0xffffb7ff

08002248 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	69da      	ldr	r2, [r3, #28]
 8002254:	2380      	movs	r3, #128	; 0x80
 8002256:	039b      	lsls	r3, r3, #14
 8002258:	401a      	ands	r2, r3
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	039b      	lsls	r3, r3, #14
 800225e:	429a      	cmp	r2, r3
 8002260:	d101      	bne.n	8002266 <LL_USART_IsActiveFlag_TEACK+0x1e>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <LL_USART_IsActiveFlag_TEACK+0x20>
 8002266:	2300      	movs	r3, #0
}
 8002268:	0018      	movs	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	b002      	add	sp, #8
 800226e:	bd80      	pop	{r7, pc}

08002270 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	69da      	ldr	r2, [r3, #28]
 800227c:	2380      	movs	r3, #128	; 0x80
 800227e:	03db      	lsls	r3, r3, #15
 8002280:	401a      	ands	r2, r3
 8002282:	2380      	movs	r3, #128	; 0x80
 8002284:	03db      	lsls	r3, r3, #15
 8002286:	429a      	cmp	r2, r3
 8002288:	d101      	bne.n	800228e <LL_USART_IsActiveFlag_REACK+0x1e>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <LL_USART_IsActiveFlag_REACK+0x20>
 800228e:	2300      	movs	r3, #0
}
 8002290:	0018      	movs	r0, r3
 8002292:	46bd      	mov	sp, r7
 8002294:	b002      	add	sp, #8
 8002296:	bd80      	pop	{r7, pc}

08002298 <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022a0:	f3ef 8310 	mrs	r3, PRIMASK
 80022a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80022a6:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	2301      	movs	r3, #1
 80022ac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f383 8810 	msr	PRIMASK, r3
}
 80022b4:	46c0      	nop			; (mov r8, r8)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2220      	movs	r2, #32
 80022bc:	431a      	orrs	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	f383 8810 	msr	PRIMASK, r3
}
 80022cc:	46c0      	nop			; (mov r8, r8)
}
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	46bd      	mov	sp, r7
 80022d2:	b006      	add	sp, #24
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b086      	sub	sp, #24
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022de:	f3ef 8310 	mrs	r3, PRIMASK
 80022e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80022e4:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	2301      	movs	r3, #1
 80022ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f383 8810 	msr	PRIMASK, r3
}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	2201      	movs	r2, #1
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	f383 8810 	msr	PRIMASK, r3
}
 800230a:	46c0      	nop			; (mov r8, r8)
}
 800230c:	46c0      	nop			; (mov r8, r8)
 800230e:	46bd      	mov	sp, r7
 8002310:	b006      	add	sp, #24
 8002312:	bd80      	pop	{r7, pc}

08002314 <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(const USART_TypeDef *USARTx)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002320:	b29b      	uxth	r3, r3
 8002322:	05db      	lsls	r3, r3, #23
 8002324:	0ddb      	lsrs	r3, r3, #23
 8002326:	b29b      	uxth	r3, r3
}
 8002328:	0018      	movs	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	b002      	add	sp, #8
 800232e:	bd80      	pop	{r7, pc}

08002330 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 8002338:	4b04      	ldr	r3, [pc, #16]	; (800234c <LL_SYSCFG_EnableFastModePlus+0x1c>)
 800233a:	6819      	ldr	r1, [r3, #0]
 800233c:	4b03      	ldr	r3, [pc, #12]	; (800234c <LL_SYSCFG_EnableFastModePlus+0x1c>)
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	430a      	orrs	r2, r1
 8002342:	601a      	str	r2, [r3, #0]
}
 8002344:	46c0      	nop			; (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	b002      	add	sp, #8
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40010000 	.word	0x40010000

08002350 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	619a      	str	r2, [r3, #24]
}
 8002360:	46c0      	nop			; (mov r8, r8)
 8002362:	46bd      	mov	sp, r7
 8002364:	b002      	add	sp, #8
 8002366:	bd80      	pop	{r7, pc}

08002368 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002378:	46c0      	nop			; (mov r8, r8)
 800237a:	46bd      	mov	sp, r7
 800237c:	b002      	add	sp, #8
 800237e:	bd80      	pop	{r7, pc}

08002380 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8002388:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <LL_APB1_GRP1_EnableClock+0x28>)
 800238a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <LL_APB1_GRP1_EnableClock+0x28>)
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	430a      	orrs	r2, r1
 8002392:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8002394:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <LL_APB1_GRP1_EnableClock+0x28>)
 8002396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	4013      	ands	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800239e:	68fb      	ldr	r3, [r7, #12]
}
 80023a0:	46c0      	nop			; (mov r8, r8)
 80023a2:	46bd      	mov	sp, r7
 80023a4:	b004      	add	sp, #16
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40021000 	.word	0x40021000

080023ac <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80023b4:	4b07      	ldr	r3, [pc, #28]	; (80023d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80023b6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023b8:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	430a      	orrs	r2, r1
 80023be:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80023c0:	4b04      	ldr	r3, [pc, #16]	; (80023d4 <LL_IOP_GRP1_EnableClock+0x28>)
 80023c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	4013      	ands	r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023ca:	68fb      	ldr	r3, [r7, #12]
}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b004      	add	sp, #16
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40021000 	.word	0x40021000

080023d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023d8:	b590      	push	{r4, r7, lr}
 80023da:	b08f      	sub	sp, #60	; 0x3c
 80023dc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 80023de:	232a      	movs	r3, #42	; 0x2a
 80023e0:	18fb      	adds	r3, r7, r3
 80023e2:	2200      	movs	r2, #0
 80023e4:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 80023e6:	2328      	movs	r3, #40	; 0x28
 80023e8:	18fb      	adds	r3, r7, r3
 80023ea:	2200      	movs	r2, #0
 80023ec:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 80023ee:	2326      	movs	r3, #38	; 0x26
 80023f0:	18fb      	adds	r3, r7, r3
 80023f2:	2200      	movs	r2, #0
 80023f4:	801a      	strh	r2, [r3, #0]
	uint16_t beep1 = 0x0000;
 80023f6:	2324      	movs	r3, #36	; 0x24
 80023f8:	18fb      	adds	r3, r7, r3
 80023fa:	2200      	movs	r2, #0
 80023fc:	801a      	strh	r2, [r3, #0]
	uint16_t beep2 = 0xFFFF;
 80023fe:	2322      	movs	r3, #34	; 0x22
 8002400:	18fb      	adds	r3, r7, r3
 8002402:	2201      	movs	r2, #1
 8002404:	4252      	negs	r2, r2
 8002406:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002408:	f002 fe14 	bl	8005034 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800240c:	f000 f936 	bl	800267c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002410:	4b90      	ldr	r3, [pc, #576]	; (8002654 <main+0x27c>)
 8002412:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002414:	4b8f      	ldr	r3, [pc, #572]	; (8002654 <main+0x27c>)
 8002416:	2101      	movs	r1, #1
 8002418:	430a      	orrs	r2, r1
 800241a:	635a      	str	r2, [r3, #52]	; 0x34
 800241c:	4b8d      	ldr	r3, [pc, #564]	; (8002654 <main+0x27c>)
 800241e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002420:	2201      	movs	r2, #1
 8002422:	4013      	ands	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002428:	4b8a      	ldr	r3, [pc, #552]	; (8002654 <main+0x27c>)
 800242a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800242c:	4b89      	ldr	r3, [pc, #548]	; (8002654 <main+0x27c>)
 800242e:	2102      	movs	r1, #2
 8002430:	430a      	orrs	r2, r1
 8002432:	635a      	str	r2, [r3, #52]	; 0x34
 8002434:	4b87      	ldr	r3, [pc, #540]	; (8002654 <main+0x27c>)
 8002436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002438:	2202      	movs	r2, #2
 800243a:	4013      	ands	r3, r2
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002440:	4b84      	ldr	r3, [pc, #528]	; (8002654 <main+0x27c>)
 8002442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002444:	4b83      	ldr	r3, [pc, #524]	; (8002654 <main+0x27c>)
 8002446:	2104      	movs	r1, #4
 8002448:	430a      	orrs	r2, r1
 800244a:	635a      	str	r2, [r3, #52]	; 0x34
 800244c:	4b81      	ldr	r3, [pc, #516]	; (8002654 <main+0x27c>)
 800244e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002450:	2204      	movs	r2, #4
 8002452:	4013      	ands	r3, r2
 8002454:	607b      	str	r3, [r7, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002458:	f000 fc60 	bl	8002d1c <MX_GPIO_Init>
  MX_DMA_Init();
 800245c:	f000 fc40 	bl	8002ce0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002460:	f000 fb44 	bl	8002aec <MX_USART2_UART_Init>
  MX_COMP1_Init();
 8002464:	f000 f968 	bl	8002738 <MX_COMP1_Init>
  MX_TIM1_Init();
 8002468:	f000 fa46 	bl	80028f8 <MX_TIM1_Init>
  MX_USART3_Init();
 800246c:	f000 fbf4 	bl	8002c58 <MX_USART3_Init>
  MX_I2S1_Init();
 8002470:	f000 f9d4 	bl	800281c <MX_I2S1_Init>
  MX_I2C1_Init();
 8002474:	f000 f992 	bl	800279c <MX_I2C1_Init>
  MX_SPI2_Init();
 8002478:	f000 f9fa 	bl	8002870 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 800247c:	4b76      	ldr	r3, [pc, #472]	; (8002658 <main+0x280>)
 800247e:	0018      	movs	r0, r3
 8002480:	f003 f8a6 	bl	80055d0 <HAL_COMP_Start>
	HAL_Delay(100);
 8002484:	2064      	movs	r0, #100	; 0x64
 8002486:	f002 fe5b 	bl	8005140 <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 800248a:	f001 fdab 	bl	8003fe4 <MEM_Reset>

	weoInit();
 800248e:	f000 fe83 	bl	8003198 <weoInit>
	HAL_Delay(1);
 8002492:	2001      	movs	r0, #1
 8002494:	f002 fe54 	bl	8005140 <HAL_Delay>
	weoClear();
 8002498:	f000 ff1a 	bl	80032d0 <weoClear>
	MEM_GetID();
 800249c:	f002 f892 	bl	80045c4 <MEM_GetID>
	soundSetup();
 80024a0:	f001 f8a0 	bl	80035e4 <soundSetup>
	LIS3DHsetup();
 80024a4:	f002 f97c 	bl	80047a0 <LIS3DHsetup>

	USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 80024a8:	4b6c      	ldr	r3, [pc, #432]	; (800265c <main+0x284>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	4b6b      	ldr	r3, [pc, #428]	; (800265c <main+0x284>)
 80024ae:	496c      	ldr	r1, [pc, #432]	; (8002660 <main+0x288>)
 80024b0:	430a      	orrs	r2, r1
 80024b2:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	LL_USART_EnableIT_RXNE(USART2);
 80024b4:	4b69      	ldr	r3, [pc, #420]	; (800265c <main+0x284>)
 80024b6:	0018      	movs	r0, r3
 80024b8:	f7ff feee 	bl	8002298 <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 80024bc:	4b67      	ldr	r3, [pc, #412]	; (800265c <main+0x284>)
 80024be:	0018      	movs	r0, r3
 80024c0:	f7ff ff09 	bl	80022d6 <LL_USART_EnableIT_ERROR>

	USART2->ICR|=USART_ICR_ORECF;
 80024c4:	4b65      	ldr	r3, [pc, #404]	; (800265c <main+0x284>)
 80024c6:	6a1a      	ldr	r2, [r3, #32]
 80024c8:	4b64      	ldr	r3, [pc, #400]	; (800265c <main+0x284>)
 80024ca:	2108      	movs	r1, #8
 80024cc:	430a      	orrs	r2, r1
 80024ce:	621a      	str	r2, [r3, #32]

	squeak_generate();
 80024d0:	f002 f8da 	bl	8004688 <squeak_generate>
//
	I2C_SOUND_ChangePage(0x01);
 80024d4:	2001      	movs	r0, #1
 80024d6:	f001 f845 	bl	8003564 <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x01, 0x00);
 80024da:	2100      	movs	r1, #0
 80024dc:	2001      	movs	r0, #1
 80024de:	f001 f85f 	bl	80035a0 <WriteReg_I2C_SOUND>
				I2C_SOUND_ChangePage(0x00);
 80024e2:	2000      	movs	r0, #0
 80024e4:	f001 f83e 	bl	8003564 <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x41, 0x30);// 0x81 - 0x30 available
 80024e8:	2130      	movs	r1, #48	; 0x30
 80024ea:	2041      	movs	r0, #65	; 0x41
 80024ec:	f001 f858 	bl	80035a0 <WriteReg_I2C_SOUND>
			//	I2C_SOUND_ChangePage(0x00);
				I2C_SOUND_ChangePage(0x01);
 80024f0:	2001      	movs	r0, #1
 80024f2:	f001 f837 	bl	8003564 <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 80024f6:	2100      	movs	r1, #0
 80024f8:	2010      	movs	r0, #16
 80024fa:	f001 f851 	bl	80035a0 <WriteReg_I2C_SOUND>
				WriteReg_I2C_SOUND(0x2E, 0x00);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 80024fe:	2100      	movs	r1, #0
 8002500:	202e      	movs	r0, #46	; 0x2e
 8002502:	f001 f84d 	bl	80035a0 <WriteReg_I2C_SOUND>
//    squeak_triple(signal);
//    soundLoad(3);
//    soundPlay(3);
//    squeak_long(signal);

	uint8_t ASCII_X=0x02;
 8002506:	2321      	movs	r3, #33	; 0x21
 8002508:	18fb      	adds	r3, r7, r3
 800250a:	2202      	movs	r2, #2
 800250c:	701a      	strb	r2, [r3, #0]
	uint8_t imY=0x04;
 800250e:	2320      	movs	r3, #32
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	2204      	movs	r2, #4
 8002514:	701a      	strb	r2, [r3, #0]
	uint8_t ASCII_height=0x26;
 8002516:	231f      	movs	r3, #31
 8002518:	18fb      	adds	r3, r7, r3
 800251a:	2226      	movs	r2, #38	; 0x26
 800251c:	701a      	strb	r2, [r3, #0]
	uint8_t X_increment=0x10;
 800251e:	231e      	movs	r3, #30
 8002520:	18fb      	adds	r3, r7, r3
 8002522:	2210      	movs	r2, #16
 8002524:	701a      	strb	r2, [r3, #0]
	uint8_t decY=1;
 8002526:	212f      	movs	r1, #47	; 0x2f
 8002528:	187b      	adds	r3, r7, r1
 800252a:	2201      	movs	r2, #1
 800252c:	701a      	strb	r2, [r3, #0]
	uint16_t k,j;
	uint8_t fontInfo=0xF1;
 800252e:	231d      	movs	r3, #29
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	22f1      	movs	r2, #241	; 0xf1
 8002534:	701a      	strb	r2, [r3, #0]
	uint8_t fontCur;
	uint8_t curStr=1;
 8002536:	231c      	movs	r3, #28
 8002538:	18fb      	adds	r3, r7, r3
 800253a:	2201      	movs	r2, #1
 800253c:	701a      	strb	r2, [r3, #0]
//	uint8_t curStr[4]={1,2,3,4};
	uint8_t strLen=4;
 800253e:	231b      	movs	r3, #27
 8002540:	18fb      	adds	r3, r7, r3
 8002542:	2204      	movs	r2, #4
 8002544:	701a      	strb	r2, [r3, #0]
//					USART_AS_SPI_sendCMD(0x81);	//Contrast Level
//					USART_AS_SPI_sendCMD(0xFF);
//					GPIOA->ODR |= 1 << 7;	//set dc
//					GPIOA->ODR |= 1 << 6;	//set cs

	uint8_t localWidth=0x07;
 8002546:	231a      	movs	r3, #26
 8002548:	18fb      	adds	r3, r7, r3
 800254a:	2207      	movs	r2, #7
 800254c:	701a      	strb	r2, [r3, #0]
		uint8_t localHeight=0x0E;
 800254e:	2319      	movs	r3, #25
 8002550:	18fb      	adds	r3, r7, r3
 8002552:	220e      	movs	r2, #14
 8002554:	701a      	strb	r2, [r3, #0]
		uint8_t x = 0;
 8002556:	2318      	movs	r3, #24
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	2200      	movs	r2, #0
 800255c:	701a      	strb	r2, [r3, #0]
		uint8_t y = 0;
 800255e:	2017      	movs	r0, #23
 8002560:	183b      	adds	r3, r7, r0
 8002562:	2200      	movs	r2, #0
 8002564:	701a      	strb	r2, [r3, #0]
				decY=0x01;
 8002566:	187b      	adds	r3, r7, r1
 8002568:	2201      	movs	r2, #1
 800256a:	701a      	strb	r2, [r3, #0]
				if(y % 2 !=0){
 800256c:	183b      	adds	r3, r7, r0
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2201      	movs	r2, #1
 8002572:	4013      	ands	r3, r2
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d002      	beq.n	8002580 <main+0x1a8>
					decY=0x02;
 800257a:	187b      	adds	r3, r7, r1
 800257c:	2202      	movs	r2, #2
 800257e:	701a      	strb	r2, [r3, #0]
				}
	weoDrawRectangleFilled(x,y,(x+localWidth-1),y+(localHeight-decY),0xFF,aim);
 8002580:	2018      	movs	r0, #24
 8002582:	183a      	adds	r2, r7, r0
 8002584:	231a      	movs	r3, #26
 8002586:	18fb      	adds	r3, r7, r3
 8002588:	7812      	ldrb	r2, [r2, #0]
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	18d3      	adds	r3, r2, r3
 800258e:	b2db      	uxtb	r3, r3
 8002590:	3b01      	subs	r3, #1
 8002592:	b2dc      	uxtb	r4, r3
 8002594:	2319      	movs	r3, #25
 8002596:	18fa      	adds	r2, r7, r3
 8002598:	232f      	movs	r3, #47	; 0x2f
 800259a:	18fb      	adds	r3, r7, r3
 800259c:	7812      	ldrb	r2, [r2, #0]
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	2117      	movs	r1, #23
 80025a6:	187b      	adds	r3, r7, r1
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	18d3      	adds	r3, r2, r3
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	187b      	adds	r3, r7, r1
 80025b0:	7819      	ldrb	r1, [r3, #0]
 80025b2:	183b      	adds	r3, r7, r0
 80025b4:	7818      	ldrb	r0, [r3, #0]
 80025b6:	4b2b      	ldr	r3, [pc, #172]	; (8002664 <main+0x28c>)
 80025b8:	9301      	str	r3, [sp, #4]
 80025ba:	23ff      	movs	r3, #255	; 0xff
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	0013      	movs	r3, r2
 80025c0:	0022      	movs	r2, r4
 80025c2:	f000 fee9 	bl	8003398 <weoDrawRectangleFilled>
//				if(y % 2 !=0){
//					decY=0x02;
//				}
//	weoDrawRectangleFilled(x,y,(x+localWidth-1),(y+localHeight-decY),0xFF,aim);
//    GPIOB->PUPDR &= ~0x3F000;
	for(uint8_t k = 0; k < 1; k += 1){
 80025c6:	232e      	movs	r3, #46	; 0x2e
 80025c8:	18fb      	adds	r3, r7, r3
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]
 80025ce:	e01c      	b.n	800260a <main+0x232>
			GPIOC->ODR |= 1 << 6;	//set BF
 80025d0:	4b25      	ldr	r3, [pc, #148]	; (8002668 <main+0x290>)
 80025d2:	695a      	ldr	r2, [r3, #20]
 80025d4:	4b24      	ldr	r3, [pc, #144]	; (8002668 <main+0x290>)
 80025d6:	2140      	movs	r1, #64	; 0x40
 80025d8:	430a      	orrs	r2, r1
 80025da:	615a      	str	r2, [r3, #20]
			GPIOC->ODR &= ~(1 << 6);	//reset BF
 80025dc:	4b22      	ldr	r3, [pc, #136]	; (8002668 <main+0x290>)
 80025de:	695a      	ldr	r2, [r3, #20]
 80025e0:	4b21      	ldr	r3, [pc, #132]	; (8002668 <main+0x290>)
 80025e2:	2140      	movs	r1, #64	; 0x40
 80025e4:	438a      	bics	r2, r1
 80025e6:	615a      	str	r2, [r3, #20]
			HAL_I2S_Transmit(&hi2s1, (uint16_t*)&ethanol2[0], 7823, 5000);
 80025e8:	4b20      	ldr	r3, [pc, #128]	; (800266c <main+0x294>)
 80025ea:	4a21      	ldr	r2, [pc, #132]	; (8002670 <main+0x298>)
 80025ec:	4921      	ldr	r1, [pc, #132]	; (8002674 <main+0x29c>)
 80025ee:	4822      	ldr	r0, [pc, #136]	; (8002678 <main+0x2a0>)
 80025f0:	f005 f86a 	bl	80076c8 <HAL_I2S_Transmit>
			HAL_Delay(500);
 80025f4:	23fa      	movs	r3, #250	; 0xfa
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	0018      	movs	r0, r3
 80025fa:	f002 fda1 	bl	8005140 <HAL_Delay>
	for(uint8_t k = 0; k < 1; k += 1){
 80025fe:	222e      	movs	r2, #46	; 0x2e
 8002600:	18bb      	adds	r3, r7, r2
 8002602:	18ba      	adds	r2, r7, r2
 8002604:	7812      	ldrb	r2, [r2, #0]
 8002606:	3201      	adds	r2, #1
 8002608:	701a      	strb	r2, [r3, #0]
 800260a:	232e      	movs	r3, #46	; 0x2e
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0dd      	beq.n	80025d0 <main+0x1f8>
//			GPIOC->ODR &= ~(1 << 6);	//reset BF
//	for(uint8_t soundNumber = 0; soundNumber < 16; soundNumber += 1)
//	{
//		GPIOC->ODR |= 1 << 6;	//set BF
//		GPIOC->ODR &= ~(1 << 6);	//reset BF
	GPIOC->ODR &= ~(1 << 6);	//reset BF
 8002614:	4b14      	ldr	r3, [pc, #80]	; (8002668 <main+0x290>)
 8002616:	695a      	ldr	r2, [r3, #20]
 8002618:	4b13      	ldr	r3, [pc, #76]	; (8002668 <main+0x290>)
 800261a:	2140      	movs	r1, #64	; 0x40
 800261c:	438a      	bics	r2, r1
 800261e:	615a      	str	r2, [r3, #20]
//	HAL_Delay(100);
	for(uint8_t k = 0; k < 2; k += 1){
 8002620:	232d      	movs	r3, #45	; 0x2d
 8002622:	18fb      	adds	r3, r7, r3
 8002624:	2200      	movs	r2, #0
 8002626:	701a      	strb	r2, [r3, #0]
 8002628:	e00d      	b.n	8002646 <main+0x26e>
//	GPIOB->ODR |= 1 << 9;	//set FLASH CS
//				GPIOC->ODR |= 1 << 6;	//set BF
//				GPIOC->ODR &= ~(1 << 6);	//reset BF
//	HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)&SOUND1, 7823);
//	HAL_Delay(21000);
	soundPlay(0);
 800262a:	2000      	movs	r0, #0
 800262c:	f001 fd38 	bl	80040a0 <soundPlay>
//			GPIOC->ODR |= 1 << 6;	//set BF
//			GPIOC->ODR &= ~(1 << 6);	//reset BF
	HAL_Delay(1000);
 8002630:	23fa      	movs	r3, #250	; 0xfa
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	0018      	movs	r0, r3
 8002636:	f002 fd83 	bl	8005140 <HAL_Delay>
	for(uint8_t k = 0; k < 2; k += 1){
 800263a:	222d      	movs	r2, #45	; 0x2d
 800263c:	18bb      	adds	r3, r7, r2
 800263e:	18ba      	adds	r2, r7, r2
 8002640:	7812      	ldrb	r2, [r2, #0]
 8002642:	3201      	adds	r2, #1
 8002644:	701a      	strb	r2, [r3, #0]
 8002646:	232d      	movs	r3, #45	; 0x2d
 8002648:	18fb      	adds	r3, r7, r3
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d9ec      	bls.n	800262a <main+0x252>
	}

//	HAL_Delay(21000);
//	}

	while (1) {
 8002650:	e7fe      	b.n	8002650 <main+0x278>
 8002652:	46c0      	nop			; (mov r8, r8)
 8002654:	40021000 	.word	0x40021000
 8002658:	20000090 	.word	0x20000090
 800265c:	40004400 	.word	0x40004400
 8002660:	1000100d 	.word	0x1000100d
 8002664:	20000030 	.word	0x20000030
 8002668:	50000800 	.word	0x50000800
 800266c:	00001388 	.word	0x00001388
 8002670:	00001e8f 	.word	0x00001e8f
 8002674:	0800d974 	.word	0x0800d974
 8002678:	20000114 	.word	0x20000114

0800267c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800267c:	b590      	push	{r4, r7, lr}
 800267e:	b093      	sub	sp, #76	; 0x4c
 8002680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002682:	2410      	movs	r4, #16
 8002684:	193b      	adds	r3, r7, r4
 8002686:	0018      	movs	r0, r3
 8002688:	2338      	movs	r3, #56	; 0x38
 800268a:	001a      	movs	r2, r3
 800268c:	2100      	movs	r1, #0
 800268e:	f00a f90d 	bl	800c8ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002692:	003b      	movs	r3, r7
 8002694:	0018      	movs	r0, r3
 8002696:	2310      	movs	r3, #16
 8002698:	001a      	movs	r2, r3
 800269a:	2100      	movs	r1, #0
 800269c:	f00a f906 	bl	800c8ac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026a0:	2380      	movs	r3, #128	; 0x80
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	0018      	movs	r0, r3
 80026a6:	f005 fb1f 	bl	8007ce8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026aa:	193b      	adds	r3, r7, r4
 80026ac:	2202      	movs	r2, #2
 80026ae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026b0:	193b      	adds	r3, r7, r4
 80026b2:	2280      	movs	r2, #128	; 0x80
 80026b4:	0052      	lsls	r2, r2, #1
 80026b6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80026b8:	0021      	movs	r1, r4
 80026ba:	187b      	adds	r3, r7, r1
 80026bc:	2200      	movs	r2, #0
 80026be:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026c0:	187b      	adds	r3, r7, r1
 80026c2:	2240      	movs	r2, #64	; 0x40
 80026c4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026c6:	187b      	adds	r3, r7, r1
 80026c8:	2202      	movs	r2, #2
 80026ca:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026cc:	187b      	adds	r3, r7, r1
 80026ce:	2202      	movs	r2, #2
 80026d0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80026d2:	187b      	adds	r3, r7, r1
 80026d4:	2200      	movs	r2, #0
 80026d6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80026d8:	187b      	adds	r3, r7, r1
 80026da:	2208      	movs	r2, #8
 80026dc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026de:	187b      	adds	r3, r7, r1
 80026e0:	2280      	movs	r2, #128	; 0x80
 80026e2:	0292      	lsls	r2, r2, #10
 80026e4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026e6:	187b      	adds	r3, r7, r1
 80026e8:	2280      	movs	r2, #128	; 0x80
 80026ea:	0492      	lsls	r2, r2, #18
 80026ec:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026ee:	187b      	adds	r3, r7, r1
 80026f0:	2280      	movs	r2, #128	; 0x80
 80026f2:	0592      	lsls	r2, r2, #22
 80026f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026f6:	187b      	adds	r3, r7, r1
 80026f8:	0018      	movs	r0, r3
 80026fa:	f005 fb41 	bl	8007d80 <HAL_RCC_OscConfig>
 80026fe:	1e03      	subs	r3, r0, #0
 8002700:	d001      	beq.n	8002706 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002702:	f002 f87f 	bl	8004804 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002706:	003b      	movs	r3, r7
 8002708:	2207      	movs	r2, #7
 800270a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800270c:	003b      	movs	r3, r7
 800270e:	2202      	movs	r2, #2
 8002710:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002712:	003b      	movs	r3, r7
 8002714:	2200      	movs	r2, #0
 8002716:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002718:	003b      	movs	r3, r7
 800271a:	2200      	movs	r2, #0
 800271c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800271e:	003b      	movs	r3, r7
 8002720:	2102      	movs	r1, #2
 8002722:	0018      	movs	r0, r3
 8002724:	f005 fe46 	bl	80083b4 <HAL_RCC_ClockConfig>
 8002728:	1e03      	subs	r3, r0, #0
 800272a:	d001      	beq.n	8002730 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800272c:	f002 f86a 	bl	8004804 <Error_Handler>
  }
}
 8002730:	46c0      	nop			; (mov r8, r8)
 8002732:	46bd      	mov	sp, r7
 8002734:	b013      	add	sp, #76	; 0x4c
 8002736:	bd90      	pop	{r4, r7, pc}

08002738 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800273c:	4b15      	ldr	r3, [pc, #84]	; (8002794 <MX_COMP1_Init+0x5c>)
 800273e:	4a16      	ldr	r2, [pc, #88]	; (8002798 <MX_COMP1_Init+0x60>)
 8002740:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8002742:	4b14      	ldr	r3, [pc, #80]	; (8002794 <MX_COMP1_Init+0x5c>)
 8002744:	2280      	movs	r2, #128	; 0x80
 8002746:	0052      	lsls	r2, r2, #1
 8002748:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 800274a:	4b12      	ldr	r3, [pc, #72]	; (8002794 <MX_COMP1_Init+0x5c>)
 800274c:	2230      	movs	r2, #48	; 0x30
 800274e:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8002750:	4b10      	ldr	r3, [pc, #64]	; (8002794 <MX_COMP1_Init+0x5c>)
 8002752:	2200      	movs	r2, #0
 8002754:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 8002756:	4b0f      	ldr	r3, [pc, #60]	; (8002794 <MX_COMP1_Init+0x5c>)
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800275c:	4b0d      	ldr	r3, [pc, #52]	; (8002794 <MX_COMP1_Init+0x5c>)
 800275e:	2200      	movs	r2, #0
 8002760:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 8002762:	4b0c      	ldr	r3, [pc, #48]	; (8002794 <MX_COMP1_Init+0x5c>)
 8002764:	2280      	movs	r2, #128	; 0x80
 8002766:	0392      	lsls	r2, r2, #14
 8002768:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 800276a:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <MX_COMP1_Init+0x5c>)
 800276c:	2200      	movs	r2, #0
 800276e:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8002770:	4b08      	ldr	r3, [pc, #32]	; (8002794 <MX_COMP1_Init+0x5c>)
 8002772:	2200      	movs	r2, #0
 8002774:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 8002776:	4b07      	ldr	r3, [pc, #28]	; (8002794 <MX_COMP1_Init+0x5c>)
 8002778:	2212      	movs	r2, #18
 800277a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800277c:	4b05      	ldr	r3, [pc, #20]	; (8002794 <MX_COMP1_Init+0x5c>)
 800277e:	0018      	movs	r0, r3
 8002780:	f002 fdc4 	bl	800530c <HAL_COMP_Init>
 8002784:	1e03      	subs	r3, r0, #0
 8002786:	d001      	beq.n	800278c <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 8002788:	f002 f83c 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 800278c:	46c0      	nop			; (mov r8, r8)
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	20000090 	.word	0x20000090
 8002798:	40010200 	.word	0x40010200

0800279c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027a0:	4b1b      	ldr	r3, [pc, #108]	; (8002810 <MX_I2C1_Init+0x74>)
 80027a2:	4a1c      	ldr	r2, [pc, #112]	; (8002814 <MX_I2C1_Init+0x78>)
 80027a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 80027a6:	4b1a      	ldr	r3, [pc, #104]	; (8002810 <MX_I2C1_Init+0x74>)
 80027a8:	4a1b      	ldr	r2, [pc, #108]	; (8002818 <MX_I2C1_Init+0x7c>)
 80027aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80027ac:	4b18      	ldr	r3, [pc, #96]	; (8002810 <MX_I2C1_Init+0x74>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027b2:	4b17      	ldr	r3, [pc, #92]	; (8002810 <MX_I2C1_Init+0x74>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027b8:	4b15      	ldr	r3, [pc, #84]	; (8002810 <MX_I2C1_Init+0x74>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80027be:	4b14      	ldr	r3, [pc, #80]	; (8002810 <MX_I2C1_Init+0x74>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027c4:	4b12      	ldr	r3, [pc, #72]	; (8002810 <MX_I2C1_Init+0x74>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027ca:	4b11      	ldr	r3, [pc, #68]	; (8002810 <MX_I2C1_Init+0x74>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027d0:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <MX_I2C1_Init+0x74>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027d6:	4b0e      	ldr	r3, [pc, #56]	; (8002810 <MX_I2C1_Init+0x74>)
 80027d8:	0018      	movs	r0, r3
 80027da:	f003 fc55 	bl	8006088 <HAL_I2C_Init>
 80027de:	1e03      	subs	r3, r0, #0
 80027e0:	d001      	beq.n	80027e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80027e2:	f002 f80f 	bl	8004804 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027e6:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <MX_I2C1_Init+0x74>)
 80027e8:	2100      	movs	r1, #0
 80027ea:	0018      	movs	r0, r3
 80027ec:	f004 fdde 	bl	80073ac <HAL_I2CEx_ConfigAnalogFilter>
 80027f0:	1e03      	subs	r3, r0, #0
 80027f2:	d001      	beq.n	80027f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80027f4:	f002 f806 	bl	8004804 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80027f8:	4b05      	ldr	r3, [pc, #20]	; (8002810 <MX_I2C1_Init+0x74>)
 80027fa:	2100      	movs	r1, #0
 80027fc:	0018      	movs	r0, r3
 80027fe:	f004 fe21 	bl	8007444 <HAL_I2CEx_ConfigDigitalFilter>
 8002802:	1e03      	subs	r3, r0, #0
 8002804:	d001      	beq.n	800280a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002806:	f001 fffd 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800280a:	46c0      	nop			; (mov r8, r8)
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	200000c0 	.word	0x200000c0
 8002814:	40005400 	.word	0x40005400
 8002818:	1094102c 	.word	0x1094102c

0800281c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8002820:	4b11      	ldr	r3, [pc, #68]	; (8002868 <MX_I2S1_Init+0x4c>)
 8002822:	4a12      	ldr	r2, [pc, #72]	; (800286c <MX_I2S1_Init+0x50>)
 8002824:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8002826:	4b10      	ldr	r3, [pc, #64]	; (8002868 <MX_I2S1_Init+0x4c>)
 8002828:	2280      	movs	r2, #128	; 0x80
 800282a:	0092      	lsls	r2, r2, #2
 800282c:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800282e:	4b0e      	ldr	r3, [pc, #56]	; (8002868 <MX_I2S1_Init+0x4c>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002834:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <MX_I2S1_Init+0x4c>)
 8002836:	2200      	movs	r2, #0
 8002838:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800283a:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <MX_I2S1_Init+0x4c>)
 800283c:	2280      	movs	r2, #128	; 0x80
 800283e:	0092      	lsls	r2, r2, #2
 8002840:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8002842:	4b09      	ldr	r3, [pc, #36]	; (8002868 <MX_I2S1_Init+0x4c>)
 8002844:	22fa      	movs	r2, #250	; 0xfa
 8002846:	0192      	lsls	r2, r2, #6
 8002848:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800284a:	4b07      	ldr	r3, [pc, #28]	; (8002868 <MX_I2S1_Init+0x4c>)
 800284c:	2200      	movs	r2, #0
 800284e:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8002850:	4b05      	ldr	r3, [pc, #20]	; (8002868 <MX_I2S1_Init+0x4c>)
 8002852:	0018      	movs	r0, r3
 8002854:	f004 fe42 	bl	80074dc <HAL_I2S_Init>
 8002858:	1e03      	subs	r3, r0, #0
 800285a:	d001      	beq.n	8002860 <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 800285c:	f001 ffd2 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8002860:	46c0      	nop			; (mov r8, r8)
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	46c0      	nop			; (mov r8, r8)
 8002868:	20000114 	.word	0x20000114
 800286c:	40013000 	.word	0x40013000

08002870 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002874:	4b1e      	ldr	r3, [pc, #120]	; (80028f0 <MX_SPI2_Init+0x80>)
 8002876:	2208      	movs	r2, #8
 8002878:	61da      	str	r2, [r3, #28]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800287a:	4b1d      	ldr	r3, [pc, #116]	; (80028f0 <MX_SPI2_Init+0x80>)
 800287c:	4a1d      	ldr	r2, [pc, #116]	; (80028f4 <MX_SPI2_Init+0x84>)
 800287e:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002880:	4b1b      	ldr	r3, [pc, #108]	; (80028f0 <MX_SPI2_Init+0x80>)
 8002882:	2282      	movs	r2, #130	; 0x82
 8002884:	0052      	lsls	r2, r2, #1
 8002886:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002888:	4b19      	ldr	r3, [pc, #100]	; (80028f0 <MX_SPI2_Init+0x80>)
 800288a:	2200      	movs	r2, #0
 800288c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800288e:	4b18      	ldr	r3, [pc, #96]	; (80028f0 <MX_SPI2_Init+0x80>)
 8002890:	22e0      	movs	r2, #224	; 0xe0
 8002892:	00d2      	lsls	r2, r2, #3
 8002894:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002896:	4b16      	ldr	r3, [pc, #88]	; (80028f0 <MX_SPI2_Init+0x80>)
 8002898:	2202      	movs	r2, #2
 800289a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800289c:	4b14      	ldr	r3, [pc, #80]	; (80028f0 <MX_SPI2_Init+0x80>)
 800289e:	2201      	movs	r2, #1
 80028a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80028a2:	4b13      	ldr	r3, [pc, #76]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028a4:	2280      	movs	r2, #128	; 0x80
 80028a6:	0092      	lsls	r2, r2, #2
 80028a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80028aa:	4b11      	ldr	r3, [pc, #68]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028ac:	2210      	movs	r2, #16
 80028ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028b0:	4b0f      	ldr	r3, [pc, #60]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80028b6:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028bc:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028be:	2200      	movs	r2, #0
 80028c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80028c2:	4b0b      	ldr	r3, [pc, #44]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028c4:	2207      	movs	r2, #7
 80028c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80028c8:	4b09      	ldr	r3, [pc, #36]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80028ce:	4b08      	ldr	r3, [pc, #32]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80028d4:	4b06      	ldr	r3, [pc, #24]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028d6:	0018      	movs	r0, r3
 80028d8:	f006 fc16 	bl	8009108 <HAL_SPI_Init>
 80028dc:	1e03      	subs	r3, r0, #0
 80028de:	d001      	beq.n	80028e4 <MX_SPI2_Init+0x74>
  {
    Error_Handler();
 80028e0:	f001 ff90 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80028e4:	4b02      	ldr	r3, [pc, #8]	; (80028f0 <MX_SPI2_Init+0x80>)
 80028e6:	2208      	movs	r2, #8
 80028e8:	61da      	str	r2, [r3, #28]
  /* USER CODE END SPI2_Init 2 */

}
 80028ea:	46c0      	nop			; (mov r8, r8)
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	200001ac 	.word	0x200001ac
 80028f4:	40003800 	.word	0x40003800

080028f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b09e      	sub	sp, #120	; 0x78
 80028fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028fe:	2368      	movs	r3, #104	; 0x68
 8002900:	18fb      	adds	r3, r7, r3
 8002902:	0018      	movs	r0, r3
 8002904:	2310      	movs	r3, #16
 8002906:	001a      	movs	r2, r3
 8002908:	2100      	movs	r1, #0
 800290a:	f009 ffcf 	bl	800c8ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800290e:	235c      	movs	r3, #92	; 0x5c
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	0018      	movs	r0, r3
 8002914:	230c      	movs	r3, #12
 8002916:	001a      	movs	r2, r3
 8002918:	2100      	movs	r1, #0
 800291a:	f009 ffc7 	bl	800c8ac <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800291e:	2350      	movs	r3, #80	; 0x50
 8002920:	18fb      	adds	r3, r7, r3
 8002922:	0018      	movs	r0, r3
 8002924:	230c      	movs	r3, #12
 8002926:	001a      	movs	r2, r3
 8002928:	2100      	movs	r1, #0
 800292a:	f009 ffbf 	bl	800c8ac <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800292e:	2334      	movs	r3, #52	; 0x34
 8002930:	18fb      	adds	r3, r7, r3
 8002932:	0018      	movs	r0, r3
 8002934:	231c      	movs	r3, #28
 8002936:	001a      	movs	r2, r3
 8002938:	2100      	movs	r1, #0
 800293a:	f009 ffb7 	bl	800c8ac <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800293e:	003b      	movs	r3, r7
 8002940:	0018      	movs	r0, r3
 8002942:	2334      	movs	r3, #52	; 0x34
 8002944:	001a      	movs	r2, r3
 8002946:	2100      	movs	r1, #0
 8002948:	f009 ffb0 	bl	800c8ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800294c:	4b64      	ldr	r3, [pc, #400]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 800294e:	4a65      	ldr	r2, [pc, #404]	; (8002ae4 <MX_TIM1_Init+0x1ec>)
 8002950:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002952:	4b63      	ldr	r3, [pc, #396]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002954:	2200      	movs	r2, #0
 8002956:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002958:	4b61      	ldr	r3, [pc, #388]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 800295a:	2200      	movs	r2, #0
 800295c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 800295e:	4b60      	ldr	r3, [pc, #384]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002960:	4a61      	ldr	r2, [pc, #388]	; (8002ae8 <MX_TIM1_Init+0x1f0>)
 8002962:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002964:	4b5e      	ldr	r3, [pc, #376]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002966:	2200      	movs	r2, #0
 8002968:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800296a:	4b5d      	ldr	r3, [pc, #372]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 800296c:	2200      	movs	r2, #0
 800296e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002970:	4b5b      	ldr	r3, [pc, #364]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002972:	2280      	movs	r2, #128	; 0x80
 8002974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002976:	4b5a      	ldr	r3, [pc, #360]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002978:	0018      	movs	r0, r3
 800297a:	f007 fbe3 	bl	800a144 <HAL_TIM_Base_Init>
 800297e:	1e03      	subs	r3, r0, #0
 8002980:	d001      	beq.n	8002986 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8002982:	f001 ff3f 	bl	8004804 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002986:	2168      	movs	r1, #104	; 0x68
 8002988:	187b      	adds	r3, r7, r1
 800298a:	2280      	movs	r2, #128	; 0x80
 800298c:	0152      	lsls	r2, r2, #5
 800298e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002990:	187a      	adds	r2, r7, r1
 8002992:	4b53      	ldr	r3, [pc, #332]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002994:	0011      	movs	r1, r2
 8002996:	0018      	movs	r0, r3
 8002998:	f007 fe76 	bl	800a688 <HAL_TIM_ConfigClockSource>
 800299c:	1e03      	subs	r3, r0, #0
 800299e:	d001      	beq.n	80029a4 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80029a0:	f001 ff30 	bl	8004804 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029a4:	4b4e      	ldr	r3, [pc, #312]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 80029a6:	0018      	movs	r0, r3
 80029a8:	f007 fc24 	bl	800a1f4 <HAL_TIM_PWM_Init>
 80029ac:	1e03      	subs	r3, r0, #0
 80029ae:	d001      	beq.n	80029b4 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80029b0:	f001 ff28 	bl	8004804 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029b4:	215c      	movs	r1, #92	; 0x5c
 80029b6:	187b      	adds	r3, r7, r1
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80029bc:	187b      	adds	r3, r7, r1
 80029be:	2200      	movs	r2, #0
 80029c0:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c2:	187b      	adds	r3, r7, r1
 80029c4:	2200      	movs	r2, #0
 80029c6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029c8:	187a      	adds	r2, r7, r1
 80029ca:	4b45      	ldr	r3, [pc, #276]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 80029cc:	0011      	movs	r1, r2
 80029ce:	0018      	movs	r0, r3
 80029d0:	f008 fb34 	bl	800b03c <HAL_TIMEx_MasterConfigSynchronization>
 80029d4:	1e03      	subs	r3, r0, #0
 80029d6:	d001      	beq.n	80029dc <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 80029d8:	f001 ff14 	bl	8004804 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80029dc:	2150      	movs	r1, #80	; 0x50
 80029de:	187b      	adds	r3, r7, r1
 80029e0:	2202      	movs	r2, #2
 80029e2:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80029e4:	187b      	adds	r3, r7, r1
 80029e6:	2201      	movs	r2, #1
 80029e8:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80029ea:	187b      	adds	r3, r7, r1
 80029ec:	2200      	movs	r2, #0
 80029ee:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80029f0:	187a      	adds	r2, r7, r1
 80029f2:	4b3b      	ldr	r3, [pc, #236]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 80029f4:	2101      	movs	r1, #1
 80029f6:	0018      	movs	r0, r3
 80029f8:	f008 fc34 	bl	800b264 <HAL_TIMEx_ConfigBreakInput>
 80029fc:	1e03      	subs	r3, r0, #0
 80029fe:	d001      	beq.n	8002a04 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8002a00:	f001 ff00 	bl	8004804 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a04:	2134      	movs	r1, #52	; 0x34
 8002a06:	187b      	adds	r3, r7, r1
 8002a08:	2260      	movs	r2, #96	; 0x60
 8002a0a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 300;
 8002a0c:	187b      	adds	r3, r7, r1
 8002a0e:	2296      	movs	r2, #150	; 0x96
 8002a10:	0052      	lsls	r2, r2, #1
 8002a12:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a14:	187b      	adds	r3, r7, r1
 8002a16:	2200      	movs	r2, #0
 8002a18:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a1a:	187b      	adds	r3, r7, r1
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002a20:	187b      	adds	r3, r7, r1
 8002a22:	2204      	movs	r2, #4
 8002a24:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a26:	187b      	adds	r3, r7, r1
 8002a28:	2200      	movs	r2, #0
 8002a2a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a2c:	187b      	adds	r3, r7, r1
 8002a2e:	2200      	movs	r2, #0
 8002a30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a32:	1879      	adds	r1, r7, r1
 8002a34:	4b2a      	ldr	r3, [pc, #168]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	0018      	movs	r0, r3
 8002a3a:	f007 fd25 	bl	800a488 <HAL_TIM_PWM_ConfigChannel>
 8002a3e:	1e03      	subs	r3, r0, #0
 8002a40:	d001      	beq.n	8002a46 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8002a42:	f001 fedf 	bl	8004804 <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8002a46:	2134      	movs	r1, #52	; 0x34
 8002a48:	187b      	adds	r3, r7, r1
 8002a4a:	2232      	movs	r2, #50	; 0x32
 8002a4c:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8002a4e:	1879      	adds	r1, r7, r1
 8002a50:	4b23      	ldr	r3, [pc, #140]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002a52:	2210      	movs	r2, #16
 8002a54:	0018      	movs	r0, r3
 8002a56:	f007 fd17 	bl	800a488 <HAL_TIM_PWM_ConfigChannel>
 8002a5a:	1e03      	subs	r3, r0, #0
 8002a5c:	d001      	beq.n	8002a62 <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8002a5e:	f001 fed1 	bl	8004804 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8002a62:	003b      	movs	r3, r7
 8002a64:	2280      	movs	r2, #128	; 0x80
 8002a66:	0112      	lsls	r2, r2, #4
 8002a68:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8002a6a:	003b      	movs	r3, r7
 8002a6c:	2280      	movs	r2, #128	; 0x80
 8002a6e:	00d2      	lsls	r2, r2, #3
 8002a70:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a72:	003b      	movs	r3, r7
 8002a74:	2200      	movs	r2, #0
 8002a76:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a78:	003b      	movs	r3, r7
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8002a7e:	003b      	movs	r3, r7
 8002a80:	2280      	movs	r2, #128	; 0x80
 8002a82:	0152      	lsls	r2, r2, #5
 8002a84:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a86:	003b      	movs	r3, r7
 8002a88:	2280      	movs	r2, #128	; 0x80
 8002a8a:	0192      	lsls	r2, r2, #6
 8002a8c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8002a8e:	003b      	movs	r3, r7
 8002a90:	220a      	movs	r2, #10
 8002a92:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002a94:	003b      	movs	r3, r7
 8002a96:	2200      	movs	r2, #0
 8002a98:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002a9a:	003b      	movs	r3, r7
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002aa0:	003b      	movs	r3, r7
 8002aa2:	2280      	movs	r2, #128	; 0x80
 8002aa4:	0492      	lsls	r2, r2, #18
 8002aa6:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002aa8:	003b      	movs	r3, r7
 8002aaa:	2200      	movs	r2, #0
 8002aac:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002aae:	003b      	movs	r3, r7
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8002ab4:	003b      	movs	r3, r7
 8002ab6:	2280      	movs	r2, #128	; 0x80
 8002ab8:	01d2      	lsls	r2, r2, #7
 8002aba:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002abc:	003a      	movs	r2, r7
 8002abe:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002ac0:	0011      	movs	r1, r2
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f008 fb28 	bl	800b118 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ac8:	1e03      	subs	r3, r0, #0
 8002aca:	d001      	beq.n	8002ad0 <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 8002acc:	f001 fe9a 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002ad0:	4b03      	ldr	r3, [pc, #12]	; (8002ae0 <MX_TIM1_Init+0x1e8>)
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	f002 f8c4 	bl	8004c60 <HAL_TIM_MspPostInit>

}
 8002ad8:	46c0      	nop			; (mov r8, r8)
 8002ada:	46bd      	mov	sp, r7
 8002adc:	b01e      	add	sp, #120	; 0x78
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	20000210 	.word	0x20000210
 8002ae4:	40012c00 	.word	0x40012c00
 8002ae8:	0000027f 	.word	0x0000027f

08002aec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002aec:	b590      	push	{r4, r7, lr}
 8002aee:	b09d      	sub	sp, #116	; 0x74
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002af2:	2350      	movs	r3, #80	; 0x50
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	0018      	movs	r0, r3
 8002af8:	2320      	movs	r3, #32
 8002afa:	001a      	movs	r2, r3
 8002afc:	2100      	movs	r1, #0
 8002afe:	f009 fed5 	bl	800c8ac <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b02:	2338      	movs	r3, #56	; 0x38
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	0018      	movs	r0, r3
 8002b08:	2318      	movs	r3, #24
 8002b0a:	001a      	movs	r2, r3
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	f009 fecd 	bl	800c8ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b12:	1d3b      	adds	r3, r7, #4
 8002b14:	0018      	movs	r0, r3
 8002b16:	2334      	movs	r3, #52	; 0x34
 8002b18:	001a      	movs	r2, r3
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	f009 fec6 	bl	800c8ac <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002b20:	1d3b      	adds	r3, r7, #4
 8002b22:	2202      	movs	r2, #2
 8002b24:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002b26:	1d3b      	adds	r3, r7, #4
 8002b28:	2200      	movs	r2, #0
 8002b2a:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b2c:	1d3b      	adds	r3, r7, #4
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f005 fdea 	bl	8008708 <HAL_RCCEx_PeriphCLKConfig>
 8002b34:	1e03      	subs	r3, r0, #0
 8002b36:	d001      	beq.n	8002b3c <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8002b38:	f001 fe64 	bl	8004804 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002b3c:	2380      	movs	r3, #128	; 0x80
 8002b3e:	029b      	lsls	r3, r3, #10
 8002b40:	0018      	movs	r0, r3
 8002b42:	f7ff fc1d 	bl	8002380 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8002b46:	2001      	movs	r0, #1
 8002b48:	f7ff fc30 	bl	80023ac <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8002b4c:	2438      	movs	r4, #56	; 0x38
 8002b4e:	193b      	adds	r3, r7, r4
 8002b50:	2204      	movs	r2, #4
 8002b52:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b54:	193b      	adds	r3, r7, r4
 8002b56:	2202      	movs	r2, #2
 8002b58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002b5a:	193b      	adds	r3, r7, r4
 8002b5c:	2203      	movs	r2, #3
 8002b5e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b60:	193b      	adds	r3, r7, r4
 8002b62:	2200      	movs	r2, #0
 8002b64:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b66:	193b      	adds	r3, r7, r4
 8002b68:	2200      	movs	r2, #0
 8002b6a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002b6c:	193b      	adds	r3, r7, r4
 8002b6e:	2201      	movs	r2, #1
 8002b70:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b72:	193a      	adds	r2, r7, r4
 8002b74:	23a0      	movs	r3, #160	; 0xa0
 8002b76:	05db      	lsls	r3, r3, #23
 8002b78:	0011      	movs	r1, r2
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f009 fb14 	bl	800c1a8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002b80:	0021      	movs	r1, r4
 8002b82:	187b      	adds	r3, r7, r1
 8002b84:	2208      	movs	r2, #8
 8002b86:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b88:	187b      	adds	r3, r7, r1
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8e:	187b      	adds	r3, r7, r1
 8002b90:	2203      	movs	r2, #3
 8002b92:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8002b94:	187b      	adds	r3, r7, r1
 8002b96:	2201      	movs	r2, #1
 8002b98:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002b9a:	187b      	adds	r3, r7, r1
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002ba0:	187b      	adds	r3, r7, r1
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba6:	187a      	adds	r2, r7, r1
 8002ba8:	23a0      	movs	r3, #160	; 0xa0
 8002baa:	05db      	lsls	r3, r3, #23
 8002bac:	0011      	movs	r1, r2
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f009 fafa 	bl	800c1a8 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	201c      	movs	r0, #28
 8002bb8:	f7ff fa58 	bl	800206c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002bbc:	201c      	movs	r0, #28
 8002bbe:	f7ff fa3b 	bl	8002038 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8002bc2:	2150      	movs	r1, #80	; 0x50
 8002bc4:	187b      	adds	r3, r7, r1
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8002bca:	187b      	adds	r3, r7, r1
 8002bcc:	22e1      	movs	r2, #225	; 0xe1
 8002bce:	0212      	lsls	r2, r2, #8
 8002bd0:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8002bd2:	187b      	adds	r3, r7, r1
 8002bd4:	2280      	movs	r2, #128	; 0x80
 8002bd6:	0152      	lsls	r2, r2, #5
 8002bd8:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002bda:	187b      	adds	r3, r7, r1
 8002bdc:	2200      	movs	r2, #0
 8002bde:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002be0:	187b      	adds	r3, r7, r1
 8002be2:	2200      	movs	r2, #0
 8002be4:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002be6:	187b      	adds	r3, r7, r1
 8002be8:	220c      	movs	r2, #12
 8002bea:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	2200      	movs	r2, #0
 8002bf0:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	4a16      	ldr	r2, [pc, #88]	; (8002c54 <MX_USART2_UART_Init+0x168>)
 8002bfc:	0019      	movs	r1, r3
 8002bfe:	0010      	movs	r0, r2
 8002c00:	f009 fda2 	bl	800c748 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8002c04:	4b13      	ldr	r3, [pc, #76]	; (8002c54 <MX_USART2_UART_Init+0x168>)
 8002c06:	2100      	movs	r1, #0
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f7ff fabb 	bl	8002184 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8002c0e:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <MX_USART2_UART_Init+0x168>)
 8002c10:	2100      	movs	r1, #0
 8002c12:	0018      	movs	r0, r3
 8002c14:	f7ff fada 	bl	80021cc <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8002c18:	4b0e      	ldr	r3, [pc, #56]	; (8002c54 <MX_USART2_UART_Init+0x168>)
 8002c1a:	0018      	movs	r0, r3
 8002c1c:	f7ff faa2 	bl	8002164 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8002c20:	4b0c      	ldr	r3, [pc, #48]	; (8002c54 <MX_USART2_UART_Init+0x168>)
 8002c22:	0018      	movs	r0, r3
 8002c24:	f7ff faf8 	bl	8002218 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8002c28:	4b0a      	ldr	r3, [pc, #40]	; (8002c54 <MX_USART2_UART_Init+0x168>)
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f7ff fa8c 	bl	8002148 <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8002c30:	46c0      	nop			; (mov r8, r8)
 8002c32:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <MX_USART2_UART_Init+0x168>)
 8002c34:	0018      	movs	r0, r3
 8002c36:	f7ff fb07 	bl	8002248 <LL_USART_IsActiveFlag_TEACK>
 8002c3a:	1e03      	subs	r3, r0, #0
 8002c3c:	d0f9      	beq.n	8002c32 <MX_USART2_UART_Init+0x146>
 8002c3e:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <MX_USART2_UART_Init+0x168>)
 8002c40:	0018      	movs	r0, r3
 8002c42:	f7ff fb15 	bl	8002270 <LL_USART_IsActiveFlag_REACK>
 8002c46:	1e03      	subs	r3, r0, #0
 8002c48:	d0f3      	beq.n	8002c32 <MX_USART2_UART_Init+0x146>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	46c0      	nop			; (mov r8, r8)
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b01d      	add	sp, #116	; 0x74
 8002c52:	bd90      	pop	{r4, r7, pc}
 8002c54:	40004400 	.word	0x40004400

08002c58 <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
//	USART3->CR2 &= ~(USART_CR1_UE);
	USART3->CR2|=USART_CR2_MSBFIRST;
 8002c5c:	4b1c      	ldr	r3, [pc, #112]	; (8002cd0 <MX_USART3_Init+0x78>)
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	4b1b      	ldr	r3, [pc, #108]	; (8002cd0 <MX_USART3_Init+0x78>)
 8002c62:	2180      	movs	r1, #128	; 0x80
 8002c64:	0309      	lsls	r1, r1, #12
 8002c66:	430a      	orrs	r2, r1
 8002c68:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8002c6a:	4b1a      	ldr	r3, [pc, #104]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002c6c:	4a18      	ldr	r2, [pc, #96]	; (8002cd0 <MX_USART3_Init+0x78>)
 8002c6e:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 4000000;
 8002c70:	4b18      	ldr	r3, [pc, #96]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002c72:	4a19      	ldr	r2, [pc, #100]	; (8002cd8 <MX_USART3_Init+0x80>)
 8002c74:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8002c76:	4b17      	ldr	r3, [pc, #92]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8002c7c:	4b15      	ldr	r3, [pc, #84]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8002c82:	4b14      	ldr	r3, [pc, #80]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8002c88:	4b12      	ldr	r3, [pc, #72]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002c8a:	2208      	movs	r2, #8
 8002c8c:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8002c8e:	4b11      	ldr	r3, [pc, #68]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002c90:	2280      	movs	r2, #128	; 0x80
 8002c92:	00d2      	lsls	r2, r2, #3
 8002c94:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8002c96:	4b0f      	ldr	r3, [pc, #60]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002c98:	2280      	movs	r2, #128	; 0x80
 8002c9a:	0092      	lsls	r2, r2, #2
 8002c9c:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8002c9e:	4b0d      	ldr	r3, [pc, #52]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002ca0:	2280      	movs	r2, #128	; 0x80
 8002ca2:	0052      	lsls	r2, r2, #1
 8002ca4:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8002ca6:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8002cac:	4b09      	ldr	r3, [pc, #36]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8002cb2:	4b08      	ldr	r3, [pc, #32]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f008 fb81 	bl	800b3bc <HAL_USART_Init>
 8002cba:	1e03      	subs	r3, r0, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_USART3_Init+0x6a>
  {
    Error_Handler();
 8002cbe:	f001 fda1 	bl	8004804 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  husart3.Init.BaudRate = 8000000;
 8002cc2:	4b04      	ldr	r3, [pc, #16]	; (8002cd4 <MX_USART3_Init+0x7c>)
 8002cc4:	4a05      	ldr	r2, [pc, #20]	; (8002cdc <MX_USART3_Init+0x84>)
 8002cc6:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 2 */

}
 8002cc8:	46c0      	nop			; (mov r8, r8)
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	46c0      	nop			; (mov r8, r8)
 8002cd0:	40004800 	.word	0x40004800
 8002cd4:	2000025c 	.word	0x2000025c
 8002cd8:	003d0900 	.word	0x003d0900
 8002cdc:	007a1200 	.word	0x007a1200

08002ce0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ce6:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <MX_DMA_Init+0x38>)
 8002ce8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cea:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <MX_DMA_Init+0x38>)
 8002cec:	2101      	movs	r1, #1
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	639a      	str	r2, [r3, #56]	; 0x38
 8002cf2:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <MX_DMA_Init+0x38>)
 8002cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	607b      	str	r3, [r7, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2100      	movs	r1, #0
 8002d02:	2009      	movs	r0, #9
 8002d04:	f002 fd62 	bl	80057cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002d08:	2009      	movs	r0, #9
 8002d0a:	f002 fd74 	bl	80057f6 <HAL_NVIC_EnableIRQ>

}
 8002d0e:	46c0      	nop			; (mov r8, r8)
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b002      	add	sp, #8
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	40021000 	.word	0x40021000

08002d1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d22:	003b      	movs	r3, r7
 8002d24:	0018      	movs	r0, r3
 8002d26:	2318      	movs	r3, #24
 8002d28:	001a      	movs	r2, r3
 8002d2a:	2100      	movs	r1, #0
 8002d2c:	f009 fdbe 	bl	800c8ac <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8002d30:	2002      	movs	r0, #2
 8002d32:	f7ff fb3b 	bl	80023ac <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8002d36:	2004      	movs	r0, #4
 8002d38:	f7ff fb38 	bl	80023ac <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8002d3c:	2001      	movs	r0, #1
 8002d3e:	f7ff fb35 	bl	80023ac <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8002d42:	2380      	movs	r3, #128	; 0x80
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4a8f      	ldr	r2, [pc, #572]	; (8002f84 <MX_GPIO_Init+0x268>)
 8002d48:	0019      	movs	r1, r3
 8002d4a:	0010      	movs	r0, r2
 8002d4c:	f7ff fb00 	bl	8002350 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8002d50:	2380      	movs	r3, #128	; 0x80
 8002d52:	01db      	lsls	r3, r3, #7
 8002d54:	4a8c      	ldr	r2, [pc, #560]	; (8002f88 <MX_GPIO_Init+0x26c>)
 8002d56:	0019      	movs	r1, r3
 8002d58:	0010      	movs	r0, r2
 8002d5a:	f7ff faf9 	bl	8002350 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8002d5e:	2380      	movs	r3, #128	; 0x80
 8002d60:	021b      	lsls	r3, r3, #8
 8002d62:	4a89      	ldr	r2, [pc, #548]	; (8002f88 <MX_GPIO_Init+0x26c>)
 8002d64:	0019      	movs	r1, r3
 8002d66:	0010      	movs	r0, r2
 8002d68:	f7ff faf2 	bl	8002350 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8002d6c:	23a0      	movs	r3, #160	; 0xa0
 8002d6e:	05db      	lsls	r3, r3, #23
 8002d70:	2140      	movs	r1, #64	; 0x40
 8002d72:	0018      	movs	r0, r3
 8002d74:	f7ff faec 	bl	8002350 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8002d78:	23a0      	movs	r3, #160	; 0xa0
 8002d7a:	05db      	lsls	r3, r3, #23
 8002d7c:	2180      	movs	r1, #128	; 0x80
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f7ff fae6 	bl	8002350 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BF_GPIO_Port, BF_Pin);
 8002d84:	4b80      	ldr	r3, [pc, #512]	; (8002f88 <MX_GPIO_Init+0x26c>)
 8002d86:	2140      	movs	r1, #64	; 0x40
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f7ff faed 	bl	8002368 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_1_GPIO_Port, TEST_1_Pin);
 8002d8e:	2380      	movs	r3, #128	; 0x80
 8002d90:	011a      	lsls	r2, r3, #4
 8002d92:	23a0      	movs	r3, #160	; 0xa0
 8002d94:	05db      	lsls	r3, r3, #23
 8002d96:	0011      	movs	r1, r2
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f7ff fae5 	bl	8002368 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_2_GPIO_Port, TEST_2_Pin);
 8002d9e:	2380      	movs	r3, #128	; 0x80
 8002da0:	015a      	lsls	r2, r3, #5
 8002da2:	23a0      	movs	r3, #160	; 0xa0
 8002da4:	05db      	lsls	r3, r3, #23
 8002da6:	0011      	movs	r1, r2
 8002da8:	0018      	movs	r0, r3
 8002daa:	f7ff fadd 	bl	8002368 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8002dae:	003b      	movs	r3, r7
 8002db0:	2280      	movs	r2, #128	; 0x80
 8002db2:	0092      	lsls	r2, r2, #2
 8002db4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002db6:	003b      	movs	r3, r7
 8002db8:	2201      	movs	r2, #1
 8002dba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002dbc:	003b      	movs	r3, r7
 8002dbe:	2203      	movs	r2, #3
 8002dc0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002dc2:	003b      	movs	r3, r7
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002dc8:	003b      	movs	r3, r7
 8002dca:	2201      	movs	r2, #1
 8002dcc:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8002dce:	003b      	movs	r3, r7
 8002dd0:	4a6c      	ldr	r2, [pc, #432]	; (8002f84 <MX_GPIO_Init+0x268>)
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	0010      	movs	r0, r2
 8002dd6:	f009 f9e7 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8002dda:	003b      	movs	r3, r7
 8002ddc:	2280      	movs	r2, #128	; 0x80
 8002dde:	01d2      	lsls	r2, r2, #7
 8002de0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002de2:	003b      	movs	r3, r7
 8002de4:	2201      	movs	r2, #1
 8002de6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002de8:	003b      	movs	r3, r7
 8002dea:	2200      	movs	r2, #0
 8002dec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002dee:	003b      	movs	r3, r7
 8002df0:	2200      	movs	r2, #0
 8002df2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002df4:	003b      	movs	r3, r7
 8002df6:	2201      	movs	r2, #1
 8002df8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8002dfa:	003b      	movs	r3, r7
 8002dfc:	4a62      	ldr	r2, [pc, #392]	; (8002f88 <MX_GPIO_Init+0x26c>)
 8002dfe:	0019      	movs	r1, r3
 8002e00:	0010      	movs	r0, r2
 8002e02:	f009 f9d1 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8002e06:	003b      	movs	r3, r7
 8002e08:	2280      	movs	r2, #128	; 0x80
 8002e0a:	0212      	lsls	r2, r2, #8
 8002e0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e0e:	003b      	movs	r3, r7
 8002e10:	2201      	movs	r2, #1
 8002e12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002e14:	003b      	movs	r3, r7
 8002e16:	2200      	movs	r2, #0
 8002e18:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e1a:	003b      	movs	r3, r7
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e20:	003b      	movs	r3, r7
 8002e22:	2201      	movs	r2, #1
 8002e24:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8002e26:	003b      	movs	r3, r7
 8002e28:	4a57      	ldr	r2, [pc, #348]	; (8002f88 <MX_GPIO_Init+0x26c>)
 8002e2a:	0019      	movs	r1, r3
 8002e2c:	0010      	movs	r0, r2
 8002e2e:	f009 f9bb 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8002e32:	003b      	movs	r3, r7
 8002e34:	2201      	movs	r2, #1
 8002e36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e38:	003b      	movs	r3, r7
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e3e:	003b      	movs	r3, r7
 8002e40:	2201      	movs	r2, #1
 8002e42:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8002e44:	003a      	movs	r2, r7
 8002e46:	23a0      	movs	r3, #160	; 0xa0
 8002e48:	05db      	lsls	r3, r3, #23
 8002e4a:	0011      	movs	r1, r2
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f009 f9ab 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8002e52:	003b      	movs	r3, r7
 8002e54:	2202      	movs	r2, #2
 8002e56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e58:	003b      	movs	r3, r7
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e5e:	003b      	movs	r3, r7
 8002e60:	2201      	movs	r2, #1
 8002e62:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8002e64:	003a      	movs	r2, r7
 8002e66:	23a0      	movs	r3, #160	; 0xa0
 8002e68:	05db      	lsls	r3, r3, #23
 8002e6a:	0011      	movs	r1, r2
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	f009 f99b 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8002e72:	003b      	movs	r3, r7
 8002e74:	2210      	movs	r2, #16
 8002e76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e78:	003b      	movs	r3, r7
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e7e:	003b      	movs	r3, r7
 8002e80:	2201      	movs	r2, #1
 8002e82:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8002e84:	003a      	movs	r2, r7
 8002e86:	23a0      	movs	r3, #160	; 0xa0
 8002e88:	05db      	lsls	r3, r3, #23
 8002e8a:	0011      	movs	r1, r2
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	f009 f98b 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8002e92:	003b      	movs	r3, r7
 8002e94:	2240      	movs	r2, #64	; 0x40
 8002e96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e98:	003b      	movs	r3, r7
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002e9e:	003b      	movs	r3, r7
 8002ea0:	2203      	movs	r2, #3
 8002ea2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ea4:	003b      	movs	r3, r7
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002eaa:	003b      	movs	r3, r7
 8002eac:	2200      	movs	r2, #0
 8002eae:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8002eb0:	003a      	movs	r2, r7
 8002eb2:	23a0      	movs	r3, #160	; 0xa0
 8002eb4:	05db      	lsls	r3, r3, #23
 8002eb6:	0011      	movs	r1, r2
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f009 f975 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8002ebe:	003b      	movs	r3, r7
 8002ec0:	2280      	movs	r2, #128	; 0x80
 8002ec2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ec4:	003b      	movs	r3, r7
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002eca:	003b      	movs	r3, r7
 8002ecc:	2203      	movs	r2, #3
 8002ece:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ed0:	003b      	movs	r3, r7
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ed6:	003b      	movs	r3, r7
 8002ed8:	2200      	movs	r2, #0
 8002eda:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8002edc:	003a      	movs	r2, r7
 8002ede:	23a0      	movs	r3, #160	; 0xa0
 8002ee0:	05db      	lsls	r3, r3, #23
 8002ee2:	0011      	movs	r1, r2
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f009 f95f 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 8002eea:	003b      	movs	r3, r7
 8002eec:	2240      	movs	r2, #64	; 0x40
 8002eee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ef0:	003b      	movs	r3, r7
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef6:	003b      	movs	r3, r7
 8002ef8:	2203      	movs	r2, #3
 8002efa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002efc:	003b      	movs	r3, r7
 8002efe:	2200      	movs	r2, #0
 8002f00:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f02:	003b      	movs	r3, r7
 8002f04:	2200      	movs	r2, #0
 8002f06:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 8002f08:	003b      	movs	r3, r7
 8002f0a:	4a1f      	ldr	r2, [pc, #124]	; (8002f88 <MX_GPIO_Init+0x26c>)
 8002f0c:	0019      	movs	r1, r3
 8002f0e:	0010      	movs	r0, r2
 8002f10:	f009 f94a 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_1_Pin;
 8002f14:	003b      	movs	r3, r7
 8002f16:	2280      	movs	r2, #128	; 0x80
 8002f18:	0112      	lsls	r2, r2, #4
 8002f1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f1c:	003b      	movs	r3, r7
 8002f1e:	2201      	movs	r2, #1
 8002f20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f22:	003b      	movs	r3, r7
 8002f24:	2203      	movs	r2, #3
 8002f26:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f28:	003b      	movs	r3, r7
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f2e:	003b      	movs	r3, r7
 8002f30:	2200      	movs	r2, #0
 8002f32:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_1_GPIO_Port, &GPIO_InitStruct);
 8002f34:	003a      	movs	r2, r7
 8002f36:	23a0      	movs	r3, #160	; 0xa0
 8002f38:	05db      	lsls	r3, r3, #23
 8002f3a:	0011      	movs	r1, r2
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f009 f933 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_2_Pin;
 8002f42:	003b      	movs	r3, r7
 8002f44:	2280      	movs	r2, #128	; 0x80
 8002f46:	0152      	lsls	r2, r2, #5
 8002f48:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f4a:	003b      	movs	r3, r7
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f50:	003b      	movs	r3, r7
 8002f52:	2203      	movs	r2, #3
 8002f54:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f56:	003b      	movs	r3, r7
 8002f58:	2200      	movs	r2, #0
 8002f5a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f5c:	003b      	movs	r3, r7
 8002f5e:	2200      	movs	r2, #0
 8002f60:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_2_GPIO_Port, &GPIO_InitStruct);
 8002f62:	003a      	movs	r2, r7
 8002f64:	23a0      	movs	r3, #160	; 0xa0
 8002f66:	05db      	lsls	r3, r3, #23
 8002f68:	0011      	movs	r1, r2
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f009 f91c 	bl	800c1a8 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 8002f70:	2380      	movs	r3, #128	; 0x80
 8002f72:	031b      	lsls	r3, r3, #12
 8002f74:	0018      	movs	r0, r3
 8002f76:	f7ff f9db 	bl	8002330 <LL_SYSCFG_EnableFastModePlus>

}
 8002f7a:	46c0      	nop			; (mov r8, r8)
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	b006      	add	sp, #24
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	50000400 	.word	0x50000400
 8002f88:	50000800 	.word	0x50000800

08002f8c <USART2_RX_Callback>:
//	    GPIO_InitStruct.Pin = KEY_5_Pin;
//	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
void  USART2_RX_Callback(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 8002f90:	4b14      	ldr	r3, [pc, #80]	; (8002fe4 <USART2_RX_Callback+0x58>)
 8002f92:	0018      	movs	r0, r3
 8002f94:	f7ff f9be 	bl	8002314 <LL_USART_ReceiveData9>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	001a      	movs	r2, r3
 8002f9c:	4b12      	ldr	r3, [pc, #72]	; (8002fe8 <USART2_RX_Callback+0x5c>)
 8002f9e:	801a      	strh	r2, [r3, #0]
//	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
  ByteReceived=1;
 8002fa0:	4b12      	ldr	r3, [pc, #72]	; (8002fec <USART2_RX_Callback+0x60>)
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	701a      	strb	r2, [r3, #0]
  if(dt1 & 0x100){
 8002fa6:	4b10      	ldr	r3, [pc, #64]	; (8002fe8 <USART2_RX_Callback+0x5c>)
 8002fa8:	881b      	ldrh	r3, [r3, #0]
 8002faa:	001a      	movs	r2, r3
 8002fac:	2380      	movs	r3, #128	; 0x80
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	d00a      	beq.n	8002fca <USART2_RX_Callback+0x3e>
	  cmd[0]=dt1;
 8002fb4:	4b0c      	ldr	r3, [pc, #48]	; (8002fe8 <USART2_RX_Callback+0x5c>)
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4b0d      	ldr	r3, [pc, #52]	; (8002ff0 <USART2_RX_Callback+0x64>)
 8002fbc:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8002fbe:	4b0d      	ldr	r3, [pc, #52]	; (8002ff4 <USART2_RX_Callback+0x68>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 8002fc4:	4b0c      	ldr	r3, [pc, #48]	; (8002ff8 <USART2_RX_Callback+0x6c>)
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 8002fca:	4b0b      	ldr	r3, [pc, #44]	; (8002ff8 <USART2_RX_Callback+0x6c>)
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d104      	bne.n	8002fdc <USART2_RX_Callback+0x50>
	  cmdReceive(dt1);
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <USART2_RX_Callback+0x5c>)
 8002fd4:	881b      	ldrh	r3, [r3, #0]
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	f000 f842 	bl	8003060 <cmdReceive>
  }
}
 8002fdc:	46c0      	nop			; (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	46c0      	nop			; (mov r8, r8)
 8002fe4:	40004400 	.word	0x40004400
 8002fe8:	2000031a 	.word	0x2000031a
 8002fec:	20000318 	.word	0x20000318
 8002ff0:	200002e8 	.word	0x200002e8
 8002ff4:	2000031c 	.word	0x2000031c
 8002ff8:	20000319 	.word	0x20000319

08002ffc <HAL_USART_TxCpltCallback>:
//return;
//	}
}
//==============================================================
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart3)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
	GPIOA->ODR &= ~(1 << 7);	//reset dc
 8003004:	23a0      	movs	r3, #160	; 0xa0
 8003006:	05db      	lsls	r3, r3, #23
 8003008:	695a      	ldr	r2, [r3, #20]
 800300a:	23a0      	movs	r3, #160	; 0xa0
 800300c:	05db      	lsls	r3, r3, #23
 800300e:	2180      	movs	r1, #128	; 0x80
 8003010:	438a      	bics	r2, r1
 8003012:	615a      	str	r2, [r3, #20]
	GPIOA->ODR |= 1 << 6;	//set cs
 8003014:	23a0      	movs	r3, #160	; 0xa0
 8003016:	05db      	lsls	r3, r3, #23
 8003018:	695a      	ldr	r2, [r3, #20]
 800301a:	23a0      	movs	r3, #160	; 0xa0
 800301c:	05db      	lsls	r3, r3, #23
 800301e:	2140      	movs	r1, #64	; 0x40
 8003020:	430a      	orrs	r2, r1
 8003022:	615a      	str	r2, [r3, #20]
	cmd2Execute=0;
 8003024:	4b03      	ldr	r3, [pc, #12]	; (8003034 <HAL_USART_TxCpltCallback+0x38>)
 8003026:	2200      	movs	r2, #0
 8003028:	701a      	strb	r2, [r3, #0]
//	while(BFEN==0){};
//	GPIOC->ODR |= 1 << 6;	//set BF
}
 800302a:	46c0      	nop			; (mov r8, r8)
 800302c:	46bd      	mov	sp, r7
 800302e:	b002      	add	sp, #8
 8003030:	bd80      	pop	{r7, pc}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	2000031e 	.word	0x2000031e

08003038 <HAL_I2S_TxHalfCpltCallback>:
	//	cmd2Execute=0;
//	GPIOC->ODR |= 1 << 6;	//set BF
}
//======================================================================================================================
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s1)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
	sound_half_transfer_callback();
 8003040:	f001 fa8c 	bl	800455c <sound_half_transfer_callback>
}
 8003044:	46c0      	nop			; (mov r8, r8)
 8003046:	46bd      	mov	sp, r7
 8003048:	b002      	add	sp, #8
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_I2S_TxCpltCallback>:
//======================================================================================================================
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s1)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
	sound_full_transfer_callback();
 8003054:	f001 fa8c 	bl	8004570 <sound_full_transfer_callback>
}
 8003058:	46c0      	nop			; (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	b002      	add	sp, #8
 800305e:	bd80      	pop	{r7, pc}

08003060 <cmdReceive>:
//=======================================================================================================================
	void cmdReceive (uint16_t dt1)
	{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	0002      	movs	r2, r0
 8003068:	1dbb      	adds	r3, r7, #6
 800306a:	801a      	strh	r2, [r3, #0]
//	  uint8_t inputCS=0;
	  uint8_t i=0;
 800306c:	230f      	movs	r3, #15
 800306e:	18fb      	adds	r3, r7, r3
 8003070:	2200      	movs	r2, #0
 8003072:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 8003074:	46c0      	nop			; (mov r8, r8)
 8003076:	4b39      	ldr	r3, [pc, #228]	; (800315c <cmdReceive+0xfc>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0fb      	beq.n	8003076 <cmdReceive+0x16>
	  ByteReceived=0;
 800307e:	4b37      	ldr	r3, [pc, #220]	; (800315c <cmdReceive+0xfc>)
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 8003084:	4b36      	ldr	r3, [pc, #216]	; (8003160 <cmdReceive+0x100>)
 8003086:	881b      	ldrh	r3, [r3, #0]
 8003088:	001a      	movs	r2, r3
 800308a:	1dbb      	adds	r3, r7, #6
 800308c:	881b      	ldrh	r3, [r3, #0]
 800308e:	b2d9      	uxtb	r1, r3
 8003090:	4b34      	ldr	r3, [pc, #208]	; (8003164 <cmdReceive+0x104>)
 8003092:	5499      	strb	r1, [r3, r2]
//	  if(dt1==0x110){
//		  BFEN=0;
//	  }
	  ind++;
 8003094:	4b32      	ldr	r3, [pc, #200]	; (8003160 <cmdReceive+0x100>)
 8003096:	881b      	ldrh	r3, [r3, #0]
 8003098:	3301      	adds	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	4b30      	ldr	r3, [pc, #192]	; (8003160 <cmdReceive+0x100>)
 800309e:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 80030a0:	4b2f      	ldr	r3, [pc, #188]	; (8003160 <cmdReceive+0x100>)
 80030a2:	881b      	ldrh	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d04f      	beq.n	8003148 <cmdReceive+0xe8>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 80030a8:	4b2d      	ldr	r3, [pc, #180]	; (8003160 <cmdReceive+0x100>)
 80030aa:	881b      	ldrh	r3, [r3, #0]
 80030ac:	001a      	movs	r2, r3
 80030ae:	4b2d      	ldr	r3, [pc, #180]	; (8003164 <cmdReceive+0x104>)
 80030b0:	785b      	ldrb	r3, [r3, #1]
 80030b2:	3301      	adds	r3, #1
 80030b4:	429a      	cmp	r2, r3
 80030b6:	dd47      	ble.n	8003148 <cmdReceive+0xe8>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 80030b8:	230f      	movs	r3, #15
 80030ba:	18fb      	adds	r3, r7, r3
 80030bc:	2200      	movs	r2, #0
 80030be:	701a      	strb	r2, [r3, #0]
 80030c0:	e00f      	b.n	80030e2 <cmdReceive+0x82>
				 inputCS+=cmd[i];
 80030c2:	210f      	movs	r1, #15
 80030c4:	187b      	adds	r3, r7, r1
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	4a26      	ldr	r2, [pc, #152]	; (8003164 <cmdReceive+0x104>)
 80030ca:	5cd2      	ldrb	r2, [r2, r3]
 80030cc:	4b26      	ldr	r3, [pc, #152]	; (8003168 <cmdReceive+0x108>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	18d3      	adds	r3, r2, r3
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	4b24      	ldr	r3, [pc, #144]	; (8003168 <cmdReceive+0x108>)
 80030d6:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 80030d8:	187b      	adds	r3, r7, r1
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	187b      	adds	r3, r7, r1
 80030de:	3201      	adds	r2, #1
 80030e0:	701a      	strb	r2, [r3, #0]
 80030e2:	4b20      	ldr	r3, [pc, #128]	; (8003164 <cmdReceive+0x104>)
 80030e4:	785b      	ldrb	r3, [r3, #1]
 80030e6:	1c5a      	adds	r2, r3, #1
 80030e8:	210f      	movs	r1, #15
 80030ea:	187b      	adds	r3, r7, r1
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	dae7      	bge.n	80030c2 <cmdReceive+0x62>
			 }
			 if(!(inputCS==0x00)&&(ind==cmd[1]+2)){
 80030f2:	4b1d      	ldr	r3, [pc, #116]	; (8003168 <cmdReceive+0x108>)
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d022      	beq.n	8003140 <cmdReceive+0xe0>
 80030fa:	4b19      	ldr	r3, [pc, #100]	; (8003160 <cmdReceive+0x100>)
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	001a      	movs	r2, r3
 8003100:	4b18      	ldr	r3, [pc, #96]	; (8003164 <cmdReceive+0x104>)
 8003102:	785b      	ldrb	r3, [r3, #1]
 8003104:	3302      	adds	r3, #2
 8003106:	429a      	cmp	r2, r3
 8003108:	d11a      	bne.n	8003140 <cmdReceive+0xe0>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
//				 firstByteReceived=0;
				 firstByteReceived=0;
 800310a:	4b18      	ldr	r3, [pc, #96]	; (800316c <cmdReceive+0x10c>)
 800310c:	2200      	movs	r2, #0
 800310e:	701a      	strb	r2, [r3, #0]
				 				 for (i=0;i<cmd[1]+2;i++){
 8003110:	187b      	adds	r3, r7, r1
 8003112:	2200      	movs	r2, #0
 8003114:	701a      	strb	r2, [r3, #0]
 8003116:	e00a      	b.n	800312e <cmdReceive+0xce>
				 					 cmd[i]=0;
 8003118:	200f      	movs	r0, #15
 800311a:	183b      	adds	r3, r7, r0
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	4a11      	ldr	r2, [pc, #68]	; (8003164 <cmdReceive+0x104>)
 8003120:	2100      	movs	r1, #0
 8003122:	54d1      	strb	r1, [r2, r3]
				 				 for (i=0;i<cmd[1]+2;i++){
 8003124:	183b      	adds	r3, r7, r0
 8003126:	781a      	ldrb	r2, [r3, #0]
 8003128:	183b      	adds	r3, r7, r0
 800312a:	3201      	adds	r2, #1
 800312c:	701a      	strb	r2, [r3, #0]
 800312e:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <cmdReceive+0x104>)
 8003130:	785b      	ldrb	r3, [r3, #1]
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	230f      	movs	r3, #15
 8003136:	18fb      	adds	r3, r7, r3
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	daec      	bge.n	8003118 <cmdReceive+0xb8>
			 if(!(inputCS==0x00)&&(ind==cmd[1]+2)){
 800313e:	e003      	b.n	8003148 <cmdReceive+0xe8>
				 				 }
			 }
			 else{
				 answer2CPU(cmd);
 8003140:	4b08      	ldr	r3, [pc, #32]	; (8003164 <cmdReceive+0x104>)
 8003142:	0018      	movs	r0, r3
 8003144:	f000 fb08 	bl	8003758 <answer2CPU>
//				 GPIOC->ODR |= 1 << 6;	//set BF
//			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 8003148:	4b09      	ldr	r3, [pc, #36]	; (8003170 <cmdReceive+0x110>)
 800314a:	6a1a      	ldr	r2, [r3, #32]
 800314c:	4b08      	ldr	r3, [pc, #32]	; (8003170 <cmdReceive+0x110>)
 800314e:	2108      	movs	r1, #8
 8003150:	430a      	orrs	r2, r1
 8003152:	621a      	str	r2, [r3, #32]
	}
 8003154:	46c0      	nop			; (mov r8, r8)
 8003156:	46bd      	mov	sp, r7
 8003158:	b004      	add	sp, #16
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20000318 	.word	0x20000318
 8003160:	2000031c 	.word	0x2000031c
 8003164:	200002e8 	.word	0x200002e8
 8003168:	20000320 	.word	0x20000320
 800316c:	20000319 	.word	0x20000319
 8003170:	40004400 	.word	0x40004400

08003174 <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	0002      	movs	r2, r0
 800317c:	1dfb      	adds	r3, r7, #7
 800317e:	701a      	strb	r2, [r3, #0]
			HAL_USART_Transmit(&husart3, (uint8_t*)&byte, 1, 10);
 8003180:	1df9      	adds	r1, r7, #7
 8003182:	4804      	ldr	r0, [pc, #16]	; (8003194 <USART_AS_SPI_sendCMD+0x20>)
 8003184:	230a      	movs	r3, #10
 8003186:	2201      	movs	r2, #1
 8003188:	f008 f968 	bl	800b45c <HAL_USART_Transmit>
		}
 800318c:	46c0      	nop			; (mov r8, r8)
 800318e:	46bd      	mov	sp, r7
 8003190:	b002      	add	sp, #8
 8003192:	bd80      	pop	{r7, pc}
 8003194:	2000025c 	.word	0x2000025c

08003198 <weoInit>:
	void USART_AS_SPI_sendDAT(uint8_t byte) //(Without CS and D/C)
	{
		HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 10);
	}
	void weoInit(void) {
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0

		USART3->CR1 &= ~(USART_CR1_UE);
 800319c:	4b4a      	ldr	r3, [pc, #296]	; (80032c8 <weoInit+0x130>)
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	4b49      	ldr	r3, [pc, #292]	; (80032c8 <weoInit+0x130>)
 80031a2:	2101      	movs	r1, #1
 80031a4:	438a      	bics	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]
		USART3->CR2 |= USART_CR2_MSBFIRST;
 80031a8:	4b47      	ldr	r3, [pc, #284]	; (80032c8 <weoInit+0x130>)
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	4b46      	ldr	r3, [pc, #280]	; (80032c8 <weoInit+0x130>)
 80031ae:	2180      	movs	r1, #128	; 0x80
 80031b0:	0309      	lsls	r1, r1, #12
 80031b2:	430a      	orrs	r2, r1
 80031b4:	605a      	str	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_UE;
 80031b6:	4b44      	ldr	r3, [pc, #272]	; (80032c8 <weoInit+0x130>)
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	4b43      	ldr	r3, [pc, #268]	; (80032c8 <weoInit+0x130>)
 80031bc:	2101      	movs	r1, #1
 80031be:	430a      	orrs	r2, r1
 80031c0:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 80031c2:	2001      	movs	r0, #1
 80031c4:	f001 ffbc 	bl	8005140 <HAL_Delay>
		HAL_Delay(1);
 80031c8:	2001      	movs	r0, #1
 80031ca:	f001 ffb9 	bl	8005140 <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80031ce:	4b3f      	ldr	r3, [pc, #252]	; (80032cc <weoInit+0x134>)
 80031d0:	2100      	movs	r1, #0
 80031d2:	0018      	movs	r0, r3
 80031d4:	f007 f86e 	bl	800a2b4 <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 80031d8:	2001      	movs	r0, #1
 80031da:	f001 ffb1 	bl	8005140 <HAL_Delay>

		GPIOA->ODR &= ~(1 << 6);	//reset cs
 80031de:	23a0      	movs	r3, #160	; 0xa0
 80031e0:	05db      	lsls	r3, r3, #23
 80031e2:	695a      	ldr	r2, [r3, #20]
 80031e4:	23a0      	movs	r3, #160	; 0xa0
 80031e6:	05db      	lsls	r3, r3, #23
 80031e8:	2140      	movs	r1, #64	; 0x40
 80031ea:	438a      	bics	r2, r1
 80031ec:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 80031ee:	23a0      	movs	r3, #160	; 0xa0
 80031f0:	05db      	lsls	r3, r3, #23
 80031f2:	695a      	ldr	r2, [r3, #20]
 80031f4:	23a0      	movs	r3, #160	; 0xa0
 80031f6:	05db      	lsls	r3, r3, #23
 80031f8:	2180      	movs	r1, #128	; 0x80
 80031fa:	438a      	bics	r2, r1
 80031fc:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 80031fe:	20af      	movs	r0, #175	; 0xaf
 8003200:	f7ff ffb8 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xB8);
 8003204:	20b8      	movs	r0, #184	; 0xb8
 8003206:	f7ff ffb5 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0);
 800320a:	2000      	movs	r0, #0
 800320c:	f7ff ffb2 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0);
 8003210:	2000      	movs	r0, #0
 8003212:	f7ff ffaf 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(1);
 8003216:	2001      	movs	r0, #1
 8003218:	f7ff ffac 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(2);
 800321c:	2002      	movs	r0, #2
 800321e:	f7ff ffa9 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(4);
 8003222:	2004      	movs	r0, #4
 8003224:	f7ff ffa6 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(7);
 8003228:	2007      	movs	r0, #7
 800322a:	f7ff ffa3 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(11);
 800322e:	200b      	movs	r0, #11
 8003230:	f7ff ffa0 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(14);
 8003234:	200e      	movs	r0, #14
 8003236:	f7ff ff9d 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(18);
 800323a:	2012      	movs	r0, #18
 800323c:	f7ff ff9a 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(23);
 8003240:	2017      	movs	r0, #23
 8003242:	f7ff ff97 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(27);
 8003246:	201b      	movs	r0, #27
 8003248:	f7ff ff94 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(33);
 800324c:	2021      	movs	r0, #33	; 0x21
 800324e:	f7ff ff91 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(40);
 8003252:	2028      	movs	r0, #40	; 0x28
 8003254:	f7ff ff8e 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(49);
 8003258:	2031      	movs	r0, #49	; 0x31
 800325a:	f7ff ff8b 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(63);
 800325e:	203f      	movs	r0, #63	; 0x3f
 8003260:	f7ff ff88 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 8003264:	20a0      	movs	r0, #160	; 0xa0
 8003266:	f7ff ff85 	bl	8003174 <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0x51);
		USART_AS_SPI_sendCMD(0b01010010);// 0b01010010 = 0x52 is a proper remap 4 my bmp_2_bin converter, but pictures must b turned right @ 90 degrees. 0b01000001 = 0x is good if turn display on 180 degrees.
 800326a:	2052      	movs	r0, #82	; 0x52
 800326c:	f7ff ff82 	bl	8003174 <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x41); //	0x51 is a proper remap 4 lcd image converter // 0b01010010 is a proper remap 4 left-turned images
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8003270:	2081      	movs	r0, #129	; 0x81
 8003272:	f7ff ff7f 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 8003276:	20ff      	movs	r0, #255	; 0xff
 8003278:	f7ff ff7c 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 800327c:	20a1      	movs	r0, #161	; 0xa1
 800327e:	f7ff ff79 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 8003282:	2000      	movs	r0, #0
 8003284:	f7ff ff76 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 8003288:	20a2      	movs	r0, #162	; 0xa2
 800328a:	f7ff ff73 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 800328e:	2000      	movs	r0, #0
 8003290:	f7ff ff70 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 8003294:	20a8      	movs	r0, #168	; 0xa8
 8003296:	f7ff ff6d 	bl	8003174 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 800329a:	207f      	movs	r0, #127	; 0x7f
 800329c:	f7ff ff6a 	bl	8003174 <USART_AS_SPI_sendCMD>
		GPIOA->ODR |= 1 << 7;	//set dc
 80032a0:	23a0      	movs	r3, #160	; 0xa0
 80032a2:	05db      	lsls	r3, r3, #23
 80032a4:	695a      	ldr	r2, [r3, #20]
 80032a6:	23a0      	movs	r3, #160	; 0xa0
 80032a8:	05db      	lsls	r3, r3, #23
 80032aa:	2180      	movs	r1, #128	; 0x80
 80032ac:	430a      	orrs	r2, r1
 80032ae:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 80032b0:	23a0      	movs	r3, #160	; 0xa0
 80032b2:	05db      	lsls	r3, r3, #23
 80032b4:	695a      	ldr	r2, [r3, #20]
 80032b6:	23a0      	movs	r3, #160	; 0xa0
 80032b8:	05db      	lsls	r3, r3, #23
 80032ba:	2140      	movs	r1, #64	; 0x40
 80032bc:	430a      	orrs	r2, r1
 80032be:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 80032c0:	46c0      	nop			; (mov r8, r8)
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	40004800 	.word	0x40004800
 80032cc:	20000210 	.word	0x20000210

080032d0 <weoClear>:
	void weoClear(void) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
		uint16_t i;

					GPIOA->ODR &= ~(1 << 6);	//reset cs
 80032d6:	23a0      	movs	r3, #160	; 0xa0
 80032d8:	05db      	lsls	r3, r3, #23
 80032da:	695a      	ldr	r2, [r3, #20]
 80032dc:	23a0      	movs	r3, #160	; 0xa0
 80032de:	05db      	lsls	r3, r3, #23
 80032e0:	2140      	movs	r1, #64	; 0x40
 80032e2:	438a      	bics	r2, r1
 80032e4:	615a      	str	r2, [r3, #20]
					GPIOA->ODR &= ~(1 << 7);	// reset dc
 80032e6:	23a0      	movs	r3, #160	; 0xa0
 80032e8:	05db      	lsls	r3, r3, #23
 80032ea:	695a      	ldr	r2, [r3, #20]
 80032ec:	23a0      	movs	r3, #160	; 0xa0
 80032ee:	05db      	lsls	r3, r3, #23
 80032f0:	2180      	movs	r1, #128	; 0x80
 80032f2:	438a      	bics	r2, r1
 80032f4:	615a      	str	r2, [r3, #20]
						USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 80032f6:	2075      	movs	r0, #117	; 0x75
 80032f8:	f7ff ff3c 	bl	8003174 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 80032fc:	2000      	movs	r0, #0
 80032fe:	f7ff ff39 	bl	8003174 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 8003302:	207f      	movs	r0, #127	; 0x7f
 8003304:	f7ff ff36 	bl	8003174 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 8003308:	2015      	movs	r0, #21
 800330a:	f7ff ff33 	bl	8003174 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 800330e:	2000      	movs	r0, #0
 8003310:	f7ff ff30 	bl	8003174 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 8003314:	207f      	movs	r0, #127	; 0x7f
 8003316:	f7ff ff2d 	bl	8003174 <USART_AS_SPI_sendCMD>
					GPIOA->ODR &= ~(1 << 6);	//reset cs
 800331a:	23a0      	movs	r3, #160	; 0xa0
 800331c:	05db      	lsls	r3, r3, #23
 800331e:	695a      	ldr	r2, [r3, #20]
 8003320:	23a0      	movs	r3, #160	; 0xa0
 8003322:	05db      	lsls	r3, r3, #23
 8003324:	2140      	movs	r1, #64	; 0x40
 8003326:	438a      	bics	r2, r1
 8003328:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 7;	// set dc
 800332a:	23a0      	movs	r3, #160	; 0xa0
 800332c:	05db      	lsls	r3, r3, #23
 800332e:	695a      	ldr	r2, [r3, #20]
 8003330:	23a0      	movs	r3, #160	; 0xa0
 8003332:	05db      	lsls	r3, r3, #23
 8003334:	2180      	movs	r1, #128	; 0x80
 8003336:	430a      	orrs	r2, r1
 8003338:	615a      	str	r2, [r3, #20]
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 800333a:	1dbb      	adds	r3, r7, #6
 800333c:	2200      	movs	r2, #0
 800333e:	801a      	strh	r2, [r3, #0]
 8003340:	e00d      	b.n	800335e <weoClear+0x8e>
						while(!(USART3->ISR & USART_ISR_TXE)){};
 8003342:	46c0      	nop			; (mov r8, r8)
 8003344:	4b12      	ldr	r3, [pc, #72]	; (8003390 <weoClear+0xc0>)
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	2280      	movs	r2, #128	; 0x80
 800334a:	4013      	ands	r3, r2
 800334c:	d0fa      	beq.n	8003344 <weoClear+0x74>
						USART3->TDR = (uint8_t) 0x00;
 800334e:	4b10      	ldr	r3, [pc, #64]	; (8003390 <weoClear+0xc0>)
 8003350:	2200      	movs	r2, #0
 8003352:	629a      	str	r2, [r3, #40]	; 0x28
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 8003354:	1dbb      	adds	r3, r7, #6
 8003356:	881a      	ldrh	r2, [r3, #0]
 8003358:	1dbb      	adds	r3, r7, #6
 800335a:	3201      	adds	r2, #1
 800335c:	801a      	strh	r2, [r3, #0]
 800335e:	1dbb      	adds	r3, r7, #6
 8003360:	881b      	ldrh	r3, [r3, #0]
 8003362:	4a0c      	ldr	r2, [pc, #48]	; (8003394 <weoClear+0xc4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d9ec      	bls.n	8003342 <weoClear+0x72>
					}
					GPIOA->ODR &= ~(1 << 7);	//reset dc
 8003368:	23a0      	movs	r3, #160	; 0xa0
 800336a:	05db      	lsls	r3, r3, #23
 800336c:	695a      	ldr	r2, [r3, #20]
 800336e:	23a0      	movs	r3, #160	; 0xa0
 8003370:	05db      	lsls	r3, r3, #23
 8003372:	2180      	movs	r1, #128	; 0x80
 8003374:	438a      	bics	r2, r1
 8003376:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 6;	//set cs
 8003378:	23a0      	movs	r3, #160	; 0xa0
 800337a:	05db      	lsls	r3, r3, #23
 800337c:	695a      	ldr	r2, [r3, #20]
 800337e:	23a0      	movs	r3, #160	; 0xa0
 8003380:	05db      	lsls	r3, r3, #23
 8003382:	2140      	movs	r1, #64	; 0x40
 8003384:	430a      	orrs	r2, r1
 8003386:	615a      	str	r2, [r3, #20]
	}
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	46bd      	mov	sp, r7
 800338c:	b002      	add	sp, #8
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40004800 	.word	0x40004800
 8003394:	00002001 	.word	0x00002001

08003398 <weoDrawRectangleFilled>:
//========================================================================================================================
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char contrast,
				uint8_t MEM_Buffer[]) {
 8003398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	0005      	movs	r5, r0
 80033a0:	000c      	movs	r4, r1
 80033a2:	0010      	movs	r0, r2
 80033a4:	0019      	movs	r1, r3
 80033a6:	1dfb      	adds	r3, r7, #7
 80033a8:	1c2a      	adds	r2, r5, #0
 80033aa:	701a      	strb	r2, [r3, #0]
 80033ac:	1dbb      	adds	r3, r7, #6
 80033ae:	1c22      	adds	r2, r4, #0
 80033b0:	701a      	strb	r2, [r3, #0]
 80033b2:	1d7b      	adds	r3, r7, #5
 80033b4:	1c02      	adds	r2, r0, #0
 80033b6:	701a      	strb	r2, [r3, #0]
 80033b8:	1d3b      	adds	r3, r7, #4
 80033ba:	1c0a      	adds	r2, r1, #0
 80033bc:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 80033be:	240e      	movs	r4, #14
 80033c0:	193b      	adds	r3, r7, r4
 80033c2:	2200      	movs	r2, #0
 80033c4:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 80033c6:	1dfb      	adds	r3, r7, #7
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	b25b      	sxtb	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	da00      	bge.n	80033d2 <weoDrawRectangleFilled+0x3a>
 80033d0:	e0c1      	b.n	8003556 <weoDrawRectangleFilled+0x1be>
 80033d2:	1dbb      	adds	r3, r7, #6
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	b25b      	sxtb	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	da00      	bge.n	80033de <weoDrawRectangleFilled+0x46>
 80033dc:	e0bb      	b.n	8003556 <weoDrawRectangleFilled+0x1be>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 80033de:	1d7b      	adds	r3, r7, #5
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	b25b      	sxtb	r3, r3
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	da00      	bge.n	80033ea <weoDrawRectangleFilled+0x52>
 80033e8:	e0b5      	b.n	8003556 <weoDrawRectangleFilled+0x1be>
 80033ea:	1d3b      	adds	r3, r7, #4
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	b25b      	sxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	da00      	bge.n	80033f6 <weoDrawRectangleFilled+0x5e>
 80033f4:	e0af      	b.n	8003556 <weoDrawRectangleFilled+0x1be>
				return;
			}

			start_x_New=start_x;
 80033f6:	250d      	movs	r5, #13
 80033f8:	197b      	adds	r3, r7, r5
 80033fa:	1dfa      	adds	r2, r7, #7
 80033fc:	7812      	ldrb	r2, [r2, #0]
 80033fe:	701a      	strb	r2, [r3, #0]
			start_y_New=start_y;
 8003400:	260c      	movs	r6, #12
 8003402:	19bb      	adds	r3, r7, r6
 8003404:	1dba      	adds	r2, r7, #6
 8003406:	7812      	ldrb	r2, [r2, #0]
 8003408:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 800340a:	230b      	movs	r3, #11
 800340c:	18fb      	adds	r3, r7, r3
 800340e:	1d7a      	adds	r2, r7, #5
 8003410:	7812      	ldrb	r2, [r2, #0]
 8003412:	701a      	strb	r2, [r3, #0]
			end_y_New=end_y;
 8003414:	220a      	movs	r2, #10
 8003416:	18bb      	adds	r3, r7, r2
 8003418:	1d3a      	adds	r2, r7, #4
 800341a:	7812      	ldrb	r2, [r2, #0]
 800341c:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800341e:	23a0      	movs	r3, #160	; 0xa0
 8003420:	05db      	lsls	r3, r3, #23
 8003422:	695a      	ldr	r2, [r3, #20]
 8003424:	23a0      	movs	r3, #160	; 0xa0
 8003426:	05db      	lsls	r3, r3, #23
 8003428:	2140      	movs	r1, #64	; 0x40
 800342a:	438a      	bics	r2, r1
 800342c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 800342e:	23a0      	movs	r3, #160	; 0xa0
 8003430:	05db      	lsls	r3, r3, #23
 8003432:	695a      	ldr	r2, [r3, #20]
 8003434:	23a0      	movs	r3, #160	; 0xa0
 8003436:	05db      	lsls	r3, r3, #23
 8003438:	2180      	movs	r1, #128	; 0x80
 800343a:	438a      	bics	r2, r1
 800343c:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800343e:	2075      	movs	r0, #117	; 0x75
 8003440:	f7ff fe98 	bl	8003174 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 8003444:	197b      	adds	r3, r7, r5
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	0018      	movs	r0, r3
 800344a:	f7ff fe93 	bl	8003174 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 800344e:	230b      	movs	r3, #11
 8003450:	18fb      	adds	r3, r7, r3
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	0018      	movs	r0, r3
 8003456:	f7ff fe8d 	bl	8003174 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 800345a:	2015      	movs	r0, #21
 800345c:	f7ff fe8a 	bl	8003174 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 8003460:	19bb      	adds	r3, r7, r6
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	085b      	lsrs	r3, r3, #1
 8003466:	b2db      	uxtb	r3, r3
 8003468:	0018      	movs	r0, r3
 800346a:	f7ff fe83 	bl	8003174 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 800346e:	220a      	movs	r2, #10
 8003470:	18bb      	adds	r3, r7, r2
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	085b      	lsrs	r3, r3, #1
 8003476:	b2db      	uxtb	r3, r3
 8003478:	0018      	movs	r0, r3
 800347a:	f7ff fe7b 	bl	8003174 <USART_AS_SPI_sendCMD>
//					USART_AS_SPI_sendCMD(0x81);	//Contrast Level
//					USART_AS_SPI_sendCMD(contrast);
			GPIOA->ODR |= 1 << 7;	//set dc
 800347e:	23a0      	movs	r3, #160	; 0xa0
 8003480:	05db      	lsls	r3, r3, #23
 8003482:	695a      	ldr	r2, [r3, #20]
 8003484:	23a0      	movs	r3, #160	; 0xa0
 8003486:	05db      	lsls	r3, r3, #23
 8003488:	2180      	movs	r1, #128	; 0x80
 800348a:	430a      	orrs	r2, r1
 800348c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 800348e:	23a0      	movs	r3, #160	; 0xa0
 8003490:	05db      	lsls	r3, r3, #23
 8003492:	695a      	ldr	r2, [r3, #20]
 8003494:	23a0      	movs	r3, #160	; 0xa0
 8003496:	05db      	lsls	r3, r3, #23
 8003498:	2140      	movs	r1, #64	; 0x40
 800349a:	430a      	orrs	r2, r1
 800349c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800349e:	23a0      	movs	r3, #160	; 0xa0
 80034a0:	05db      	lsls	r3, r3, #23
 80034a2:	695a      	ldr	r2, [r3, #20]
 80034a4:	23a0      	movs	r3, #160	; 0xa0
 80034a6:	05db      	lsls	r3, r3, #23
 80034a8:	2140      	movs	r1, #64	; 0x40
 80034aa:	438a      	bics	r2, r1
 80034ac:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 80034ae:	23a0      	movs	r3, #160	; 0xa0
 80034b0:	05db      	lsls	r3, r3, #23
 80034b2:	695a      	ldr	r2, [r3, #20]
 80034b4:	23a0      	movs	r3, #160	; 0xa0
 80034b6:	05db      	lsls	r3, r3, #23
 80034b8:	2180      	movs	r1, #128	; 0x80
 80034ba:	430a      	orrs	r2, r1
 80034bc:	615a      	str	r2, [r3, #20]

			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 80034be:	193b      	adds	r3, r7, r4
 80034c0:	2200      	movs	r2, #0
 80034c2:	801a      	strh	r2, [r3, #0]
 80034c4:	e012      	b.n	80034ec <weoDrawRectangleFilled+0x154>
//			for (i = 0; i < len;i++) {
//				if (i%((end_y-start_y))==0){
//					MEM_Buffer[i] &=0xF0 ;
//				}
				while(!(USART3->ISR & USART_ISR_TXE)){};
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	4b25      	ldr	r3, [pc, #148]	; (8003560 <weoDrawRectangleFilled+0x1c8>)
 80034ca:	69db      	ldr	r3, [r3, #28]
 80034cc:	2280      	movs	r2, #128	; 0x80
 80034ce:	4013      	ands	r3, r2
 80034d0:	d0fa      	beq.n	80034c8 <weoDrawRectangleFilled+0x130>
				USART3->TDR =MEM_Buffer[i];
 80034d2:	210e      	movs	r1, #14
 80034d4:	187b      	adds	r3, r7, r1
 80034d6:	881b      	ldrh	r3, [r3, #0]
 80034d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034da:	18d3      	adds	r3, r2, r3
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	4b20      	ldr	r3, [pc, #128]	; (8003560 <weoDrawRectangleFilled+0x1c8>)
 80034e0:	629a      	str	r2, [r3, #40]	; 0x28
			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 80034e2:	187b      	adds	r3, r7, r1
 80034e4:	881a      	ldrh	r2, [r3, #0]
 80034e6:	187b      	adds	r3, r7, r1
 80034e8:	3201      	adds	r2, #1
 80034ea:	801a      	strh	r2, [r3, #0]
 80034ec:	230e      	movs	r3, #14
 80034ee:	18fb      	adds	r3, r7, r3
 80034f0:	881a      	ldrh	r2, [r3, #0]
 80034f2:	230b      	movs	r3, #11
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	7819      	ldrb	r1, [r3, #0]
 80034f8:	230d      	movs	r3, #13
 80034fa:	18fb      	adds	r3, r7, r3
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	1acb      	subs	r3, r1, r3
 8003500:	3301      	adds	r3, #1
 8003502:	210a      	movs	r1, #10
 8003504:	1879      	adds	r1, r7, r1
 8003506:	7809      	ldrb	r1, [r1, #0]
 8003508:	0849      	lsrs	r1, r1, #1
 800350a:	b2c9      	uxtb	r1, r1
 800350c:	0008      	movs	r0, r1
 800350e:	210c      	movs	r1, #12
 8003510:	1879      	adds	r1, r7, r1
 8003512:	7809      	ldrb	r1, [r1, #0]
 8003514:	0849      	lsrs	r1, r1, #1
 8003516:	b2c9      	uxtb	r1, r1
 8003518:	1a41      	subs	r1, r0, r1
 800351a:	3101      	adds	r1, #1
 800351c:	434b      	muls	r3, r1
 800351e:	429a      	cmp	r2, r3
 8003520:	dbd1      	blt.n	80034c6 <weoDrawRectangleFilled+0x12e>
			}
			while(!(USART3->ISR & USART_ISR_TXE)){};
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	4b0e      	ldr	r3, [pc, #56]	; (8003560 <weoDrawRectangleFilled+0x1c8>)
 8003526:	69db      	ldr	r3, [r3, #28]
 8003528:	2280      	movs	r2, #128	; 0x80
 800352a:	4013      	ands	r3, r2
 800352c:	d0fa      	beq.n	8003524 <weoDrawRectangleFilled+0x18c>
			HAL_Delay(1);
 800352e:	2001      	movs	r0, #1
 8003530:	f001 fe06 	bl	8005140 <HAL_Delay>
//			GPIOA->ODR &= ~(1 << 7);	// reset dc
//			USART_AS_SPI_sendCMD(0xBB);	// command for NOP
//			USART_AS_SPI_sendCMD(0x81);	//Contrast Level
//			USART_AS_SPI_sendCMD(0xFF);

			GPIOA->ODR &= ~(1 << 7);	//reset dc
 8003534:	23a0      	movs	r3, #160	; 0xa0
 8003536:	05db      	lsls	r3, r3, #23
 8003538:	695a      	ldr	r2, [r3, #20]
 800353a:	23a0      	movs	r3, #160	; 0xa0
 800353c:	05db      	lsls	r3, r3, #23
 800353e:	2180      	movs	r1, #128	; 0x80
 8003540:	438a      	bics	r2, r1
 8003542:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 8003544:	23a0      	movs	r3, #160	; 0xa0
 8003546:	05db      	lsls	r3, r3, #23
 8003548:	695a      	ldr	r2, [r3, #20]
 800354a:	23a0      	movs	r3, #160	; 0xa0
 800354c:	05db      	lsls	r3, r3, #23
 800354e:	2140      	movs	r1, #64	; 0x40
 8003550:	430a      	orrs	r2, r1
 8003552:	615a      	str	r2, [r3, #20]
 8003554:	e000      	b.n	8003558 <weoDrawRectangleFilled+0x1c0>
				return;
 8003556:	46c0      	nop			; (mov r8, r8)
		}
 8003558:	46bd      	mov	sp, r7
 800355a:	b005      	add	sp, #20
 800355c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800355e:	46c0      	nop			; (mov r8, r8)
 8003560:	40004800 	.word	0x40004800

08003564 <I2C_SOUND_ChangePage>:
//		LL_GPIO_ResetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
//		LL_GPIO_SetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
	}
	void I2C_SOUND_ChangePage(uint8_t pageNum) {
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af02      	add	r7, sp, #8
 800356a:	0002      	movs	r2, r0
 800356c:	1dfb      	adds	r3, r7, #7
 800356e:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { 0x00, pageNum };
 8003570:	210c      	movs	r1, #12
 8003572:	187b      	adds	r3, r7, r1
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]
 8003578:	187b      	adds	r3, r7, r1
 800357a:	1dfa      	adds	r2, r7, #7
 800357c:	7812      	ldrb	r2, [r2, #0]
 800357e:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);
 8003580:	187a      	adds	r2, r7, r1
 8003582:	4806      	ldr	r0, [pc, #24]	; (800359c <I2C_SOUND_ChangePage+0x38>)
 8003584:	23fa      	movs	r3, #250	; 0xfa
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	2302      	movs	r3, #2
 800358c:	2130      	movs	r1, #48	; 0x30
 800358e:	f002 fe11 	bl	80061b4 <HAL_I2C_Master_Transmit>
	}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	46bd      	mov	sp, r7
 8003596:	b004      	add	sp, #16
 8003598:	bd80      	pop	{r7, pc}
 800359a:	46c0      	nop			; (mov r8, r8)
 800359c:	200000c0 	.word	0x200000c0

080035a0 <WriteReg_I2C_SOUND>:
	void WriteReg_I2C_SOUND(uint8_t reg, uint8_t data) {
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af02      	add	r7, sp, #8
 80035a6:	0002      	movs	r2, r0
 80035a8:	1dfb      	adds	r3, r7, #7
 80035aa:	701a      	strb	r2, [r3, #0]
 80035ac:	1dbb      	adds	r3, r7, #6
 80035ae:	1c0a      	adds	r2, r1, #0
 80035b0:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 80035b2:	210c      	movs	r1, #12
 80035b4:	187b      	adds	r3, r7, r1
 80035b6:	1dfa      	adds	r2, r7, #7
 80035b8:	7812      	ldrb	r2, [r2, #0]
 80035ba:	701a      	strb	r2, [r3, #0]
 80035bc:	187b      	adds	r3, r7, r1
 80035be:	1dba      	adds	r2, r7, #6
 80035c0:	7812      	ldrb	r2, [r2, #0]
 80035c2:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);	//(uint8_t*)&
 80035c4:	187a      	adds	r2, r7, r1
 80035c6:	4806      	ldr	r0, [pc, #24]	; (80035e0 <WriteReg_I2C_SOUND+0x40>)
 80035c8:	23fa      	movs	r3, #250	; 0xfa
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	2302      	movs	r3, #2
 80035d0:	2130      	movs	r1, #48	; 0x30
 80035d2:	f002 fdef 	bl	80061b4 <HAL_I2C_Master_Transmit>
	}
 80035d6:	46c0      	nop			; (mov r8, r8)
 80035d8:	46bd      	mov	sp, r7
 80035da:	b004      	add	sp, #16
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	200000c0 	.word	0x200000c0

080035e4 <soundSetup>:
	void soundSetup(void) {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
		I2C_SOUND_ChangePage(0x00);
 80035e8:	2000      	movs	r0, #0
 80035ea:	f7ff ffbb 	bl	8003564 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x01);	//Assert Software reset (P0, R1, D0=1)
 80035ee:	2101      	movs	r1, #1
 80035f0:	2001      	movs	r0, #1
 80035f2:	f7ff ffd5 	bl	80035a0 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 80035f6:	2001      	movs	r0, #1
 80035f8:	f7ff ffb4 	bl	8003564 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x02, 0x00);	//LDO output programmed as 1.8V and Level shifters powered up. (P1, R2, D5-D4=00, D3=0)
 80035fc:	2100      	movs	r1, #0
 80035fe:	2002      	movs	r0, #2
 8003600:	f7ff ffce 	bl	80035a0 <WriteReg_I2C_SOUND>
		HAL_Delay(15);
 8003604:	200f      	movs	r0, #15
 8003606:	f001 fd9b 	bl	8005140 <HAL_Delay>
		I2C_SOUND_ChangePage(0x00);
 800360a:	2000      	movs	r0, #0
 800360c:	f7ff ffaa 	bl	8003564 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x04,0x03);//PLL_clkin = MCLK, codec_clkin = PLL_CLK, MCLK should be 11.2896MHz
 8003610:	2103      	movs	r1, #3
 8003612:	2004      	movs	r0, #4
 8003614:	f7ff ffc4 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x05,0x91);//Power up PLL, set P=1, R=1
 8003618:	2191      	movs	r1, #145	; 0x91
 800361a:	2005      	movs	r0, #5
 800361c:	f7ff ffc0 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x06,0x04);//Set J = 4
 8003620:	2104      	movs	r1, #4
 8003622:	2006      	movs	r0, #6
 8003624:	f7ff ffbc 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x07,0x00);//SET D=0000
 8003628:	2100      	movs	r1, #0
 800362a:	2007      	movs	r0, #7
 800362c:	f7ff ffb8 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x08,0x00);//SET D=0000
 8003630:	2100      	movs	r1, #0
 8003632:	2008      	movs	r0, #8
 8003634:	f7ff ffb4 	bl	80035a0 <WriteReg_I2C_SOUND>
	HAL_Delay(15);
 8003638:	200f      	movs	r0, #15
 800363a:	f001 fd81 	bl	8005140 <HAL_Delay>
	WriteReg_I2C_SOUND(0x0B,0x84);//DAC NDAC Powered up, set NDAC = 4
 800363e:	2184      	movs	r1, #132	; 0x84
 8003640:	200b      	movs	r0, #11
 8003642:	f7ff ffad 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0C,0x82);//DAC MDAC Powered up, set MDAC = 2
 8003646:	2182      	movs	r1, #130	; 0x82
 8003648:	200c      	movs	r0, #12
 800364a:	f7ff ffa9 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0D,0x00);//DAC OSR(9:0)-> DOSR=128
 800364e:	2100      	movs	r1, #0
 8003650:	200d      	movs	r0, #13
 8003652:	f7ff ffa5 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0E,0x80);//DAC OSR(9:0)
 8003656:	2180      	movs	r1, #128	; 0x80
 8003658:	200e      	movs	r0, #14
 800365a:	f7ff ffa1 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x1B, 0x00);	//Codec Interface control Word length = 16bits, BCLK&WCLK inputs, I2S mode. (P0, R27, D7-D6=00, D5-D4=00, D3-D2=00)
 800365e:	2100      	movs	r1, #0
 8003660:	201b      	movs	r0, #27
 8003662:	f7ff ff9d 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x1C,0x00);//Data slot offset
 8003666:	2100      	movs	r1, #0
 8003668:	201c      	movs	r0, #28
 800366a:	f7ff ff99 	bl	80035a0 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x3c,0x02);//Dac Instruction programming PRB #2 for Mono routing. Type interpolation (x8) and 3 programmable	Biquads. (P0, R60, D4-D0=0010)
 800366e:	2102      	movs	r1, #2
 8003670:	203c      	movs	r0, #60	; 0x3c
 8003672:	f7ff ff95 	bl	80035a0 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 8003676:	2001      	movs	r0, #1
 8003678:	f7ff ff74 	bl	8003564 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x10);	//Master Reference Powered on (P1, R1, D4=1)
 800367c:	2110      	movs	r1, #16
 800367e:	2001      	movs	r0, #1
 8003680:	f7ff ff8e 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x0A, 0x00);	//Output common mode for DAC set to 0.9V (default) (P1, R10)
 8003684:	2100      	movs	r1, #0
 8003686:	200a      	movs	r0, #10
 8003688:	f7ff ff8a 	bl	80035a0 <WriteReg_I2C_SOUND>
		////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x0C, 0x00);	// No analog routing to headphone//0x0c,0x15 by SB
 800368c:	2100      	movs	r1, #0
 800368e:	200c      	movs	r0, #12
 8003690:	f7ff ff86 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x16, 0x00);	// Headphone volume=0//0x16,0x75 by SB
 8003694:	2100      	movs	r1, #0
 8003696:	2016      	movs	r0, #22
 8003698:	f7ff ff82 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x18, 0x00);	//No need to enable Mixer M and Mixer P, AINL Voulme, 0dB Gain 0x18,0x75 by SB
 800369c:	2100      	movs	r1, #0
 800369e:	2018      	movs	r0, #24
 80036a0:	f7ff ff7e 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x19, 0x00);	//No need to enable Mixer M and Mixer P, AINR Voulme, 0dB Gain 0x19,0x75 by SB
 80036a4:	2100      	movs	r1, #0
 80036a6:	2019      	movs	r0, #25
 80036a8:	f7ff ff7a 	bl	80035a0 <WriteReg_I2C_SOUND>
		//////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x09, 0x00);	//AINL,AINR are powered down
 80036ac:	2100      	movs	r1, #0
 80036ae:	2009      	movs	r0, #9
 80036b0:	f7ff ff76 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 80036b4:	2100      	movs	r1, #0
 80036b6:	2010      	movs	r0, #16
 80036b8:	f7ff ff72 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2E, 0x00);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000)
 80036bc:	2100      	movs	r1, #0
 80036be:	202e      	movs	r0, #46	; 0x2e
 80036c0:	f7ff ff6e 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x30, 0x10);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001)
 80036c4:	2110      	movs	r1, #16
 80036c6:	2030      	movs	r0, #48	; 0x30
 80036c8:	f7ff ff6a 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2D, 0x02);	//SPK powered up (P1, R45, D1=1)
 80036cc:	2102      	movs	r1, #2
 80036ce:	202d      	movs	r0, #45	; 0x2d
 80036d0:	f7ff ff66 	bl	80035a0 <WriteReg_I2C_SOUND>
		//////////////////////////////////////////////////////////////////////////
		I2C_SOUND_ChangePage(0x00);
 80036d4:	2000      	movs	r0, #0
 80036d6:	f7ff ff45 	bl	8003564 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
 80036da:	2190      	movs	r1, #144	; 0x90
 80036dc:	203f      	movs	r0, #63	; 0x3f
 80036de:	f7ff ff5f 	bl	80035a0 <WriteReg_I2C_SOUND>
		// 1<<7|1<<4|2 by SB
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 80036e2:	2100      	movs	r1, #0
 80036e4:	2041      	movs	r0, #65	; 0x41
 80036e6:	f7ff ff5b 	bl	80035a0 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1) 1<<4 by SB
 80036ea:	2104      	movs	r1, #4
 80036ec:	2040      	movs	r0, #64	; 0x40
 80036ee:	f7ff ff57 	bl	80035a0 <WriteReg_I2C_SOUND>
	}
 80036f2:	46c0      	nop			; (mov r8, r8)
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <setVolume>:
//=============================================================================================
	void setVolume(uint8_t drvGain, uint8_t digGain, uint8_t spkAttn)
	{
 80036f8:	b590      	push	{r4, r7, lr}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	0004      	movs	r4, r0
 8003700:	0008      	movs	r0, r1
 8003702:	0011      	movs	r1, r2
 8003704:	1dfb      	adds	r3, r7, #7
 8003706:	1c22      	adds	r2, r4, #0
 8003708:	701a      	strb	r2, [r3, #0]
 800370a:	1dbb      	adds	r3, r7, #6
 800370c:	1c02      	adds	r2, r0, #0
 800370e:	701a      	strb	r2, [r3, #0]
 8003710:	1d7b      	adds	r3, r7, #5
 8003712:	1c0a      	adds	r2, r1, #0
 8003714:	701a      	strb	r2, [r3, #0]
		I2C_SOUND_ChangePage(0x00);
 8003716:	2000      	movs	r0, #0
 8003718:	f7ff ff24 	bl	8003564 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x41, digGain);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 800371c:	1dbb      	adds	r3, r7, #6
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	0019      	movs	r1, r3
 8003722:	2041      	movs	r0, #65	; 0x41
 8003724:	f7ff ff3c 	bl	80035a0 <WriteReg_I2C_SOUND>
			I2C_SOUND_ChangePage(0x01);
 8003728:	2001      	movs	r0, #1
 800372a:	f7ff ff1b 	bl	8003564 <I2C_SOUND_ChangePage>
			WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 800372e:	2100      	movs	r1, #0
 8003730:	2010      	movs	r0, #16
 8003732:	f7ff ff35 	bl	80035a0 <WriteReg_I2C_SOUND>
			WriteReg_I2C_SOUND(0x2E, spkAttn);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000)
 8003736:	1d7b      	adds	r3, r7, #5
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	0019      	movs	r1, r3
 800373c:	202e      	movs	r0, #46	; 0x2e
 800373e:	f7ff ff2f 	bl	80035a0 <WriteReg_I2C_SOUND>
			WriteReg_I2C_SOUND(0x30, drvGain);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001)
 8003742:	1dfb      	adds	r3, r7, #7
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	0019      	movs	r1, r3
 8003748:	2030      	movs	r0, #48	; 0x30
 800374a:	f7ff ff29 	bl	80035a0 <WriteReg_I2C_SOUND>
	}
 800374e:	46c0      	nop			; (mov r8, r8)
 8003750:	46bd      	mov	sp, r7
 8003752:	b003      	add	sp, #12
 8003754:	bd90      	pop	{r4, r7, pc}
	...

08003758 <answer2CPU>:
	//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 8003760:	210f      	movs	r1, #15
 8003762:	187b      	adds	r3, r7, r1
 8003764:	22ff      	movs	r2, #255	; 0xff
 8003766:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 8003768:	230d      	movs	r3, #13
 800376a:	18fb      	adds	r3, r7, r3
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		isReceiverDisabled=1;
 8003770:	4bd4      	ldr	r3, [pc, #848]	; (8003ac4 <answer2CPU+0x36c>)
 8003772:	2201      	movs	r2, #1
 8003774:	701a      	strb	r2, [r3, #0]

		cmd2Execute=0;
 8003776:	4bd4      	ldr	r3, [pc, #848]	; (8003ac8 <answer2CPU+0x370>)
 8003778:	2200      	movs	r2, #0
 800377a:	701a      	strb	r2, [r3, #0]
		cmd[0]&=~0x100;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	781a      	ldrb	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	701a      	strb	r2, [r3, #0]
//		if ((cmd[0] == 0x11)||(cmd[0] == 0x12)||(cmd[0] == 0x13)||(cmd[0] == 0x14)||(cmd[0] == 0x15)) {GPIOC->ODR &= ~(1 << 6);}//reset BF
		if (cmd[0] == 0x11) {
//			GPIOC->ODR &= ~(1 << 6);
//			GPIOC->ODR &=~ GPIO_ODR_OD6;
		}//reset BF
		ans[0] = cmd[0]|0x80;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2280      	movs	r2, #128	; 0x80
 800378a:	4252      	negs	r2, r2
 800378c:	4313      	orrs	r3, r2
 800378e:	b2db      	uxtb	r3, r3
 8003790:	b29a      	uxth	r2, r3
 8003792:	4bce      	ldr	r3, [pc, #824]	; (8003acc <answer2CPU+0x374>)
 8003794:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	2b0f      	cmp	r3, #15
 800379c:	d800      	bhi.n	80037a0 <answer2CPU+0x48>
 800379e:	e161      	b.n	8003a64 <answer2CPU+0x30c>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	2b15      	cmp	r3, #21
 80037a6:	d900      	bls.n	80037aa <answer2CPU+0x52>
 80037a8:	e15c      	b.n	8003a64 <answer2CPU+0x30c>
//		if (cmd[0] != 0x10) {
//			GPIOC->ODR &= ~(1 << 6);
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 80037aa:	23a0      	movs	r3, #160	; 0xa0
 80037ac:	05db      	lsls	r3, r3, #23
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	2210      	movs	r2, #16
 80037b2:	4013      	ands	r3, r2
 80037b4:	d105      	bne.n	80037c2 <answer2CPU+0x6a>
					keyboard &= 0b11111110;
 80037b6:	187b      	adds	r3, r7, r1
 80037b8:	187a      	adds	r2, r7, r1
 80037ba:	7812      	ldrb	r2, [r2, #0]
 80037bc:	2101      	movs	r1, #1
 80037be:	438a      	bics	r2, r1
 80037c0:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 80037c2:	23a0      	movs	r3, #160	; 0xa0
 80037c4:	05db      	lsls	r3, r3, #23
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	2202      	movs	r2, #2
 80037ca:	4013      	ands	r3, r2
 80037cc:	d106      	bne.n	80037dc <answer2CPU+0x84>
					keyboard &= 0b11111101;
 80037ce:	220f      	movs	r2, #15
 80037d0:	18bb      	adds	r3, r7, r2
 80037d2:	18ba      	adds	r2, r7, r2
 80037d4:	7812      	ldrb	r2, [r2, #0]
 80037d6:	2102      	movs	r1, #2
 80037d8:	438a      	bics	r2, r1
 80037da:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 80037dc:	23a0      	movs	r3, #160	; 0xa0
 80037de:	05db      	lsls	r3, r3, #23
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	2201      	movs	r2, #1
 80037e4:	4013      	ands	r3, r2
 80037e6:	d106      	bne.n	80037f6 <answer2CPU+0x9e>
					keyboard &= 0b11111011;
 80037e8:	220f      	movs	r2, #15
 80037ea:	18bb      	adds	r3, r7, r2
 80037ec:	18ba      	adds	r2, r7, r2
 80037ee:	7812      	ldrb	r2, [r2, #0]
 80037f0:	2104      	movs	r1, #4
 80037f2:	438a      	bics	r2, r1
 80037f4:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 80037f6:	23a0      	movs	r3, #160	; 0xa0
 80037f8:	05db      	lsls	r3, r3, #23
 80037fa:	691a      	ldr	r2, [r3, #16]
 80037fc:	2380      	movs	r3, #128	; 0x80
 80037fe:	019b      	lsls	r3, r3, #6
 8003800:	4013      	ands	r3, r2
 8003802:	d106      	bne.n	8003812 <answer2CPU+0xba>
					keyboard &= 0b11110111;
 8003804:	220f      	movs	r2, #15
 8003806:	18bb      	adds	r3, r7, r2
 8003808:	18ba      	adds	r2, r7, r2
 800380a:	7812      	ldrb	r2, [r2, #0]
 800380c:	2108      	movs	r1, #8
 800380e:	438a      	bics	r2, r1
 8003810:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 8003812:	23a0      	movs	r3, #160	; 0xa0
 8003814:	05db      	lsls	r3, r3, #23
 8003816:	691a      	ldr	r2, [r3, #16]
 8003818:	2380      	movs	r3, #128	; 0x80
 800381a:	01db      	lsls	r3, r3, #7
 800381c:	4013      	ands	r3, r2
 800381e:	d106      	bne.n	800382e <answer2CPU+0xd6>
					keyboard &= 0b11101111;
 8003820:	220f      	movs	r2, #15
 8003822:	18bb      	adds	r3, r7, r2
 8003824:	18ba      	adds	r2, r7, r2
 8003826:	7812      	ldrb	r2, [r2, #0]
 8003828:	2110      	movs	r1, #16
 800382a:	438a      	bics	r2, r1
 800382c:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 800382e:	210f      	movs	r1, #15
 8003830:	187b      	adds	r3, r7, r1
 8003832:	187a      	adds	r2, r7, r1
 8003834:	7812      	ldrb	r2, [r2, #0]
 8003836:	43d2      	mvns	r2, r2
 8003838:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 800383a:	200c      	movs	r0, #12
 800383c:	183b      	adds	r3, r7, r0
 800383e:	2204      	movs	r2, #4
 8003840:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003842:	183b      	adds	r3, r7, r0
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	b29b      	uxth	r3, r3
 8003848:	3b02      	subs	r3, #2
 800384a:	b29a      	uxth	r2, r3
 800384c:	4b9f      	ldr	r3, [pc, #636]	; (8003acc <answer2CPU+0x374>)
 800384e:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 8003850:	187b      	adds	r3, r7, r1
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	b29a      	uxth	r2, r3
 8003856:	4b9d      	ldr	r3, [pc, #628]	; (8003acc <answer2CPU+0x374>)
 8003858:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 800385a:	230e      	movs	r3, #14
 800385c:	18fb      	adds	r3, r7, r3
 800385e:	2200      	movs	r2, #0
 8003860:	701a      	strb	r2, [r3, #0]
 8003862:	e011      	b.n	8003888 <answer2CPU+0x130>
					myCS = myCS + ans[i];
 8003864:	200e      	movs	r0, #14
 8003866:	183b      	adds	r3, r7, r0
 8003868:	781a      	ldrb	r2, [r3, #0]
 800386a:	4b98      	ldr	r3, [pc, #608]	; (8003acc <answer2CPU+0x374>)
 800386c:	0052      	lsls	r2, r2, #1
 800386e:	5ad3      	ldrh	r3, [r2, r3]
 8003870:	b2d9      	uxtb	r1, r3
 8003872:	220d      	movs	r2, #13
 8003874:	18bb      	adds	r3, r7, r2
 8003876:	18ba      	adds	r2, r7, r2
 8003878:	7812      	ldrb	r2, [r2, #0]
 800387a:	188a      	adds	r2, r1, r2
 800387c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 800387e:	183b      	adds	r3, r7, r0
 8003880:	781a      	ldrb	r2, [r3, #0]
 8003882:	183b      	adds	r3, r7, r0
 8003884:	3201      	adds	r2, #1
 8003886:	701a      	strb	r2, [r3, #0]
 8003888:	200e      	movs	r0, #14
 800388a:	183b      	adds	r3, r7, r0
 800388c:	781a      	ldrb	r2, [r3, #0]
 800388e:	230c      	movs	r3, #12
 8003890:	18fb      	adds	r3, r7, r3
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	3b01      	subs	r3, #1
 8003896:	429a      	cmp	r2, r3
 8003898:	dbe4      	blt.n	8003864 <answer2CPU+0x10c>
				}
				myCS = 0 - myCS;
 800389a:	210d      	movs	r1, #13
 800389c:	187b      	adds	r3, r7, r1
 800389e:	187a      	adds	r2, r7, r1
 80038a0:	7812      	ldrb	r2, [r2, #0]
 80038a2:	4252      	negs	r2, r2
 80038a4:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 80038a6:	187b      	adds	r3, r7, r1
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	4b87      	ldr	r3, [pc, #540]	; (8003acc <answer2CPU+0x374>)
 80038ae:	80da      	strh	r2, [r3, #6]
				i=0;
 80038b0:	183b      	adds	r3, r7, r0
 80038b2:	2200      	movs	r2, #0
 80038b4:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================

				while(!(USART2->ISR & USART_ISR_TXE)){};
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	4b85      	ldr	r3, [pc, #532]	; (8003ad0 <answer2CPU+0x378>)
 80038ba:	69db      	ldr	r3, [r3, #28]
 80038bc:	2280      	movs	r2, #128	; 0x80
 80038be:	4013      	ands	r3, r2
 80038c0:	d0fa      	beq.n	80038b8 <answer2CPU+0x160>
				USART2->TDR = ans[0]|0x0100;
 80038c2:	4b82      	ldr	r3, [pc, #520]	; (8003acc <answer2CPU+0x374>)
 80038c4:	881b      	ldrh	r3, [r3, #0]
 80038c6:	2280      	movs	r2, #128	; 0x80
 80038c8:	0052      	lsls	r2, r2, #1
 80038ca:	4313      	orrs	r3, r2
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	4b80      	ldr	r3, [pc, #512]	; (8003ad0 <answer2CPU+0x378>)
 80038d0:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80038d2:	230e      	movs	r3, #14
 80038d4:	18fb      	adds	r3, r7, r3
 80038d6:	2201      	movs	r2, #1
 80038d8:	701a      	strb	r2, [r3, #0]
 80038da:	e013      	b.n	8003904 <answer2CPU+0x1ac>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 80038dc:	46c0      	nop			; (mov r8, r8)
 80038de:	4b7c      	ldr	r3, [pc, #496]	; (8003ad0 <answer2CPU+0x378>)
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	2280      	movs	r2, #128	; 0x80
 80038e4:	4013      	ands	r3, r2
 80038e6:	d0fa      	beq.n	80038de <answer2CPU+0x186>
				    USART2->TDR = (uint8_t)ans[i];
 80038e8:	210e      	movs	r1, #14
 80038ea:	187b      	adds	r3, r7, r1
 80038ec:	781a      	ldrb	r2, [r3, #0]
 80038ee:	4b77      	ldr	r3, [pc, #476]	; (8003acc <answer2CPU+0x374>)
 80038f0:	0052      	lsls	r2, r2, #1
 80038f2:	5ad3      	ldrh	r3, [r2, r3]
 80038f4:	b2da      	uxtb	r2, r3
 80038f6:	4b76      	ldr	r3, [pc, #472]	; (8003ad0 <answer2CPU+0x378>)
 80038f8:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80038fa:	187b      	adds	r3, r7, r1
 80038fc:	781a      	ldrb	r2, [r3, #0]
 80038fe:	187b      	adds	r3, r7, r1
 8003900:	3201      	adds	r2, #1
 8003902:	701a      	strb	r2, [r3, #0]
 8003904:	230e      	movs	r3, #14
 8003906:	18fa      	adds	r2, r7, r3
 8003908:	230c      	movs	r3, #12
 800390a:	18fb      	adds	r3, r7, r3
 800390c:	7812      	ldrb	r2, [r2, #0]
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	429a      	cmp	r2, r3
 8003912:	d3e3      	bcc.n	80038dc <answer2CPU+0x184>
				  }
//				HAL_Delay(1);
				USART2->CR1 |= USART_CR1_RE;
 8003914:	4b6e      	ldr	r3, [pc, #440]	; (8003ad0 <answer2CPU+0x378>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	4b6d      	ldr	r3, [pc, #436]	; (8003ad0 <answer2CPU+0x378>)
 800391a:	2104      	movs	r1, #4
 800391c:	430a      	orrs	r2, r1
 800391e:	601a      	str	r2, [r3, #0]
				isReceiverDisabled=0;
 8003920:	4b68      	ldr	r3, [pc, #416]	; (8003ac4 <answer2CPU+0x36c>)
 8003922:	2200      	movs	r2, #0
 8003924:	701a      	strb	r2, [r3, #0]
//				BFEN=1;
//=======================================================================================================================================
				if (cmd[0] == 0x11) {//Show full screen background;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b11      	cmp	r3, #17
 800392c:	d109      	bne.n	8003942 <answer2CPU+0x1ea>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					picNum = cmd[2];
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	789a      	ldrb	r2, [r3, #2]
 8003932:	4b68      	ldr	r3, [pc, #416]	; (8003ad4 <answer2CPU+0x37c>)
 8003934:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 8003936:	4b64      	ldr	r3, [pc, #400]	; (8003ac8 <answer2CPU+0x370>)
 8003938:	2211      	movs	r2, #17
 800393a:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 800393c:	4b66      	ldr	r3, [pc, #408]	; (8003ad8 <answer2CPU+0x380>)
 800393e:	2200      	movs	r2, #0
 8003940:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b12      	cmp	r3, #18
 8003948:	d115      	bne.n	8003976 <answer2CPU+0x21e>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3302      	adds	r3, #2
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	001a      	movs	r2, r3
 8003952:	4b62      	ldr	r3, [pc, #392]	; (8003adc <answer2CPU+0x384>)
 8003954:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	3303      	adds	r3, #3
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	001a      	movs	r2, r3
 800395e:	4b60      	ldr	r3, [pc, #384]	; (8003ae0 <answer2CPU+0x388>)
 8003960:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	791a      	ldrb	r2, [r3, #4]
 8003966:	4b5b      	ldr	r3, [pc, #364]	; (8003ad4 <answer2CPU+0x37c>)
 8003968:	701a      	strb	r2, [r3, #0]
//					weoShowSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 800396a:	4b57      	ldr	r3, [pc, #348]	; (8003ac8 <answer2CPU+0x370>)
 800396c:	2212      	movs	r2, #18
 800396e:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003970:	4b59      	ldr	r3, [pc, #356]	; (8003ad8 <answer2CPU+0x380>)
 8003972:	2200      	movs	r2, #0
 8003974:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	2b13      	cmp	r3, #19
 800397c:	d140      	bne.n	8003a00 <answer2CPU+0x2a8>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	3302      	adds	r3, #2
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	001a      	movs	r2, r3
 8003986:	4b55      	ldr	r3, [pc, #340]	; (8003adc <answer2CPU+0x384>)
 8003988:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	3303      	adds	r3, #3
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	001a      	movs	r2, r3
 8003992:	4b53      	ldr	r3, [pc, #332]	; (8003ae0 <answer2CPU+0x388>)
 8003994:	601a      	str	r2, [r3, #0]
					fontInfo= cmd[4];
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	791a      	ldrb	r2, [r3, #4]
 800399a:	4b52      	ldr	r3, [pc, #328]	; (8003ae4 <answer2CPU+0x38c>)
 800399c:	701a      	strb	r2, [r3, #0]
					color=fontInfo|0xF0;
 800399e:	4b51      	ldr	r3, [pc, #324]	; (8003ae4 <answer2CPU+0x38c>)
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	2210      	movs	r2, #16
 80039a4:	4252      	negs	r2, r2
 80039a6:	4313      	orrs	r3, r2
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	4b4f      	ldr	r3, [pc, #316]	; (8003ae8 <answer2CPU+0x390>)
 80039ac:	701a      	strb	r2, [r3, #0]
					strLen = cmd[1] - 0x04;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	3301      	adds	r3, #1
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	3b04      	subs	r3, #4
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	4b4c      	ldr	r3, [pc, #304]	; (8003aec <answer2CPU+0x394>)
 80039ba:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 80039bc:	230e      	movs	r3, #14
 80039be:	18fb      	adds	r3, r7, r3
 80039c0:	2200      	movs	r2, #0
 80039c2:	701a      	strb	r2, [r3, #0]
 80039c4:	e00f      	b.n	80039e6 <answer2CPU+0x28e>
					dataASCII[i] = cmd[i+5];
 80039c6:	200e      	movs	r0, #14
 80039c8:	183b      	adds	r3, r7, r0
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	3305      	adds	r3, #5
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	18d2      	adds	r2, r2, r3
 80039d2:	183b      	adds	r3, r7, r0
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	7811      	ldrb	r1, [r2, #0]
 80039d8:	4a45      	ldr	r2, [pc, #276]	; (8003af0 <answer2CPU+0x398>)
 80039da:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 80039dc:	183b      	adds	r3, r7, r0
 80039de:	781a      	ldrb	r2, [r3, #0]
 80039e0:	183b      	adds	r3, r7, r0
 80039e2:	3201      	adds	r2, #1
 80039e4:	701a      	strb	r2, [r3, #0]
 80039e6:	4b41      	ldr	r3, [pc, #260]	; (8003aec <answer2CPU+0x394>)
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	220e      	movs	r2, #14
 80039ec:	18ba      	adds	r2, r7, r2
 80039ee:	7812      	ldrb	r2, [r2, #0]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d3e8      	bcc.n	80039c6 <answer2CPU+0x26e>
				}
					cmd2Execute=0x13;
 80039f4:	4b34      	ldr	r3, [pc, #208]	; (8003ac8 <answer2CPU+0x370>)
 80039f6:	2213      	movs	r2, #19
 80039f8:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 80039fa:	4b37      	ldr	r3, [pc, #220]	; (8003ad8 <answer2CPU+0x380>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			//издать звук
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	2b14      	cmp	r3, #20
 8003a06:	d109      	bne.n	8003a1c <answer2CPU+0x2c4>
					soundNum = cmd[2];
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	789a      	ldrb	r2, [r3, #2]
 8003a0c:	4b39      	ldr	r3, [pc, #228]	; (8003af4 <answer2CPU+0x39c>)
 8003a0e:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 8003a10:	4b2d      	ldr	r3, [pc, #180]	; (8003ac8 <answer2CPU+0x370>)
 8003a12:	2214      	movs	r2, #20
 8003a14:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003a16:	4b30      	ldr	r3, [pc, #192]	; (8003ad8 <answer2CPU+0x380>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	2b15      	cmp	r3, #21
 8003a22:	d10d      	bne.n	8003a40 <answer2CPU+0x2e8>
					volume = cmd[2];
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	789a      	ldrb	r2, [r3, #2]
 8003a28:	4b33      	ldr	r3, [pc, #204]	; (8003af8 <answer2CPU+0x3a0>)
 8003a2a:	701a      	strb	r2, [r3, #0]
					contrast = cmd[3];
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	78da      	ldrb	r2, [r3, #3]
 8003a30:	4b32      	ldr	r3, [pc, #200]	; (8003afc <answer2CPU+0x3a4>)
 8003a32:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 8003a34:	4b24      	ldr	r3, [pc, #144]	; (8003ac8 <answer2CPU+0x370>)
 8003a36:	2215      	movs	r2, #21
 8003a38:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003a3a:	4b27      	ldr	r3, [pc, #156]	; (8003ad8 <answer2CPU+0x380>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	2b16      	cmp	r3, #22
 8003a46:	d10d      	bne.n	8003a64 <answer2CPU+0x30c>
					volume = cmd[3];
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	78da      	ldrb	r2, [r3, #3]
 8003a4c:	4b2a      	ldr	r3, [pc, #168]	; (8003af8 <answer2CPU+0x3a0>)
 8003a4e:	701a      	strb	r2, [r3, #0]
					contrast = cmd[4];
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	791a      	ldrb	r2, [r3, #4]
 8003a54:	4b29      	ldr	r3, [pc, #164]	; (8003afc <answer2CPU+0x3a4>)
 8003a56:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x16;
 8003a58:	4b1b      	ldr	r3, [pc, #108]	; (8003ac8 <answer2CPU+0x370>)
 8003a5a:	2216      	movs	r2, #22
 8003a5c:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003a5e:	4b1e      	ldr	r3, [pc, #120]	; (8003ad8 <answer2CPU+0x380>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d000      	beq.n	8003a6e <answer2CPU+0x316>
 8003a6c:	e0a0      	b.n	8003bb0 <answer2CPU+0x458>
				myLength = 0x14; //20 bytes length answer
 8003a6e:	210c      	movs	r1, #12
 8003a70:	187b      	adds	r3, r7, r1
 8003a72:	2214      	movs	r2, #20
 8003a74:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003a76:	187b      	adds	r3, r7, r1
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	3b02      	subs	r3, #2
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	4b12      	ldr	r3, [pc, #72]	; (8003acc <answer2CPU+0x374>)
 8003a82:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003a84:	230e      	movs	r3, #14
 8003a86:	18fb      	adds	r3, r7, r3
 8003a88:	2200      	movs	r2, #0
 8003a8a:	701a      	strb	r2, [r3, #0]
 8003a8c:	e010      	b.n	8003ab0 <answer2CPU+0x358>
					ans[i + 2] = PCB_type[i];
 8003a8e:	200e      	movs	r0, #14
 8003a90:	183b      	adds	r3, r7, r0
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	4a1a      	ldr	r2, [pc, #104]	; (8003b00 <answer2CPU+0x3a8>)
 8003a96:	5cd1      	ldrb	r1, [r2, r3]
 8003a98:	183b      	adds	r3, r7, r0
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	1c9a      	adds	r2, r3, #2
 8003a9e:	b289      	uxth	r1, r1
 8003aa0:	4b0a      	ldr	r3, [pc, #40]	; (8003acc <answer2CPU+0x374>)
 8003aa2:	0052      	lsls	r2, r2, #1
 8003aa4:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003aa6:	183b      	adds	r3, r7, r0
 8003aa8:	781a      	ldrb	r2, [r3, #0]
 8003aaa:	183b      	adds	r3, r7, r0
 8003aac:	3201      	adds	r2, #1
 8003aae:	701a      	strb	r2, [r3, #0]
 8003ab0:	220e      	movs	r2, #14
 8003ab2:	18bb      	adds	r3, r7, r2
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	2b10      	cmp	r3, #16
 8003ab8:	d9e9      	bls.n	8003a8e <answer2CPU+0x336>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8003aba:	18bb      	adds	r3, r7, r2
 8003abc:	2200      	movs	r2, #0
 8003abe:	701a      	strb	r2, [r3, #0]
 8003ac0:	e032      	b.n	8003b28 <answer2CPU+0x3d0>
 8003ac2:	46c0      	nop			; (mov r8, r8)
 8003ac4:	200002bc 	.word	0x200002bc
 8003ac8:	2000031e 	.word	0x2000031e
 8003acc:	20000304 	.word	0x20000304
 8003ad0:	40004400 	.word	0x40004400
 8003ad4:	200002bd 	.word	0x200002bd
 8003ad8:	2000031f 	.word	0x2000031f
 8003adc:	200002c4 	.word	0x200002c4
 8003ae0:	200002c8 	.word	0x200002c8
 8003ae4:	20000328 	.word	0x20000328
 8003ae8:	20000329 	.word	0x20000329
 8003aec:	200002c2 	.word	0x200002c2
 8003af0:	200002d0 	.word	0x200002d0
 8003af4:	200002be 	.word	0x200002be
 8003af8:	200002bf 	.word	0x200002bf
 8003afc:	200002c0 	.word	0x200002c0
 8003b00:	20000000 	.word	0x20000000
					myCS = myCS + ans[i];
 8003b04:	200e      	movs	r0, #14
 8003b06:	183b      	adds	r3, r7, r0
 8003b08:	781a      	ldrb	r2, [r3, #0]
 8003b0a:	4bdb      	ldr	r3, [pc, #876]	; (8003e78 <answer2CPU+0x720>)
 8003b0c:	0052      	lsls	r2, r2, #1
 8003b0e:	5ad3      	ldrh	r3, [r2, r3]
 8003b10:	b2d9      	uxtb	r1, r3
 8003b12:	220d      	movs	r2, #13
 8003b14:	18bb      	adds	r3, r7, r2
 8003b16:	18ba      	adds	r2, r7, r2
 8003b18:	7812      	ldrb	r2, [r2, #0]
 8003b1a:	188a      	adds	r2, r1, r2
 8003b1c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8003b1e:	183b      	adds	r3, r7, r0
 8003b20:	781a      	ldrb	r2, [r3, #0]
 8003b22:	183b      	adds	r3, r7, r0
 8003b24:	3201      	adds	r2, #1
 8003b26:	701a      	strb	r2, [r3, #0]
 8003b28:	230e      	movs	r3, #14
 8003b2a:	18fb      	adds	r3, r7, r3
 8003b2c:	781a      	ldrb	r2, [r3, #0]
 8003b2e:	200c      	movs	r0, #12
 8003b30:	183b      	adds	r3, r7, r0
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	3b01      	subs	r3, #1
 8003b36:	429a      	cmp	r2, r3
 8003b38:	dbe4      	blt.n	8003b04 <answer2CPU+0x3ac>
				}
				myCS = 0 - myCS;
 8003b3a:	210d      	movs	r1, #13
 8003b3c:	187b      	adds	r3, r7, r1
 8003b3e:	187a      	adds	r2, r7, r1
 8003b40:	7812      	ldrb	r2, [r2, #0]
 8003b42:	4252      	negs	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003b46:	183b      	adds	r3, r7, r0
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	1e5a      	subs	r2, r3, #1
 8003b4c:	187b      	adds	r3, r7, r1
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	b299      	uxth	r1, r3
 8003b52:	4bc9      	ldr	r3, [pc, #804]	; (8003e78 <answer2CPU+0x720>)
 8003b54:	0052      	lsls	r2, r2, #1
 8003b56:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003b58:	46c0      	nop			; (mov r8, r8)
 8003b5a:	4bc8      	ldr	r3, [pc, #800]	; (8003e7c <answer2CPU+0x724>)
 8003b5c:	69db      	ldr	r3, [r3, #28]
 8003b5e:	2280      	movs	r2, #128	; 0x80
 8003b60:	4013      	ands	r3, r2
 8003b62:	d0fa      	beq.n	8003b5a <answer2CPU+0x402>
				USART2->TDR = ans[0]|0x0100;
 8003b64:	4bc4      	ldr	r3, [pc, #784]	; (8003e78 <answer2CPU+0x720>)
 8003b66:	881b      	ldrh	r3, [r3, #0]
 8003b68:	2280      	movs	r2, #128	; 0x80
 8003b6a:	0052      	lsls	r2, r2, #1
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	4bc2      	ldr	r3, [pc, #776]	; (8003e7c <answer2CPU+0x724>)
 8003b72:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003b74:	e014      	b.n	8003ba0 <answer2CPU+0x448>
				  {
				    i++;
 8003b76:	210e      	movs	r1, #14
 8003b78:	187b      	adds	r3, r7, r1
 8003b7a:	781a      	ldrb	r2, [r3, #0]
 8003b7c:	187b      	adds	r3, r7, r1
 8003b7e:	3201      	adds	r2, #1
 8003b80:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	4bbd      	ldr	r3, [pc, #756]	; (8003e7c <answer2CPU+0x724>)
 8003b86:	69db      	ldr	r3, [r3, #28]
 8003b88:	2280      	movs	r2, #128	; 0x80
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	d0fa      	beq.n	8003b84 <answer2CPU+0x42c>
				    USART2->TDR = (uint8_t)ans[i];
 8003b8e:	230e      	movs	r3, #14
 8003b90:	18fb      	adds	r3, r7, r3
 8003b92:	781a      	ldrb	r2, [r3, #0]
 8003b94:	4bb8      	ldr	r3, [pc, #736]	; (8003e78 <answer2CPU+0x720>)
 8003b96:	0052      	lsls	r2, r2, #1
 8003b98:	5ad3      	ldrh	r3, [r2, r3]
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	4bb7      	ldr	r3, [pc, #732]	; (8003e7c <answer2CPU+0x724>)
 8003b9e:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003ba0:	230e      	movs	r3, #14
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	781a      	ldrb	r2, [r3, #0]
 8003ba6:	4bb4      	ldr	r3, [pc, #720]	; (8003e78 <answer2CPU+0x720>)
 8003ba8:	0052      	lsls	r2, r2, #1
 8003baa:	5ad3      	ldrh	r3, [r2, r3]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1e2      	bne.n	8003b76 <answer2CPU+0x41e>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d000      	beq.n	8003bba <answer2CPU+0x462>
 8003bb8:	e07f      	b.n	8003cba <answer2CPU+0x562>
				myLength = 0x0B; //19 bytes length answer
 8003bba:	210c      	movs	r1, #12
 8003bbc:	187b      	adds	r3, r7, r1
 8003bbe:	220b      	movs	r2, #11
 8003bc0:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003bc2:	187b      	adds	r3, r7, r1
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	3b02      	subs	r3, #2
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	4baa      	ldr	r3, [pc, #680]	; (8003e78 <answer2CPU+0x720>)
 8003bce:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003bd0:	230e      	movs	r3, #14
 8003bd2:	18fb      	adds	r3, r7, r3
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	701a      	strb	r2, [r3, #0]
 8003bd8:	e010      	b.n	8003bfc <answer2CPU+0x4a4>
					ans[i + 2] = PCB_rev[i];
 8003bda:	200e      	movs	r0, #14
 8003bdc:	183b      	adds	r3, r7, r0
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	4aa7      	ldr	r2, [pc, #668]	; (8003e80 <answer2CPU+0x728>)
 8003be2:	5cd1      	ldrb	r1, [r2, r3]
 8003be4:	183b      	adds	r3, r7, r0
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	1c9a      	adds	r2, r3, #2
 8003bea:	b289      	uxth	r1, r1
 8003bec:	4ba2      	ldr	r3, [pc, #648]	; (8003e78 <answer2CPU+0x720>)
 8003bee:	0052      	lsls	r2, r2, #1
 8003bf0:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003bf2:	183b      	adds	r3, r7, r0
 8003bf4:	781a      	ldrb	r2, [r3, #0]
 8003bf6:	183b      	adds	r3, r7, r0
 8003bf8:	3201      	adds	r2, #1
 8003bfa:	701a      	strb	r2, [r3, #0]
 8003bfc:	220e      	movs	r2, #14
 8003bfe:	18bb      	adds	r3, r7, r2
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b10      	cmp	r3, #16
 8003c04:	d9e9      	bls.n	8003bda <answer2CPU+0x482>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8003c06:	18bb      	adds	r3, r7, r2
 8003c08:	2200      	movs	r2, #0
 8003c0a:	701a      	strb	r2, [r3, #0]
 8003c0c:	e011      	b.n	8003c32 <answer2CPU+0x4da>
					myCS = myCS + ans[i];
 8003c0e:	200e      	movs	r0, #14
 8003c10:	183b      	adds	r3, r7, r0
 8003c12:	781a      	ldrb	r2, [r3, #0]
 8003c14:	4b98      	ldr	r3, [pc, #608]	; (8003e78 <answer2CPU+0x720>)
 8003c16:	0052      	lsls	r2, r2, #1
 8003c18:	5ad3      	ldrh	r3, [r2, r3]
 8003c1a:	b2d9      	uxtb	r1, r3
 8003c1c:	220d      	movs	r2, #13
 8003c1e:	18bb      	adds	r3, r7, r2
 8003c20:	18ba      	adds	r2, r7, r2
 8003c22:	7812      	ldrb	r2, [r2, #0]
 8003c24:	188a      	adds	r2, r1, r2
 8003c26:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8003c28:	183b      	adds	r3, r7, r0
 8003c2a:	781a      	ldrb	r2, [r3, #0]
 8003c2c:	183b      	adds	r3, r7, r0
 8003c2e:	3201      	adds	r2, #1
 8003c30:	701a      	strb	r2, [r3, #0]
 8003c32:	230e      	movs	r3, #14
 8003c34:	18fb      	adds	r3, r7, r3
 8003c36:	781a      	ldrb	r2, [r3, #0]
 8003c38:	200c      	movs	r0, #12
 8003c3a:	183b      	adds	r3, r7, r0
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	429a      	cmp	r2, r3
 8003c42:	dbe4      	blt.n	8003c0e <answer2CPU+0x4b6>
				}
				myCS = 0 - myCS;
 8003c44:	210d      	movs	r1, #13
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	187a      	adds	r2, r7, r1
 8003c4a:	7812      	ldrb	r2, [r2, #0]
 8003c4c:	4252      	negs	r2, r2
 8003c4e:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003c50:	183b      	adds	r3, r7, r0
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	1e5a      	subs	r2, r3, #1
 8003c56:	187b      	adds	r3, r7, r1
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	b299      	uxth	r1, r3
 8003c5c:	4b86      	ldr	r3, [pc, #536]	; (8003e78 <answer2CPU+0x720>)
 8003c5e:	0052      	lsls	r2, r2, #1
 8003c60:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003c62:	46c0      	nop			; (mov r8, r8)
 8003c64:	4b85      	ldr	r3, [pc, #532]	; (8003e7c <answer2CPU+0x724>)
 8003c66:	69db      	ldr	r3, [r3, #28]
 8003c68:	2280      	movs	r2, #128	; 0x80
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	d0fa      	beq.n	8003c64 <answer2CPU+0x50c>
				USART2->TDR = ans[0]|0x0100;
 8003c6e:	4b82      	ldr	r3, [pc, #520]	; (8003e78 <answer2CPU+0x720>)
 8003c70:	881b      	ldrh	r3, [r3, #0]
 8003c72:	2280      	movs	r2, #128	; 0x80
 8003c74:	0052      	lsls	r2, r2, #1
 8003c76:	4313      	orrs	r3, r2
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	4b80      	ldr	r3, [pc, #512]	; (8003e7c <answer2CPU+0x724>)
 8003c7c:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003c7e:	e014      	b.n	8003caa <answer2CPU+0x552>
					  {
					    i++;
 8003c80:	210e      	movs	r1, #14
 8003c82:	187b      	adds	r3, r7, r1
 8003c84:	781a      	ldrb	r2, [r3, #0]
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	3201      	adds	r2, #1
 8003c8a:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003c8c:	46c0      	nop			; (mov r8, r8)
 8003c8e:	4b7b      	ldr	r3, [pc, #492]	; (8003e7c <answer2CPU+0x724>)
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	2280      	movs	r2, #128	; 0x80
 8003c94:	4013      	ands	r3, r2
 8003c96:	d0fa      	beq.n	8003c8e <answer2CPU+0x536>
					    USART2->TDR = (uint8_t)ans[i];
 8003c98:	230e      	movs	r3, #14
 8003c9a:	18fb      	adds	r3, r7, r3
 8003c9c:	781a      	ldrb	r2, [r3, #0]
 8003c9e:	4b76      	ldr	r3, [pc, #472]	; (8003e78 <answer2CPU+0x720>)
 8003ca0:	0052      	lsls	r2, r2, #1
 8003ca2:	5ad3      	ldrh	r3, [r2, r3]
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4b75      	ldr	r3, [pc, #468]	; (8003e7c <answer2CPU+0x724>)
 8003ca8:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003caa:	230e      	movs	r3, #14
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	781a      	ldrb	r2, [r3, #0]
 8003cb0:	4b71      	ldr	r3, [pc, #452]	; (8003e78 <answer2CPU+0x720>)
 8003cb2:	0052      	lsls	r2, r2, #1
 8003cb4:	5ad3      	ldrh	r3, [r2, r3]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1e2      	bne.n	8003c80 <answer2CPU+0x528>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d000      	beq.n	8003cc4 <answer2CPU+0x56c>
 8003cc2:	e07f      	b.n	8003dc4 <answer2CPU+0x66c>
				myLength = 0x13; //19 bytes length answer
 8003cc4:	210c      	movs	r1, #12
 8003cc6:	187b      	adds	r3, r7, r1
 8003cc8:	2213      	movs	r2, #19
 8003cca:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003ccc:	187b      	adds	r3, r7, r1
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	3b02      	subs	r3, #2
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	4b68      	ldr	r3, [pc, #416]	; (8003e78 <answer2CPU+0x720>)
 8003cd8:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003cda:	230e      	movs	r3, #14
 8003cdc:	18fb      	adds	r3, r7, r3
 8003cde:	2200      	movs	r2, #0
 8003ce0:	701a      	strb	r2, [r3, #0]
 8003ce2:	e010      	b.n	8003d06 <answer2CPU+0x5ae>
					ans[i + 2] = EmitterSN[i];
 8003ce4:	200e      	movs	r0, #14
 8003ce6:	183b      	adds	r3, r7, r0
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	4a66      	ldr	r2, [pc, #408]	; (8003e84 <answer2CPU+0x72c>)
 8003cec:	5cd1      	ldrb	r1, [r2, r3]
 8003cee:	183b      	adds	r3, r7, r0
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	1c9a      	adds	r2, r3, #2
 8003cf4:	b289      	uxth	r1, r1
 8003cf6:	4b60      	ldr	r3, [pc, #384]	; (8003e78 <answer2CPU+0x720>)
 8003cf8:	0052      	lsls	r2, r2, #1
 8003cfa:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003cfc:	183b      	adds	r3, r7, r0
 8003cfe:	781a      	ldrb	r2, [r3, #0]
 8003d00:	183b      	adds	r3, r7, r0
 8003d02:	3201      	adds	r2, #1
 8003d04:	701a      	strb	r2, [r3, #0]
 8003d06:	220e      	movs	r2, #14
 8003d08:	18bb      	adds	r3, r7, r2
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b10      	cmp	r3, #16
 8003d0e:	d9e9      	bls.n	8003ce4 <answer2CPU+0x58c>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8003d10:	18bb      	adds	r3, r7, r2
 8003d12:	2200      	movs	r2, #0
 8003d14:	701a      	strb	r2, [r3, #0]
 8003d16:	e011      	b.n	8003d3c <answer2CPU+0x5e4>
					myCS = myCS + ans[i];
 8003d18:	200e      	movs	r0, #14
 8003d1a:	183b      	adds	r3, r7, r0
 8003d1c:	781a      	ldrb	r2, [r3, #0]
 8003d1e:	4b56      	ldr	r3, [pc, #344]	; (8003e78 <answer2CPU+0x720>)
 8003d20:	0052      	lsls	r2, r2, #1
 8003d22:	5ad3      	ldrh	r3, [r2, r3]
 8003d24:	b2d9      	uxtb	r1, r3
 8003d26:	220d      	movs	r2, #13
 8003d28:	18bb      	adds	r3, r7, r2
 8003d2a:	18ba      	adds	r2, r7, r2
 8003d2c:	7812      	ldrb	r2, [r2, #0]
 8003d2e:	188a      	adds	r2, r1, r2
 8003d30:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8003d32:	183b      	adds	r3, r7, r0
 8003d34:	781a      	ldrb	r2, [r3, #0]
 8003d36:	183b      	adds	r3, r7, r0
 8003d38:	3201      	adds	r2, #1
 8003d3a:	701a      	strb	r2, [r3, #0]
 8003d3c:	230e      	movs	r3, #14
 8003d3e:	18fb      	adds	r3, r7, r3
 8003d40:	781a      	ldrb	r2, [r3, #0]
 8003d42:	200c      	movs	r0, #12
 8003d44:	183b      	adds	r3, r7, r0
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	dbe4      	blt.n	8003d18 <answer2CPU+0x5c0>
				}
				myCS = 0 - myCS;
 8003d4e:	210d      	movs	r1, #13
 8003d50:	187b      	adds	r3, r7, r1
 8003d52:	187a      	adds	r2, r7, r1
 8003d54:	7812      	ldrb	r2, [r2, #0]
 8003d56:	4252      	negs	r2, r2
 8003d58:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003d5a:	183b      	adds	r3, r7, r0
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	1e5a      	subs	r2, r3, #1
 8003d60:	187b      	adds	r3, r7, r1
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	b299      	uxth	r1, r3
 8003d66:	4b44      	ldr	r3, [pc, #272]	; (8003e78 <answer2CPU+0x720>)
 8003d68:	0052      	lsls	r2, r2, #1
 8003d6a:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003d6c:	46c0      	nop			; (mov r8, r8)
 8003d6e:	4b43      	ldr	r3, [pc, #268]	; (8003e7c <answer2CPU+0x724>)
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	2280      	movs	r2, #128	; 0x80
 8003d74:	4013      	ands	r3, r2
 8003d76:	d0fa      	beq.n	8003d6e <answer2CPU+0x616>
				USART2->TDR = ans[0]|0x0100;
 8003d78:	4b3f      	ldr	r3, [pc, #252]	; (8003e78 <answer2CPU+0x720>)
 8003d7a:	881b      	ldrh	r3, [r3, #0]
 8003d7c:	2280      	movs	r2, #128	; 0x80
 8003d7e:	0052      	lsls	r2, r2, #1
 8003d80:	4313      	orrs	r3, r2
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	4b3d      	ldr	r3, [pc, #244]	; (8003e7c <answer2CPU+0x724>)
 8003d86:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003d88:	e014      	b.n	8003db4 <answer2CPU+0x65c>
				  {
				    i++;
 8003d8a:	210e      	movs	r1, #14
 8003d8c:	187b      	adds	r3, r7, r1
 8003d8e:	781a      	ldrb	r2, [r3, #0]
 8003d90:	187b      	adds	r3, r7, r1
 8003d92:	3201      	adds	r2, #1
 8003d94:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	4b38      	ldr	r3, [pc, #224]	; (8003e7c <answer2CPU+0x724>)
 8003d9a:	69db      	ldr	r3, [r3, #28]
 8003d9c:	2280      	movs	r2, #128	; 0x80
 8003d9e:	4013      	ands	r3, r2
 8003da0:	d0fa      	beq.n	8003d98 <answer2CPU+0x640>
				    	USART2->TDR = (uint8_t)ans[i];
 8003da2:	230e      	movs	r3, #14
 8003da4:	18fb      	adds	r3, r7, r3
 8003da6:	781a      	ldrb	r2, [r3, #0]
 8003da8:	4b33      	ldr	r3, [pc, #204]	; (8003e78 <answer2CPU+0x720>)
 8003daa:	0052      	lsls	r2, r2, #1
 8003dac:	5ad3      	ldrh	r3, [r2, r3]
 8003dae:	b2da      	uxtb	r2, r3
 8003db0:	4b32      	ldr	r3, [pc, #200]	; (8003e7c <answer2CPU+0x724>)
 8003db2:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003db4:	230e      	movs	r3, #14
 8003db6:	18fb      	adds	r3, r7, r3
 8003db8:	781a      	ldrb	r2, [r3, #0]
 8003dba:	4b2f      	ldr	r3, [pc, #188]	; (8003e78 <answer2CPU+0x720>)
 8003dbc:	0052      	lsls	r2, r2, #1
 8003dbe:	5ad3      	ldrh	r3, [r2, r3]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e2      	bne.n	8003d8a <answer2CPU+0x632>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	2b03      	cmp	r3, #3
 8003dca:	d000      	beq.n	8003dce <answer2CPU+0x676>
 8003dcc:	e07b      	b.n	8003ec6 <answer2CPU+0x76e>
				myLength = 0x04; //4 bytes length answer
 8003dce:	210c      	movs	r1, #12
 8003dd0:	187b      	adds	r3, r7, r1
 8003dd2:	2204      	movs	r2, #4
 8003dd4:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003dd6:	187b      	adds	r3, r7, r1
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	3b02      	subs	r3, #2
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	4b25      	ldr	r3, [pc, #148]	; (8003e78 <answer2CPU+0x720>)
 8003de2:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 8003de4:	4b28      	ldr	r3, [pc, #160]	; (8003e88 <answer2CPU+0x730>)
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	4b23      	ldr	r3, [pc, #140]	; (8003e78 <answer2CPU+0x720>)
 8003dec:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8003dee:	230d      	movs	r3, #13
 8003df0:	18fb      	adds	r3, r7, r3
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	4b20      	ldr	r3, [pc, #128]	; (8003e78 <answer2CPU+0x720>)
 8003df8:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8003dfa:	230e      	movs	r3, #14
 8003dfc:	18fb      	adds	r3, r7, r3
 8003dfe:	2200      	movs	r2, #0
 8003e00:	701a      	strb	r2, [r3, #0]
 8003e02:	e011      	b.n	8003e28 <answer2CPU+0x6d0>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8003e04:	200e      	movs	r0, #14
 8003e06:	183b      	adds	r3, r7, r0
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	4b1b      	ldr	r3, [pc, #108]	; (8003e78 <answer2CPU+0x720>)
 8003e0c:	0052      	lsls	r2, r2, #1
 8003e0e:	5ad3      	ldrh	r3, [r2, r3]
 8003e10:	b2d9      	uxtb	r1, r3
 8003e12:	220d      	movs	r2, #13
 8003e14:	18bb      	adds	r3, r7, r2
 8003e16:	18ba      	adds	r2, r7, r2
 8003e18:	7812      	ldrb	r2, [r2, #0]
 8003e1a:	188a      	adds	r2, r1, r2
 8003e1c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8003e1e:	183b      	adds	r3, r7, r0
 8003e20:	781a      	ldrb	r2, [r3, #0]
 8003e22:	183b      	adds	r3, r7, r0
 8003e24:	3201      	adds	r2, #1
 8003e26:	701a      	strb	r2, [r3, #0]
 8003e28:	230e      	movs	r3, #14
 8003e2a:	18fb      	adds	r3, r7, r3
 8003e2c:	781a      	ldrb	r2, [r3, #0]
 8003e2e:	200c      	movs	r0, #12
 8003e30:	183b      	adds	r3, r7, r0
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	3b01      	subs	r3, #1
 8003e36:	429a      	cmp	r2, r3
 8003e38:	dbe4      	blt.n	8003e04 <answer2CPU+0x6ac>
				}
				myCS = 0 - myCS;
 8003e3a:	210d      	movs	r1, #13
 8003e3c:	187b      	adds	r3, r7, r1
 8003e3e:	187a      	adds	r2, r7, r1
 8003e40:	7812      	ldrb	r2, [r2, #0]
 8003e42:	4252      	negs	r2, r2
 8003e44:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003e46:	183b      	adds	r3, r7, r0
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	1e5a      	subs	r2, r3, #1
 8003e4c:	187b      	adds	r3, r7, r1
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	b299      	uxth	r1, r3
 8003e52:	4b09      	ldr	r3, [pc, #36]	; (8003e78 <answer2CPU+0x720>)
 8003e54:	0052      	lsls	r2, r2, #1
 8003e56:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003e58:	46c0      	nop			; (mov r8, r8)
 8003e5a:	4b08      	ldr	r3, [pc, #32]	; (8003e7c <answer2CPU+0x724>)
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	2280      	movs	r2, #128	; 0x80
 8003e60:	4013      	ands	r3, r2
 8003e62:	d0fa      	beq.n	8003e5a <answer2CPU+0x702>
					USART2->TDR = ans[0]|0x0100;
 8003e64:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <answer2CPU+0x720>)
 8003e66:	881b      	ldrh	r3, [r3, #0]
 8003e68:	2280      	movs	r2, #128	; 0x80
 8003e6a:	0052      	lsls	r2, r2, #1
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	4b02      	ldr	r3, [pc, #8]	; (8003e7c <answer2CPU+0x724>)
 8003e72:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8003e74:	e01f      	b.n	8003eb6 <answer2CPU+0x75e>
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	20000304 	.word	0x20000304
 8003e7c:	40004400 	.word	0x40004400
 8003e80:	20000014 	.word	0x20000014
 8003e84:	20000020 	.word	0x20000020
 8003e88:	2000001c 	.word	0x2000001c
						{
						  i++;
 8003e8c:	210e      	movs	r1, #14
 8003e8e:	187b      	adds	r3, r7, r1
 8003e90:	781a      	ldrb	r2, [r3, #0]
 8003e92:	187b      	adds	r3, r7, r1
 8003e94:	3201      	adds	r2, #1
 8003e96:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 8003e98:	46c0      	nop			; (mov r8, r8)
 8003e9a:	4b4e      	ldr	r3, [pc, #312]	; (8003fd4 <answer2CPU+0x87c>)
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	2280      	movs	r2, #128	; 0x80
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	d0fa      	beq.n	8003e9a <answer2CPU+0x742>
						     USART2->TDR = (uint8_t)ans[i];
 8003ea4:	230e      	movs	r3, #14
 8003ea6:	18fb      	adds	r3, r7, r3
 8003ea8:	781a      	ldrb	r2, [r3, #0]
 8003eaa:	4b4b      	ldr	r3, [pc, #300]	; (8003fd8 <answer2CPU+0x880>)
 8003eac:	0052      	lsls	r2, r2, #1
 8003eae:	5ad3      	ldrh	r3, [r2, r3]
 8003eb0:	b2da      	uxtb	r2, r3
 8003eb2:	4b48      	ldr	r3, [pc, #288]	; (8003fd4 <answer2CPU+0x87c>)
 8003eb4:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8003eb6:	230e      	movs	r3, #14
 8003eb8:	18fb      	adds	r3, r7, r3
 8003eba:	781a      	ldrb	r2, [r3, #0]
 8003ebc:	4b46      	ldr	r3, [pc, #280]	; (8003fd8 <answer2CPU+0x880>)
 8003ebe:	0052      	lsls	r2, r2, #1
 8003ec0:	5ad3      	ldrh	r3, [r2, r3]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1e2      	bne.n	8003e8c <answer2CPU+0x734>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d000      	beq.n	8003ed0 <answer2CPU+0x778>
 8003ece:	e076      	b.n	8003fbe <answer2CPU+0x866>
				myLength = 0x04; //4 bytes length answer
 8003ed0:	210c      	movs	r1, #12
 8003ed2:	187b      	adds	r3, r7, r1
 8003ed4:	2204      	movs	r2, #4
 8003ed6:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003ed8:	187b      	adds	r3, r7, r1
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	3b02      	subs	r3, #2
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	4b3d      	ldr	r3, [pc, #244]	; (8003fd8 <answer2CPU+0x880>)
 8003ee4:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	3302      	adds	r3, #2
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	001a      	movs	r2, r3
 8003eee:	4b3b      	ldr	r3, [pc, #236]	; (8003fdc <answer2CPU+0x884>)
 8003ef0:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 8003ef2:	4b3b      	ldr	r3, [pc, #236]	; (8003fe0 <answer2CPU+0x888>)
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	4b37      	ldr	r3, [pc, #220]	; (8003fd8 <answer2CPU+0x880>)
 8003efa:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8003efc:	230d      	movs	r3, #13
 8003efe:	18fb      	adds	r3, r7, r3
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	4b34      	ldr	r3, [pc, #208]	; (8003fd8 <answer2CPU+0x880>)
 8003f06:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8003f08:	230e      	movs	r3, #14
 8003f0a:	18fb      	adds	r3, r7, r3
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	701a      	strb	r2, [r3, #0]
 8003f10:	e011      	b.n	8003f36 <answer2CPU+0x7de>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8003f12:	200e      	movs	r0, #14
 8003f14:	183b      	adds	r3, r7, r0
 8003f16:	781a      	ldrb	r2, [r3, #0]
 8003f18:	4b2f      	ldr	r3, [pc, #188]	; (8003fd8 <answer2CPU+0x880>)
 8003f1a:	0052      	lsls	r2, r2, #1
 8003f1c:	5ad3      	ldrh	r3, [r2, r3]
 8003f1e:	b2d9      	uxtb	r1, r3
 8003f20:	220d      	movs	r2, #13
 8003f22:	18bb      	adds	r3, r7, r2
 8003f24:	18ba      	adds	r2, r7, r2
 8003f26:	7812      	ldrb	r2, [r2, #0]
 8003f28:	188a      	adds	r2, r1, r2
 8003f2a:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8003f2c:	183b      	adds	r3, r7, r0
 8003f2e:	781a      	ldrb	r2, [r3, #0]
 8003f30:	183b      	adds	r3, r7, r0
 8003f32:	3201      	adds	r2, #1
 8003f34:	701a      	strb	r2, [r3, #0]
 8003f36:	230e      	movs	r3, #14
 8003f38:	18fb      	adds	r3, r7, r3
 8003f3a:	781a      	ldrb	r2, [r3, #0]
 8003f3c:	200c      	movs	r0, #12
 8003f3e:	183b      	adds	r3, r7, r0
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	429a      	cmp	r2, r3
 8003f46:	dbe4      	blt.n	8003f12 <answer2CPU+0x7ba>
				}
				myCS = 0 - myCS;
 8003f48:	210d      	movs	r1, #13
 8003f4a:	187b      	adds	r3, r7, r1
 8003f4c:	187a      	adds	r2, r7, r1
 8003f4e:	7812      	ldrb	r2, [r2, #0]
 8003f50:	4252      	negs	r2, r2
 8003f52:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003f54:	183b      	adds	r3, r7, r0
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	1e5a      	subs	r2, r3, #1
 8003f5a:	187b      	adds	r3, r7, r1
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	b299      	uxth	r1, r3
 8003f60:	4b1d      	ldr	r3, [pc, #116]	; (8003fd8 <answer2CPU+0x880>)
 8003f62:	0052      	lsls	r2, r2, #1
 8003f64:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	4b1a      	ldr	r3, [pc, #104]	; (8003fd4 <answer2CPU+0x87c>)
 8003f6a:	69db      	ldr	r3, [r3, #28]
 8003f6c:	2280      	movs	r2, #128	; 0x80
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d0fa      	beq.n	8003f68 <answer2CPU+0x810>
				USART2->TDR = ans[0]|0x0100;
 8003f72:	4b19      	ldr	r3, [pc, #100]	; (8003fd8 <answer2CPU+0x880>)
 8003f74:	881b      	ldrh	r3, [r3, #0]
 8003f76:	2280      	movs	r2, #128	; 0x80
 8003f78:	0052      	lsls	r2, r2, #1
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	4b15      	ldr	r3, [pc, #84]	; (8003fd4 <answer2CPU+0x87c>)
 8003f80:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003f82:	e014      	b.n	8003fae <answer2CPU+0x856>
				{
				  i++;
 8003f84:	210e      	movs	r1, #14
 8003f86:	187b      	adds	r3, r7, r1
 8003f88:	781a      	ldrb	r2, [r3, #0]
 8003f8a:	187b      	adds	r3, r7, r1
 8003f8c:	3201      	adds	r2, #1
 8003f8e:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 8003f90:	46c0      	nop			; (mov r8, r8)
 8003f92:	4b10      	ldr	r3, [pc, #64]	; (8003fd4 <answer2CPU+0x87c>)
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	2280      	movs	r2, #128	; 0x80
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d0fa      	beq.n	8003f92 <answer2CPU+0x83a>
				  USART2->TDR = (uint8_t)ans[i];
 8003f9c:	230e      	movs	r3, #14
 8003f9e:	18fb      	adds	r3, r7, r3
 8003fa0:	781a      	ldrb	r2, [r3, #0]
 8003fa2:	4b0d      	ldr	r3, [pc, #52]	; (8003fd8 <answer2CPU+0x880>)
 8003fa4:	0052      	lsls	r2, r2, #1
 8003fa6:	5ad3      	ldrh	r3, [r2, r3]
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	4b0a      	ldr	r3, [pc, #40]	; (8003fd4 <answer2CPU+0x87c>)
 8003fac:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003fae:	230e      	movs	r3, #14
 8003fb0:	18fb      	adds	r3, r7, r3
 8003fb2:	781a      	ldrb	r2, [r3, #0]
 8003fb4:	4b08      	ldr	r3, [pc, #32]	; (8003fd8 <answer2CPU+0x880>)
 8003fb6:	0052      	lsls	r2, r2, #1
 8003fb8:	5ad3      	ldrh	r3, [r2, r3]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1e2      	bne.n	8003f84 <answer2CPU+0x82c>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 8003fbe:	4b05      	ldr	r3, [pc, #20]	; (8003fd4 <answer2CPU+0x87c>)
 8003fc0:	6a1a      	ldr	r2, [r3, #32]
 8003fc2:	4b04      	ldr	r3, [pc, #16]	; (8003fd4 <answer2CPU+0x87c>)
 8003fc4:	2108      	movs	r1, #8
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	621a      	str	r2, [r3, #32]
}
 8003fca:	46c0      	nop			; (mov r8, r8)
 8003fcc:	0018      	movs	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b004      	add	sp, #16
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40004400 	.word	0x40004400
 8003fd8:	20000304 	.word	0x20000304
 8003fdc:	200002cc 	.word	0x200002cc
 8003fe0:	200002c1 	.word	0x200002c1

08003fe4 <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 8003fea:	2001      	movs	r0, #1
 8003fec:	f001 f8a8 	bl	8005140 <HAL_Delay>
		GPIOB->ODR &= ~(1 << 9); //reset cs
 8003ff0:	4b28      	ldr	r3, [pc, #160]	; (8004094 <MEM_Reset+0xb0>)
 8003ff2:	695a      	ldr	r2, [r3, #20]
 8003ff4:	4b27      	ldr	r3, [pc, #156]	; (8004094 <MEM_Reset+0xb0>)
 8003ff6:	4928      	ldr	r1, [pc, #160]	; (8004098 <MEM_Reset+0xb4>)
 8003ff8:	400a      	ands	r2, r1
 8003ffa:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 8003ffc:	1dfb      	adds	r3, r7, #7
 8003ffe:	2266      	movs	r2, #102	; 0x66
 8004000:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8004002:	1df9      	adds	r1, r7, #7
 8004004:	4825      	ldr	r0, [pc, #148]	; (800409c <MEM_Reset+0xb8>)
 8004006:	2305      	movs	r3, #5
 8004008:	2201      	movs	r2, #1
 800400a:	f005 f935 	bl	8009278 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 800400e:	4b21      	ldr	r3, [pc, #132]	; (8004094 <MEM_Reset+0xb0>)
 8004010:	695a      	ldr	r2, [r3, #20]
 8004012:	4b20      	ldr	r3, [pc, #128]	; (8004094 <MEM_Reset+0xb0>)
 8004014:	2180      	movs	r1, #128	; 0x80
 8004016:	0089      	lsls	r1, r1, #2
 8004018:	430a      	orrs	r2, r1
 800401a:	615a      	str	r2, [r3, #20]
		asm("NOP");
 800401c:	46c0      	nop			; (mov r8, r8)
		__NOP();
 800401e:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8004020:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 8004022:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8004024:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8004026:	46c0      	nop			; (mov r8, r8)
		GPIOB->ODR &= ~(1 << 9);			//reset cs
 8004028:	4b1a      	ldr	r3, [pc, #104]	; (8004094 <MEM_Reset+0xb0>)
 800402a:	695a      	ldr	r2, [r3, #20]
 800402c:	4b19      	ldr	r3, [pc, #100]	; (8004094 <MEM_Reset+0xb0>)
 800402e:	491a      	ldr	r1, [pc, #104]	; (8004098 <MEM_Reset+0xb4>)
 8004030:	400a      	ands	r2, r1
 8004032:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 8004034:	1dfb      	adds	r3, r7, #7
 8004036:	2299      	movs	r2, #153	; 0x99
 8004038:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 800403a:	1df9      	adds	r1, r7, #7
 800403c:	4817      	ldr	r0, [pc, #92]	; (800409c <MEM_Reset+0xb8>)
 800403e:	2305      	movs	r3, #5
 8004040:	2201      	movs	r2, #1
 8004042:	f005 f919 	bl	8009278 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8004046:	4b13      	ldr	r3, [pc, #76]	; (8004094 <MEM_Reset+0xb0>)
 8004048:	695a      	ldr	r2, [r3, #20]
 800404a:	4b12      	ldr	r3, [pc, #72]	; (8004094 <MEM_Reset+0xb0>)
 800404c:	2180      	movs	r1, #128	; 0x80
 800404e:	0089      	lsls	r1, r1, #2
 8004050:	430a      	orrs	r2, r1
 8004052:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8004054:	2001      	movs	r0, #1
 8004056:	f001 f873 	bl	8005140 <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 800405a:	1dfb      	adds	r3, r7, #7
 800405c:	22b7      	movs	r2, #183	; 0xb7
 800405e:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 << 9); //reset cs
 8004060:	4b0c      	ldr	r3, [pc, #48]	; (8004094 <MEM_Reset+0xb0>)
 8004062:	695a      	ldr	r2, [r3, #20]
 8004064:	4b0b      	ldr	r3, [pc, #44]	; (8004094 <MEM_Reset+0xb0>)
 8004066:	490c      	ldr	r1, [pc, #48]	; (8004098 <MEM_Reset+0xb4>)
 8004068:	400a      	ands	r2, r1
 800406a:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 800406c:	1df9      	adds	r1, r7, #7
 800406e:	480b      	ldr	r0, [pc, #44]	; (800409c <MEM_Reset+0xb8>)
 8004070:	2305      	movs	r3, #5
 8004072:	2201      	movs	r2, #1
 8004074:	f005 f900 	bl	8009278 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8004078:	4b06      	ldr	r3, [pc, #24]	; (8004094 <MEM_Reset+0xb0>)
 800407a:	695a      	ldr	r2, [r3, #20]
 800407c:	4b05      	ldr	r3, [pc, #20]	; (8004094 <MEM_Reset+0xb0>)
 800407e:	2180      	movs	r1, #128	; 0x80
 8004080:	0089      	lsls	r1, r1, #2
 8004082:	430a      	orrs	r2, r1
 8004084:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8004086:	2001      	movs	r0, #1
 8004088:	f001 f85a 	bl	8005140 <HAL_Delay>
	}
 800408c:	46c0      	nop			; (mov r8, r8)
 800408e:	46bd      	mov	sp, r7
 8004090:	b002      	add	sp, #8
 8004092:	bd80      	pop	{r7, pc}
 8004094:	50000400 	.word	0x50000400
 8004098:	fffffdff 	.word	0xfffffdff
 800409c:	200001ac 	.word	0x200001ac

080040a0 <soundPlay>:
////			GPIOC->ODR &= ~(1 << 6);	//reset BF
////			HAL_Delay(500);
////			SoundPlay();
		}
//=========================================================================================================================
	uint8_t soundPlay(uint8_t soundNum) {
 80040a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040a2:	b08d      	sub	sp, #52	; 0x34
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	0002      	movs	r2, r0
 80040a8:	1dfb      	adds	r3, r7, #7
 80040aa:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD = 0x13; //read command with 4-byte address
 80040ac:	232b      	movs	r3, #43	; 0x2b
 80040ae:	18fb      	adds	r3, r7, r3
 80040b0:	2213      	movs	r2, #19
 80040b2:	701a      	strb	r2, [r3, #0]
		uint8_t soundInfo[9],addrINFO[4],addr[4],length[4], addr3, addr2, addr1, addr0;
		volatile uint32_t addrSound = 0;
 80040b4:	2300      	movs	r3, #0
 80040b6:	60fb      	str	r3, [r7, #12]
		uint32_t i;


//сюда приходит
		setVolume(0x10, 0x30, 0x00);
 80040b8:	2200      	movs	r2, #0
 80040ba:	2130      	movs	r1, #48	; 0x30
 80040bc:	2010      	movs	r0, #16
 80040be:	f7ff fb1b 	bl	80036f8 <setVolume>

		curBuf = 0;
 80040c2:	4b88      	ldr	r3, [pc, #544]	; (80042e4 <soundPlay+0x244>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
		uint32_t lenOfsound = 0;
 80040c8:	2300      	movs	r3, #0
 80040ca:	62fb      	str	r3, [r7, #44]	; 0x2c
		isSoundOver = 0;
 80040cc:	4b86      	ldr	r3, [pc, #536]	; (80042e8 <soundPlay+0x248>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	701a      	strb	r2, [r3, #0]
//		addrSound = 0;

		if(isSoundOver == 1)
 80040d2:	4b85      	ldr	r3, [pc, #532]	; (80042e8 <soundPlay+0x248>)
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d109      	bne.n	80040ee <soundPlay+0x4e>
		{
			GPIOC->ODR &= ~(1 << 6);	//reset BF
 80040da:	4b84      	ldr	r3, [pc, #528]	; (80042ec <soundPlay+0x24c>)
 80040dc:	695a      	ldr	r2, [r3, #20]
 80040de:	4b83      	ldr	r3, [pc, #524]	; (80042ec <soundPlay+0x24c>)
 80040e0:	2140      	movs	r1, #64	; 0x40
 80040e2:	438a      	bics	r2, r1
 80040e4:	615a      	str	r2, [r3, #20]
			curBuf = 0;
 80040e6:	4b7f      	ldr	r3, [pc, #508]	; (80042e4 <soundPlay+0x244>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	e21d      	b.n	800452a <soundPlay+0x48a>
			return;
		}

		if (curBuf == 0){
 80040ee:	4b7d      	ldr	r3, [pc, #500]	; (80042e4 <soundPlay+0x244>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d000      	beq.n	80040f8 <soundPlay+0x58>
 80040f6:	e0a5      	b.n	8004244 <soundPlay+0x1a4>
			address = startAddressForSoundInfo+(soundNum*0x09);
 80040f8:	1dfb      	adds	r3, r7, #7
 80040fa:	781a      	ldrb	r2, [r3, #0]
 80040fc:	0013      	movs	r3, r2
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	189b      	adds	r3, r3, r2
 8004102:	001a      	movs	r2, r3
 8004104:	4b7a      	ldr	r3, [pc, #488]	; (80042f0 <soundPlay+0x250>)
 8004106:	601a      	str	r2, [r3, #0]
//			GPIOC->ODR |= 1 << 6;	//set BF
//			GPIOC->ODR &= ~(1 << 6);	//set BF  Сюда приходит
			addrINFO[0] = address & 0xFF;
 8004108:	4b79      	ldr	r3, [pc, #484]	; (80042f0 <soundPlay+0x250>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	b2da      	uxtb	r2, r3
 800410e:	241c      	movs	r4, #28
 8004110:	193b      	adds	r3, r7, r4
 8004112:	701a      	strb	r2, [r3, #0]
			addrINFO[1] = (address >> 8) & 0xFF;
 8004114:	4b76      	ldr	r3, [pc, #472]	; (80042f0 <soundPlay+0x250>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	0a1b      	lsrs	r3, r3, #8
 800411a:	b2da      	uxtb	r2, r3
 800411c:	193b      	adds	r3, r7, r4
 800411e:	705a      	strb	r2, [r3, #1]
			addrINFO[2] = (address >> 16) & 0xFF;
 8004120:	4b73      	ldr	r3, [pc, #460]	; (80042f0 <soundPlay+0x250>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	0c1b      	lsrs	r3, r3, #16
 8004126:	b2da      	uxtb	r2, r3
 8004128:	193b      	adds	r3, r7, r4
 800412a:	709a      	strb	r2, [r3, #2]
			addrINFO[3] = (address >> 24) & 0xFF;
 800412c:	4b70      	ldr	r3, [pc, #448]	; (80042f0 <soundPlay+0x250>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	0e1b      	lsrs	r3, r3, #24
 8004132:	b2da      	uxtb	r2, r3
 8004134:	193b      	adds	r3, r7, r4
 8004136:	70da      	strb	r2, [r3, #3]

			GPIOB->ODR &= ~(1 << 9); //reset cs
 8004138:	4b6e      	ldr	r3, [pc, #440]	; (80042f4 <soundPlay+0x254>)
 800413a:	695a      	ldr	r2, [r3, #20]
 800413c:	4b6d      	ldr	r3, [pc, #436]	; (80042f4 <soundPlay+0x254>)
 800413e:	496e      	ldr	r1, [pc, #440]	; (80042f8 <soundPlay+0x258>)
 8004140:	400a      	ands	r2, r1
 8004142:	615a      	str	r2, [r3, #20]
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 8004144:	232b      	movs	r3, #43	; 0x2b
 8004146:	18f9      	adds	r1, r7, r3
 8004148:	486c      	ldr	r0, [pc, #432]	; (80042fc <soundPlay+0x25c>)
 800414a:	2332      	movs	r3, #50	; 0x32
 800414c:	2201      	movs	r2, #1
 800414e:	f005 f893 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[3], 1, 50); //send address
 8004152:	193b      	adds	r3, r7, r4
 8004154:	1cd9      	adds	r1, r3, #3
 8004156:	4869      	ldr	r0, [pc, #420]	; (80042fc <soundPlay+0x25c>)
 8004158:	2332      	movs	r3, #50	; 0x32
 800415a:	2201      	movs	r2, #1
 800415c:	f005 f88c 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[2], 1, 50); //send address
 8004160:	193b      	adds	r3, r7, r4
 8004162:	1c99      	adds	r1, r3, #2
 8004164:	4865      	ldr	r0, [pc, #404]	; (80042fc <soundPlay+0x25c>)
 8004166:	2332      	movs	r3, #50	; 0x32
 8004168:	2201      	movs	r2, #1
 800416a:	f005 f885 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[1], 1, 50); //send address
 800416e:	193b      	adds	r3, r7, r4
 8004170:	1c59      	adds	r1, r3, #1
 8004172:	4862      	ldr	r0, [pc, #392]	; (80042fc <soundPlay+0x25c>)
 8004174:	2332      	movs	r3, #50	; 0x32
 8004176:	2201      	movs	r2, #1
 8004178:	f005 f87e 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[0], 1, 50); //send address
 800417c:	1939      	adds	r1, r7, r4
 800417e:	485f      	ldr	r0, [pc, #380]	; (80042fc <soundPlay+0x25c>)
 8004180:	2332      	movs	r3, #50	; 0x32
 8004182:	2201      	movs	r2, #1
 8004184:	f005 f878 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi2, (uint8_t*) & soundInfo, 9, 5000);//9 bytes of soundInfo
 8004188:	4b5d      	ldr	r3, [pc, #372]	; (8004300 <soundPlay+0x260>)
 800418a:	2420      	movs	r4, #32
 800418c:	1939      	adds	r1, r7, r4
 800418e:	485b      	ldr	r0, [pc, #364]	; (80042fc <soundPlay+0x25c>)
 8004190:	2209      	movs	r2, #9
 8004192:	f005 f9c9 	bl	8009528 <HAL_SPI_Receive>
			GPIOB->ODR |= 1 << 9; // set cs
 8004196:	4b57      	ldr	r3, [pc, #348]	; (80042f4 <soundPlay+0x254>)
 8004198:	695a      	ldr	r2, [r3, #20]
 800419a:	4b56      	ldr	r3, [pc, #344]	; (80042f4 <soundPlay+0x254>)
 800419c:	2180      	movs	r1, #128	; 0x80
 800419e:	0089      	lsls	r1, r1, #2
 80041a0:	430a      	orrs	r2, r1
 80041a2:	615a      	str	r2, [r3, #20]

			addr[0] = soundInfo[4];
 80041a4:	0020      	movs	r0, r4
 80041a6:	183b      	adds	r3, r7, r0
 80041a8:	791a      	ldrb	r2, [r3, #4]
 80041aa:	2118      	movs	r1, #24
 80041ac:	187b      	adds	r3, r7, r1
 80041ae:	701a      	strb	r2, [r3, #0]
			addr[1] = soundInfo[3];
 80041b0:	183b      	adds	r3, r7, r0
 80041b2:	78da      	ldrb	r2, [r3, #3]
 80041b4:	187b      	adds	r3, r7, r1
 80041b6:	705a      	strb	r2, [r3, #1]
			addr[2] = soundInfo[2];
 80041b8:	183b      	adds	r3, r7, r0
 80041ba:	789a      	ldrb	r2, [r3, #2]
 80041bc:	187b      	adds	r3, r7, r1
 80041be:	709a      	strb	r2, [r3, #2]
			addr[3] = soundInfo[1];
 80041c0:	183b      	adds	r3, r7, r0
 80041c2:	785a      	ldrb	r2, [r3, #1]
 80041c4:	187b      	adds	r3, r7, r1
 80041c6:	70da      	strb	r2, [r3, #3]

			addr3 = 0;
 80041c8:	2313      	movs	r3, #19
 80041ca:	18fb      	adds	r3, r7, r3
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
			addr2 = 0;
 80041d0:	2312      	movs	r3, #18
 80041d2:	18fb      	adds	r3, r7, r3
 80041d4:	2200      	movs	r2, #0
 80041d6:	701a      	strb	r2, [r3, #0]
			addr1 = 0;
 80041d8:	2311      	movs	r3, #17
 80041da:	18fb      	adds	r3, r7, r3
 80041dc:	2200      	movs	r2, #0
 80041de:	701a      	strb	r2, [r3, #0]
			addr0 = 0;
 80041e0:	2310      	movs	r3, #16
 80041e2:	18fb      	adds	r3, r7, r3
 80041e4:	2200      	movs	r2, #0
 80041e6:	701a      	strb	r2, [r3, #0]

			addr[0] = 0;	//just 4 test
 80041e8:	187b      	adds	r3, r7, r1
 80041ea:	2200      	movs	r2, #0
 80041ec:	701a      	strb	r2, [r3, #0]
			addr[1] = 0;	//just 4 test
 80041ee:	187b      	adds	r3, r7, r1
 80041f0:	2200      	movs	r2, #0
 80041f2:	705a      	strb	r2, [r3, #1]
			addr[2] = 0;	//just 4 test
 80041f4:	187b      	adds	r3, r7, r1
 80041f6:	2200      	movs	r2, #0
 80041f8:	709a      	strb	r2, [r3, #2]
			addr[3] = 0;	//just 4 test
 80041fa:	187b      	adds	r3, r7, r1
 80041fc:	2200      	movs	r2, #0
 80041fe:	70da      	strb	r2, [r3, #3]
//			length[0] = soundInfo[8];	//Commented 4 test
//			length[1] = soundInfo[7];	//Commented 4 test
//			length[2] = soundInfo[6];	//Commented 4 test
//			length[3] = soundInfo[5];	//Commented 4 test

			lenOfsound |= length[3];
 8004200:	2114      	movs	r1, #20
 8004202:	187b      	adds	r3, r7, r1
 8004204:	78db      	ldrb	r3, [r3, #3]
 8004206:	001a      	movs	r2, r3
 8004208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800420a:	4313      	orrs	r3, r2
 800420c:	62fb      	str	r3, [r7, #44]	; 0x2c
			lenOfsound <<= 8;
 800420e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004210:	021b      	lsls	r3, r3, #8
 8004212:	62fb      	str	r3, [r7, #44]	; 0x2c
			lenOfsound |= length[2];
 8004214:	187b      	adds	r3, r7, r1
 8004216:	789b      	ldrb	r3, [r3, #2]
 8004218:	001a      	movs	r2, r3
 800421a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800421c:	4313      	orrs	r3, r2
 800421e:	62fb      	str	r3, [r7, #44]	; 0x2c
			lenOfsound <<= 8;
 8004220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004222:	021b      	lsls	r3, r3, #8
 8004224:	62fb      	str	r3, [r7, #44]	; 0x2c
			lenOfsound |= length[1];
 8004226:	187b      	adds	r3, r7, r1
 8004228:	785b      	ldrb	r3, [r3, #1]
 800422a:	001a      	movs	r2, r3
 800422c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800422e:	4313      	orrs	r3, r2
 8004230:	62fb      	str	r3, [r7, #44]	; 0x2c
			lenOfsound <<= 8;
 8004232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	62fb      	str	r3, [r7, #44]	; 0x2c
			lenOfsound |= length[0];
 8004238:	187b      	adds	r3, r7, r1
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	001a      	movs	r2, r3
 800423e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004240:	4313      	orrs	r3, r2
 8004242:	62fb      	str	r3, [r7, #44]	; 0x2c
//			GPIOC->ODR |= 1 << 6;	//set BF
//			GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
		}

			lenOfsound = 687124;
 8004244:	4b2f      	ldr	r3, [pc, #188]	; (8004304 <soundPlay+0x264>)
 8004246:	62fb      	str	r3, [r7, #44]	; 0x2c
			bufCount = lenOfsound / bufLen;
 8004248:	4b2f      	ldr	r3, [pc, #188]	; (8004308 <soundPlay+0x268>)
 800424a:	881b      	ldrh	r3, [r3, #0]
 800424c:	0019      	movs	r1, r3
 800424e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004250:	f7fb ff58 	bl	8000104 <__udivsi3>
 8004254:	0003      	movs	r3, r0
 8004256:	001a      	movs	r2, r3
 8004258:	4b2c      	ldr	r3, [pc, #176]	; (800430c <soundPlay+0x26c>)
 800425a:	601a      	str	r2, [r3, #0]

			GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 800425c:	4b25      	ldr	r3, [pc, #148]	; (80042f4 <soundPlay+0x254>)
 800425e:	695a      	ldr	r2, [r3, #20]
 8004260:	4b24      	ldr	r3, [pc, #144]	; (80042f4 <soundPlay+0x254>)
 8004262:	4925      	ldr	r1, [pc, #148]	; (80042f8 <soundPlay+0x258>)
 8004264:	400a      	ands	r2, r1
 8004266:	615a      	str	r2, [r3, #20]
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 8004268:	232b      	movs	r3, #43	; 0x2b
 800426a:	18f9      	adds	r1, r7, r3
 800426c:	4823      	ldr	r0, [pc, #140]	; (80042fc <soundPlay+0x25c>)
 800426e:	2332      	movs	r3, #50	; 0x32
 8004270:	2201      	movs	r2, #1
 8004272:	f005 f801 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[3], 1, 50); //send address
 8004276:	2418      	movs	r4, #24
 8004278:	193b      	adds	r3, r7, r4
 800427a:	1cd9      	adds	r1, r3, #3
 800427c:	481f      	ldr	r0, [pc, #124]	; (80042fc <soundPlay+0x25c>)
 800427e:	2332      	movs	r3, #50	; 0x32
 8004280:	2201      	movs	r2, #1
 8004282:	f004 fff9 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[2], 1, 50); //send address
 8004286:	193b      	adds	r3, r7, r4
 8004288:	1c99      	adds	r1, r3, #2
 800428a:	481c      	ldr	r0, [pc, #112]	; (80042fc <soundPlay+0x25c>)
 800428c:	2332      	movs	r3, #50	; 0x32
 800428e:	2201      	movs	r2, #1
 8004290:	f004 fff2 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
 8004294:	193b      	adds	r3, r7, r4
 8004296:	1c59      	adds	r1, r3, #1
 8004298:	4818      	ldr	r0, [pc, #96]	; (80042fc <soundPlay+0x25c>)
 800429a:	2332      	movs	r3, #50	; 0x32
 800429c:	2201      	movs	r2, #1
 800429e:	f004 ffeb 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
 80042a2:	1939      	adds	r1, r7, r4
 80042a4:	4815      	ldr	r0, [pc, #84]	; (80042fc <soundPlay+0x25c>)
 80042a6:	2332      	movs	r3, #50	; 0x32
 80042a8:	2201      	movs	r2, #1
 80042aa:	f004 ffe5 	bl	8009278 <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi2, (uint8_t*)  & soundBuf[0], 4096, 5000);
 80042ae:	4c14      	ldr	r4, [pc, #80]	; (8004300 <soundPlay+0x260>)
 80042b0:	2380      	movs	r3, #128	; 0x80
 80042b2:	015a      	lsls	r2, r3, #5
 80042b4:	4916      	ldr	r1, [pc, #88]	; (8004310 <soundPlay+0x270>)
 80042b6:	4811      	ldr	r0, [pc, #68]	; (80042fc <soundPlay+0x25c>)
 80042b8:	0023      	movs	r3, r4
 80042ba:	f005 f935 	bl	8009528 <HAL_SPI_Receive>
			GPIOB->ODR |= 1 << 9;	//set FLASH CS
 80042be:	4b0d      	ldr	r3, [pc, #52]	; (80042f4 <soundPlay+0x254>)
 80042c0:	695a      	ldr	r2, [r3, #20]
 80042c2:	4b0c      	ldr	r3, [pc, #48]	; (80042f4 <soundPlay+0x254>)
 80042c4:	2180      	movs	r1, #128	; 0x80
 80042c6:	0089      	lsls	r1, r1, #2
 80042c8:	430a      	orrs	r2, r1
 80042ca:	615a      	str	r2, [r3, #20]

			HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) & soundBuf[0], 2048);
 80042cc:	2380      	movs	r3, #128	; 0x80
 80042ce:	011a      	lsls	r2, r3, #4
 80042d0:	490f      	ldr	r1, [pc, #60]	; (8004310 <soundPlay+0x270>)
 80042d2:	4b10      	ldr	r3, [pc, #64]	; (8004314 <soundPlay+0x274>)
 80042d4:	0018      	movs	r0, r3
 80042d6:	f003 faef 	bl	80078b8 <HAL_I2S_Transmit_DMA>
			half_of_buf = 1;
 80042da:	4b0f      	ldr	r3, [pc, #60]	; (8004318 <soundPlay+0x278>)
 80042dc:	2201      	movs	r2, #1
 80042de:	701a      	strb	r2, [r3, #0]
//==================================================1st time play buffer =========================================================
//			GPIOC->ODR |= 1 << 6;	//set BF
//			GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
			while(curBuf <= bufCount)
 80042e0:	e11c      	b.n	800451c <soundPlay+0x47c>
 80042e2:	46c0      	nop			; (mov r8, r8)
 80042e4:	2000232c 	.word	0x2000232c
 80042e8:	20003335 	.word	0x20003335
 80042ec:	50000800 	.word	0x50000800
 80042f0:	20000324 	.word	0x20000324
 80042f4:	50000400 	.word	0x50000400
 80042f8:	fffffdff 	.word	0xfffffdff
 80042fc:	200001ac 	.word	0x200001ac
 8004300:	00001388 	.word	0x00001388
 8004304:	000a7c14 	.word	0x000a7c14
 8004308:	20000064 	.word	0x20000064
 800430c:	20002330 	.word	0x20002330
 8004310:	20002334 	.word	0x20002334
 8004314:	20000114 	.word	0x20000114
 8004318:	20003334 	.word	0x20003334
			{
//							GPIOC->ODR |= 1 << 6;	//set BF
//							GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
				if(half_of_buf == 2)
 800431c:	4b85      	ldr	r3, [pc, #532]	; (8004534 <soundPlay+0x494>)
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	2b02      	cmp	r3, #2
 8004322:	d17c      	bne.n	800441e <soundPlay+0x37e>
				{
					GPIOC->ODR |= 1 << 6;	//set BF
 8004324:	4b84      	ldr	r3, [pc, #528]	; (8004538 <soundPlay+0x498>)
 8004326:	695a      	ldr	r2, [r3, #20]
 8004328:	4b83      	ldr	r3, [pc, #524]	; (8004538 <soundPlay+0x498>)
 800432a:	2140      	movs	r1, #64	; 0x40
 800432c:	430a      	orrs	r2, r1
 800432e:	615a      	str	r2, [r3, #20]
//					GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
					addrSound = (addrSound + 2048);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2280      	movs	r2, #128	; 0x80
 8004334:	0112      	lsls	r2, r2, #4
 8004336:	4694      	mov	ip, r2
 8004338:	4463      	add	r3, ip
 800433a:	60fb      	str	r3, [r7, #12]

					addr3 = 0;
 800433c:	2013      	movs	r0, #19
 800433e:	183b      	adds	r3, r7, r0
 8004340:	2200      	movs	r2, #0
 8004342:	701a      	strb	r2, [r3, #0]
					addr2 = 0;
 8004344:	2512      	movs	r5, #18
 8004346:	197b      	adds	r3, r7, r5
 8004348:	2200      	movs	r2, #0
 800434a:	701a      	strb	r2, [r3, #0]
					addr1 = 0;
 800434c:	2611      	movs	r6, #17
 800434e:	19bb      	adds	r3, r7, r6
 8004350:	2200      	movs	r2, #0
 8004352:	701a      	strb	r2, [r3, #0]
					addr0 = 0;
 8004354:	2310      	movs	r3, #16
 8004356:	18fb      	adds	r3, r7, r3
 8004358:	2200      	movs	r2, #0
 800435a:	701a      	strb	r2, [r3, #0]

					addr[0] = addrSound & 0xFF;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	b2da      	uxtb	r2, r3
 8004360:	2118      	movs	r1, #24
 8004362:	187b      	adds	r3, r7, r1
 8004364:	701a      	strb	r2, [r3, #0]
					addr[1] = (addrSound >> 8) & 0xFF;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	0a1b      	lsrs	r3, r3, #8
 800436a:	b2da      	uxtb	r2, r3
 800436c:	187b      	adds	r3, r7, r1
 800436e:	705a      	strb	r2, [r3, #1]
					addr[2] = (addrSound >> 16) & 0xFF;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	0c1b      	lsrs	r3, r3, #16
 8004374:	b2da      	uxtb	r2, r3
 8004376:	187b      	adds	r3, r7, r1
 8004378:	709a      	strb	r2, [r3, #2]
					addr[3] = (addrSound >> 24) & 0xFF;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	0e1b      	lsrs	r3, r3, #24
 800437e:	b2da      	uxtb	r2, r3
 8004380:	187b      	adds	r3, r7, r1
 8004382:	70da      	strb	r2, [r3, #3]

					addr3 = (addrSound >> 24) & 0xFF;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	0e1b      	lsrs	r3, r3, #24
 8004388:	b2da      	uxtb	r2, r3
 800438a:	0004      	movs	r4, r0
 800438c:	183b      	adds	r3, r7, r0
 800438e:	701a      	strb	r2, [r3, #0]
					addr2 = (addrSound >> 16) & 0xFF;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	0c1b      	lsrs	r3, r3, #16
 8004394:	b2da      	uxtb	r2, r3
 8004396:	197b      	adds	r3, r7, r5
 8004398:	701a      	strb	r2, [r3, #0]
					addr1 = (addrSound >> 8) & 0xFF;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	0a1b      	lsrs	r3, r3, #8
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	19bb      	adds	r3, r7, r6
 80043a2:	701a      	strb	r2, [r3, #0]
					addr0 = addrSound & 0xFF;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	b2da      	uxtb	r2, r3
 80043a8:	2310      	movs	r3, #16
 80043aa:	18fb      	adds	r3, r7, r3
 80043ac:	701a      	strb	r2, [r3, #0]

					GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 80043ae:	4b63      	ldr	r3, [pc, #396]	; (800453c <soundPlay+0x49c>)
 80043b0:	695a      	ldr	r2, [r3, #20]
 80043b2:	4b62      	ldr	r3, [pc, #392]	; (800453c <soundPlay+0x49c>)
 80043b4:	4962      	ldr	r1, [pc, #392]	; (8004540 <soundPlay+0x4a0>)
 80043b6:	400a      	ands	r2, r1
 80043b8:	615a      	str	r2, [r3, #20]
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 80043ba:	222b      	movs	r2, #43	; 0x2b
 80043bc:	18b9      	adds	r1, r7, r2
 80043be:	4861      	ldr	r0, [pc, #388]	; (8004544 <soundPlay+0x4a4>)
 80043c0:	2332      	movs	r3, #50	; 0x32
 80043c2:	2201      	movs	r2, #1
 80043c4:	f004 ff58 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr3, 1, 50); //send address
 80043c8:	1939      	adds	r1, r7, r4
 80043ca:	485e      	ldr	r0, [pc, #376]	; (8004544 <soundPlay+0x4a4>)
 80043cc:	2332      	movs	r3, #50	; 0x32
 80043ce:	2201      	movs	r2, #1
 80043d0:	f004 ff52 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr2, 1, 50); //send address
 80043d4:	1979      	adds	r1, r7, r5
 80043d6:	485b      	ldr	r0, [pc, #364]	; (8004544 <soundPlay+0x4a4>)
 80043d8:	2332      	movs	r3, #50	; 0x32
 80043da:	2201      	movs	r2, #1
 80043dc:	f004 ff4c 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr1, 1, 50); //send address
 80043e0:	19b9      	adds	r1, r7, r6
 80043e2:	4858      	ldr	r0, [pc, #352]	; (8004544 <soundPlay+0x4a4>)
 80043e4:	2332      	movs	r3, #50	; 0x32
 80043e6:	2201      	movs	r2, #1
 80043e8:	f004 ff46 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr0, 1, 50); //send address
 80043ec:	2310      	movs	r3, #16
 80043ee:	18f9      	adds	r1, r7, r3
 80043f0:	4854      	ldr	r0, [pc, #336]	; (8004544 <soundPlay+0x4a4>)
 80043f2:	2332      	movs	r3, #50	; 0x32
 80043f4:	2201      	movs	r2, #1
 80043f6:	f004 ff3f 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Receive(&hspi2, (uint8_t*)&soundBuf[0], 2048, 5000);
 80043fa:	4c53      	ldr	r4, [pc, #332]	; (8004548 <soundPlay+0x4a8>)
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	011a      	lsls	r2, r3, #4
 8004400:	4952      	ldr	r1, [pc, #328]	; (800454c <soundPlay+0x4ac>)
 8004402:	4850      	ldr	r0, [pc, #320]	; (8004544 <soundPlay+0x4a4>)
 8004404:	0023      	movs	r3, r4
 8004406:	f005 f88f 	bl	8009528 <HAL_SPI_Receive>
					GPIOB->ODR |= 1 << 9;	//set FLASH CS
 800440a:	4b4c      	ldr	r3, [pc, #304]	; (800453c <soundPlay+0x49c>)
 800440c:	695a      	ldr	r2, [r3, #20]
 800440e:	4b4b      	ldr	r3, [pc, #300]	; (800453c <soundPlay+0x49c>)
 8004410:	2180      	movs	r1, #128	; 0x80
 8004412:	0089      	lsls	r1, r1, #2
 8004414:	430a      	orrs	r2, r1
 8004416:	615a      	str	r2, [r3, #20]
					half_of_buf = 1;
 8004418:	4b46      	ldr	r3, [pc, #280]	; (8004534 <soundPlay+0x494>)
 800441a:	2201      	movs	r2, #1
 800441c:	701a      	strb	r2, [r3, #0]
				}
				if(half_of_buf == 0)
 800441e:	4b45      	ldr	r3, [pc, #276]	; (8004534 <soundPlay+0x494>)
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d17a      	bne.n	800451c <soundPlay+0x47c>
				{
//					GPIOC->ODR |= 1 << 6;	//set BF
					GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
 8004426:	4b44      	ldr	r3, [pc, #272]	; (8004538 <soundPlay+0x498>)
 8004428:	695a      	ldr	r2, [r3, #20]
 800442a:	4b43      	ldr	r3, [pc, #268]	; (8004538 <soundPlay+0x498>)
 800442c:	2140      	movs	r1, #64	; 0x40
 800442e:	438a      	bics	r2, r1
 8004430:	615a      	str	r2, [r3, #20]
					addrSound = (addrSound + 2048);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2280      	movs	r2, #128	; 0x80
 8004436:	0112      	lsls	r2, r2, #4
 8004438:	4694      	mov	ip, r2
 800443a:	4463      	add	r3, ip
 800443c:	60fb      	str	r3, [r7, #12]

					addr[0] = 0;
 800443e:	2118      	movs	r1, #24
 8004440:	187b      	adds	r3, r7, r1
 8004442:	2200      	movs	r2, #0
 8004444:	701a      	strb	r2, [r3, #0]
					addr[1] = 0;
 8004446:	187b      	adds	r3, r7, r1
 8004448:	2200      	movs	r2, #0
 800444a:	705a      	strb	r2, [r3, #1]
					addr[2] = 0;
 800444c:	187b      	adds	r3, r7, r1
 800444e:	2200      	movs	r2, #0
 8004450:	709a      	strb	r2, [r3, #2]
					addr[3] = 0;
 8004452:	187b      	adds	r3, r7, r1
 8004454:	2200      	movs	r2, #0
 8004456:	70da      	strb	r2, [r3, #3]

					addr[0] = addrSound & 0xFF;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	b2da      	uxtb	r2, r3
 800445c:	187b      	adds	r3, r7, r1
 800445e:	701a      	strb	r2, [r3, #0]
					addr[1] = (addrSound >> 8) & 0xFF;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	0a1b      	lsrs	r3, r3, #8
 8004464:	b2da      	uxtb	r2, r3
 8004466:	187b      	adds	r3, r7, r1
 8004468:	705a      	strb	r2, [r3, #1]
					addr[2] = (addrSound >> 16) & 0xFF;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	0c1b      	lsrs	r3, r3, #16
 800446e:	b2da      	uxtb	r2, r3
 8004470:	187b      	adds	r3, r7, r1
 8004472:	709a      	strb	r2, [r3, #2]
					addr[3] = (addrSound >> 24) & 0xFF;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	0e1b      	lsrs	r3, r3, #24
 8004478:	b2da      	uxtb	r2, r3
 800447a:	187b      	adds	r3, r7, r1
 800447c:	70da      	strb	r2, [r3, #3]

					addr3 = (addrSound >> 24) & 0xFF;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	0e1b      	lsrs	r3, r3, #24
 8004482:	b2da      	uxtb	r2, r3
 8004484:	2413      	movs	r4, #19
 8004486:	193b      	adds	r3, r7, r4
 8004488:	701a      	strb	r2, [r3, #0]
					addr2 = (addrSound >> 16) & 0xFF;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	0c1b      	lsrs	r3, r3, #16
 800448e:	b2da      	uxtb	r2, r3
 8004490:	2512      	movs	r5, #18
 8004492:	197b      	adds	r3, r7, r5
 8004494:	701a      	strb	r2, [r3, #0]
					addr1 = (addrSound >> 8) & 0xFF;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	0a1b      	lsrs	r3, r3, #8
 800449a:	b2da      	uxtb	r2, r3
 800449c:	2611      	movs	r6, #17
 800449e:	19bb      	adds	r3, r7, r6
 80044a0:	701a      	strb	r2, [r3, #0]
					addr0 = addrSound & 0xFF;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	2310      	movs	r3, #16
 80044a8:	18fb      	adds	r3, r7, r3
 80044aa:	701a      	strb	r2, [r3, #0]

					GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 80044ac:	4b23      	ldr	r3, [pc, #140]	; (800453c <soundPlay+0x49c>)
 80044ae:	695a      	ldr	r2, [r3, #20]
 80044b0:	4b22      	ldr	r3, [pc, #136]	; (800453c <soundPlay+0x49c>)
 80044b2:	4923      	ldr	r1, [pc, #140]	; (8004540 <soundPlay+0x4a0>)
 80044b4:	400a      	ands	r2, r1
 80044b6:	615a      	str	r2, [r3, #20]
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 80044b8:	222b      	movs	r2, #43	; 0x2b
 80044ba:	18b9      	adds	r1, r7, r2
 80044bc:	4821      	ldr	r0, [pc, #132]	; (8004544 <soundPlay+0x4a4>)
 80044be:	2332      	movs	r3, #50	; 0x32
 80044c0:	2201      	movs	r2, #1
 80044c2:	f004 fed9 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr3, 1, 50); //send address
 80044c6:	1939      	adds	r1, r7, r4
 80044c8:	481e      	ldr	r0, [pc, #120]	; (8004544 <soundPlay+0x4a4>)
 80044ca:	2332      	movs	r3, #50	; 0x32
 80044cc:	2201      	movs	r2, #1
 80044ce:	f004 fed3 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr2, 1, 50); //send address
 80044d2:	1979      	adds	r1, r7, r5
 80044d4:	481b      	ldr	r0, [pc, #108]	; (8004544 <soundPlay+0x4a4>)
 80044d6:	2332      	movs	r3, #50	; 0x32
 80044d8:	2201      	movs	r2, #1
 80044da:	f004 fecd 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr1, 1, 50); //send address
 80044de:	19b9      	adds	r1, r7, r6
 80044e0:	4818      	ldr	r0, [pc, #96]	; (8004544 <soundPlay+0x4a4>)
 80044e2:	2332      	movs	r3, #50	; 0x32
 80044e4:	2201      	movs	r2, #1
 80044e6:	f004 fec7 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr0, 1, 50); //send address
 80044ea:	2310      	movs	r3, #16
 80044ec:	18f9      	adds	r1, r7, r3
 80044ee:	4815      	ldr	r0, [pc, #84]	; (8004544 <soundPlay+0x4a4>)
 80044f0:	2332      	movs	r3, #50	; 0x32
 80044f2:	2201      	movs	r2, #1
 80044f4:	f004 fec0 	bl	8009278 <HAL_SPI_Transmit>
					HAL_SPI_Receive(&hspi2, (uint8_t*)&soundBuf[2048], 2048, 5000);
 80044f8:	4c13      	ldr	r4, [pc, #76]	; (8004548 <soundPlay+0x4a8>)
 80044fa:	2380      	movs	r3, #128	; 0x80
 80044fc:	011a      	lsls	r2, r3, #4
 80044fe:	4914      	ldr	r1, [pc, #80]	; (8004550 <soundPlay+0x4b0>)
 8004500:	4810      	ldr	r0, [pc, #64]	; (8004544 <soundPlay+0x4a4>)
 8004502:	0023      	movs	r3, r4
 8004504:	f005 f810 	bl	8009528 <HAL_SPI_Receive>
					GPIOB->ODR |= 1 << 9;	//set FLASH CS
 8004508:	4b0c      	ldr	r3, [pc, #48]	; (800453c <soundPlay+0x49c>)
 800450a:	695a      	ldr	r2, [r3, #20]
 800450c:	4b0b      	ldr	r3, [pc, #44]	; (800453c <soundPlay+0x49c>)
 800450e:	2180      	movs	r1, #128	; 0x80
 8004510:	0089      	lsls	r1, r1, #2
 8004512:	430a      	orrs	r2, r1
 8004514:	615a      	str	r2, [r3, #20]
					half_of_buf = 1;
 8004516:	4b07      	ldr	r3, [pc, #28]	; (8004534 <soundPlay+0x494>)
 8004518:	2201      	movs	r2, #1
 800451a:	701a      	strb	r2, [r3, #0]
			while(curBuf <= bufCount)
 800451c:	4b0d      	ldr	r3, [pc, #52]	; (8004554 <soundPlay+0x4b4>)
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	4b0d      	ldr	r3, [pc, #52]	; (8004558 <soundPlay+0x4b8>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	429a      	cmp	r2, r3
 8004526:	d800      	bhi.n	800452a <soundPlay+0x48a>
 8004528:	e6f8      	b.n	800431c <soundPlay+0x27c>
				}
			}
		}
 800452a:	0018      	movs	r0, r3
 800452c:	46bd      	mov	sp, r7
 800452e:	b00d      	add	sp, #52	; 0x34
 8004530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	20003334 	.word	0x20003334
 8004538:	50000800 	.word	0x50000800
 800453c:	50000400 	.word	0x50000400
 8004540:	fffffdff 	.word	0xfffffdff
 8004544:	200001ac 	.word	0x200001ac
 8004548:	00001388 	.word	0x00001388
 800454c:	20002334 	.word	0x20002334
 8004550:	20002b34 	.word	0x20002b34
 8004554:	2000232c 	.word	0x2000232c
 8004558:	20002330 	.word	0x20002330

0800455c <sound_half_transfer_callback>:
	///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	void sound_half_transfer_callback()
	{
 800455c:	b580      	push	{r7, lr}
 800455e:	af00      	add	r7, sp, #0
//		uint8_t memCMD = 0x13; //read command with 4-byte address
//		uint8_t soundInfo[9],addrINFO[4],addr[4],length[4];

		half_of_buf = 2;
 8004560:	4b02      	ldr	r3, [pc, #8]	; (800456c <sound_half_transfer_callback+0x10>)
 8004562:	2202      	movs	r2, #2
 8004564:	701a      	strb	r2, [r3, #0]
//		HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
//		HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
//		HAL_SPI_Receive(&hspi2, (uint8_t*)  & soundBuf[0], 2048, 5000);
//		GPIOB->ODR |= 1 << 9;	//set FLASH CS

	}
 8004566:	46c0      	nop			; (mov r8, r8)
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20003334 	.word	0x20003334

08004570 <sound_full_transfer_callback>:
	///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	void sound_full_transfer_callback()
	{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
		uint8_t memCMD = 0x13; //read command with 4-byte address
 8004576:	1dfb      	adds	r3, r7, #7
 8004578:	2213      	movs	r2, #19
 800457a:	701a      	strb	r2, [r3, #0]
//		uint8_t soundInfo[9],addrINFO[4],addr[4],length[4];

//		half_of_buf = 0;
//		GPIOC->ODR |= 1 << 6;	//set BF
//		GPIOC->ODR &= ~(1 << 6);	//set BF  Сюда приходит
		curBuf += 1;
 800457c:	4b0c      	ldr	r3, [pc, #48]	; (80045b0 <sound_full_transfer_callback+0x40>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	4b0b      	ldr	r3, [pc, #44]	; (80045b0 <sound_full_transfer_callback+0x40>)
 8004584:	601a      	str	r2, [r3, #0]
//		addrSound += 2048;
		if(curBuf <= bufCount)
 8004586:	4b0a      	ldr	r3, [pc, #40]	; (80045b0 <sound_full_transfer_callback+0x40>)
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	4b0a      	ldr	r3, [pc, #40]	; (80045b4 <sound_full_transfer_callback+0x44>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d809      	bhi.n	80045a6 <sound_full_transfer_callback+0x36>
		{
			HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) & soundBuf[0], 2048);
 8004592:	2380      	movs	r3, #128	; 0x80
 8004594:	011a      	lsls	r2, r3, #4
 8004596:	4908      	ldr	r1, [pc, #32]	; (80045b8 <sound_full_transfer_callback+0x48>)
 8004598:	4b08      	ldr	r3, [pc, #32]	; (80045bc <sound_full_transfer_callback+0x4c>)
 800459a:	0018      	movs	r0, r3
 800459c:	f003 f98c 	bl	80078b8 <HAL_I2S_Transmit_DMA>
			half_of_buf = 0;
 80045a0:	4b07      	ldr	r3, [pc, #28]	; (80045c0 <sound_full_transfer_callback+0x50>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	701a      	strb	r2, [r3, #0]
//							HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
//							HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
//							HAL_SPI_Receive(&hspi2, (uint8_t*)  & soundBuf[2048], 2048, 5000);
//							GPIOB->ODR |= 1 << 9;	//set FLASH CS
		}
	}
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	46bd      	mov	sp, r7
 80045aa:	b002      	add	sp, #8
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	46c0      	nop			; (mov r8, r8)
 80045b0:	2000232c 	.word	0x2000232c
 80045b4:	20002330 	.word	0x20002330
 80045b8:	20002334 	.word	0x20002334
 80045bc:	20000114 	.word	0x20000114
 80045c0:	20003334 	.word	0x20003334

080045c4 <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOB->ODR |= 1 << 9;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 80045ca:	1d3b      	adds	r3, r7, #4
 80045cc:	4a29      	ldr	r2, [pc, #164]	; (8004674 <MEM_GetID+0xb0>)
 80045ce:	7812      	ldrb	r2, [r2, #0]
 80045d0:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 80045d2:	1dfb      	adds	r3, r7, #7
 80045d4:	229e      	movs	r2, #158	; 0x9e
 80045d6:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 <<9);	//reset cs
 80045d8:	4b27      	ldr	r3, [pc, #156]	; (8004678 <MEM_GetID+0xb4>)
 80045da:	695a      	ldr	r2, [r3, #20]
 80045dc:	4b26      	ldr	r3, [pc, #152]	; (8004678 <MEM_GetID+0xb4>)
 80045de:	4927      	ldr	r1, [pc, #156]	; (800467c <MEM_GetID+0xb8>)
 80045e0:	400a      	ands	r2, r1
 80045e2:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 80045e4:	1df9      	adds	r1, r7, #7
 80045e6:	4826      	ldr	r0, [pc, #152]	; (8004680 <MEM_GetID+0xbc>)
 80045e8:	2332      	movs	r3, #50	; 0x32
 80045ea:	2201      	movs	r2, #1
 80045ec:	f004 fe44 	bl	8009278 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 80045f0:	23fa      	movs	r3, #250	; 0xfa
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	1d39      	adds	r1, r7, #4
 80045f6:	4822      	ldr	r0, [pc, #136]	; (8004680 <MEM_GetID+0xbc>)
 80045f8:	2201      	movs	r2, #1
 80045fa:	f004 ff95 	bl	8009528 <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 80045fe:	1d3b      	adds	r3, r7, #4
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	001a      	movs	r2, r3
 8004604:	4b1f      	ldr	r3, [pc, #124]	; (8004684 <MEM_GetID+0xc0>)
 8004606:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 8004608:	4b1e      	ldr	r3, [pc, #120]	; (8004684 <MEM_GetID+0xc0>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	021a      	lsls	r2, r3, #8
 800460e:	4b1d      	ldr	r3, [pc, #116]	; (8004684 <MEM_GetID+0xc0>)
 8004610:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8004612:	23fa      	movs	r3, #250	; 0xfa
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	1d39      	adds	r1, r7, #4
 8004618:	4819      	ldr	r0, [pc, #100]	; (8004680 <MEM_GetID+0xbc>)
 800461a:	2201      	movs	r2, #1
 800461c:	f004 ff84 	bl	8009528 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8004620:	1d3b      	adds	r3, r7, #4
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	001a      	movs	r2, r3
 8004626:	4b17      	ldr	r3, [pc, #92]	; (8004684 <MEM_GetID+0xc0>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	18d2      	adds	r2, r2, r3
 800462c:	4b15      	ldr	r3, [pc, #84]	; (8004684 <MEM_GetID+0xc0>)
 800462e:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8004630:	4b14      	ldr	r3, [pc, #80]	; (8004684 <MEM_GetID+0xc0>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	021a      	lsls	r2, r3, #8
 8004636:	4b13      	ldr	r3, [pc, #76]	; (8004684 <MEM_GetID+0xc0>)
 8004638:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 800463a:	23fa      	movs	r3, #250	; 0xfa
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	1d39      	adds	r1, r7, #4
 8004640:	480f      	ldr	r0, [pc, #60]	; (8004680 <MEM_GetID+0xbc>)
 8004642:	2201      	movs	r2, #1
 8004644:	f004 ff70 	bl	8009528 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8004648:	1d3b      	adds	r3, r7, #4
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	001a      	movs	r2, r3
 800464e:	4b0d      	ldr	r3, [pc, #52]	; (8004684 <MEM_GetID+0xc0>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	18d2      	adds	r2, r2, r3
 8004654:	4b0b      	ldr	r3, [pc, #44]	; (8004684 <MEM_GetID+0xc0>)
 8004656:	601a      	str	r2, [r3, #0]
		GPIOB->ODR |= 1 << 9;                    			// set cs
 8004658:	4b07      	ldr	r3, [pc, #28]	; (8004678 <MEM_GetID+0xb4>)
 800465a:	695a      	ldr	r2, [r3, #20]
 800465c:	4b06      	ldr	r3, [pc, #24]	; (8004678 <MEM_GetID+0xb4>)
 800465e:	2180      	movs	r1, #128	; 0x80
 8004660:	0089      	lsls	r1, r1, #2
 8004662:	430a      	orrs	r2, r1
 8004664:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 8004666:	4b07      	ldr	r3, [pc, #28]	; (8004684 <MEM_GetID+0xc0>)
 8004668:	681b      	ldr	r3, [r3, #0]
	}
 800466a:	0018      	movs	r0, r3
 800466c:	46bd      	mov	sp, r7
 800466e:	b002      	add	sp, #8
 8004670:	bd80      	pop	{r7, pc}
 8004672:	46c0      	nop			; (mov r8, r8)
 8004674:	0800d8f0 	.word	0x0800d8f0
 8004678:	50000400 	.word	0x50000400
 800467c:	fffffdff 	.word	0xfffffdff
 8004680:	200001ac 	.word	0x200001ac
 8004684:	200002e4 	.word	0x200002e4

08004688 <squeak_generate>:
//			while(BFEN==0){};
//			GPIOC->ODR |= 1 << 6;	//set BF

	}
//=============================================================================================================
	void squeak_generate(void){
 8004688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
//			    uint16_t nsamples = sizeof(signal) / sizeof(signal[0]);
			    uint16_t k = 0;
 800468e:	230e      	movs	r3, #14
 8004690:	18fb      	adds	r3, r7, r3
 8004692:	2200      	movs	r2, #0
 8004694:	801a      	strh	r2, [r3, #0]
			    while(k < nsamples) {
 8004696:	e04a      	b.n	800472e <squeak_generate+0xa6>
			        double t = ((double)k/2.0)/((double)nsamples);
 8004698:	260e      	movs	r6, #14
 800469a:	19bb      	adds	r3, r7, r6
 800469c:	881b      	ldrh	r3, [r3, #0]
 800469e:	0018      	movs	r0, r3
 80046a0:	f7fd fc86 	bl	8001fb0 <__aeabi_ui2d>
 80046a4:	2200      	movs	r2, #0
 80046a6:	2380      	movs	r3, #128	; 0x80
 80046a8:	05db      	lsls	r3, r3, #23
 80046aa:	f7fc fa1b 	bl	8000ae4 <__aeabi_ddiv>
 80046ae:	0002      	movs	r2, r0
 80046b0:	000b      	movs	r3, r1
 80046b2:	0014      	movs	r4, r2
 80046b4:	001d      	movs	r5, r3
 80046b6:	4b24      	ldr	r3, [pc, #144]	; (8004748 <squeak_generate+0xc0>)
 80046b8:	881b      	ldrh	r3, [r3, #0]
 80046ba:	0018      	movs	r0, r3
 80046bc:	f7fd fc78 	bl	8001fb0 <__aeabi_ui2d>
 80046c0:	0002      	movs	r2, r0
 80046c2:	000b      	movs	r3, r1
 80046c4:	0020      	movs	r0, r4
 80046c6:	0029      	movs	r1, r5
 80046c8:	f7fc fa0c 	bl	8000ae4 <__aeabi_ddiv>
 80046cc:	0002      	movs	r2, r0
 80046ce:	000b      	movs	r3, r1
 80046d0:	603a      	str	r2, [r7, #0]
 80046d2:	607b      	str	r3, [r7, #4]
			       signal[k] = 32767*sin(100.0 * TAU * t); // left
 80046d4:	4a1d      	ldr	r2, [pc, #116]	; (800474c <squeak_generate+0xc4>)
 80046d6:	4b1e      	ldr	r3, [pc, #120]	; (8004750 <squeak_generate+0xc8>)
 80046d8:	6838      	ldr	r0, [r7, #0]
 80046da:	6879      	ldr	r1, [r7, #4]
 80046dc:	f7fc fe04 	bl	80012e8 <__aeabi_dmul>
 80046e0:	0002      	movs	r2, r0
 80046e2:	000b      	movs	r3, r1
 80046e4:	0010      	movs	r0, r2
 80046e6:	0019      	movs	r1, r3
 80046e8:	f008 f8e8 	bl	800c8bc <sin>
 80046ec:	2200      	movs	r2, #0
 80046ee:	4b19      	ldr	r3, [pc, #100]	; (8004754 <squeak_generate+0xcc>)
 80046f0:	f7fc fdfa 	bl	80012e8 <__aeabi_dmul>
 80046f4:	0002      	movs	r2, r0
 80046f6:	000b      	movs	r3, r1
 80046f8:	19b9      	adds	r1, r7, r6
 80046fa:	880c      	ldrh	r4, [r1, #0]
 80046fc:	0010      	movs	r0, r2
 80046fe:	0019      	movs	r1, r3
 8004700:	f7fd fbf0 	bl	8001ee4 <__aeabi_d2iz>
 8004704:	0003      	movs	r3, r0
 8004706:	b219      	sxth	r1, r3
 8004708:	4b13      	ldr	r3, [pc, #76]	; (8004758 <squeak_generate+0xd0>)
 800470a:	0062      	lsls	r2, r4, #1
 800470c:	52d1      	strh	r1, [r2, r3]
			       signal[k+1] = signal[k];
 800470e:	19bb      	adds	r3, r7, r6
 8004710:	8819      	ldrh	r1, [r3, #0]
 8004712:	19bb      	adds	r3, r7, r6
 8004714:	881b      	ldrh	r3, [r3, #0]
 8004716:	1c5a      	adds	r2, r3, #1
 8004718:	4b0f      	ldr	r3, [pc, #60]	; (8004758 <squeak_generate+0xd0>)
 800471a:	0049      	lsls	r1, r1, #1
 800471c:	5ec9      	ldrsh	r1, [r1, r3]
 800471e:	4b0e      	ldr	r3, [pc, #56]	; (8004758 <squeak_generate+0xd0>)
 8004720:	0052      	lsls	r2, r2, #1
 8004722:	52d1      	strh	r1, [r2, r3]
			        k += 2;
 8004724:	19bb      	adds	r3, r7, r6
 8004726:	19ba      	adds	r2, r7, r6
 8004728:	8812      	ldrh	r2, [r2, #0]
 800472a:	3202      	adds	r2, #2
 800472c:	801a      	strh	r2, [r3, #0]
			    while(k < nsamples) {
 800472e:	4b06      	ldr	r3, [pc, #24]	; (8004748 <squeak_generate+0xc0>)
 8004730:	881b      	ldrh	r3, [r3, #0]
 8004732:	220e      	movs	r2, #14
 8004734:	18ba      	adds	r2, r7, r2
 8004736:	8812      	ldrh	r2, [r2, #0]
 8004738:	429a      	cmp	r2, r3
 800473a:	d3ad      	bcc.n	8004698 <squeak_generate+0x10>
			    }
		}
 800473c:	46c0      	nop			; (mov r8, r8)
 800473e:	46c0      	nop			; (mov r8, r8)
 8004740:	46bd      	mov	sp, r7
 8004742:	b005      	add	sp, #20
 8004744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004746:	46c0      	nop			; (mov r8, r8)
 8004748:	20000062 	.word	0x20000062
 800474c:	59d5433b 	.word	0x59d5433b
 8004750:	4083a28c 	.word	0x4083a28c
 8004754:	40dfffc0 	.word	0x40dfffc0
 8004758:	2000032c 	.word	0x2000032c

0800475c <LIS3DHsendCMD>:
		HAL_Delay(500);
//		GPIOC->ODR |= 1 << 6;	//set BF
//		cmd2Execute=0;
	}
//=============================================================================================================
	void LIS3DHsendCMD(uint8_t reg, uint8_t data) {
 800475c:	b580      	push	{r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af02      	add	r7, sp, #8
 8004762:	0002      	movs	r2, r0
 8004764:	1dfb      	adds	r3, r7, #7
 8004766:	701a      	strb	r2, [r3, #0]
 8004768:	1dbb      	adds	r3, r7, #6
 800476a:	1c0a      	adds	r2, r1, #0
 800476c:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 800476e:	210c      	movs	r1, #12
 8004770:	187b      	adds	r3, r7, r1
 8004772:	1dfa      	adds	r2, r7, #7
 8004774:	7812      	ldrb	r2, [r2, #0]
 8004776:	701a      	strb	r2, [r3, #0]
 8004778:	187b      	adds	r3, r7, r1
 800477a:	1dba      	adds	r2, r7, #6
 800477c:	7812      	ldrb	r2, [r2, #0]
 800477e:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x32, buf, 2, 1000);	//32h - address for writing
 8004780:	187a      	adds	r2, r7, r1
 8004782:	4806      	ldr	r0, [pc, #24]	; (800479c <LIS3DHsendCMD+0x40>)
 8004784:	23fa      	movs	r3, #250	; 0xfa
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	2302      	movs	r3, #2
 800478c:	2132      	movs	r1, #50	; 0x32
 800478e:	f001 fd11 	bl	80061b4 <HAL_I2C_Master_Transmit>
	}
 8004792:	46c0      	nop			; (mov r8, r8)
 8004794:	46bd      	mov	sp, r7
 8004796:	b004      	add	sp, #16
 8004798:	bd80      	pop	{r7, pc}
 800479a:	46c0      	nop			; (mov r8, r8)
 800479c:	200000c0 	.word	0x200000c0

080047a0 <LIS3DHsetup>:
//	  xVal = buffer[0];
//	  yVal = buffer[1];
//	  zVal = buffer[2];
//	}
//=============================================================================================================
	void LIS3DHsetup(void){
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
		uint8_t CTRL_REG1_val=0x00;
 80047a6:	1dfb      	adds	r3, r7, #7
 80047a8:	2200      	movs	r2, #0
 80047aa:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG4_val=0x00;
 80047ac:	1dbb      	adds	r3, r7, #6
 80047ae:	2200      	movs	r2, #0
 80047b0:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG5_val=0x00;
 80047b2:	1d7b      	adds	r3, r7, #5
 80047b4:	2200      	movs	r2, #0
 80047b6:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG6_val=0x00;
 80047b8:	1d3b      	adds	r3, r7, #4
 80047ba:	2200      	movs	r2, #0
 80047bc:	701a      	strb	r2, [r3, #0]
		uint8_t FIFO_CTRL_REG_val=0x00;
 80047be:	1cfb      	adds	r3, r7, #3
 80047c0:	2200      	movs	r2, #0
 80047c2:	701a      	strb	r2, [r3, #0]
		uint8_t FIFO_SRC_REG_val=0x00;
 80047c4:	1cbb      	adds	r3, r7, #2
 80047c6:	2200      	movs	r2, #0
 80047c8:	701a      	strb	r2, [r3, #0]
		uint8_t INT_1_CFG_val=0x00;
 80047ca:	1c7b      	adds	r3, r7, #1
 80047cc:	2200      	movs	r2, #0
 80047ce:	701a      	strb	r2, [r3, #0]
		uint8_t INT_1_SRC_val=0x00;
 80047d0:	003b      	movs	r3, r7
 80047d2:	2200      	movs	r2, #0
 80047d4:	701a      	strb	r2, [r3, #0]

		LIS3DHsendCMD(CTRL_REG1,(CTRL_REG1_val|accelDataRate_25_Hz|Xen|Yen|Zen));//data rate selection
 80047d6:	1dfb      	adds	r3, r7, #7
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	2237      	movs	r2, #55	; 0x37
 80047dc:	4313      	orrs	r3, r2
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	0019      	movs	r1, r3
 80047e2:	2020      	movs	r0, #32
 80047e4:	f7ff ffba 	bl	800475c <LIS3DHsendCMD>
//		LIS3DHsendCMD(CTRL_REG2,);//HPFilter
//		LIS3DHsendCMD(CTRL_REG3,);
		LIS3DHsendCMD(CTRL_REG4,(CTRL_REG4_val|BDU|FULL_SCALE_2G|HR));
 80047e8:	1dbb      	adds	r3, r7, #6
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	227c      	movs	r2, #124	; 0x7c
 80047ee:	4252      	negs	r2, r2
 80047f0:	4313      	orrs	r3, r2
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	0019      	movs	r1, r3
 80047f6:	2023      	movs	r0, #35	; 0x23
 80047f8:	f7ff ffb0 	bl	800475c <LIS3DHsendCMD>
//		LIS3DHsendCMD(CTRL_REG6,);
//		LIS3DHsendCMD(FIFO_CTRL_REG,FIFO_CTRL_REG_val);	//	2B configured
//		LIS3DHsendCMD(FIFO_SRC_REG,FIFO_SRC_REG_val);	//	2B configured
//		LIS3DHsendCMD(INT_1_CFG,INT_1_CFG_val);	//	2B configured
//		LIS3DHsendCMD(INT_1_SRC_val,INT_1_SRC_val);	//	2B configured
	}
 80047fc:	46c0      	nop			; (mov r8, r8)
 80047fe:	46bd      	mov	sp, r7
 8004800:	b002      	add	sp, #8
 8004802:	bd80      	pop	{r7, pc}

08004804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004808:	46c0      	nop			; (mov r8, r8)
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
	...

08004810 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004816:	4b11      	ldr	r3, [pc, #68]	; (800485c <HAL_MspInit+0x4c>)
 8004818:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800481a:	4b10      	ldr	r3, [pc, #64]	; (800485c <HAL_MspInit+0x4c>)
 800481c:	2101      	movs	r1, #1
 800481e:	430a      	orrs	r2, r1
 8004820:	641a      	str	r2, [r3, #64]	; 0x40
 8004822:	4b0e      	ldr	r3, [pc, #56]	; (800485c <HAL_MspInit+0x4c>)
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	2201      	movs	r2, #1
 8004828:	4013      	ands	r3, r2
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800482e:	4b0b      	ldr	r3, [pc, #44]	; (800485c <HAL_MspInit+0x4c>)
 8004830:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004832:	4b0a      	ldr	r3, [pc, #40]	; (800485c <HAL_MspInit+0x4c>)
 8004834:	2180      	movs	r1, #128	; 0x80
 8004836:	0549      	lsls	r1, r1, #21
 8004838:	430a      	orrs	r2, r1
 800483a:	63da      	str	r2, [r3, #60]	; 0x3c
 800483c:	4b07      	ldr	r3, [pc, #28]	; (800485c <HAL_MspInit+0x4c>)
 800483e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004840:	2380      	movs	r3, #128	; 0x80
 8004842:	055b      	lsls	r3, r3, #21
 8004844:	4013      	ands	r3, r2
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 800484a:	2380      	movs	r3, #128	; 0x80
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	0018      	movs	r0, r3
 8004850:	f000 fc9a 	bl	8005188 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004854:	46c0      	nop			; (mov r8, r8)
 8004856:	46bd      	mov	sp, r7
 8004858:	b002      	add	sp, #8
 800485a:	bd80      	pop	{r7, pc}
 800485c:	40021000 	.word	0x40021000

08004860 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004860:	b590      	push	{r4, r7, lr}
 8004862:	b089      	sub	sp, #36	; 0x24
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004868:	240c      	movs	r4, #12
 800486a:	193b      	adds	r3, r7, r4
 800486c:	0018      	movs	r0, r3
 800486e:	2314      	movs	r3, #20
 8004870:	001a      	movs	r2, r3
 8004872:	2100      	movs	r1, #0
 8004874:	f008 f81a 	bl	800c8ac <memset>
  if(hcomp->Instance==COMP1)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a10      	ldr	r2, [pc, #64]	; (80048c0 <HAL_COMP_MspInit+0x60>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d11a      	bne.n	80048b8 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004882:	4b10      	ldr	r3, [pc, #64]	; (80048c4 <HAL_COMP_MspInit+0x64>)
 8004884:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004886:	4b0f      	ldr	r3, [pc, #60]	; (80048c4 <HAL_COMP_MspInit+0x64>)
 8004888:	2102      	movs	r1, #2
 800488a:	430a      	orrs	r2, r1
 800488c:	635a      	str	r2, [r3, #52]	; 0x34
 800488e:	4b0d      	ldr	r3, [pc, #52]	; (80048c4 <HAL_COMP_MspInit+0x64>)
 8004890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004892:	2202      	movs	r2, #2
 8004894:	4013      	ands	r3, r2
 8004896:	60bb      	str	r3, [r7, #8]
 8004898:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800489a:	193b      	adds	r3, r7, r4
 800489c:	2204      	movs	r2, #4
 800489e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048a0:	193b      	adds	r3, r7, r4
 80048a2:	2203      	movs	r2, #3
 80048a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a6:	193b      	adds	r3, r7, r4
 80048a8:	2200      	movs	r2, #0
 80048aa:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ac:	193b      	adds	r3, r7, r4
 80048ae:	4a06      	ldr	r2, [pc, #24]	; (80048c8 <HAL_COMP_MspInit+0x68>)
 80048b0:	0019      	movs	r1, r3
 80048b2:	0010      	movs	r0, r2
 80048b4:	f001 fa84 	bl	8005dc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 80048b8:	46c0      	nop			; (mov r8, r8)
 80048ba:	46bd      	mov	sp, r7
 80048bc:	b009      	add	sp, #36	; 0x24
 80048be:	bd90      	pop	{r4, r7, pc}
 80048c0:	40010200 	.word	0x40010200
 80048c4:	40021000 	.word	0x40021000
 80048c8:	50000400 	.word	0x50000400

080048cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048cc:	b590      	push	{r4, r7, lr}
 80048ce:	b097      	sub	sp, #92	; 0x5c
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048d4:	2344      	movs	r3, #68	; 0x44
 80048d6:	18fb      	adds	r3, r7, r3
 80048d8:	0018      	movs	r0, r3
 80048da:	2314      	movs	r3, #20
 80048dc:	001a      	movs	r2, r3
 80048de:	2100      	movs	r1, #0
 80048e0:	f007 ffe4 	bl	800c8ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048e4:	2410      	movs	r4, #16
 80048e6:	193b      	adds	r3, r7, r4
 80048e8:	0018      	movs	r0, r3
 80048ea:	2334      	movs	r3, #52	; 0x34
 80048ec:	001a      	movs	r2, r3
 80048ee:	2100      	movs	r1, #0
 80048f0:	f007 ffdc 	bl	800c8ac <memset>
  if(hi2c->Instance==I2C1)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a27      	ldr	r2, [pc, #156]	; (8004998 <HAL_I2C_MspInit+0xcc>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d147      	bne.n	800498e <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80048fe:	193b      	adds	r3, r7, r4
 8004900:	2220      	movs	r2, #32
 8004902:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004904:	193b      	adds	r3, r7, r4
 8004906:	2200      	movs	r2, #0
 8004908:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800490a:	193b      	adds	r3, r7, r4
 800490c:	0018      	movs	r0, r3
 800490e:	f003 fefb 	bl	8008708 <HAL_RCCEx_PeriphCLKConfig>
 8004912:	1e03      	subs	r3, r0, #0
 8004914:	d001      	beq.n	800491a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004916:	f7ff ff75 	bl	8004804 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800491a:	4b20      	ldr	r3, [pc, #128]	; (800499c <HAL_I2C_MspInit+0xd0>)
 800491c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800491e:	4b1f      	ldr	r3, [pc, #124]	; (800499c <HAL_I2C_MspInit+0xd0>)
 8004920:	2101      	movs	r1, #1
 8004922:	430a      	orrs	r2, r1
 8004924:	635a      	str	r2, [r3, #52]	; 0x34
 8004926:	4b1d      	ldr	r3, [pc, #116]	; (800499c <HAL_I2C_MspInit+0xd0>)
 8004928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800492a:	2201      	movs	r2, #1
 800492c:	4013      	ands	r3, r2
 800492e:	60fb      	str	r3, [r7, #12]
 8004930:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004932:	2144      	movs	r1, #68	; 0x44
 8004934:	187b      	adds	r3, r7, r1
 8004936:	22c0      	movs	r2, #192	; 0xc0
 8004938:	00d2      	lsls	r2, r2, #3
 800493a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800493c:	187b      	adds	r3, r7, r1
 800493e:	2212      	movs	r2, #18
 8004940:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004942:	187b      	adds	r3, r7, r1
 8004944:	2201      	movs	r2, #1
 8004946:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004948:	187b      	adds	r3, r7, r1
 800494a:	2200      	movs	r2, #0
 800494c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800494e:	187b      	adds	r3, r7, r1
 8004950:	2206      	movs	r2, #6
 8004952:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004954:	187a      	adds	r2, r7, r1
 8004956:	23a0      	movs	r3, #160	; 0xa0
 8004958:	05db      	lsls	r3, r3, #23
 800495a:	0011      	movs	r1, r2
 800495c:	0018      	movs	r0, r3
 800495e:	f001 fa2f 	bl	8005dc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004962:	4b0e      	ldr	r3, [pc, #56]	; (800499c <HAL_I2C_MspInit+0xd0>)
 8004964:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004966:	4b0d      	ldr	r3, [pc, #52]	; (800499c <HAL_I2C_MspInit+0xd0>)
 8004968:	2180      	movs	r1, #128	; 0x80
 800496a:	0389      	lsls	r1, r1, #14
 800496c:	430a      	orrs	r2, r1
 800496e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004970:	4b0a      	ldr	r3, [pc, #40]	; (800499c <HAL_I2C_MspInit+0xd0>)
 8004972:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004974:	2380      	movs	r3, #128	; 0x80
 8004976:	039b      	lsls	r3, r3, #14
 8004978:	4013      	ands	r3, r2
 800497a:	60bb      	str	r3, [r7, #8]
 800497c:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800497e:	2200      	movs	r2, #0
 8004980:	2100      	movs	r1, #0
 8004982:	2017      	movs	r0, #23
 8004984:	f000 ff22 	bl	80057cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8004988:	2017      	movs	r0, #23
 800498a:	f000 ff34 	bl	80057f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800498e:	46c0      	nop			; (mov r8, r8)
 8004990:	46bd      	mov	sp, r7
 8004992:	b017      	add	sp, #92	; 0x5c
 8004994:	bd90      	pop	{r4, r7, pc}
 8004996:	46c0      	nop			; (mov r8, r8)
 8004998:	40005400 	.word	0x40005400
 800499c:	40021000 	.word	0x40021000

080049a0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80049a0:	b590      	push	{r4, r7, lr}
 80049a2:	b099      	sub	sp, #100	; 0x64
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a8:	234c      	movs	r3, #76	; 0x4c
 80049aa:	18fb      	adds	r3, r7, r3
 80049ac:	0018      	movs	r0, r3
 80049ae:	2314      	movs	r3, #20
 80049b0:	001a      	movs	r2, r3
 80049b2:	2100      	movs	r1, #0
 80049b4:	f007 ff7a 	bl	800c8ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049b8:	2418      	movs	r4, #24
 80049ba:	193b      	adds	r3, r7, r4
 80049bc:	0018      	movs	r0, r3
 80049be:	2334      	movs	r3, #52	; 0x34
 80049c0:	001a      	movs	r2, r3
 80049c2:	2100      	movs	r1, #0
 80049c4:	f007 ff72 	bl	800c8ac <memset>
  if(hi2s->Instance==SPI1)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a4f      	ldr	r2, [pc, #316]	; (8004b0c <HAL_I2S_MspInit+0x16c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d000      	beq.n	80049d4 <HAL_I2S_MspInit+0x34>
 80049d2:	e097      	b.n	8004b04 <HAL_I2S_MspInit+0x164>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 80049d4:	193b      	adds	r3, r7, r4
 80049d6:	2280      	movs	r2, #128	; 0x80
 80049d8:	0112      	lsls	r2, r2, #4
 80049da:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 80049dc:	193b      	adds	r3, r7, r4
 80049de:	2200      	movs	r2, #0
 80049e0:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049e2:	193b      	adds	r3, r7, r4
 80049e4:	0018      	movs	r0, r3
 80049e6:	f003 fe8f 	bl	8008708 <HAL_RCCEx_PeriphCLKConfig>
 80049ea:	1e03      	subs	r3, r0, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80049ee:	f7ff ff09 	bl	8004804 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80049f2:	4b47      	ldr	r3, [pc, #284]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 80049f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049f6:	4b46      	ldr	r3, [pc, #280]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 80049f8:	2180      	movs	r1, #128	; 0x80
 80049fa:	0149      	lsls	r1, r1, #5
 80049fc:	430a      	orrs	r2, r1
 80049fe:	641a      	str	r2, [r3, #64]	; 0x40
 8004a00:	4b43      	ldr	r3, [pc, #268]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 8004a02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a04:	2380      	movs	r3, #128	; 0x80
 8004a06:	015b      	lsls	r3, r3, #5
 8004a08:	4013      	ands	r3, r2
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a0e:	4b40      	ldr	r3, [pc, #256]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 8004a10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a12:	4b3f      	ldr	r3, [pc, #252]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 8004a14:	2101      	movs	r1, #1
 8004a16:	430a      	orrs	r2, r1
 8004a18:	635a      	str	r2, [r3, #52]	; 0x34
 8004a1a:	4b3d      	ldr	r3, [pc, #244]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 8004a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a1e:	2201      	movs	r2, #1
 8004a20:	4013      	ands	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]
 8004a24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a26:	4b3a      	ldr	r3, [pc, #232]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 8004a28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a2a:	4b39      	ldr	r3, [pc, #228]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 8004a2c:	2102      	movs	r1, #2
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	635a      	str	r2, [r3, #52]	; 0x34
 8004a32:	4b37      	ldr	r3, [pc, #220]	; (8004b10 <HAL_I2S_MspInit+0x170>)
 8004a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a36:	2202      	movs	r2, #2
 8004a38:	4013      	ands	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004a3e:	214c      	movs	r1, #76	; 0x4c
 8004a40:	187b      	adds	r3, r7, r1
 8004a42:	2280      	movs	r2, #128	; 0x80
 8004a44:	0212      	lsls	r2, r2, #8
 8004a46:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a48:	000c      	movs	r4, r1
 8004a4a:	193b      	adds	r3, r7, r4
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a50:	193b      	adds	r3, r7, r4
 8004a52:	2201      	movs	r2, #1
 8004a54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a56:	193b      	adds	r3, r7, r4
 8004a58:	2203      	movs	r2, #3
 8004a5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004a5c:	193b      	adds	r3, r7, r4
 8004a5e:	2200      	movs	r2, #0
 8004a60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a62:	193a      	adds	r2, r7, r4
 8004a64:	23a0      	movs	r3, #160	; 0xa0
 8004a66:	05db      	lsls	r3, r3, #23
 8004a68:	0011      	movs	r1, r2
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f001 f9a8 	bl	8005dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004a70:	0021      	movs	r1, r4
 8004a72:	187b      	adds	r3, r7, r1
 8004a74:	2238      	movs	r2, #56	; 0x38
 8004a76:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a78:	187b      	adds	r3, r7, r1
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a7e:	187b      	adds	r3, r7, r1
 8004a80:	2201      	movs	r2, #1
 8004a82:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a84:	187b      	adds	r3, r7, r1
 8004a86:	2203      	movs	r2, #3
 8004a88:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004a8a:	187b      	adds	r3, r7, r1
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a90:	187b      	adds	r3, r7, r1
 8004a92:	4a20      	ldr	r2, [pc, #128]	; (8004b14 <HAL_I2S_MspInit+0x174>)
 8004a94:	0019      	movs	r1, r3
 8004a96:	0010      	movs	r0, r2
 8004a98:	f001 f992 	bl	8005dc0 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8004a9c:	4b1e      	ldr	r3, [pc, #120]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004a9e:	4a1f      	ldr	r2, [pc, #124]	; (8004b1c <HAL_I2S_MspInit+0x17c>)
 8004aa0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8004aa2:	4b1d      	ldr	r3, [pc, #116]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004aa4:	2211      	movs	r2, #17
 8004aa6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004aa8:	4b1b      	ldr	r3, [pc, #108]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004aaa:	2210      	movs	r2, #16
 8004aac:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004aae:	4b1a      	ldr	r3, [pc, #104]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ab4:	4b18      	ldr	r3, [pc, #96]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004ab6:	2280      	movs	r2, #128	; 0x80
 8004ab8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004aba:	4b17      	ldr	r3, [pc, #92]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004abc:	2280      	movs	r2, #128	; 0x80
 8004abe:	0052      	lsls	r2, r2, #1
 8004ac0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004ac2:	4b15      	ldr	r3, [pc, #84]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004ac4:	2280      	movs	r2, #128	; 0x80
 8004ac6:	00d2      	lsls	r2, r2, #3
 8004ac8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004aca:	4b13      	ldr	r3, [pc, #76]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004ad0:	4b11      	ldr	r3, [pc, #68]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004ad2:	22c0      	movs	r2, #192	; 0xc0
 8004ad4:	0192      	lsls	r2, r2, #6
 8004ad6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004ad8:	4b0f      	ldr	r3, [pc, #60]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004ada:	0018      	movs	r0, r3
 8004adc:	f000 fea8 	bl	8005830 <HAL_DMA_Init>
 8004ae0:	1e03      	subs	r3, r0, #0
 8004ae2:	d001      	beq.n	8004ae8 <HAL_I2S_MspInit+0x148>
    {
      Error_Handler();
 8004ae4:	f7ff fe8e 	bl	8004804 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a0b      	ldr	r2, [pc, #44]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004aec:	62da      	str	r2, [r3, #44]	; 0x2c
 8004aee:	4b0a      	ldr	r3, [pc, #40]	; (8004b18 <HAL_I2S_MspInit+0x178>)
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004af4:	2200      	movs	r2, #0
 8004af6:	2100      	movs	r1, #0
 8004af8:	2019      	movs	r0, #25
 8004afa:	f000 fe67 	bl	80057cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004afe:	2019      	movs	r0, #25
 8004b00:	f000 fe79 	bl	80057f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004b04:	46c0      	nop			; (mov r8, r8)
 8004b06:	46bd      	mov	sp, r7
 8004b08:	b019      	add	sp, #100	; 0x64
 8004b0a:	bd90      	pop	{r4, r7, pc}
 8004b0c:	40013000 	.word	0x40013000
 8004b10:	40021000 	.word	0x40021000
 8004b14:	50000400 	.word	0x50000400
 8004b18:	20000150 	.word	0x20000150
 8004b1c:	40020008 	.word	0x40020008

08004b20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b20:	b590      	push	{r4, r7, lr}
 8004b22:	b08b      	sub	sp, #44	; 0x2c
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b28:	2414      	movs	r4, #20
 8004b2a:	193b      	adds	r3, r7, r4
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	2314      	movs	r3, #20
 8004b30:	001a      	movs	r2, r3
 8004b32:	2100      	movs	r1, #0
 8004b34:	f007 feba 	bl	800c8ac <memset>
  if(hspi->Instance==SPI2)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a2a      	ldr	r2, [pc, #168]	; (8004be8 <HAL_SPI_MspInit+0xc8>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d14d      	bne.n	8004bde <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004b42:	4b2a      	ldr	r3, [pc, #168]	; (8004bec <HAL_SPI_MspInit+0xcc>)
 8004b44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b46:	4b29      	ldr	r3, [pc, #164]	; (8004bec <HAL_SPI_MspInit+0xcc>)
 8004b48:	2180      	movs	r1, #128	; 0x80
 8004b4a:	01c9      	lsls	r1, r1, #7
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b50:	4b26      	ldr	r3, [pc, #152]	; (8004bec <HAL_SPI_MspInit+0xcc>)
 8004b52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b54:	2380      	movs	r3, #128	; 0x80
 8004b56:	01db      	lsls	r3, r3, #7
 8004b58:	4013      	ands	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b5e:	4b23      	ldr	r3, [pc, #140]	; (8004bec <HAL_SPI_MspInit+0xcc>)
 8004b60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b62:	4b22      	ldr	r3, [pc, #136]	; (8004bec <HAL_SPI_MspInit+0xcc>)
 8004b64:	2102      	movs	r1, #2
 8004b66:	430a      	orrs	r2, r1
 8004b68:	635a      	str	r2, [r3, #52]	; 0x34
 8004b6a:	4b20      	ldr	r3, [pc, #128]	; (8004bec <HAL_SPI_MspInit+0xcc>)
 8004b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b6e:	2202      	movs	r2, #2
 8004b70:	4013      	ands	r3, r2
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004b76:	193b      	adds	r3, r7, r4
 8004b78:	2240      	movs	r2, #64	; 0x40
 8004b7a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b7c:	193b      	adds	r3, r7, r4
 8004b7e:	2202      	movs	r2, #2
 8004b80:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b82:	193b      	adds	r3, r7, r4
 8004b84:	2201      	movs	r2, #1
 8004b86:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b88:	193b      	adds	r3, r7, r4
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8004b8e:	193b      	adds	r3, r7, r4
 8004b90:	2204      	movs	r2, #4
 8004b92:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b94:	193b      	adds	r3, r7, r4
 8004b96:	4a16      	ldr	r2, [pc, #88]	; (8004bf0 <HAL_SPI_MspInit+0xd0>)
 8004b98:	0019      	movs	r1, r3
 8004b9a:	0010      	movs	r0, r2
 8004b9c:	f001 f910 	bl	8005dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004ba0:	0021      	movs	r1, r4
 8004ba2:	187b      	adds	r3, r7, r1
 8004ba4:	22c0      	movs	r2, #192	; 0xc0
 8004ba6:	0052      	lsls	r2, r2, #1
 8004ba8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004baa:	187b      	adds	r3, r7, r1
 8004bac:	2202      	movs	r2, #2
 8004bae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bb0:	187b      	adds	r3, r7, r1
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bb6:	187b      	adds	r3, r7, r1
 8004bb8:	2200      	movs	r2, #0
 8004bba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8004bbc:	187b      	adds	r3, r7, r1
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bc2:	187b      	adds	r3, r7, r1
 8004bc4:	4a0a      	ldr	r2, [pc, #40]	; (8004bf0 <HAL_SPI_MspInit+0xd0>)
 8004bc6:	0019      	movs	r1, r3
 8004bc8:	0010      	movs	r0, r2
 8004bca:	f001 f8f9 	bl	8005dc0 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004bce:	2200      	movs	r2, #0
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	201a      	movs	r0, #26
 8004bd4:	f000 fdfa 	bl	80057cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004bd8:	201a      	movs	r0, #26
 8004bda:	f000 fe0c 	bl	80057f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004bde:	46c0      	nop			; (mov r8, r8)
 8004be0:	46bd      	mov	sp, r7
 8004be2:	b00b      	add	sp, #44	; 0x2c
 8004be4:	bd90      	pop	{r4, r7, pc}
 8004be6:	46c0      	nop			; (mov r8, r8)
 8004be8:	40003800 	.word	0x40003800
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	50000400 	.word	0x50000400

08004bf4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004bf4:	b590      	push	{r4, r7, lr}
 8004bf6:	b091      	sub	sp, #68	; 0x44
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bfc:	240c      	movs	r4, #12
 8004bfe:	193b      	adds	r3, r7, r4
 8004c00:	0018      	movs	r0, r3
 8004c02:	2334      	movs	r3, #52	; 0x34
 8004c04:	001a      	movs	r2, r3
 8004c06:	2100      	movs	r1, #0
 8004c08:	f007 fe50 	bl	800c8ac <memset>
  if(htim_base->Instance==TIM1)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a11      	ldr	r2, [pc, #68]	; (8004c58 <HAL_TIM_Base_MspInit+0x64>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d11c      	bne.n	8004c50 <HAL_TIM_Base_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8004c16:	193b      	adds	r3, r7, r4
 8004c18:	2280      	movs	r2, #128	; 0x80
 8004c1a:	0392      	lsls	r2, r2, #14
 8004c1c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8004c1e:	193b      	adds	r3, r7, r4
 8004c20:	2200      	movs	r2, #0
 8004c22:	629a      	str	r2, [r3, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c24:	193b      	adds	r3, r7, r4
 8004c26:	0018      	movs	r0, r3
 8004c28:	f003 fd6e 	bl	8008708 <HAL_RCCEx_PeriphCLKConfig>
 8004c2c:	1e03      	subs	r3, r0, #0
 8004c2e:	d001      	beq.n	8004c34 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8004c30:	f7ff fde8 	bl	8004804 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004c34:	4b09      	ldr	r3, [pc, #36]	; (8004c5c <HAL_TIM_Base_MspInit+0x68>)
 8004c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c38:	4b08      	ldr	r3, [pc, #32]	; (8004c5c <HAL_TIM_Base_MspInit+0x68>)
 8004c3a:	2180      	movs	r1, #128	; 0x80
 8004c3c:	0109      	lsls	r1, r1, #4
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	641a      	str	r2, [r3, #64]	; 0x40
 8004c42:	4b06      	ldr	r3, [pc, #24]	; (8004c5c <HAL_TIM_Base_MspInit+0x68>)
 8004c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c46:	2380      	movs	r3, #128	; 0x80
 8004c48:	011b      	lsls	r3, r3, #4
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	60bb      	str	r3, [r7, #8]
 8004c4e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004c50:	46c0      	nop			; (mov r8, r8)
 8004c52:	46bd      	mov	sp, r7
 8004c54:	b011      	add	sp, #68	; 0x44
 8004c56:	bd90      	pop	{r4, r7, pc}
 8004c58:	40012c00 	.word	0x40012c00
 8004c5c:	40021000 	.word	0x40021000

08004c60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004c60:	b590      	push	{r4, r7, lr}
 8004c62:	b089      	sub	sp, #36	; 0x24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c68:	240c      	movs	r4, #12
 8004c6a:	193b      	adds	r3, r7, r4
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	2314      	movs	r3, #20
 8004c70:	001a      	movs	r2, r3
 8004c72:	2100      	movs	r1, #0
 8004c74:	f007 fe1a 	bl	800c8ac <memset>
  if(htim->Instance==TIM1)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a15      	ldr	r2, [pc, #84]	; (8004cd4 <HAL_TIM_MspPostInit+0x74>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d123      	bne.n	8004cca <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c82:	4b15      	ldr	r3, [pc, #84]	; (8004cd8 <HAL_TIM_MspPostInit+0x78>)
 8004c84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c86:	4b14      	ldr	r3, [pc, #80]	; (8004cd8 <HAL_TIM_MspPostInit+0x78>)
 8004c88:	2101      	movs	r1, #1
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	635a      	str	r2, [r3, #52]	; 0x34
 8004c8e:	4b12      	ldr	r3, [pc, #72]	; (8004cd8 <HAL_TIM_MspPostInit+0x78>)
 8004c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c92:	2201      	movs	r2, #1
 8004c94:	4013      	ands	r3, r2
 8004c96:	60bb      	str	r3, [r7, #8]
 8004c98:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004c9a:	193b      	adds	r3, r7, r4
 8004c9c:	2280      	movs	r2, #128	; 0x80
 8004c9e:	0052      	lsls	r2, r2, #1
 8004ca0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ca2:	0021      	movs	r1, r4
 8004ca4:	187b      	adds	r3, r7, r1
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004caa:	187b      	adds	r3, r7, r1
 8004cac:	2202      	movs	r2, #2
 8004cae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cb0:	187b      	adds	r3, r7, r1
 8004cb2:	2203      	movs	r2, #3
 8004cb4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004cb6:	187b      	adds	r3, r7, r1
 8004cb8:	2202      	movs	r2, #2
 8004cba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cbc:	187a      	adds	r2, r7, r1
 8004cbe:	23a0      	movs	r3, #160	; 0xa0
 8004cc0:	05db      	lsls	r3, r3, #23
 8004cc2:	0011      	movs	r1, r2
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f001 f87b 	bl	8005dc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004cca:	46c0      	nop			; (mov r8, r8)
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	b009      	add	sp, #36	; 0x24
 8004cd0:	bd90      	pop	{r4, r7, pc}
 8004cd2:	46c0      	nop			; (mov r8, r8)
 8004cd4:	40012c00 	.word	0x40012c00
 8004cd8:	40021000 	.word	0x40021000

08004cdc <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8004cdc:	b590      	push	{r4, r7, lr}
 8004cde:	b08b      	sub	sp, #44	; 0x2c
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ce4:	2414      	movs	r4, #20
 8004ce6:	193b      	adds	r3, r7, r4
 8004ce8:	0018      	movs	r0, r3
 8004cea:	2314      	movs	r3, #20
 8004cec:	001a      	movs	r2, r3
 8004cee:	2100      	movs	r1, #0
 8004cf0:	f007 fddc 	bl	800c8ac <memset>
  if(husart->Instance==USART3)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a30      	ldr	r2, [pc, #192]	; (8004dbc <HAL_USART_MspInit+0xe0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d159      	bne.n	8004db2 <HAL_USART_MspInit+0xd6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004cfe:	4b30      	ldr	r3, [pc, #192]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d02:	4b2f      	ldr	r3, [pc, #188]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d04:	2180      	movs	r1, #128	; 0x80
 8004d06:	02c9      	lsls	r1, r1, #11
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8004d0c:	4b2c      	ldr	r3, [pc, #176]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d10:	2380      	movs	r3, #128	; 0x80
 8004d12:	02db      	lsls	r3, r3, #11
 8004d14:	4013      	ands	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]
 8004d18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d1a:	4b29      	ldr	r3, [pc, #164]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d1e:	4b28      	ldr	r3, [pc, #160]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d20:	2101      	movs	r1, #1
 8004d22:	430a      	orrs	r2, r1
 8004d24:	635a      	str	r2, [r3, #52]	; 0x34
 8004d26:	4b26      	ldr	r3, [pc, #152]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d32:	4b23      	ldr	r3, [pc, #140]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d36:	4b22      	ldr	r3, [pc, #136]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d38:	2102      	movs	r1, #2
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	635a      	str	r2, [r3, #52]	; 0x34
 8004d3e:	4b20      	ldr	r3, [pc, #128]	; (8004dc0 <HAL_USART_MspInit+0xe4>)
 8004d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d42:	2202      	movs	r2, #2
 8004d44:	4013      	ands	r3, r2
 8004d46:	60bb      	str	r3, [r7, #8]
 8004d48:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004d4a:	193b      	adds	r3, r7, r4
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d50:	193b      	adds	r3, r7, r4
 8004d52:	2202      	movs	r2, #2
 8004d54:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d56:	193b      	adds	r3, r7, r4
 8004d58:	2200      	movs	r2, #0
 8004d5a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d5c:	193b      	adds	r3, r7, r4
 8004d5e:	2203      	movs	r2, #3
 8004d60:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004d62:	193b      	adds	r3, r7, r4
 8004d64:	2204      	movs	r2, #4
 8004d66:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d68:	193a      	adds	r2, r7, r4
 8004d6a:	23a0      	movs	r3, #160	; 0xa0
 8004d6c:	05db      	lsls	r3, r3, #23
 8004d6e:	0011      	movs	r1, r2
 8004d70:	0018      	movs	r0, r3
 8004d72:	f001 f825 	bl	8005dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004d76:	0021      	movs	r1, r4
 8004d78:	187b      	adds	r3, r7, r1
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d7e:	187b      	adds	r3, r7, r1
 8004d80:	2202      	movs	r2, #2
 8004d82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d84:	187b      	adds	r3, r7, r1
 8004d86:	2200      	movs	r2, #0
 8004d88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d8a:	187b      	adds	r3, r7, r1
 8004d8c:	2203      	movs	r2, #3
 8004d8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8004d90:	187b      	adds	r3, r7, r1
 8004d92:	2204      	movs	r2, #4
 8004d94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d96:	187b      	adds	r3, r7, r1
 8004d98:	4a0a      	ldr	r2, [pc, #40]	; (8004dc4 <HAL_USART_MspInit+0xe8>)
 8004d9a:	0019      	movs	r1, r3
 8004d9c:	0010      	movs	r0, r2
 8004d9e:	f001 f80f 	bl	8005dc0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 8004da2:	2200      	movs	r2, #0
 8004da4:	2100      	movs	r1, #0
 8004da6:	201d      	movs	r0, #29
 8004da8:	f000 fd10 	bl	80057cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 8004dac:	201d      	movs	r0, #29
 8004dae:	f000 fd22 	bl	80057f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004db2:	46c0      	nop			; (mov r8, r8)
 8004db4:	46bd      	mov	sp, r7
 8004db6:	b00b      	add	sp, #44	; 0x2c
 8004db8:	bd90      	pop	{r4, r7, pc}
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	40004800 	.word	0x40004800
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	50000400 	.word	0x50000400

08004dc8 <LL_USART_IsActiveFlag_FE>:
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	69db      	ldr	r3, [r3, #28]
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d101      	bne.n	8004de0 <LL_USART_IsActiveFlag_FE+0x18>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e000      	b.n	8004de2 <LL_USART_IsActiveFlag_FE+0x1a>
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	0018      	movs	r0, r3
 8004de4:	46bd      	mov	sp, r7
 8004de6:	b002      	add	sp, #8
 8004de8:	bd80      	pop	{r7, pc}

08004dea <LL_USART_IsActiveFlag_NE>:
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b082      	sub	sp, #8
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	2204      	movs	r2, #4
 8004df8:	4013      	ands	r3, r2
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d101      	bne.n	8004e02 <LL_USART_IsActiveFlag_NE+0x18>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e000      	b.n	8004e04 <LL_USART_IsActiveFlag_NE+0x1a>
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	0018      	movs	r0, r3
 8004e06:	46bd      	mov	sp, r7
 8004e08:	b002      	add	sp, #8
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <LL_USART_IsActiveFlag_ORE>:
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	2208      	movs	r2, #8
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	2b08      	cmp	r3, #8
 8004e1e:	d101      	bne.n	8004e24 <LL_USART_IsActiveFlag_ORE+0x18>
 8004e20:	2301      	movs	r3, #1
 8004e22:	e000      	b.n	8004e26 <LL_USART_IsActiveFlag_ORE+0x1a>
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	0018      	movs	r0, r3
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	b002      	add	sp, #8
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b082      	sub	sp, #8
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	2b20      	cmp	r3, #32
 8004e40:	d101      	bne.n	8004e46 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8004e42:	2301      	movs	r3, #1
 8004e44:	e000      	b.n	8004e48 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	0018      	movs	r0, r3
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	b002      	add	sp, #8
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	4013      	ands	r3, r2
 8004e60:	2b20      	cmp	r3, #32
 8004e62:	d101      	bne.n	8004e68 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8004e64:	2301      	movs	r3, #1
 8004e66:	e000      	b.n	8004e6a <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	b002      	add	sp, #8
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004e76:	46c0      	nop			; (mov r8, r8)
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e80:	e7fe      	b.n	8004e80 <HardFault_Handler+0x4>

08004e82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004e86:	46c0      	nop			; (mov r8, r8)
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e90:	46c0      	nop			; (mov r8, r8)
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e9a:	f000 f935 	bl	8005108 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004ea8:	4b03      	ldr	r3, [pc, #12]	; (8004eb8 <DMA1_Channel1_IRQHandler+0x14>)
 8004eaa:	0018      	movs	r0, r3
 8004eac:	f000 fe3a 	bl	8005b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004eb0:	46c0      	nop			; (mov r8, r8)
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	46c0      	nop			; (mov r8, r8)
 8004eb8:	20000150 	.word	0x20000150

08004ebc <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8004ec0:	4b09      	ldr	r3, [pc, #36]	; (8004ee8 <I2C1_IRQHandler+0x2c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	23e0      	movs	r3, #224	; 0xe0
 8004ec8:	00db      	lsls	r3, r3, #3
 8004eca:	4013      	ands	r3, r2
 8004ecc:	d004      	beq.n	8004ed8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8004ece:	4b06      	ldr	r3, [pc, #24]	; (8004ee8 <I2C1_IRQHandler+0x2c>)
 8004ed0:	0018      	movs	r0, r3
 8004ed2:	f001 fa91 	bl	80063f8 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8004ed6:	e003      	b.n	8004ee0 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8004ed8:	4b03      	ldr	r3, [pc, #12]	; (8004ee8 <I2C1_IRQHandler+0x2c>)
 8004eda:	0018      	movs	r0, r3
 8004edc:	f001 fa72 	bl	80063c4 <HAL_I2C_EV_IRQHandler>
}
 8004ee0:	46c0      	nop			; (mov r8, r8)
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	46c0      	nop			; (mov r8, r8)
 8004ee8:	200000c0 	.word	0x200000c0

08004eec <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8004ef0:	4b03      	ldr	r3, [pc, #12]	; (8004f00 <SPI1_IRQHandler+0x14>)
 8004ef2:	0018      	movs	r0, r3
 8004ef4:	f002 fd8c 	bl	8007a10 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004ef8:	46c0      	nop			; (mov r8, r8)
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	46c0      	nop			; (mov r8, r8)
 8004f00:	20000114 	.word	0x20000114

08004f04 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004f08:	4b03      	ldr	r3, [pc, #12]	; (8004f18 <SPI2_IRQHandler+0x14>)
 8004f0a:	0018      	movs	r0, r3
 8004f0c:	f004 fe2a 	bl	8009b64 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004f10:	46c0      	nop			; (mov r8, r8)
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	46c0      	nop			; (mov r8, r8)
 8004f18:	200001ac 	.word	0x200001ac

08004f1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 8004f20:	4b25      	ldr	r3, [pc, #148]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f22:	6a1a      	ldr	r2, [r3, #32]
 8004f24:	4b24      	ldr	r3, [pc, #144]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f26:	2108      	movs	r1, #8
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 8004f2c:	4b22      	ldr	r3, [pc, #136]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f2e:	6a1a      	ldr	r2, [r3, #32]
 8004f30:	4b21      	ldr	r3, [pc, #132]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f32:	2102      	movs	r1, #2
 8004f34:	430a      	orrs	r2, r1
 8004f36:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 8004f38:	4b1f      	ldr	r3, [pc, #124]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f3a:	6a1a      	ldr	r2, [r3, #32]
 8004f3c:	4b1e      	ldr	r3, [pc, #120]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f3e:	2104      	movs	r1, #4
 8004f40:	430a      	orrs	r2, r1
 8004f42:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 8004f44:	4b1c      	ldr	r3, [pc, #112]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f46:	0018      	movs	r0, r3
 8004f48:	f7ff ff71 	bl	8004e2e <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8004f4c:	1e03      	subs	r3, r0, #0
 8004f4e:	d009      	beq.n	8004f64 <USART2_IRQHandler+0x48>
 8004f50:	4b19      	ldr	r3, [pc, #100]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f52:	0018      	movs	r0, r3
 8004f54:	f7ff ff7c 	bl	8004e50 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8004f58:	1e03      	subs	r3, r0, #0
 8004f5a:	d003      	beq.n	8004f64 <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 8004f5c:	f7fe f816 	bl	8002f8c <USART2_RX_Callback>
	  {
 8004f60:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004f62:	e025      	b.n	8004fb0 <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 8004f64:	4b14      	ldr	r3, [pc, #80]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f66:	6a1a      	ldr	r2, [r3, #32]
 8004f68:	4b13      	ldr	r3, [pc, #76]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f6a:	2108      	movs	r1, #8
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 8004f70:	4b11      	ldr	r3, [pc, #68]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f72:	0018      	movs	r0, r3
 8004f74:	f7ff ff4a 	bl	8004e0c <LL_USART_IsActiveFlag_ORE>
 8004f78:	1e03      	subs	r3, r0, #0
 8004f7a:	d008      	beq.n	8004f8e <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 8004f7c:	4b0e      	ldr	r3, [pc, #56]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f7e:	6a1a      	ldr	r2, [r3, #32]
 8004f80:	4b0d      	ldr	r3, [pc, #52]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f82:	2108      	movs	r1, #8
 8004f84:	430a      	orrs	r2, r1
 8004f86:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 8004f88:	4b0b      	ldr	r3, [pc, #44]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8004f8c:	e010      	b.n	8004fb0 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 8004f8e:	4b0a      	ldr	r3, [pc, #40]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f90:	0018      	movs	r0, r3
 8004f92:	f7ff ff19 	bl	8004dc8 <LL_USART_IsActiveFlag_FE>
 8004f96:	1e03      	subs	r3, r0, #0
 8004f98:	d002      	beq.n	8004fa0 <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 8004f9a:	4b07      	ldr	r3, [pc, #28]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8004f9e:	e007      	b.n	8004fb0 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 8004fa0:	4b05      	ldr	r3, [pc, #20]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004fa2:	0018      	movs	r0, r3
 8004fa4:	f7ff ff21 	bl	8004dea <LL_USART_IsActiveFlag_NE>
 8004fa8:	1e03      	subs	r3, r0, #0
 8004faa:	d001      	beq.n	8004fb0 <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 8004fac:	4b02      	ldr	r3, [pc, #8]	; (8004fb8 <USART2_IRQHandler+0x9c>)
 8004fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8004fb0:	46c0      	nop			; (mov r8, r8)
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	46c0      	nop			; (mov r8, r8)
 8004fb8:	40004400 	.word	0x40004400

08004fbc <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 8004fc0:	4b03      	ldr	r3, [pc, #12]	; (8004fd0 <USART3_4_LPUART1_IRQHandler+0x14>)
 8004fc2:	0018      	movs	r0, r3
 8004fc4:	f006 fb08 	bl	800b5d8 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 8004fc8:	46c0      	nop			; (mov r8, r8)
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	46c0      	nop			; (mov r8, r8)
 8004fd0:	2000025c 	.word	0x2000025c

08004fd4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004fd8:	46c0      	nop			; (mov r8, r8)
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
	...

08004fe0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004fe0:	480d      	ldr	r0, [pc, #52]	; (8005018 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004fe2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004fe4:	f7ff fff6 	bl	8004fd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004fe8:	480c      	ldr	r0, [pc, #48]	; (800501c <LoopForever+0x6>)
  ldr r1, =_edata
 8004fea:	490d      	ldr	r1, [pc, #52]	; (8005020 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004fec:	4a0d      	ldr	r2, [pc, #52]	; (8005024 <LoopForever+0xe>)
  movs r3, #0
 8004fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ff0:	e002      	b.n	8004ff8 <LoopCopyDataInit>

08004ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ff6:	3304      	adds	r3, #4

08004ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ffc:	d3f9      	bcc.n	8004ff2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ffe:	4a0a      	ldr	r2, [pc, #40]	; (8005028 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005000:	4c0a      	ldr	r4, [pc, #40]	; (800502c <LoopForever+0x16>)
  movs r3, #0
 8005002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005004:	e001      	b.n	800500a <LoopFillZerobss>

08005006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005008:	3204      	adds	r2, #4

0800500a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800500a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800500c:	d3fb      	bcc.n	8005006 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800500e:	f007 fc29 	bl	800c864 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005012:	f7fd f9e1 	bl	80023d8 <main>

08005016 <LoopForever>:

LoopForever:
  b LoopForever
 8005016:	e7fe      	b.n	8005016 <LoopForever>
  ldr   r0, =_estack
 8005018:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800501c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005020:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8005024:	08011958 	.word	0x08011958
  ldr r2, =_sbss
 8005028:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800502c:	2000333c 	.word	0x2000333c

08005030 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005030:	e7fe      	b.n	8005030 <ADC1_COMP_IRQHandler>
	...

08005034 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800503a:	1dfb      	adds	r3, r7, #7
 800503c:	2200      	movs	r2, #0
 800503e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005040:	4b0b      	ldr	r3, [pc, #44]	; (8005070 <HAL_Init+0x3c>)
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	4b0a      	ldr	r3, [pc, #40]	; (8005070 <HAL_Init+0x3c>)
 8005046:	2180      	movs	r1, #128	; 0x80
 8005048:	0049      	lsls	r1, r1, #1
 800504a:	430a      	orrs	r2, r1
 800504c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800504e:	2000      	movs	r0, #0
 8005050:	f000 f810 	bl	8005074 <HAL_InitTick>
 8005054:	1e03      	subs	r3, r0, #0
 8005056:	d003      	beq.n	8005060 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005058:	1dfb      	adds	r3, r7, #7
 800505a:	2201      	movs	r2, #1
 800505c:	701a      	strb	r2, [r3, #0]
 800505e:	e001      	b.n	8005064 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005060:	f7ff fbd6 	bl	8004810 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005064:	1dfb      	adds	r3, r7, #7
 8005066:	781b      	ldrb	r3, [r3, #0]
}
 8005068:	0018      	movs	r0, r3
 800506a:	46bd      	mov	sp, r7
 800506c:	b002      	add	sp, #8
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40022000 	.word	0x40022000

08005074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005074:	b590      	push	{r4, r7, lr}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800507c:	230f      	movs	r3, #15
 800507e:	18fb      	adds	r3, r7, r3
 8005080:	2200      	movs	r2, #0
 8005082:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8005084:	4b1d      	ldr	r3, [pc, #116]	; (80050fc <HAL_InitTick+0x88>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d02b      	beq.n	80050e4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800508c:	4b1c      	ldr	r3, [pc, #112]	; (8005100 <HAL_InitTick+0x8c>)
 800508e:	681c      	ldr	r4, [r3, #0]
 8005090:	4b1a      	ldr	r3, [pc, #104]	; (80050fc <HAL_InitTick+0x88>)
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	0019      	movs	r1, r3
 8005096:	23fa      	movs	r3, #250	; 0xfa
 8005098:	0098      	lsls	r0, r3, #2
 800509a:	f7fb f833 	bl	8000104 <__udivsi3>
 800509e:	0003      	movs	r3, r0
 80050a0:	0019      	movs	r1, r3
 80050a2:	0020      	movs	r0, r4
 80050a4:	f7fb f82e 	bl	8000104 <__udivsi3>
 80050a8:	0003      	movs	r3, r0
 80050aa:	0018      	movs	r0, r3
 80050ac:	f000 fbb3 	bl	8005816 <HAL_SYSTICK_Config>
 80050b0:	1e03      	subs	r3, r0, #0
 80050b2:	d112      	bne.n	80050da <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b03      	cmp	r3, #3
 80050b8:	d80a      	bhi.n	80050d0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050ba:	6879      	ldr	r1, [r7, #4]
 80050bc:	2301      	movs	r3, #1
 80050be:	425b      	negs	r3, r3
 80050c0:	2200      	movs	r2, #0
 80050c2:	0018      	movs	r0, r3
 80050c4:	f000 fb82 	bl	80057cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80050c8:	4b0e      	ldr	r3, [pc, #56]	; (8005104 <HAL_InitTick+0x90>)
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	e00d      	b.n	80050ec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80050d0:	230f      	movs	r3, #15
 80050d2:	18fb      	adds	r3, r7, r3
 80050d4:	2201      	movs	r2, #1
 80050d6:	701a      	strb	r2, [r3, #0]
 80050d8:	e008      	b.n	80050ec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80050da:	230f      	movs	r3, #15
 80050dc:	18fb      	adds	r3, r7, r3
 80050de:	2201      	movs	r2, #1
 80050e0:	701a      	strb	r2, [r3, #0]
 80050e2:	e003      	b.n	80050ec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80050e4:	230f      	movs	r3, #15
 80050e6:	18fb      	adds	r3, r7, r3
 80050e8:	2201      	movs	r2, #1
 80050ea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80050ec:	230f      	movs	r3, #15
 80050ee:	18fb      	adds	r3, r7, r3
 80050f0:	781b      	ldrb	r3, [r3, #0]
}
 80050f2:	0018      	movs	r0, r3
 80050f4:	46bd      	mov	sp, r7
 80050f6:	b005      	add	sp, #20
 80050f8:	bd90      	pop	{r4, r7, pc}
 80050fa:	46c0      	nop			; (mov r8, r8)
 80050fc:	20000070 	.word	0x20000070
 8005100:	20000068 	.word	0x20000068
 8005104:	2000006c 	.word	0x2000006c

08005108 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800510c:	4b05      	ldr	r3, [pc, #20]	; (8005124 <HAL_IncTick+0x1c>)
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	001a      	movs	r2, r3
 8005112:	4b05      	ldr	r3, [pc, #20]	; (8005128 <HAL_IncTick+0x20>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	18d2      	adds	r2, r2, r3
 8005118:	4b03      	ldr	r3, [pc, #12]	; (8005128 <HAL_IncTick+0x20>)
 800511a:	601a      	str	r2, [r3, #0]
}
 800511c:	46c0      	nop			; (mov r8, r8)
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	46c0      	nop			; (mov r8, r8)
 8005124:	20000070 	.word	0x20000070
 8005128:	20003338 	.word	0x20003338

0800512c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
  return uwTick;
 8005130:	4b02      	ldr	r3, [pc, #8]	; (800513c <HAL_GetTick+0x10>)
 8005132:	681b      	ldr	r3, [r3, #0]
}
 8005134:	0018      	movs	r0, r3
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	46c0      	nop			; (mov r8, r8)
 800513c:	20003338 	.word	0x20003338

08005140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005148:	f7ff fff0 	bl	800512c <HAL_GetTick>
 800514c:	0003      	movs	r3, r0
 800514e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	3301      	adds	r3, #1
 8005158:	d005      	beq.n	8005166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800515a:	4b0a      	ldr	r3, [pc, #40]	; (8005184 <HAL_Delay+0x44>)
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	001a      	movs	r2, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	189b      	adds	r3, r3, r2
 8005164:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005166:	46c0      	nop			; (mov r8, r8)
 8005168:	f7ff ffe0 	bl	800512c <HAL_GetTick>
 800516c:	0002      	movs	r2, r0
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	429a      	cmp	r2, r3
 8005176:	d8f7      	bhi.n	8005168 <HAL_Delay+0x28>
  {
  }
}
 8005178:	46c0      	nop			; (mov r8, r8)
 800517a:	46c0      	nop			; (mov r8, r8)
 800517c:	46bd      	mov	sp, r7
 800517e:	b004      	add	sp, #16
 8005180:	bd80      	pop	{r7, pc}
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	20000070 	.word	0x20000070

08005188 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8005190:	4b06      	ldr	r3, [pc, #24]	; (80051ac <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a06      	ldr	r2, [pc, #24]	; (80051b0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8005196:	4013      	ands	r3, r2
 8005198:	0019      	movs	r1, r3
 800519a:	4b04      	ldr	r3, [pc, #16]	; (80051ac <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	430a      	orrs	r2, r1
 80051a0:	601a      	str	r2, [r3, #0]
}
 80051a2:	46c0      	nop			; (mov r8, r8)
 80051a4:	46bd      	mov	sp, r7
 80051a6:	b002      	add	sp, #8
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	46c0      	nop			; (mov r8, r8)
 80051ac:	40010000 	.word	0x40010000
 80051b0:	fffff9ff 	.word	0xfffff9ff

080051b4 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80051bc:	4a05      	ldr	r2, [pc, #20]	; (80051d4 <LL_EXTI_EnableIT_0_31+0x20>)
 80051be:	2380      	movs	r3, #128	; 0x80
 80051c0:	58d2      	ldr	r2, [r2, r3]
 80051c2:	4904      	ldr	r1, [pc, #16]	; (80051d4 <LL_EXTI_EnableIT_0_31+0x20>)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	2280      	movs	r2, #128	; 0x80
 80051ca:	508b      	str	r3, [r1, r2]
}
 80051cc:	46c0      	nop			; (mov r8, r8)
 80051ce:	46bd      	mov	sp, r7
 80051d0:	b002      	add	sp, #8
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	40021800 	.word	0x40021800

080051d8 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80051e0:	4a06      	ldr	r2, [pc, #24]	; (80051fc <LL_EXTI_DisableIT_0_31+0x24>)
 80051e2:	2380      	movs	r3, #128	; 0x80
 80051e4:	58d3      	ldr	r3, [r2, r3]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	43d2      	mvns	r2, r2
 80051ea:	4904      	ldr	r1, [pc, #16]	; (80051fc <LL_EXTI_DisableIT_0_31+0x24>)
 80051ec:	4013      	ands	r3, r2
 80051ee:	2280      	movs	r2, #128	; 0x80
 80051f0:	508b      	str	r3, [r1, r2]
}
 80051f2:	46c0      	nop			; (mov r8, r8)
 80051f4:	46bd      	mov	sp, r7
 80051f6:	b002      	add	sp, #8
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	46c0      	nop			; (mov r8, r8)
 80051fc:	40021800 	.word	0x40021800

08005200 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005208:	4a05      	ldr	r2, [pc, #20]	; (8005220 <LL_EXTI_EnableEvent_0_31+0x20>)
 800520a:	2384      	movs	r3, #132	; 0x84
 800520c:	58d2      	ldr	r2, [r2, r3]
 800520e:	4904      	ldr	r1, [pc, #16]	; (8005220 <LL_EXTI_EnableEvent_0_31+0x20>)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4313      	orrs	r3, r2
 8005214:	2284      	movs	r2, #132	; 0x84
 8005216:	508b      	str	r3, [r1, r2]

}
 8005218:	46c0      	nop			; (mov r8, r8)
 800521a:	46bd      	mov	sp, r7
 800521c:	b002      	add	sp, #8
 800521e:	bd80      	pop	{r7, pc}
 8005220:	40021800 	.word	0x40021800

08005224 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800522c:	4a06      	ldr	r2, [pc, #24]	; (8005248 <LL_EXTI_DisableEvent_0_31+0x24>)
 800522e:	2384      	movs	r3, #132	; 0x84
 8005230:	58d3      	ldr	r3, [r2, r3]
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	43d2      	mvns	r2, r2
 8005236:	4904      	ldr	r1, [pc, #16]	; (8005248 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005238:	4013      	ands	r3, r2
 800523a:	2284      	movs	r2, #132	; 0x84
 800523c:	508b      	str	r3, [r1, r2]
}
 800523e:	46c0      	nop			; (mov r8, r8)
 8005240:	46bd      	mov	sp, r7
 8005242:	b002      	add	sp, #8
 8005244:	bd80      	pop	{r7, pc}
 8005246:	46c0      	nop			; (mov r8, r8)
 8005248:	40021800 	.word	0x40021800

0800524c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005254:	4b04      	ldr	r3, [pc, #16]	; (8005268 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005256:	6819      	ldr	r1, [r3, #0]
 8005258:	4b03      	ldr	r3, [pc, #12]	; (8005268 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	430a      	orrs	r2, r1
 800525e:	601a      	str	r2, [r3, #0]

}
 8005260:	46c0      	nop			; (mov r8, r8)
 8005262:	46bd      	mov	sp, r7
 8005264:	b002      	add	sp, #8
 8005266:	bd80      	pop	{r7, pc}
 8005268:	40021800 	.word	0x40021800

0800526c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005274:	4b05      	ldr	r3, [pc, #20]	; (800528c <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	43d9      	mvns	r1, r3
 800527c:	4b03      	ldr	r3, [pc, #12]	; (800528c <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800527e:	400a      	ands	r2, r1
 8005280:	601a      	str	r2, [r3, #0]

}
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	46bd      	mov	sp, r7
 8005286:	b002      	add	sp, #8
 8005288:	bd80      	pop	{r7, pc}
 800528a:	46c0      	nop			; (mov r8, r8)
 800528c:	40021800 	.word	0x40021800

08005290 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005298:	4b04      	ldr	r3, [pc, #16]	; (80052ac <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800529a:	6859      	ldr	r1, [r3, #4]
 800529c:	4b03      	ldr	r3, [pc, #12]	; (80052ac <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	605a      	str	r2, [r3, #4]
}
 80052a4:	46c0      	nop			; (mov r8, r8)
 80052a6:	46bd      	mov	sp, r7
 80052a8:	b002      	add	sp, #8
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40021800 	.word	0x40021800

080052b0 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80052b8:	4b05      	ldr	r3, [pc, #20]	; (80052d0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	43d9      	mvns	r1, r3
 80052c0:	4b03      	ldr	r3, [pc, #12]	; (80052d0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80052c2:	400a      	ands	r2, r1
 80052c4:	605a      	str	r2, [r3, #4]
}
 80052c6:	46c0      	nop			; (mov r8, r8)
 80052c8:	46bd      	mov	sp, r7
 80052ca:	b002      	add	sp, #8
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	46c0      	nop			; (mov r8, r8)
 80052d0:	40021800 	.word	0x40021800

080052d4 <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 80052dc:	4b03      	ldr	r3, [pc, #12]	; (80052ec <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	611a      	str	r2, [r3, #16]
}
 80052e2:	46c0      	nop			; (mov r8, r8)
 80052e4:	46bd      	mov	sp, r7
 80052e6:	b002      	add	sp, #8
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	46c0      	nop			; (mov r8, r8)
 80052ec:	40021800 	.word	0x40021800

080052f0 <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 80052f8:	4b03      	ldr	r3, [pc, #12]	; (8005308 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	60da      	str	r2, [r3, #12]
}
 80052fe:	46c0      	nop			; (mov r8, r8)
 8005300:	46bd      	mov	sp, r7
 8005302:	b002      	add	sp, #8
 8005304:	bd80      	pop	{r7, pc}
 8005306:	46c0      	nop			; (mov r8, r8)
 8005308:	40021800 	.word	0x40021800

0800530c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b088      	sub	sp, #32
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005314:	2300      	movs	r3, #0
 8005316:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005318:	211f      	movs	r1, #31
 800531a:	187b      	adds	r3, r7, r1
 800531c:	2200      	movs	r2, #0
 800531e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif /* COMP3 */

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d103      	bne.n	800532e <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 8005326:	187b      	adds	r3, r7, r1
 8005328:	2201      	movs	r2, #1
 800532a:	701a      	strb	r2, [r3, #0]
 800532c:	e13d      	b.n	80055aa <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	0fdb      	lsrs	r3, r3, #31
 8005336:	07da      	lsls	r2, r3, #31
 8005338:	2380      	movs	r3, #128	; 0x80
 800533a:	061b      	lsls	r3, r3, #24
 800533c:	429a      	cmp	r2, r3
 800533e:	d104      	bne.n	800534a <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 8005340:	231f      	movs	r3, #31
 8005342:	18fb      	adds	r3, r7, r3
 8005344:	2201      	movs	r2, #1
 8005346:	701a      	strb	r2, [r3, #0]
 8005348:	e12f      	b.n	80055aa <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2229      	movs	r2, #41	; 0x29
 800534e:	5c9b      	ldrb	r3, [r3, r2]
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10a      	bne.n	800536c <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2228      	movs	r2, #40	; 0x28
 800535a:	2100      	movs	r1, #0
 800535c:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	0018      	movs	r0, r3
 8005368:	f7ff fa7a 	bl	8004860 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2230      	movs	r2, #48	; 0x30
 8005374:	4013      	ands	r3, r2
 8005376:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	699b      	ldr	r3, [r3, #24]
 800538c:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 8005398:	4313      	orrs	r3, r2
 800539a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a85      	ldr	r2, [pc, #532]	; (80055b8 <HAL_COMP_Init+0x2ac>)
 80053a4:	4013      	ands	r3, r2
 80053a6:	0019      	movs	r1, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	2380      	movs	r3, #128	; 0x80
 80053b8:	011b      	lsls	r3, r3, #4
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d10d      	bne.n	80053da <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80053be:	4b7f      	ldr	r3, [pc, #508]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	4b7e      	ldr	r3, [pc, #504]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80053c4:	497e      	ldr	r1, [pc, #504]	; (80055c0 <HAL_COMP_Init+0x2b4>)
 80053c6:	400a      	ands	r2, r1
 80053c8:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80053ca:	4b7c      	ldr	r3, [pc, #496]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	4b7b      	ldr	r3, [pc, #492]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80053d0:	2180      	movs	r1, #128	; 0x80
 80053d2:	0109      	lsls	r1, r1, #4
 80053d4:	430a      	orrs	r2, r1
 80053d6:	605a      	str	r2, [r3, #4]
 80053d8:	e01f      	b.n	800541a <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	23c0      	movs	r3, #192	; 0xc0
 80053e0:	015b      	lsls	r3, r3, #5
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d10d      	bne.n	8005402 <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80053e6:	4b75      	ldr	r3, [pc, #468]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	4b74      	ldr	r3, [pc, #464]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80053ec:	2180      	movs	r1, #128	; 0x80
 80053ee:	0109      	lsls	r1, r1, #4
 80053f0:	430a      	orrs	r2, r1
 80053f2:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80053f4:	4b71      	ldr	r3, [pc, #452]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	4b70      	ldr	r3, [pc, #448]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80053fa:	4971      	ldr	r1, [pc, #452]	; (80055c0 <HAL_COMP_Init+0x2b4>)
 80053fc:	400a      	ands	r2, r1
 80053fe:	605a      	str	r2, [r3, #4]
 8005400:	e00b      	b.n	800541a <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8005402:	4b6e      	ldr	r3, [pc, #440]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	4b6d      	ldr	r3, [pc, #436]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005408:	496d      	ldr	r1, [pc, #436]	; (80055c0 <HAL_COMP_Init+0x2b4>)
 800540a:	400a      	ands	r2, r1
 800540c:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 800540e:	4b6b      	ldr	r3, [pc, #428]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	4b6a      	ldr	r3, [pc, #424]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005414:	496a      	ldr	r1, [pc, #424]	; (80055c0 <HAL_COMP_Init+0x2b4>)
 8005416:	400a      	ands	r2, r1
 8005418:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	22a0      	movs	r2, #160	; 0xa0
 8005420:	01d2      	lsls	r2, r2, #7
 8005422:	4293      	cmp	r3, r2
 8005424:	d017      	beq.n	8005456 <HAL_COMP_Init+0x14a>
 8005426:	22a0      	movs	r2, #160	; 0xa0
 8005428:	01d2      	lsls	r2, r2, #7
 800542a:	4293      	cmp	r3, r2
 800542c:	d830      	bhi.n	8005490 <HAL_COMP_Init+0x184>
 800542e:	2b01      	cmp	r3, #1
 8005430:	d01f      	beq.n	8005472 <HAL_COMP_Init+0x166>
 8005432:	2280      	movs	r2, #128	; 0x80
 8005434:	01d2      	lsls	r2, r2, #7
 8005436:	4293      	cmp	r3, r2
 8005438:	d12a      	bne.n	8005490 <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800543a:	4b60      	ldr	r3, [pc, #384]	; (80055bc <HAL_COMP_Init+0x2b0>)
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	4b5f      	ldr	r3, [pc, #380]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005440:	2180      	movs	r1, #128	; 0x80
 8005442:	01c9      	lsls	r1, r1, #7
 8005444:	430a      	orrs	r2, r1
 8005446:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005448:	4b5c      	ldr	r3, [pc, #368]	; (80055bc <HAL_COMP_Init+0x2b0>)
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	4b5b      	ldr	r3, [pc, #364]	; (80055bc <HAL_COMP_Init+0x2b0>)
 800544e:	495d      	ldr	r1, [pc, #372]	; (80055c4 <HAL_COMP_Init+0x2b8>)
 8005450:	400a      	ands	r2, r1
 8005452:	605a      	str	r2, [r3, #4]
        break;
 8005454:	e029      	b.n	80054aa <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005456:	4b59      	ldr	r3, [pc, #356]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	4b58      	ldr	r3, [pc, #352]	; (80055bc <HAL_COMP_Init+0x2b0>)
 800545c:	4959      	ldr	r1, [pc, #356]	; (80055c4 <HAL_COMP_Init+0x2b8>)
 800545e:	400a      	ands	r2, r1
 8005460:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005462:	4b56      	ldr	r3, [pc, #344]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005464:	685a      	ldr	r2, [r3, #4]
 8005466:	4b55      	ldr	r3, [pc, #340]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005468:	2180      	movs	r1, #128	; 0x80
 800546a:	01c9      	lsls	r1, r1, #7
 800546c:	430a      	orrs	r2, r1
 800546e:	605a      	str	r2, [r3, #4]
        break;
 8005470:	e01b      	b.n	80054aa <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005472:	4b52      	ldr	r3, [pc, #328]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	4b51      	ldr	r3, [pc, #324]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005478:	2180      	movs	r1, #128	; 0x80
 800547a:	01c9      	lsls	r1, r1, #7
 800547c:	430a      	orrs	r2, r1
 800547e:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005480:	4b4e      	ldr	r3, [pc, #312]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	4b4d      	ldr	r3, [pc, #308]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005486:	2180      	movs	r1, #128	; 0x80
 8005488:	01c9      	lsls	r1, r1, #7
 800548a:	430a      	orrs	r2, r1
 800548c:	605a      	str	r2, [r3, #4]
        break;
 800548e:	e00c      	b.n	80054aa <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005490:	4b4a      	ldr	r3, [pc, #296]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	4b49      	ldr	r3, [pc, #292]	; (80055bc <HAL_COMP_Init+0x2b0>)
 8005496:	494b      	ldr	r1, [pc, #300]	; (80055c4 <HAL_COMP_Init+0x2b8>)
 8005498:	400a      	ands	r2, r1
 800549a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 800549c:	4b47      	ldr	r3, [pc, #284]	; (80055bc <HAL_COMP_Init+0x2b0>)
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	4b46      	ldr	r3, [pc, #280]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80054a2:	4948      	ldr	r1, [pc, #288]	; (80055c4 <HAL_COMP_Init+0x2b8>)
 80054a4:	400a      	ands	r2, r1
 80054a6:	605a      	str	r2, [r3, #4]
        break;
 80054a8:	46c0      	nop			; (mov r8, r8)
    }
#endif /* COMP3 */

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2230      	movs	r2, #48	; 0x30
 80054b2:	4013      	ands	r3, r2
 80054b4:	d016      	beq.n	80054e4 <HAL_COMP_Init+0x1d8>
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d113      	bne.n	80054e4 <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80054bc:	4b42      	ldr	r3, [pc, #264]	; (80055c8 <HAL_COMP_Init+0x2bc>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4942      	ldr	r1, [pc, #264]	; (80055cc <HAL_COMP_Init+0x2c0>)
 80054c2:	0018      	movs	r0, r3
 80054c4:	f7fa fe1e 	bl	8000104 <__udivsi3>
 80054c8:	0003      	movs	r3, r0
 80054ca:	1c5a      	adds	r2, r3, #1
 80054cc:	0013      	movs	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	189b      	adds	r3, r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80054d6:	e002      	b.n	80054de <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	3b01      	subs	r3, #1
 80054dc:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1f9      	bne.n	80054d8 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a34      	ldr	r2, [pc, #208]	; (80055bc <HAL_COMP_Init+0x2b0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d102      	bne.n	80054f4 <HAL_COMP_Init+0x1e8>
 80054ee:	2380      	movs	r3, #128	; 0x80
 80054f0:	029b      	lsls	r3, r3, #10
 80054f2:	e001      	b.n	80054f8 <HAL_COMP_Init+0x1ec>
 80054f4:	2380      	movs	r3, #128	; 0x80
 80054f6:	02db      	lsls	r3, r3, #11
 80054f8:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fe:	2203      	movs	r2, #3
 8005500:	4013      	ands	r3, r2
 8005502:	d040      	beq.n	8005586 <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005508:	2210      	movs	r2, #16
 800550a:	4013      	ands	r3, r2
 800550c:	d004      	beq.n	8005518 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	0018      	movs	r0, r3
 8005512:	f7ff fe9b 	bl	800524c <LL_EXTI_EnableRisingTrig_0_31>
 8005516:	e003      	b.n	8005520 <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	0018      	movs	r0, r3
 800551c:	f7ff fea6 	bl	800526c <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005524:	2220      	movs	r2, #32
 8005526:	4013      	ands	r3, r2
 8005528:	d004      	beq.n	8005534 <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	0018      	movs	r0, r3
 800552e:	f7ff feaf 	bl	8005290 <LL_EXTI_EnableFallingTrig_0_31>
 8005532:	e003      	b.n	800553c <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	0018      	movs	r0, r3
 8005538:	f7ff feba 	bl	80052b0 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	0018      	movs	r0, r3
 8005540:	f7ff fed6 	bl	80052f0 <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	0018      	movs	r0, r3
 8005548:	f7ff fec4 	bl	80052d4 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005550:	2202      	movs	r2, #2
 8005552:	4013      	ands	r3, r2
 8005554:	d004      	beq.n	8005560 <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	0018      	movs	r0, r3
 800555a:	f7ff fe51 	bl	8005200 <LL_EXTI_EnableEvent_0_31>
 800555e:	e003      	b.n	8005568 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	0018      	movs	r0, r3
 8005564:	f7ff fe5e 	bl	8005224 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556c:	2201      	movs	r2, #1
 800556e:	4013      	ands	r3, r2
 8005570:	d004      	beq.n	800557c <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	0018      	movs	r0, r3
 8005576:	f7ff fe1d 	bl	80051b4 <LL_EXTI_EnableIT_0_31>
 800557a:	e00c      	b.n	8005596 <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	0018      	movs	r0, r3
 8005580:	f7ff fe2a 	bl	80051d8 <LL_EXTI_DisableIT_0_31>
 8005584:	e007      	b.n	8005596 <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	0018      	movs	r0, r3
 800558a:	f7ff fe4b 	bl	8005224 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	0018      	movs	r0, r3
 8005592:	f7ff fe21 	bl	80051d8 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2229      	movs	r2, #41	; 0x29
 800559a:	5c9b      	ldrb	r3, [r3, r2]
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d103      	bne.n	80055aa <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2229      	movs	r2, #41	; 0x29
 80055a6:	2101      	movs	r1, #1
 80055a8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80055aa:	231f      	movs	r3, #31
 80055ac:	18fb      	adds	r3, r7, r3
 80055ae:	781b      	ldrb	r3, [r3, #0]
}
 80055b0:	0018      	movs	r0, r3
 80055b2:	46bd      	mov	sp, r7
 80055b4:	b008      	add	sp, #32
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	fe00740f 	.word	0xfe00740f
 80055bc:	40010200 	.word	0x40010200
 80055c0:	fffff7ff 	.word	0xfffff7ff
 80055c4:	ffffbfff 	.word	0xffffbfff
 80055c8:	20000068 	.word	0x20000068
 80055cc:	00030d40 	.word	0x00030d40

080055d0 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 80055d8:	2300      	movs	r3, #0
 80055da:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80055dc:	210f      	movs	r1, #15
 80055de:	187b      	adds	r3, r7, r1
 80055e0:	2200      	movs	r2, #0
 80055e2:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d103      	bne.n	80055f2 <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 80055ea:	187b      	adds	r3, r7, r1
 80055ec:	2201      	movs	r2, #1
 80055ee:	701a      	strb	r2, [r3, #0]
 80055f0:	e035      	b.n	800565e <HAL_COMP_Start+0x8e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	0fdb      	lsrs	r3, r3, #31
 80055fa:	07da      	lsls	r2, r3, #31
 80055fc:	2380      	movs	r3, #128	; 0x80
 80055fe:	061b      	lsls	r3, r3, #24
 8005600:	429a      	cmp	r2, r3
 8005602:	d104      	bne.n	800560e <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 8005604:	230f      	movs	r3, #15
 8005606:	18fb      	adds	r3, r7, r3
 8005608:	2201      	movs	r2, #1
 800560a:	701a      	strb	r2, [r3, #0]
 800560c:	e027      	b.n	800565e <HAL_COMP_Start+0x8e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2229      	movs	r2, #41	; 0x29
 8005612:	5c9b      	ldrb	r3, [r3, r2]
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b01      	cmp	r3, #1
 8005618:	d11d      	bne.n	8005656 <HAL_COMP_Start+0x86>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2101      	movs	r1, #1
 8005626:	430a      	orrs	r2, r1
 8005628:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2229      	movs	r2, #41	; 0x29
 800562e:	2102      	movs	r1, #2
 8005630:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005632:	4b0e      	ldr	r3, [pc, #56]	; (800566c <HAL_COMP_Start+0x9c>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	490e      	ldr	r1, [pc, #56]	; (8005670 <HAL_COMP_Start+0xa0>)
 8005638:	0018      	movs	r0, r3
 800563a:	f7fa fd63 	bl	8000104 <__udivsi3>
 800563e:	0003      	movs	r3, r0
 8005640:	3301      	adds	r3, #1
 8005642:	00db      	lsls	r3, r3, #3
 8005644:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005646:	e002      	b.n	800564e <HAL_COMP_Start+0x7e>
      {
        wait_loop_index--;
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	3b01      	subs	r3, #1
 800564c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1f9      	bne.n	8005648 <HAL_COMP_Start+0x78>
 8005654:	e003      	b.n	800565e <HAL_COMP_Start+0x8e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005656:	230f      	movs	r3, #15
 8005658:	18fb      	adds	r3, r7, r3
 800565a:	2201      	movs	r2, #1
 800565c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800565e:	230f      	movs	r3, #15
 8005660:	18fb      	adds	r3, r7, r3
 8005662:	781b      	ldrb	r3, [r3, #0]
}
 8005664:	0018      	movs	r0, r3
 8005666:	46bd      	mov	sp, r7
 8005668:	b004      	add	sp, #16
 800566a:	bd80      	pop	{r7, pc}
 800566c:	20000068 	.word	0x20000068
 8005670:	00030d40 	.word	0x00030d40

08005674 <__NVIC_EnableIRQ>:
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	0002      	movs	r2, r0
 800567c:	1dfb      	adds	r3, r7, #7
 800567e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005680:	1dfb      	adds	r3, r7, #7
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	2b7f      	cmp	r3, #127	; 0x7f
 8005686:	d809      	bhi.n	800569c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005688:	1dfb      	adds	r3, r7, #7
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	001a      	movs	r2, r3
 800568e:	231f      	movs	r3, #31
 8005690:	401a      	ands	r2, r3
 8005692:	4b04      	ldr	r3, [pc, #16]	; (80056a4 <__NVIC_EnableIRQ+0x30>)
 8005694:	2101      	movs	r1, #1
 8005696:	4091      	lsls	r1, r2
 8005698:	000a      	movs	r2, r1
 800569a:	601a      	str	r2, [r3, #0]
}
 800569c:	46c0      	nop			; (mov r8, r8)
 800569e:	46bd      	mov	sp, r7
 80056a0:	b002      	add	sp, #8
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	e000e100 	.word	0xe000e100

080056a8 <__NVIC_SetPriority>:
{
 80056a8:	b590      	push	{r4, r7, lr}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	0002      	movs	r2, r0
 80056b0:	6039      	str	r1, [r7, #0]
 80056b2:	1dfb      	adds	r3, r7, #7
 80056b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80056b6:	1dfb      	adds	r3, r7, #7
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	2b7f      	cmp	r3, #127	; 0x7f
 80056bc:	d828      	bhi.n	8005710 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056be:	4a2f      	ldr	r2, [pc, #188]	; (800577c <__NVIC_SetPriority+0xd4>)
 80056c0:	1dfb      	adds	r3, r7, #7
 80056c2:	781b      	ldrb	r3, [r3, #0]
 80056c4:	b25b      	sxtb	r3, r3
 80056c6:	089b      	lsrs	r3, r3, #2
 80056c8:	33c0      	adds	r3, #192	; 0xc0
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	589b      	ldr	r3, [r3, r2]
 80056ce:	1dfa      	adds	r2, r7, #7
 80056d0:	7812      	ldrb	r2, [r2, #0]
 80056d2:	0011      	movs	r1, r2
 80056d4:	2203      	movs	r2, #3
 80056d6:	400a      	ands	r2, r1
 80056d8:	00d2      	lsls	r2, r2, #3
 80056da:	21ff      	movs	r1, #255	; 0xff
 80056dc:	4091      	lsls	r1, r2
 80056de:	000a      	movs	r2, r1
 80056e0:	43d2      	mvns	r2, r2
 80056e2:	401a      	ands	r2, r3
 80056e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	019b      	lsls	r3, r3, #6
 80056ea:	22ff      	movs	r2, #255	; 0xff
 80056ec:	401a      	ands	r2, r3
 80056ee:	1dfb      	adds	r3, r7, #7
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	0018      	movs	r0, r3
 80056f4:	2303      	movs	r3, #3
 80056f6:	4003      	ands	r3, r0
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056fc:	481f      	ldr	r0, [pc, #124]	; (800577c <__NVIC_SetPriority+0xd4>)
 80056fe:	1dfb      	adds	r3, r7, #7
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	b25b      	sxtb	r3, r3
 8005704:	089b      	lsrs	r3, r3, #2
 8005706:	430a      	orrs	r2, r1
 8005708:	33c0      	adds	r3, #192	; 0xc0
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	501a      	str	r2, [r3, r0]
}
 800570e:	e031      	b.n	8005774 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005710:	4a1b      	ldr	r2, [pc, #108]	; (8005780 <__NVIC_SetPriority+0xd8>)
 8005712:	1dfb      	adds	r3, r7, #7
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	0019      	movs	r1, r3
 8005718:	230f      	movs	r3, #15
 800571a:	400b      	ands	r3, r1
 800571c:	3b08      	subs	r3, #8
 800571e:	089b      	lsrs	r3, r3, #2
 8005720:	3306      	adds	r3, #6
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	18d3      	adds	r3, r2, r3
 8005726:	3304      	adds	r3, #4
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	1dfa      	adds	r2, r7, #7
 800572c:	7812      	ldrb	r2, [r2, #0]
 800572e:	0011      	movs	r1, r2
 8005730:	2203      	movs	r2, #3
 8005732:	400a      	ands	r2, r1
 8005734:	00d2      	lsls	r2, r2, #3
 8005736:	21ff      	movs	r1, #255	; 0xff
 8005738:	4091      	lsls	r1, r2
 800573a:	000a      	movs	r2, r1
 800573c:	43d2      	mvns	r2, r2
 800573e:	401a      	ands	r2, r3
 8005740:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	019b      	lsls	r3, r3, #6
 8005746:	22ff      	movs	r2, #255	; 0xff
 8005748:	401a      	ands	r2, r3
 800574a:	1dfb      	adds	r3, r7, #7
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	0018      	movs	r0, r3
 8005750:	2303      	movs	r3, #3
 8005752:	4003      	ands	r3, r0
 8005754:	00db      	lsls	r3, r3, #3
 8005756:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005758:	4809      	ldr	r0, [pc, #36]	; (8005780 <__NVIC_SetPriority+0xd8>)
 800575a:	1dfb      	adds	r3, r7, #7
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	001c      	movs	r4, r3
 8005760:	230f      	movs	r3, #15
 8005762:	4023      	ands	r3, r4
 8005764:	3b08      	subs	r3, #8
 8005766:	089b      	lsrs	r3, r3, #2
 8005768:	430a      	orrs	r2, r1
 800576a:	3306      	adds	r3, #6
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	18c3      	adds	r3, r0, r3
 8005770:	3304      	adds	r3, #4
 8005772:	601a      	str	r2, [r3, #0]
}
 8005774:	46c0      	nop			; (mov r8, r8)
 8005776:	46bd      	mov	sp, r7
 8005778:	b003      	add	sp, #12
 800577a:	bd90      	pop	{r4, r7, pc}
 800577c:	e000e100 	.word	0xe000e100
 8005780:	e000ed00 	.word	0xe000ed00

08005784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b082      	sub	sp, #8
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	1e5a      	subs	r2, r3, #1
 8005790:	2380      	movs	r3, #128	; 0x80
 8005792:	045b      	lsls	r3, r3, #17
 8005794:	429a      	cmp	r2, r3
 8005796:	d301      	bcc.n	800579c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005798:	2301      	movs	r3, #1
 800579a:	e010      	b.n	80057be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800579c:	4b0a      	ldr	r3, [pc, #40]	; (80057c8 <SysTick_Config+0x44>)
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	3a01      	subs	r2, #1
 80057a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80057a4:	2301      	movs	r3, #1
 80057a6:	425b      	negs	r3, r3
 80057a8:	2103      	movs	r1, #3
 80057aa:	0018      	movs	r0, r3
 80057ac:	f7ff ff7c 	bl	80056a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80057b0:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <SysTick_Config+0x44>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80057b6:	4b04      	ldr	r3, [pc, #16]	; (80057c8 <SysTick_Config+0x44>)
 80057b8:	2207      	movs	r2, #7
 80057ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80057bc:	2300      	movs	r3, #0
}
 80057be:	0018      	movs	r0, r3
 80057c0:	46bd      	mov	sp, r7
 80057c2:	b002      	add	sp, #8
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	46c0      	nop			; (mov r8, r8)
 80057c8:	e000e010 	.word	0xe000e010

080057cc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	60b9      	str	r1, [r7, #8]
 80057d4:	607a      	str	r2, [r7, #4]
 80057d6:	210f      	movs	r1, #15
 80057d8:	187b      	adds	r3, r7, r1
 80057da:	1c02      	adds	r2, r0, #0
 80057dc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	187b      	adds	r3, r7, r1
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	b25b      	sxtb	r3, r3
 80057e6:	0011      	movs	r1, r2
 80057e8:	0018      	movs	r0, r3
 80057ea:	f7ff ff5d 	bl	80056a8 <__NVIC_SetPriority>
}
 80057ee:	46c0      	nop			; (mov r8, r8)
 80057f0:	46bd      	mov	sp, r7
 80057f2:	b004      	add	sp, #16
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b082      	sub	sp, #8
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	0002      	movs	r2, r0
 80057fe:	1dfb      	adds	r3, r7, #7
 8005800:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005802:	1dfb      	adds	r3, r7, #7
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	b25b      	sxtb	r3, r3
 8005808:	0018      	movs	r0, r3
 800580a:	f7ff ff33 	bl	8005674 <__NVIC_EnableIRQ>
}
 800580e:	46c0      	nop			; (mov r8, r8)
 8005810:	46bd      	mov	sp, r7
 8005812:	b002      	add	sp, #8
 8005814:	bd80      	pop	{r7, pc}

08005816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b082      	sub	sp, #8
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	0018      	movs	r0, r3
 8005822:	f7ff ffaf 	bl	8005784 <SysTick_Config>
 8005826:	0003      	movs	r3, r0
}
 8005828:	0018      	movs	r0, r3
 800582a:	46bd      	mov	sp, r7
 800582c:	b002      	add	sp, #8
 800582e:	bd80      	pop	{r7, pc}

08005830 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e077      	b.n	8005932 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a3d      	ldr	r2, [pc, #244]	; (800593c <HAL_DMA_Init+0x10c>)
 8005848:	4694      	mov	ip, r2
 800584a:	4463      	add	r3, ip
 800584c:	2114      	movs	r1, #20
 800584e:	0018      	movs	r0, r3
 8005850:	f7fa fc58 	bl	8000104 <__udivsi3>
 8005854:	0003      	movs	r3, r0
 8005856:	009a      	lsls	r2, r3, #2
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2225      	movs	r2, #37	; 0x25
 8005860:	2102      	movs	r1, #2
 8005862:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4934      	ldr	r1, [pc, #208]	; (8005940 <HAL_DMA_Init+0x110>)
 8005870:	400a      	ands	r2, r1
 8005872:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6819      	ldr	r1, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	431a      	orrs	r2, r3
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	431a      	orrs	r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	431a      	orrs	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	69db      	ldr	r3, [r3, #28]
 800589a:	431a      	orrs	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a1b      	ldr	r3, [r3, #32]
 80058a0:	431a      	orrs	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	430a      	orrs	r2, r1
 80058a8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	0018      	movs	r0, r3
 80058ae:	f000 fa37 	bl	8005d20 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689a      	ldr	r2, [r3, #8]
 80058b6:	2380      	movs	r3, #128	; 0x80
 80058b8:	01db      	lsls	r3, r3, #7
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d102      	bne.n	80058c4 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058cc:	213f      	movs	r1, #63	; 0x3f
 80058ce:	400a      	ands	r2, r1
 80058d0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80058da:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d011      	beq.n	8005908 <HAL_DMA_Init+0xd8>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	2b04      	cmp	r3, #4
 80058ea:	d80d      	bhi.n	8005908 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	0018      	movs	r0, r3
 80058f0:	f000 fa42 	bl	8005d78 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005904:	605a      	str	r2, [r3, #4]
 8005906:	e008      	b.n	800591a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2225      	movs	r2, #37	; 0x25
 8005924:	2101      	movs	r1, #1
 8005926:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2224      	movs	r2, #36	; 0x24
 800592c:	2100      	movs	r1, #0
 800592e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	0018      	movs	r0, r3
 8005934:	46bd      	mov	sp, r7
 8005936:	b002      	add	sp, #8
 8005938:	bd80      	pop	{r7, pc}
 800593a:	46c0      	nop			; (mov r8, r8)
 800593c:	bffdfff8 	.word	0xbffdfff8
 8005940:	ffff800f 	.word	0xffff800f

08005944 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b086      	sub	sp, #24
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
 8005950:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005952:	2317      	movs	r3, #23
 8005954:	18fb      	adds	r3, r7, r3
 8005956:	2200      	movs	r2, #0
 8005958:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2224      	movs	r2, #36	; 0x24
 800595e:	5c9b      	ldrb	r3, [r3, r2]
 8005960:	2b01      	cmp	r3, #1
 8005962:	d101      	bne.n	8005968 <HAL_DMA_Start_IT+0x24>
 8005964:	2302      	movs	r3, #2
 8005966:	e06f      	b.n	8005a48 <HAL_DMA_Start_IT+0x104>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2224      	movs	r2, #36	; 0x24
 800596c:	2101      	movs	r1, #1
 800596e:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2225      	movs	r2, #37	; 0x25
 8005974:	5c9b      	ldrb	r3, [r3, r2]
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b01      	cmp	r3, #1
 800597a:	d157      	bne.n	8005a2c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2225      	movs	r2, #37	; 0x25
 8005980:	2102      	movs	r1, #2
 8005982:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2101      	movs	r1, #1
 8005996:	438a      	bics	r2, r1
 8005998:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	68b9      	ldr	r1, [r7, #8]
 80059a0:	68f8      	ldr	r0, [r7, #12]
 80059a2:	f000 f97d 	bl	8005ca0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d008      	beq.n	80059c0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	210e      	movs	r1, #14
 80059ba:	430a      	orrs	r2, r1
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	e00f      	b.n	80059e0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2104      	movs	r1, #4
 80059cc:	438a      	bics	r2, r1
 80059ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	210a      	movs	r1, #10
 80059dc:	430a      	orrs	r2, r1
 80059de:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	2380      	movs	r3, #128	; 0x80
 80059e8:	025b      	lsls	r3, r3, #9
 80059ea:	4013      	ands	r3, r2
 80059ec:	d008      	beq.n	8005a00 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f8:	2180      	movs	r1, #128	; 0x80
 80059fa:	0049      	lsls	r1, r1, #1
 80059fc:	430a      	orrs	r2, r1
 80059fe:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d008      	beq.n	8005a1a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a12:	2180      	movs	r1, #128	; 0x80
 8005a14:	0049      	lsls	r1, r1, #1
 8005a16:	430a      	orrs	r2, r1
 8005a18:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2101      	movs	r1, #1
 8005a26:	430a      	orrs	r2, r1
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	e00a      	b.n	8005a42 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2280      	movs	r2, #128	; 0x80
 8005a30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2224      	movs	r2, #36	; 0x24
 8005a36:	2100      	movs	r1, #0
 8005a38:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8005a3a:	2317      	movs	r3, #23
 8005a3c:	18fb      	adds	r3, r7, r3
 8005a3e:	2201      	movs	r2, #1
 8005a40:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005a42:	2317      	movs	r3, #23
 8005a44:	18fb      	adds	r3, r7, r3
 8005a46:	781b      	ldrb	r3, [r3, #0]
}
 8005a48:	0018      	movs	r0, r3
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	b006      	add	sp, #24
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a58:	210f      	movs	r1, #15
 8005a5a:	187b      	adds	r3, r7, r1
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2225      	movs	r2, #37	; 0x25
 8005a64:	5c9b      	ldrb	r3, [r3, r2]
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d006      	beq.n	8005a7a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2204      	movs	r2, #4
 8005a70:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005a72:	187b      	adds	r3, r7, r1
 8005a74:	2201      	movs	r2, #1
 8005a76:	701a      	strb	r2, [r3, #0]
 8005a78:	e049      	b.n	8005b0e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	210e      	movs	r1, #14
 8005a86:	438a      	bics	r2, r1
 8005a88:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2101      	movs	r1, #1
 8005a96:	438a      	bics	r2, r1
 8005a98:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa4:	491d      	ldr	r1, [pc, #116]	; (8005b1c <HAL_DMA_Abort_IT+0xcc>)
 8005aa6:	400a      	ands	r2, r1
 8005aa8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005aaa:	4b1d      	ldr	r3, [pc, #116]	; (8005b20 <HAL_DMA_Abort_IT+0xd0>)
 8005aac:	6859      	ldr	r1, [r3, #4]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	221c      	movs	r2, #28
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	409a      	lsls	r2, r3
 8005aba:	4b19      	ldr	r3, [pc, #100]	; (8005b20 <HAL_DMA_Abort_IT+0xd0>)
 8005abc:	430a      	orrs	r2, r1
 8005abe:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005ac8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00c      	beq.n	8005aec <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005adc:	490f      	ldr	r1, [pc, #60]	; (8005b1c <HAL_DMA_Abort_IT+0xcc>)
 8005ade:	400a      	ands	r2, r1
 8005ae0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005aea:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2225      	movs	r2, #37	; 0x25
 8005af0:	2101      	movs	r1, #1
 8005af2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2224      	movs	r2, #36	; 0x24
 8005af8:	2100      	movs	r1, #0
 8005afa:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d004      	beq.n	8005b0e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	0010      	movs	r0, r2
 8005b0c:	4798      	blx	r3
    }
  }
  return status;
 8005b0e:	230f      	movs	r3, #15
 8005b10:	18fb      	adds	r3, r7, r3
 8005b12:	781b      	ldrb	r3, [r3, #0]
}
 8005b14:	0018      	movs	r0, r3
 8005b16:	46bd      	mov	sp, r7
 8005b18:	b004      	add	sp, #16
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	fffffeff 	.word	0xfffffeff
 8005b20:	40020000 	.word	0x40020000

08005b24 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005b2c:	4b55      	ldr	r3, [pc, #340]	; (8005c84 <HAL_DMA_IRQHandler+0x160>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3e:	221c      	movs	r2, #28
 8005b40:	4013      	ands	r3, r2
 8005b42:	2204      	movs	r2, #4
 8005b44:	409a      	lsls	r2, r3
 8005b46:	0013      	movs	r3, r2
 8005b48:	68fa      	ldr	r2, [r7, #12]
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	d027      	beq.n	8005b9e <HAL_DMA_IRQHandler+0x7a>
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	2204      	movs	r2, #4
 8005b52:	4013      	ands	r3, r2
 8005b54:	d023      	beq.n	8005b9e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2220      	movs	r2, #32
 8005b5e:	4013      	ands	r3, r2
 8005b60:	d107      	bne.n	8005b72 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2104      	movs	r1, #4
 8005b6e:	438a      	bics	r2, r1
 8005b70:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005b72:	4b44      	ldr	r3, [pc, #272]	; (8005c84 <HAL_DMA_IRQHandler+0x160>)
 8005b74:	6859      	ldr	r1, [r3, #4]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7a:	221c      	movs	r2, #28
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	2204      	movs	r2, #4
 8005b80:	409a      	lsls	r2, r3
 8005b82:	4b40      	ldr	r3, [pc, #256]	; (8005c84 <HAL_DMA_IRQHandler+0x160>)
 8005b84:	430a      	orrs	r2, r1
 8005b86:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d100      	bne.n	8005b92 <HAL_DMA_IRQHandler+0x6e>
 8005b90:	e073      	b.n	8005c7a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	0010      	movs	r0, r2
 8005b9a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005b9c:	e06d      	b.n	8005c7a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba2:	221c      	movs	r2, #28
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	409a      	lsls	r2, r3
 8005baa:	0013      	movs	r3, r2
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4013      	ands	r3, r2
 8005bb0:	d02e      	beq.n	8005c10 <HAL_DMA_IRQHandler+0xec>
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	d02a      	beq.n	8005c10 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2220      	movs	r2, #32
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	d10b      	bne.n	8005bde <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	210a      	movs	r1, #10
 8005bd2:	438a      	bics	r2, r1
 8005bd4:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2225      	movs	r2, #37	; 0x25
 8005bda:	2101      	movs	r1, #1
 8005bdc:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005bde:	4b29      	ldr	r3, [pc, #164]	; (8005c84 <HAL_DMA_IRQHandler+0x160>)
 8005be0:	6859      	ldr	r1, [r3, #4]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be6:	221c      	movs	r2, #28
 8005be8:	4013      	ands	r3, r2
 8005bea:	2202      	movs	r2, #2
 8005bec:	409a      	lsls	r2, r3
 8005bee:	4b25      	ldr	r3, [pc, #148]	; (8005c84 <HAL_DMA_IRQHandler+0x160>)
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2224      	movs	r2, #36	; 0x24
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d03a      	beq.n	8005c7a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	0010      	movs	r0, r2
 8005c0c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005c0e:	e034      	b.n	8005c7a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c14:	221c      	movs	r2, #28
 8005c16:	4013      	ands	r3, r2
 8005c18:	2208      	movs	r2, #8
 8005c1a:	409a      	lsls	r2, r3
 8005c1c:	0013      	movs	r3, r2
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	4013      	ands	r3, r2
 8005c22:	d02b      	beq.n	8005c7c <HAL_DMA_IRQHandler+0x158>
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	2208      	movs	r2, #8
 8005c28:	4013      	ands	r3, r2
 8005c2a:	d027      	beq.n	8005c7c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	210e      	movs	r1, #14
 8005c38:	438a      	bics	r2, r1
 8005c3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005c3c:	4b11      	ldr	r3, [pc, #68]	; (8005c84 <HAL_DMA_IRQHandler+0x160>)
 8005c3e:	6859      	ldr	r1, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c44:	221c      	movs	r2, #28
 8005c46:	4013      	ands	r3, r2
 8005c48:	2201      	movs	r2, #1
 8005c4a:	409a      	lsls	r2, r3
 8005c4c:	4b0d      	ldr	r3, [pc, #52]	; (8005c84 <HAL_DMA_IRQHandler+0x160>)
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2225      	movs	r2, #37	; 0x25
 8005c5c:	2101      	movs	r1, #1
 8005c5e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2224      	movs	r2, #36	; 0x24
 8005c64:	2100      	movs	r1, #0
 8005c66:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d005      	beq.n	8005c7c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	0010      	movs	r0, r2
 8005c78:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005c7a:	46c0      	nop			; (mov r8, r8)
 8005c7c:	46c0      	nop			; (mov r8, r8)
}
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	b004      	add	sp, #16
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40020000 	.word	0x40020000

08005c88 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2225      	movs	r2, #37	; 0x25
 8005c94:	5c9b      	ldrb	r3, [r3, r2]
 8005c96:	b2db      	uxtb	r3, r3
}
 8005c98:	0018      	movs	r0, r3
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	b002      	add	sp, #8
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
 8005cac:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005cb6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d004      	beq.n	8005cca <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc4:	68fa      	ldr	r2, [r7, #12]
 8005cc6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005cc8:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005cca:	4b14      	ldr	r3, [pc, #80]	; (8005d1c <DMA_SetConfig+0x7c>)
 8005ccc:	6859      	ldr	r1, [r3, #4]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd2:	221c      	movs	r2, #28
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	409a      	lsls	r2, r3
 8005cda:	4b10      	ldr	r3, [pc, #64]	; (8005d1c <DMA_SetConfig+0x7c>)
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	683a      	ldr	r2, [r7, #0]
 8005ce6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	2b10      	cmp	r3, #16
 8005cee:	d108      	bne.n	8005d02 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68ba      	ldr	r2, [r7, #8]
 8005cfe:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005d00:	e007      	b.n	8005d12 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	60da      	str	r2, [r3, #12]
}
 8005d12:	46c0      	nop			; (mov r8, r8)
 8005d14:	46bd      	mov	sp, r7
 8005d16:	b004      	add	sp, #16
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	46c0      	nop			; (mov r8, r8)
 8005d1c:	40020000 	.word	0x40020000

08005d20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2c:	089b      	lsrs	r3, r3, #2
 8005d2e:	4a10      	ldr	r2, [pc, #64]	; (8005d70 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005d30:	4694      	mov	ip, r2
 8005d32:	4463      	add	r3, ip
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	001a      	movs	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	001a      	movs	r2, r3
 8005d42:	23ff      	movs	r3, #255	; 0xff
 8005d44:	4013      	ands	r3, r2
 8005d46:	3b08      	subs	r3, #8
 8005d48:	2114      	movs	r1, #20
 8005d4a:	0018      	movs	r0, r3
 8005d4c:	f7fa f9da 	bl	8000104 <__udivsi3>
 8005d50:	0003      	movs	r3, r0
 8005d52:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a07      	ldr	r2, [pc, #28]	; (8005d74 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005d58:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	221f      	movs	r2, #31
 8005d5e:	4013      	ands	r3, r2
 8005d60:	2201      	movs	r2, #1
 8005d62:	409a      	lsls	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8005d68:	46c0      	nop			; (mov r8, r8)
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	b004      	add	sp, #16
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	10008200 	.word	0x10008200
 8005d74:	40020880 	.word	0x40020880

08005d78 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	223f      	movs	r2, #63	; 0x3f
 8005d86:	4013      	ands	r3, r2
 8005d88:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	4a0a      	ldr	r2, [pc, #40]	; (8005db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005d8e:	4694      	mov	ip, r2
 8005d90:	4463      	add	r3, ip
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	001a      	movs	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a07      	ldr	r2, [pc, #28]	; (8005dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005d9e:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	3b01      	subs	r3, #1
 8005da4:	2203      	movs	r2, #3
 8005da6:	4013      	ands	r3, r2
 8005da8:	2201      	movs	r2, #1
 8005daa:	409a      	lsls	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005db0:	46c0      	nop			; (mov r8, r8)
 8005db2:	46bd      	mov	sp, r7
 8005db4:	b004      	add	sp, #16
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	1000823f 	.word	0x1000823f
 8005dbc:	40020940 	.word	0x40020940

08005dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b086      	sub	sp, #24
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005dce:	e147      	b.n	8006060 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2101      	movs	r1, #1
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	4091      	lsls	r1, r2
 8005dda:	000a      	movs	r2, r1
 8005ddc:	4013      	ands	r3, r2
 8005dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d100      	bne.n	8005de8 <HAL_GPIO_Init+0x28>
 8005de6:	e138      	b.n	800605a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	2203      	movs	r2, #3
 8005dee:	4013      	ands	r3, r2
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d005      	beq.n	8005e00 <HAL_GPIO_Init+0x40>
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	2203      	movs	r2, #3
 8005dfa:	4013      	ands	r3, r2
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d130      	bne.n	8005e62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	005b      	lsls	r3, r3, #1
 8005e0a:	2203      	movs	r2, #3
 8005e0c:	409a      	lsls	r2, r3
 8005e0e:	0013      	movs	r3, r2
 8005e10:	43da      	mvns	r2, r3
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	4013      	ands	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	68da      	ldr	r2, [r3, #12]
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	005b      	lsls	r3, r3, #1
 8005e20:	409a      	lsls	r2, r3
 8005e22:	0013      	movs	r3, r2
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e36:	2201      	movs	r2, #1
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	409a      	lsls	r2, r3
 8005e3c:	0013      	movs	r3, r2
 8005e3e:	43da      	mvns	r2, r3
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	4013      	ands	r3, r2
 8005e44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	091b      	lsrs	r3, r3, #4
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	401a      	ands	r2, r3
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	409a      	lsls	r2, r3
 8005e54:	0013      	movs	r3, r2
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	2203      	movs	r2, #3
 8005e68:	4013      	ands	r3, r2
 8005e6a:	2b03      	cmp	r3, #3
 8005e6c:	d017      	beq.n	8005e9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	005b      	lsls	r3, r3, #1
 8005e78:	2203      	movs	r2, #3
 8005e7a:	409a      	lsls	r2, r3
 8005e7c:	0013      	movs	r3, r2
 8005e7e:	43da      	mvns	r2, r3
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	4013      	ands	r3, r2
 8005e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	689a      	ldr	r2, [r3, #8]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	005b      	lsls	r3, r3, #1
 8005e8e:	409a      	lsls	r2, r3
 8005e90:	0013      	movs	r3, r2
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d123      	bne.n	8005ef2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	08da      	lsrs	r2, r3, #3
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	3208      	adds	r2, #8
 8005eb2:	0092      	lsls	r2, r2, #2
 8005eb4:	58d3      	ldr	r3, [r2, r3]
 8005eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2207      	movs	r2, #7
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	220f      	movs	r2, #15
 8005ec2:	409a      	lsls	r2, r3
 8005ec4:	0013      	movs	r3, r2
 8005ec6:	43da      	mvns	r2, r3
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	4013      	ands	r3, r2
 8005ecc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	691a      	ldr	r2, [r3, #16]
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2107      	movs	r1, #7
 8005ed6:	400b      	ands	r3, r1
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	409a      	lsls	r2, r3
 8005edc:	0013      	movs	r3, r2
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	08da      	lsrs	r2, r3, #3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	3208      	adds	r2, #8
 8005eec:	0092      	lsls	r2, r2, #2
 8005eee:	6939      	ldr	r1, [r7, #16]
 8005ef0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	005b      	lsls	r3, r3, #1
 8005efc:	2203      	movs	r2, #3
 8005efe:	409a      	lsls	r2, r3
 8005f00:	0013      	movs	r3, r2
 8005f02:	43da      	mvns	r2, r3
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	4013      	ands	r3, r2
 8005f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	2203      	movs	r2, #3
 8005f10:	401a      	ands	r2, r3
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	409a      	lsls	r2, r3
 8005f18:	0013      	movs	r3, r2
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	23c0      	movs	r3, #192	; 0xc0
 8005f2c:	029b      	lsls	r3, r3, #10
 8005f2e:	4013      	ands	r3, r2
 8005f30:	d100      	bne.n	8005f34 <HAL_GPIO_Init+0x174>
 8005f32:	e092      	b.n	800605a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005f34:	4a50      	ldr	r2, [pc, #320]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	089b      	lsrs	r3, r3, #2
 8005f3a:	3318      	adds	r3, #24
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	589b      	ldr	r3, [r3, r2]
 8005f40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	2203      	movs	r2, #3
 8005f46:	4013      	ands	r3, r2
 8005f48:	00db      	lsls	r3, r3, #3
 8005f4a:	220f      	movs	r2, #15
 8005f4c:	409a      	lsls	r2, r3
 8005f4e:	0013      	movs	r3, r2
 8005f50:	43da      	mvns	r2, r3
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	4013      	ands	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	23a0      	movs	r3, #160	; 0xa0
 8005f5c:	05db      	lsls	r3, r3, #23
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d013      	beq.n	8005f8a <HAL_GPIO_Init+0x1ca>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a45      	ldr	r2, [pc, #276]	; (800607c <HAL_GPIO_Init+0x2bc>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d00d      	beq.n	8005f86 <HAL_GPIO_Init+0x1c6>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a44      	ldr	r2, [pc, #272]	; (8006080 <HAL_GPIO_Init+0x2c0>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d007      	beq.n	8005f82 <HAL_GPIO_Init+0x1c2>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a43      	ldr	r2, [pc, #268]	; (8006084 <HAL_GPIO_Init+0x2c4>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d101      	bne.n	8005f7e <HAL_GPIO_Init+0x1be>
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e006      	b.n	8005f8c <HAL_GPIO_Init+0x1cc>
 8005f7e:	2305      	movs	r3, #5
 8005f80:	e004      	b.n	8005f8c <HAL_GPIO_Init+0x1cc>
 8005f82:	2302      	movs	r3, #2
 8005f84:	e002      	b.n	8005f8c <HAL_GPIO_Init+0x1cc>
 8005f86:	2301      	movs	r3, #1
 8005f88:	e000      	b.n	8005f8c <HAL_GPIO_Init+0x1cc>
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	2103      	movs	r1, #3
 8005f90:	400a      	ands	r2, r1
 8005f92:	00d2      	lsls	r2, r2, #3
 8005f94:	4093      	lsls	r3, r2
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005f9c:	4936      	ldr	r1, [pc, #216]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	089b      	lsrs	r3, r3, #2
 8005fa2:	3318      	adds	r3, #24
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	693a      	ldr	r2, [r7, #16]
 8005fa8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005faa:	4b33      	ldr	r3, [pc, #204]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	43da      	mvns	r2, r3
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	2380      	movs	r3, #128	; 0x80
 8005fc0:	035b      	lsls	r3, r3, #13
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	d003      	beq.n	8005fce <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005fce:	4b2a      	ldr	r3, [pc, #168]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005fd4:	4b28      	ldr	r3, [pc, #160]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	43da      	mvns	r2, r3
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	685a      	ldr	r2, [r3, #4]
 8005fe8:	2380      	movs	r3, #128	; 0x80
 8005fea:	039b      	lsls	r3, r3, #14
 8005fec:	4013      	ands	r3, r2
 8005fee:	d003      	beq.n	8005ff8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ff8:	4b1f      	ldr	r3, [pc, #124]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005ffe:	4a1e      	ldr	r2, [pc, #120]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8006000:	2384      	movs	r3, #132	; 0x84
 8006002:	58d3      	ldr	r3, [r2, r3]
 8006004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	43da      	mvns	r2, r3
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	4013      	ands	r3, r2
 800600e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	685a      	ldr	r2, [r3, #4]
 8006014:	2380      	movs	r3, #128	; 0x80
 8006016:	029b      	lsls	r3, r3, #10
 8006018:	4013      	ands	r3, r2
 800601a:	d003      	beq.n	8006024 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	4313      	orrs	r3, r2
 8006022:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006024:	4914      	ldr	r1, [pc, #80]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8006026:	2284      	movs	r2, #132	; 0x84
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800602c:	4a12      	ldr	r2, [pc, #72]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 800602e:	2380      	movs	r3, #128	; 0x80
 8006030:	58d3      	ldr	r3, [r2, r3]
 8006032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	43da      	mvns	r2, r3
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	4013      	ands	r3, r2
 800603c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	2380      	movs	r3, #128	; 0x80
 8006044:	025b      	lsls	r3, r3, #9
 8006046:	4013      	ands	r3, r2
 8006048:	d003      	beq.n	8006052 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4313      	orrs	r3, r2
 8006050:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006052:	4909      	ldr	r1, [pc, #36]	; (8006078 <HAL_GPIO_Init+0x2b8>)
 8006054:	2280      	movs	r2, #128	; 0x80
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	3301      	adds	r3, #1
 800605e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	40da      	lsrs	r2, r3
 8006068:	1e13      	subs	r3, r2, #0
 800606a:	d000      	beq.n	800606e <HAL_GPIO_Init+0x2ae>
 800606c:	e6b0      	b.n	8005dd0 <HAL_GPIO_Init+0x10>
  }
}
 800606e:	46c0      	nop			; (mov r8, r8)
 8006070:	46c0      	nop			; (mov r8, r8)
 8006072:	46bd      	mov	sp, r7
 8006074:	b006      	add	sp, #24
 8006076:	bd80      	pop	{r7, pc}
 8006078:	40021800 	.word	0x40021800
 800607c:	50000400 	.word	0x50000400
 8006080:	50000800 	.word	0x50000800
 8006084:	50000c00 	.word	0x50000c00

08006088 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e082      	b.n	80061a0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2241      	movs	r2, #65	; 0x41
 800609e:	5c9b      	ldrb	r3, [r3, r2]
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d107      	bne.n	80060b6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2240      	movs	r2, #64	; 0x40
 80060aa:	2100      	movs	r1, #0
 80060ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	0018      	movs	r0, r3
 80060b2:	f7fe fc0b 	bl	80048cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2241      	movs	r2, #65	; 0x41
 80060ba:	2124      	movs	r1, #36	; 0x24
 80060bc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2101      	movs	r1, #1
 80060ca:	438a      	bics	r2, r1
 80060cc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4934      	ldr	r1, [pc, #208]	; (80061a8 <HAL_I2C_Init+0x120>)
 80060d8:	400a      	ands	r2, r1
 80060da:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	689a      	ldr	r2, [r3, #8]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4931      	ldr	r1, [pc, #196]	; (80061ac <HAL_I2C_Init+0x124>)
 80060e8:	400a      	ands	r2, r1
 80060ea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d108      	bne.n	8006106 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2180      	movs	r1, #128	; 0x80
 80060fe:	0209      	lsls	r1, r1, #8
 8006100:	430a      	orrs	r2, r1
 8006102:	609a      	str	r2, [r3, #8]
 8006104:	e007      	b.n	8006116 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	689a      	ldr	r2, [r3, #8]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2184      	movs	r1, #132	; 0x84
 8006110:	0209      	lsls	r1, r1, #8
 8006112:	430a      	orrs	r2, r1
 8006114:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	2b02      	cmp	r3, #2
 800611c:	d104      	bne.n	8006128 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2280      	movs	r2, #128	; 0x80
 8006124:	0112      	lsls	r2, r2, #4
 8006126:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685a      	ldr	r2, [r3, #4]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	491f      	ldr	r1, [pc, #124]	; (80061b0 <HAL_I2C_Init+0x128>)
 8006134:	430a      	orrs	r2, r1
 8006136:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68da      	ldr	r2, [r3, #12]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	491a      	ldr	r1, [pc, #104]	; (80061ac <HAL_I2C_Init+0x124>)
 8006144:	400a      	ands	r2, r1
 8006146:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	691a      	ldr	r2, [r3, #16]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	695b      	ldr	r3, [r3, #20]
 8006150:	431a      	orrs	r2, r3
 8006152:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	430a      	orrs	r2, r1
 8006160:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69d9      	ldr	r1, [r3, #28]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a1a      	ldr	r2, [r3, #32]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2101      	movs	r1, #1
 800617e:	430a      	orrs	r2, r1
 8006180:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2241      	movs	r2, #65	; 0x41
 800618c:	2120      	movs	r1, #32
 800618e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2242      	movs	r2, #66	; 0x42
 800619a:	2100      	movs	r1, #0
 800619c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	0018      	movs	r0, r3
 80061a2:	46bd      	mov	sp, r7
 80061a4:	b002      	add	sp, #8
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	f0ffffff 	.word	0xf0ffffff
 80061ac:	ffff7fff 	.word	0xffff7fff
 80061b0:	02008000 	.word	0x02008000

080061b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80061b4:	b590      	push	{r4, r7, lr}
 80061b6:	b089      	sub	sp, #36	; 0x24
 80061b8:	af02      	add	r7, sp, #8
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	0008      	movs	r0, r1
 80061be:	607a      	str	r2, [r7, #4]
 80061c0:	0019      	movs	r1, r3
 80061c2:	230a      	movs	r3, #10
 80061c4:	18fb      	adds	r3, r7, r3
 80061c6:	1c02      	adds	r2, r0, #0
 80061c8:	801a      	strh	r2, [r3, #0]
 80061ca:	2308      	movs	r3, #8
 80061cc:	18fb      	adds	r3, r7, r3
 80061ce:	1c0a      	adds	r2, r1, #0
 80061d0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2241      	movs	r2, #65	; 0x41
 80061d6:	5c9b      	ldrb	r3, [r3, r2]
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b20      	cmp	r3, #32
 80061dc:	d000      	beq.n	80061e0 <HAL_I2C_Master_Transmit+0x2c>
 80061de:	e0e7      	b.n	80063b0 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2240      	movs	r2, #64	; 0x40
 80061e4:	5c9b      	ldrb	r3, [r3, r2]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d101      	bne.n	80061ee <HAL_I2C_Master_Transmit+0x3a>
 80061ea:	2302      	movs	r3, #2
 80061ec:	e0e1      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1fe>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2240      	movs	r2, #64	; 0x40
 80061f2:	2101      	movs	r1, #1
 80061f4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80061f6:	f7fe ff99 	bl	800512c <HAL_GetTick>
 80061fa:	0003      	movs	r3, r0
 80061fc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80061fe:	2380      	movs	r3, #128	; 0x80
 8006200:	0219      	lsls	r1, r3, #8
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	2319      	movs	r3, #25
 800620a:	2201      	movs	r2, #1
 800620c:	f000 fe76 	bl	8006efc <I2C_WaitOnFlagUntilTimeout>
 8006210:	1e03      	subs	r3, r0, #0
 8006212:	d001      	beq.n	8006218 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e0cc      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2241      	movs	r2, #65	; 0x41
 800621c:	2121      	movs	r1, #33	; 0x21
 800621e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2242      	movs	r2, #66	; 0x42
 8006224:	2110      	movs	r1, #16
 8006226:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2208      	movs	r2, #8
 8006238:	18ba      	adds	r2, r7, r2
 800623a:	8812      	ldrh	r2, [r2, #0]
 800623c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006248:	b29b      	uxth	r3, r3
 800624a:	2bff      	cmp	r3, #255	; 0xff
 800624c:	d911      	bls.n	8006272 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	22ff      	movs	r2, #255	; 0xff
 8006252:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006258:	b2da      	uxtb	r2, r3
 800625a:	2380      	movs	r3, #128	; 0x80
 800625c:	045c      	lsls	r4, r3, #17
 800625e:	230a      	movs	r3, #10
 8006260:	18fb      	adds	r3, r7, r3
 8006262:	8819      	ldrh	r1, [r3, #0]
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	4b55      	ldr	r3, [pc, #340]	; (80063bc <HAL_I2C_Master_Transmit+0x208>)
 8006268:	9300      	str	r3, [sp, #0]
 800626a:	0023      	movs	r3, r4
 800626c:	f001 f800 	bl	8007270 <I2C_TransferConfig>
 8006270:	e075      	b.n	800635e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006276:	b29a      	uxth	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006280:	b2da      	uxtb	r2, r3
 8006282:	2380      	movs	r3, #128	; 0x80
 8006284:	049c      	lsls	r4, r3, #18
 8006286:	230a      	movs	r3, #10
 8006288:	18fb      	adds	r3, r7, r3
 800628a:	8819      	ldrh	r1, [r3, #0]
 800628c:	68f8      	ldr	r0, [r7, #12]
 800628e:	4b4b      	ldr	r3, [pc, #300]	; (80063bc <HAL_I2C_Master_Transmit+0x208>)
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	0023      	movs	r3, r4
 8006294:	f000 ffec 	bl	8007270 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006298:	e061      	b.n	800635e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	0018      	movs	r0, r3
 80062a2:	f000 fe6a 	bl	8006f7a <I2C_WaitOnTXISFlagUntilTimeout>
 80062a6:	1e03      	subs	r3, r0, #0
 80062a8:	d001      	beq.n	80062ae <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e081      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b2:	781a      	ldrb	r2, [r3, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062be:	1c5a      	adds	r2, r3, #1
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	3b01      	subs	r3, #1
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d6:	3b01      	subs	r3, #1
 80062d8:	b29a      	uxth	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d03a      	beq.n	800635e <HAL_I2C_Master_Transmit+0x1aa>
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d136      	bne.n	800635e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80062f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	0013      	movs	r3, r2
 80062fa:	2200      	movs	r2, #0
 80062fc:	2180      	movs	r1, #128	; 0x80
 80062fe:	f000 fdfd 	bl	8006efc <I2C_WaitOnFlagUntilTimeout>
 8006302:	1e03      	subs	r3, r0, #0
 8006304:	d001      	beq.n	800630a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e053      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800630e:	b29b      	uxth	r3, r3
 8006310:	2bff      	cmp	r3, #255	; 0xff
 8006312:	d911      	bls.n	8006338 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	22ff      	movs	r2, #255	; 0xff
 8006318:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800631e:	b2da      	uxtb	r2, r3
 8006320:	2380      	movs	r3, #128	; 0x80
 8006322:	045c      	lsls	r4, r3, #17
 8006324:	230a      	movs	r3, #10
 8006326:	18fb      	adds	r3, r7, r3
 8006328:	8819      	ldrh	r1, [r3, #0]
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	2300      	movs	r3, #0
 800632e:	9300      	str	r3, [sp, #0]
 8006330:	0023      	movs	r3, r4
 8006332:	f000 ff9d 	bl	8007270 <I2C_TransferConfig>
 8006336:	e012      	b.n	800635e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800633c:	b29a      	uxth	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006346:	b2da      	uxtb	r2, r3
 8006348:	2380      	movs	r3, #128	; 0x80
 800634a:	049c      	lsls	r4, r3, #18
 800634c:	230a      	movs	r3, #10
 800634e:	18fb      	adds	r3, r7, r3
 8006350:	8819      	ldrh	r1, [r3, #0]
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	2300      	movs	r3, #0
 8006356:	9300      	str	r3, [sp, #0]
 8006358:	0023      	movs	r3, r4
 800635a:	f000 ff89 	bl	8007270 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006362:	b29b      	uxth	r3, r3
 8006364:	2b00      	cmp	r3, #0
 8006366:	d198      	bne.n	800629a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	0018      	movs	r0, r3
 8006370:	f000 fe42 	bl	8006ff8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006374:	1e03      	subs	r3, r0, #0
 8006376:	d001      	beq.n	800637c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e01a      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2220      	movs	r2, #32
 8006382:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	490c      	ldr	r1, [pc, #48]	; (80063c0 <HAL_I2C_Master_Transmit+0x20c>)
 8006390:	400a      	ands	r2, r1
 8006392:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2241      	movs	r2, #65	; 0x41
 8006398:	2120      	movs	r1, #32
 800639a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2242      	movs	r2, #66	; 0x42
 80063a0:	2100      	movs	r1, #0
 80063a2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2240      	movs	r2, #64	; 0x40
 80063a8:	2100      	movs	r1, #0
 80063aa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	e000      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80063b0:	2302      	movs	r3, #2
  }
}
 80063b2:	0018      	movs	r0, r3
 80063b4:	46bd      	mov	sp, r7
 80063b6:	b007      	add	sp, #28
 80063b8:	bd90      	pop	{r4, r7, pc}
 80063ba:	46c0      	nop			; (mov r8, r8)
 80063bc:	80002000 	.word	0x80002000
 80063c0:	fe00e800 	.word	0xfe00e800

080063c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b084      	sub	sp, #16
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d005      	beq.n	80063f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	68f9      	ldr	r1, [r7, #12]
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	4798      	blx	r3
  }
}
 80063f0:	46c0      	nop			; (mov r8, r8)
 80063f2:	46bd      	mov	sp, r7
 80063f4:	b004      	add	sp, #16
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	0a1b      	lsrs	r3, r3, #8
 8006414:	001a      	movs	r2, r3
 8006416:	2301      	movs	r3, #1
 8006418:	4013      	ands	r3, r2
 800641a:	d010      	beq.n	800643e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	09db      	lsrs	r3, r3, #7
 8006420:	001a      	movs	r2, r3
 8006422:	2301      	movs	r3, #1
 8006424:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006426:	d00a      	beq.n	800643e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800642c:	2201      	movs	r2, #1
 800642e:	431a      	orrs	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2280      	movs	r2, #128	; 0x80
 800643a:	0052      	lsls	r2, r2, #1
 800643c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	0a9b      	lsrs	r3, r3, #10
 8006442:	001a      	movs	r2, r3
 8006444:	2301      	movs	r3, #1
 8006446:	4013      	ands	r3, r2
 8006448:	d010      	beq.n	800646c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	09db      	lsrs	r3, r3, #7
 800644e:	001a      	movs	r2, r3
 8006450:	2301      	movs	r3, #1
 8006452:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006454:	d00a      	beq.n	800646c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800645a:	2208      	movs	r2, #8
 800645c:	431a      	orrs	r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2280      	movs	r2, #128	; 0x80
 8006468:	00d2      	lsls	r2, r2, #3
 800646a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	0a5b      	lsrs	r3, r3, #9
 8006470:	001a      	movs	r2, r3
 8006472:	2301      	movs	r3, #1
 8006474:	4013      	ands	r3, r2
 8006476:	d010      	beq.n	800649a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	09db      	lsrs	r3, r3, #7
 800647c:	001a      	movs	r2, r3
 800647e:	2301      	movs	r3, #1
 8006480:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006482:	d00a      	beq.n	800649a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006488:	2202      	movs	r2, #2
 800648a:	431a      	orrs	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2280      	movs	r2, #128	; 0x80
 8006496:	0092      	lsls	r2, r2, #2
 8006498:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800649e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	220b      	movs	r2, #11
 80064a4:	4013      	ands	r3, r2
 80064a6:	d005      	beq.n	80064b4 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	0011      	movs	r1, r2
 80064ae:	0018      	movs	r0, r3
 80064b0:	f000 fbd8 	bl	8006c64 <I2C_ITError>
  }
}
 80064b4:	46c0      	nop			; (mov r8, r8)
 80064b6:	46bd      	mov	sp, r7
 80064b8:	b006      	add	sp, #24
 80064ba:	bd80      	pop	{r7, pc}

080064bc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80064c4:	46c0      	nop			; (mov r8, r8)
 80064c6:	46bd      	mov	sp, r7
 80064c8:	b002      	add	sp, #8
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80064d4:	46c0      	nop			; (mov r8, r8)
 80064d6:	46bd      	mov	sp, r7
 80064d8:	b002      	add	sp, #8
 80064da:	bd80      	pop	{r7, pc}

080064dc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	0008      	movs	r0, r1
 80064e6:	0011      	movs	r1, r2
 80064e8:	1cfb      	adds	r3, r7, #3
 80064ea:	1c02      	adds	r2, r0, #0
 80064ec:	701a      	strb	r2, [r3, #0]
 80064ee:	003b      	movs	r3, r7
 80064f0:	1c0a      	adds	r2, r1, #0
 80064f2:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80064f4:	46c0      	nop			; (mov r8, r8)
 80064f6:	46bd      	mov	sp, r7
 80064f8:	b002      	add	sp, #8
 80064fa:	bd80      	pop	{r7, pc}

080064fc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006504:	46c0      	nop			; (mov r8, r8)
 8006506:	46bd      	mov	sp, r7
 8006508:	b002      	add	sp, #8
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006514:	46c0      	nop			; (mov r8, r8)
 8006516:	46bd      	mov	sp, r7
 8006518:	b002      	add	sp, #8
 800651a:	bd80      	pop	{r7, pc}

0800651c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b082      	sub	sp, #8
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006524:	46c0      	nop			; (mov r8, r8)
 8006526:	46bd      	mov	sp, r7
 8006528:	b002      	add	sp, #8
 800652a:	bd80      	pop	{r7, pc}

0800652c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800653c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2240      	movs	r2, #64	; 0x40
 8006546:	5c9b      	ldrb	r3, [r3, r2]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d101      	bne.n	8006550 <I2C_Slave_ISR_IT+0x24>
 800654c:	2302      	movs	r3, #2
 800654e:	e0fa      	b.n	8006746 <I2C_Slave_ISR_IT+0x21a>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2240      	movs	r2, #64	; 0x40
 8006554:	2101      	movs	r1, #1
 8006556:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	095b      	lsrs	r3, r3, #5
 800655c:	001a      	movs	r2, r3
 800655e:	2301      	movs	r3, #1
 8006560:	4013      	ands	r3, r2
 8006562:	d00b      	beq.n	800657c <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	095b      	lsrs	r3, r3, #5
 8006568:	001a      	movs	r2, r3
 800656a:	2301      	movs	r3, #1
 800656c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800656e:	d005      	beq.n	800657c <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	0011      	movs	r1, r2
 8006576:	0018      	movs	r0, r3
 8006578:	f000 f9f6 	bl	8006968 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	091b      	lsrs	r3, r3, #4
 8006580:	001a      	movs	r2, r3
 8006582:	2301      	movs	r3, #1
 8006584:	4013      	ands	r3, r2
 8006586:	d054      	beq.n	8006632 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	091b      	lsrs	r3, r3, #4
 800658c:	001a      	movs	r2, r3
 800658e:	2301      	movs	r3, #1
 8006590:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006592:	d04e      	beq.n	8006632 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006598:	b29b      	uxth	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d12d      	bne.n	80065fa <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2241      	movs	r2, #65	; 0x41
 80065a2:	5c9b      	ldrb	r3, [r3, r2]
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b28      	cmp	r3, #40	; 0x28
 80065a8:	d10b      	bne.n	80065c2 <I2C_Slave_ISR_IT+0x96>
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	2380      	movs	r3, #128	; 0x80
 80065ae:	049b      	lsls	r3, r3, #18
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d106      	bne.n	80065c2 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	0011      	movs	r1, r2
 80065ba:	0018      	movs	r0, r3
 80065bc:	f000 faf8 	bl	8006bb0 <I2C_ITListenCplt>
 80065c0:	e036      	b.n	8006630 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2241      	movs	r2, #65	; 0x41
 80065c6:	5c9b      	ldrb	r3, [r3, r2]
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b29      	cmp	r3, #41	; 0x29
 80065cc:	d110      	bne.n	80065f0 <I2C_Slave_ISR_IT+0xc4>
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	4a5f      	ldr	r2, [pc, #380]	; (8006750 <I2C_Slave_ISR_IT+0x224>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d00c      	beq.n	80065f0 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2210      	movs	r2, #16
 80065dc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	0018      	movs	r0, r3
 80065e2:	f000 fc4a 	bl	8006e7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	0018      	movs	r0, r3
 80065ea:	f000 f957 	bl	800689c <I2C_ITSlaveSeqCplt>
 80065ee:	e01f      	b.n	8006630 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2210      	movs	r2, #16
 80065f6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80065f8:	e09d      	b.n	8006736 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2210      	movs	r2, #16
 8006600:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006606:	2204      	movs	r2, #4
 8006608:	431a      	orrs	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d005      	beq.n	8006620 <I2C_Slave_ISR_IT+0xf4>
 8006614:	697a      	ldr	r2, [r7, #20]
 8006616:	2380      	movs	r3, #128	; 0x80
 8006618:	045b      	lsls	r3, r3, #17
 800661a:	429a      	cmp	r2, r3
 800661c:	d000      	beq.n	8006620 <I2C_Slave_ISR_IT+0xf4>
 800661e:	e08a      	b.n	8006736 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	0011      	movs	r1, r2
 8006628:	0018      	movs	r0, r3
 800662a:	f000 fb1b 	bl	8006c64 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800662e:	e082      	b.n	8006736 <I2C_Slave_ISR_IT+0x20a>
 8006630:	e081      	b.n	8006736 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	089b      	lsrs	r3, r3, #2
 8006636:	001a      	movs	r2, r3
 8006638:	2301      	movs	r3, #1
 800663a:	4013      	ands	r3, r2
 800663c:	d031      	beq.n	80066a2 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	089b      	lsrs	r3, r3, #2
 8006642:	001a      	movs	r2, r3
 8006644:	2301      	movs	r3, #1
 8006646:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006648:	d02b      	beq.n	80066a2 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800664e:	b29b      	uxth	r3, r3
 8006650:	2b00      	cmp	r3, #0
 8006652:	d018      	beq.n	8006686 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665e:	b2d2      	uxtb	r2, r2
 8006660:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006666:	1c5a      	adds	r2, r3, #1
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800667c:	b29b      	uxth	r3, r3
 800667e:	3b01      	subs	r3, #1
 8006680:	b29a      	uxth	r2, r3
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800668a:	b29b      	uxth	r3, r3
 800668c:	2b00      	cmp	r3, #0
 800668e:	d154      	bne.n	800673a <I2C_Slave_ISR_IT+0x20e>
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	4a2f      	ldr	r2, [pc, #188]	; (8006750 <I2C_Slave_ISR_IT+0x224>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d050      	beq.n	800673a <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	0018      	movs	r0, r3
 800669c:	f000 f8fe 	bl	800689c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80066a0:	e04b      	b.n	800673a <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	08db      	lsrs	r3, r3, #3
 80066a6:	001a      	movs	r2, r3
 80066a8:	2301      	movs	r3, #1
 80066aa:	4013      	ands	r3, r2
 80066ac:	d00c      	beq.n	80066c8 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	08db      	lsrs	r3, r3, #3
 80066b2:	001a      	movs	r2, r3
 80066b4:	2301      	movs	r3, #1
 80066b6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80066b8:	d006      	beq.n	80066c8 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80066ba:	693a      	ldr	r2, [r7, #16]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	0011      	movs	r1, r2
 80066c0:	0018      	movs	r0, r3
 80066c2:	f000 f847 	bl	8006754 <I2C_ITAddrCplt>
 80066c6:	e039      	b.n	800673c <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	085b      	lsrs	r3, r3, #1
 80066cc:	001a      	movs	r2, r3
 80066ce:	2301      	movs	r3, #1
 80066d0:	4013      	ands	r3, r2
 80066d2:	d033      	beq.n	800673c <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	085b      	lsrs	r3, r3, #1
 80066d8:	001a      	movs	r2, r3
 80066da:	2301      	movs	r3, #1
 80066dc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80066de:	d02d      	beq.n	800673c <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d018      	beq.n	800671c <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ee:	781a      	ldrb	r2, [r3, #0]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fa:	1c5a      	adds	r2, r3, #1
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006704:	b29b      	uxth	r3, r3
 8006706:	3b01      	subs	r3, #1
 8006708:	b29a      	uxth	r2, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006712:	3b01      	subs	r3, #1
 8006714:	b29a      	uxth	r2, r3
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	851a      	strh	r2, [r3, #40]	; 0x28
 800671a:	e00f      	b.n	800673c <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800671c:	697a      	ldr	r2, [r7, #20]
 800671e:	2380      	movs	r3, #128	; 0x80
 8006720:	045b      	lsls	r3, r3, #17
 8006722:	429a      	cmp	r2, r3
 8006724:	d002      	beq.n	800672c <I2C_Slave_ISR_IT+0x200>
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d107      	bne.n	800673c <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	0018      	movs	r0, r3
 8006730:	f000 f8b4 	bl	800689c <I2C_ITSlaveSeqCplt>
 8006734:	e002      	b.n	800673c <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8006736:	46c0      	nop			; (mov r8, r8)
 8006738:	e000      	b.n	800673c <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 800673a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2240      	movs	r2, #64	; 0x40
 8006740:	2100      	movs	r1, #0
 8006742:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	0018      	movs	r0, r3
 8006748:	46bd      	mov	sp, r7
 800674a:	b006      	add	sp, #24
 800674c:	bd80      	pop	{r7, pc}
 800674e:	46c0      	nop			; (mov r8, r8)
 8006750:	ffff0000 	.word	0xffff0000

08006754 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006754:	b5b0      	push	{r4, r5, r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2241      	movs	r2, #65	; 0x41
 8006762:	5c9b      	ldrb	r3, [r3, r2]
 8006764:	b2db      	uxtb	r3, r3
 8006766:	001a      	movs	r2, r3
 8006768:	2328      	movs	r3, #40	; 0x28
 800676a:	4013      	ands	r3, r2
 800676c:	2b28      	cmp	r3, #40	; 0x28
 800676e:	d000      	beq.n	8006772 <I2C_ITAddrCplt+0x1e>
 8006770:	e088      	b.n	8006884 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	0c1b      	lsrs	r3, r3, #16
 800677a:	b2da      	uxtb	r2, r3
 800677c:	250f      	movs	r5, #15
 800677e:	197b      	adds	r3, r7, r5
 8006780:	2101      	movs	r1, #1
 8006782:	400a      	ands	r2, r1
 8006784:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	0c1b      	lsrs	r3, r3, #16
 800678e:	b29a      	uxth	r2, r3
 8006790:	200c      	movs	r0, #12
 8006792:	183b      	adds	r3, r7, r0
 8006794:	21fe      	movs	r1, #254	; 0xfe
 8006796:	400a      	ands	r2, r1
 8006798:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	240a      	movs	r4, #10
 80067a4:	193b      	adds	r3, r7, r4
 80067a6:	0592      	lsls	r2, r2, #22
 80067a8:	0d92      	lsrs	r2, r2, #22
 80067aa:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	2308      	movs	r3, #8
 80067b6:	18fb      	adds	r3, r7, r3
 80067b8:	21fe      	movs	r1, #254	; 0xfe
 80067ba:	400a      	ands	r2, r1
 80067bc:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	d148      	bne.n	8006858 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80067c6:	0021      	movs	r1, r4
 80067c8:	187b      	adds	r3, r7, r1
 80067ca:	881b      	ldrh	r3, [r3, #0]
 80067cc:	09db      	lsrs	r3, r3, #7
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	183b      	adds	r3, r7, r0
 80067d2:	881b      	ldrh	r3, [r3, #0]
 80067d4:	4053      	eors	r3, r2
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	001a      	movs	r2, r3
 80067da:	2306      	movs	r3, #6
 80067dc:	4013      	ands	r3, r2
 80067de:	d120      	bne.n	8006822 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80067e0:	183b      	adds	r3, r7, r0
 80067e2:	187a      	adds	r2, r7, r1
 80067e4:	8812      	ldrh	r2, [r2, #0]
 80067e6:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067ec:	1c5a      	adds	r2, r3, #1
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067f6:	2b02      	cmp	r3, #2
 80067f8:	d14c      	bne.n	8006894 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2208      	movs	r2, #8
 8006806:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2240      	movs	r2, #64	; 0x40
 800680c:	2100      	movs	r1, #0
 800680e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006810:	183b      	adds	r3, r7, r0
 8006812:	881a      	ldrh	r2, [r3, #0]
 8006814:	197b      	adds	r3, r7, r5
 8006816:	7819      	ldrb	r1, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	0018      	movs	r0, r3
 800681c:	f7ff fe5e 	bl	80064dc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006820:	e038      	b.n	8006894 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8006822:	240c      	movs	r4, #12
 8006824:	193b      	adds	r3, r7, r4
 8006826:	2208      	movs	r2, #8
 8006828:	18ba      	adds	r2, r7, r2
 800682a:	8812      	ldrh	r2, [r2, #0]
 800682c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800682e:	2380      	movs	r3, #128	; 0x80
 8006830:	021a      	lsls	r2, r3, #8
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	0011      	movs	r1, r2
 8006836:	0018      	movs	r0, r3
 8006838:	f000 fd54 	bl	80072e4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2240      	movs	r2, #64	; 0x40
 8006840:	2100      	movs	r1, #0
 8006842:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006844:	193b      	adds	r3, r7, r4
 8006846:	881a      	ldrh	r2, [r3, #0]
 8006848:	230f      	movs	r3, #15
 800684a:	18fb      	adds	r3, r7, r3
 800684c:	7819      	ldrb	r1, [r3, #0]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	0018      	movs	r0, r3
 8006852:	f7ff fe43 	bl	80064dc <HAL_I2C_AddrCallback>
}
 8006856:	e01d      	b.n	8006894 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006858:	2380      	movs	r3, #128	; 0x80
 800685a:	021a      	lsls	r2, r3, #8
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	0011      	movs	r1, r2
 8006860:	0018      	movs	r0, r3
 8006862:	f000 fd3f 	bl	80072e4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2240      	movs	r2, #64	; 0x40
 800686a:	2100      	movs	r1, #0
 800686c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800686e:	230c      	movs	r3, #12
 8006870:	18fb      	adds	r3, r7, r3
 8006872:	881a      	ldrh	r2, [r3, #0]
 8006874:	230f      	movs	r3, #15
 8006876:	18fb      	adds	r3, r7, r3
 8006878:	7819      	ldrb	r1, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	0018      	movs	r0, r3
 800687e:	f7ff fe2d 	bl	80064dc <HAL_I2C_AddrCallback>
}
 8006882:	e007      	b.n	8006894 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2208      	movs	r2, #8
 800688a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2240      	movs	r2, #64	; 0x40
 8006890:	2100      	movs	r1, #0
 8006892:	5499      	strb	r1, [r3, r2]
}
 8006894:	46c0      	nop			; (mov r8, r8)
 8006896:	46bd      	mov	sp, r7
 8006898:	b004      	add	sp, #16
 800689a:	bdb0      	pop	{r4, r5, r7, pc}

0800689c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2242      	movs	r2, #66	; 0x42
 80068b0:	2100      	movs	r1, #0
 80068b2:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	0b9b      	lsrs	r3, r3, #14
 80068b8:	001a      	movs	r2, r3
 80068ba:	2301      	movs	r3, #1
 80068bc:	4013      	ands	r3, r2
 80068be:	d008      	beq.n	80068d2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4925      	ldr	r1, [pc, #148]	; (8006960 <I2C_ITSlaveSeqCplt+0xc4>)
 80068cc:	400a      	ands	r2, r1
 80068ce:	601a      	str	r2, [r3, #0]
 80068d0:	e00d      	b.n	80068ee <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	0bdb      	lsrs	r3, r3, #15
 80068d6:	001a      	movs	r2, r3
 80068d8:	2301      	movs	r3, #1
 80068da:	4013      	ands	r3, r2
 80068dc:	d007      	beq.n	80068ee <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	491e      	ldr	r1, [pc, #120]	; (8006964 <I2C_ITSlaveSeqCplt+0xc8>)
 80068ea:	400a      	ands	r2, r1
 80068ec:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2241      	movs	r2, #65	; 0x41
 80068f2:	5c9b      	ldrb	r3, [r3, r2]
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b29      	cmp	r3, #41	; 0x29
 80068f8:	d114      	bne.n	8006924 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2241      	movs	r2, #65	; 0x41
 80068fe:	2128      	movs	r1, #40	; 0x28
 8006900:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2221      	movs	r2, #33	; 0x21
 8006906:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2101      	movs	r1, #1
 800690c:	0018      	movs	r0, r3
 800690e:	f000 fce9 	bl	80072e4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2240      	movs	r2, #64	; 0x40
 8006916:	2100      	movs	r1, #0
 8006918:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	0018      	movs	r0, r3
 800691e:	f7ff fdcd 	bl	80064bc <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006922:	e019      	b.n	8006958 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2241      	movs	r2, #65	; 0x41
 8006928:	5c9b      	ldrb	r3, [r3, r2]
 800692a:	b2db      	uxtb	r3, r3
 800692c:	2b2a      	cmp	r3, #42	; 0x2a
 800692e:	d113      	bne.n	8006958 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2241      	movs	r2, #65	; 0x41
 8006934:	2128      	movs	r1, #40	; 0x28
 8006936:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2222      	movs	r2, #34	; 0x22
 800693c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2102      	movs	r1, #2
 8006942:	0018      	movs	r0, r3
 8006944:	f000 fcce 	bl	80072e4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2240      	movs	r2, #64	; 0x40
 800694c:	2100      	movs	r1, #0
 800694e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	0018      	movs	r0, r3
 8006954:	f7ff fdba 	bl	80064cc <HAL_I2C_SlaveRxCpltCallback>
}
 8006958:	46c0      	nop			; (mov r8, r8)
 800695a:	46bd      	mov	sp, r7
 800695c:	b004      	add	sp, #16
 800695e:	bd80      	pop	{r7, pc}
 8006960:	ffffbfff 	.word	0xffffbfff
 8006964:	ffff7fff 	.word	0xffff7fff

08006968 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b086      	sub	sp, #24
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800697e:	200f      	movs	r0, #15
 8006980:	183b      	adds	r3, r7, r0
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	2141      	movs	r1, #65	; 0x41
 8006986:	5c52      	ldrb	r2, [r2, r1]
 8006988:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2220      	movs	r2, #32
 8006990:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006992:	183b      	adds	r3, r7, r0
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	2b21      	cmp	r3, #33	; 0x21
 8006998:	d003      	beq.n	80069a2 <I2C_ITSlaveCplt+0x3a>
 800699a:	183b      	adds	r3, r7, r0
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	2b29      	cmp	r3, #41	; 0x29
 80069a0:	d109      	bne.n	80069b6 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80069a2:	4a7d      	ldr	r2, [pc, #500]	; (8006b98 <I2C_ITSlaveCplt+0x230>)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	0011      	movs	r1, r2
 80069a8:	0018      	movs	r0, r3
 80069aa:	f000 fc9b 	bl	80072e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2221      	movs	r2, #33	; 0x21
 80069b2:	631a      	str	r2, [r3, #48]	; 0x30
 80069b4:	e011      	b.n	80069da <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80069b6:	220f      	movs	r2, #15
 80069b8:	18bb      	adds	r3, r7, r2
 80069ba:	781b      	ldrb	r3, [r3, #0]
 80069bc:	2b22      	cmp	r3, #34	; 0x22
 80069be:	d003      	beq.n	80069c8 <I2C_ITSlaveCplt+0x60>
 80069c0:	18bb      	adds	r3, r7, r2
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	2b2a      	cmp	r3, #42	; 0x2a
 80069c6:	d108      	bne.n	80069da <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80069c8:	4a74      	ldr	r2, [pc, #464]	; (8006b9c <I2C_ITSlaveCplt+0x234>)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	0011      	movs	r1, r2
 80069ce:	0018      	movs	r0, r3
 80069d0:	f000 fc88 	bl	80072e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2222      	movs	r2, #34	; 0x22
 80069d8:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2180      	movs	r1, #128	; 0x80
 80069e6:	0209      	lsls	r1, r1, #8
 80069e8:	430a      	orrs	r2, r1
 80069ea:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	685a      	ldr	r2, [r3, #4]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	496a      	ldr	r1, [pc, #424]	; (8006ba0 <I2C_ITSlaveCplt+0x238>)
 80069f8:	400a      	ands	r2, r1
 80069fa:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	0018      	movs	r0, r3
 8006a00:	f000 fa3b 	bl	8006e7a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	0b9b      	lsrs	r3, r3, #14
 8006a08:	001a      	movs	r2, r3
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	d013      	beq.n	8006a38 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4962      	ldr	r1, [pc, #392]	; (8006ba4 <I2C_ITSlaveCplt+0x23c>)
 8006a1c:	400a      	ands	r2, r1
 8006a1e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d020      	beq.n	8006a6a <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a36:	e018      	b.n	8006a6a <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	0bdb      	lsrs	r3, r3, #15
 8006a3c:	001a      	movs	r2, r3
 8006a3e:	2301      	movs	r3, #1
 8006a40:	4013      	ands	r3, r2
 8006a42:	d012      	beq.n	8006a6a <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4956      	ldr	r1, [pc, #344]	; (8006ba8 <I2C_ITSlaveCplt+0x240>)
 8006a50:	400a      	ands	r2, r1
 8006a52:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d006      	beq.n	8006a6a <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	089b      	lsrs	r3, r3, #2
 8006a6e:	001a      	movs	r2, r3
 8006a70:	2301      	movs	r3, #1
 8006a72:	4013      	ands	r3, r2
 8006a74:	d020      	beq.n	8006ab8 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	2204      	movs	r2, #4
 8006a7a:	4393      	bics	r3, r2
 8006a7c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a88:	b2d2      	uxtb	r2, r2
 8006a8a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a90:	1c5a      	adds	r2, r3, #1
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00c      	beq.n	8006ab8 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	b29a      	uxth	r2, r3
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d005      	beq.n	8006ace <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ac6:	2204      	movs	r2, #4
 8006ac8:	431a      	orrs	r2, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2242      	movs	r2, #66	; 0x42
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d013      	beq.n	8006b0c <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	0011      	movs	r1, r2
 8006aec:	0018      	movs	r0, r3
 8006aee:	f000 f8b9 	bl	8006c64 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2241      	movs	r2, #65	; 0x41
 8006af6:	5c9b      	ldrb	r3, [r3, r2]
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b28      	cmp	r3, #40	; 0x28
 8006afc:	d147      	bne.n	8006b8e <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	0011      	movs	r1, r2
 8006b04:	0018      	movs	r0, r3
 8006b06:	f000 f853 	bl	8006bb0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006b0a:	e040      	b.n	8006b8e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b10:	4a26      	ldr	r2, [pc, #152]	; (8006bac <I2C_ITSlaveCplt+0x244>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d016      	beq.n	8006b44 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	0018      	movs	r0, r3
 8006b1a:	f7ff febf 	bl	800689c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a22      	ldr	r2, [pc, #136]	; (8006bac <I2C_ITSlaveCplt+0x244>)
 8006b22:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2241      	movs	r2, #65	; 0x41
 8006b28:	2120      	movs	r1, #32
 8006b2a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2240      	movs	r2, #64	; 0x40
 8006b36:	2100      	movs	r1, #0
 8006b38:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	f7ff fcdd 	bl	80064fc <HAL_I2C_ListenCpltCallback>
}
 8006b42:	e024      	b.n	8006b8e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2241      	movs	r2, #65	; 0x41
 8006b48:	5c9b      	ldrb	r3, [r3, r2]
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	2b22      	cmp	r3, #34	; 0x22
 8006b4e:	d10f      	bne.n	8006b70 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2241      	movs	r2, #65	; 0x41
 8006b54:	2120      	movs	r1, #32
 8006b56:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2240      	movs	r2, #64	; 0x40
 8006b62:	2100      	movs	r1, #0
 8006b64:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f7ff fcaf 	bl	80064cc <HAL_I2C_SlaveRxCpltCallback>
}
 8006b6e:	e00e      	b.n	8006b8e <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2241      	movs	r2, #65	; 0x41
 8006b74:	2120      	movs	r1, #32
 8006b76:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2240      	movs	r2, #64	; 0x40
 8006b82:	2100      	movs	r1, #0
 8006b84:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	0018      	movs	r0, r3
 8006b8a:	f7ff fc97 	bl	80064bc <HAL_I2C_SlaveTxCpltCallback>
}
 8006b8e:	46c0      	nop			; (mov r8, r8)
 8006b90:	46bd      	mov	sp, r7
 8006b92:	b006      	add	sp, #24
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	46c0      	nop			; (mov r8, r8)
 8006b98:	00008001 	.word	0x00008001
 8006b9c:	00008002 	.word	0x00008002
 8006ba0:	fe00e800 	.word	0xfe00e800
 8006ba4:	ffffbfff 	.word	0xffffbfff
 8006ba8:	ffff7fff 	.word	0xffff7fff
 8006bac:	ffff0000 	.word	0xffff0000

08006bb0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a27      	ldr	r2, [pc, #156]	; (8006c5c <I2C_ITListenCplt+0xac>)
 8006bbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2241      	movs	r2, #65	; 0x41
 8006bca:	2120      	movs	r1, #32
 8006bcc:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2242      	movs	r2, #66	; 0x42
 8006bd2:	2100      	movs	r1, #0
 8006bd4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	089b      	lsrs	r3, r3, #2
 8006be0:	001a      	movs	r2, r3
 8006be2:	2301      	movs	r3, #1
 8006be4:	4013      	ands	r3, r2
 8006be6:	d022      	beq.n	8006c2e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf2:	b2d2      	uxtb	r2, r2
 8006bf4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfa:	1c5a      	adds	r2, r3, #1
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d012      	beq.n	8006c2e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c26:	2204      	movs	r2, #4
 8006c28:	431a      	orrs	r2, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006c2e:	4a0c      	ldr	r2, [pc, #48]	; (8006c60 <I2C_ITListenCplt+0xb0>)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	0011      	movs	r1, r2
 8006c34:	0018      	movs	r0, r3
 8006c36:	f000 fb55 	bl	80072e4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2210      	movs	r2, #16
 8006c40:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2240      	movs	r2, #64	; 0x40
 8006c46:	2100      	movs	r1, #0
 8006c48:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	0018      	movs	r0, r3
 8006c4e:	f7ff fc55 	bl	80064fc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006c52:	46c0      	nop			; (mov r8, r8)
 8006c54:	46bd      	mov	sp, r7
 8006c56:	b002      	add	sp, #8
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	46c0      	nop			; (mov r8, r8)
 8006c5c:	ffff0000 	.word	0xffff0000
 8006c60:	00008003 	.word	0x00008003

08006c64 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006c6e:	200f      	movs	r0, #15
 8006c70:	183b      	adds	r3, r7, r0
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	2141      	movs	r1, #65	; 0x41
 8006c76:	5c52      	ldrb	r2, [r2, r1]
 8006c78:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2242      	movs	r2, #66	; 0x42
 8006c7e:	2100      	movs	r1, #0
 8006c80:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a62      	ldr	r2, [pc, #392]	; (8006e10 <I2C_ITError+0x1ac>)
 8006c86:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	431a      	orrs	r2, r3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006c9a:	183b      	adds	r3, r7, r0
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	2b28      	cmp	r3, #40	; 0x28
 8006ca0:	d007      	beq.n	8006cb2 <I2C_ITError+0x4e>
 8006ca2:	183b      	adds	r3, r7, r0
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	2b29      	cmp	r3, #41	; 0x29
 8006ca8:	d003      	beq.n	8006cb2 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006caa:	183b      	adds	r3, r7, r0
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	2b2a      	cmp	r3, #42	; 0x2a
 8006cb0:	d10c      	bne.n	8006ccc <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2103      	movs	r1, #3
 8006cb6:	0018      	movs	r0, r3
 8006cb8:	f000 fb14 	bl	80072e4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2241      	movs	r2, #65	; 0x41
 8006cc0:	2128      	movs	r1, #40	; 0x28
 8006cc2:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a53      	ldr	r2, [pc, #332]	; (8006e14 <I2C_ITError+0x1b0>)
 8006cc8:	635a      	str	r2, [r3, #52]	; 0x34
 8006cca:	e012      	b.n	8006cf2 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006ccc:	4a52      	ldr	r2, [pc, #328]	; (8006e18 <I2C_ITError+0x1b4>)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	0011      	movs	r1, r2
 8006cd2:	0018      	movs	r0, r3
 8006cd4:	f000 fb06 	bl	80072e4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2241      	movs	r2, #65	; 0x41
 8006cdc:	5c9b      	ldrb	r3, [r3, r2]
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	2b60      	cmp	r3, #96	; 0x60
 8006ce2:	d003      	beq.n	8006cec <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2241      	movs	r2, #65	; 0x41
 8006ce8:	2120      	movs	r1, #32
 8006cea:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cf6:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d03b      	beq.n	8006d78 <I2C_ITError+0x114>
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	2b11      	cmp	r3, #17
 8006d04:	d002      	beq.n	8006d0c <I2C_ITError+0xa8>
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	2b21      	cmp	r3, #33	; 0x21
 8006d0a:	d135      	bne.n	8006d78 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	2380      	movs	r3, #128	; 0x80
 8006d14:	01db      	lsls	r3, r3, #7
 8006d16:	401a      	ands	r2, r3
 8006d18:	2380      	movs	r3, #128	; 0x80
 8006d1a:	01db      	lsls	r3, r3, #7
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d107      	bne.n	8006d30 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	493c      	ldr	r1, [pc, #240]	; (8006e1c <I2C_ITError+0x1b8>)
 8006d2c:	400a      	ands	r2, r1
 8006d2e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d34:	0018      	movs	r0, r3
 8006d36:	f7fe ffa7 	bl	8005c88 <HAL_DMA_GetState>
 8006d3a:	0003      	movs	r3, r0
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d016      	beq.n	8006d6e <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d44:	4a36      	ldr	r2, [pc, #216]	; (8006e20 <I2C_ITError+0x1bc>)
 8006d46:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2240      	movs	r2, #64	; 0x40
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d54:	0018      	movs	r0, r3
 8006d56:	f7fe fe7b 	bl	8005a50 <HAL_DMA_Abort_IT>
 8006d5a:	1e03      	subs	r3, r0, #0
 8006d5c:	d051      	beq.n	8006e02 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d68:	0018      	movs	r0, r3
 8006d6a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006d6c:	e049      	b.n	8006e02 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	0018      	movs	r0, r3
 8006d72:	f000 f859 	bl	8006e28 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006d76:	e044      	b.n	8006e02 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d03b      	beq.n	8006df8 <I2C_ITError+0x194>
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	2b12      	cmp	r3, #18
 8006d84:	d002      	beq.n	8006d8c <I2C_ITError+0x128>
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	2b22      	cmp	r3, #34	; 0x22
 8006d8a:	d135      	bne.n	8006df8 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	2380      	movs	r3, #128	; 0x80
 8006d94:	021b      	lsls	r3, r3, #8
 8006d96:	401a      	ands	r2, r3
 8006d98:	2380      	movs	r3, #128	; 0x80
 8006d9a:	021b      	lsls	r3, r3, #8
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d107      	bne.n	8006db0 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	491e      	ldr	r1, [pc, #120]	; (8006e24 <I2C_ITError+0x1c0>)
 8006dac:	400a      	ands	r2, r1
 8006dae:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006db4:	0018      	movs	r0, r3
 8006db6:	f7fe ff67 	bl	8005c88 <HAL_DMA_GetState>
 8006dba:	0003      	movs	r3, r0
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d016      	beq.n	8006dee <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dc4:	4a16      	ldr	r2, [pc, #88]	; (8006e20 <I2C_ITError+0x1bc>)
 8006dc6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2240      	movs	r2, #64	; 0x40
 8006dcc:	2100      	movs	r1, #0
 8006dce:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dd4:	0018      	movs	r0, r3
 8006dd6:	f7fe fe3b 	bl	8005a50 <HAL_DMA_Abort_IT>
 8006dda:	1e03      	subs	r3, r0, #0
 8006ddc:	d013      	beq.n	8006e06 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006de2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006de8:	0018      	movs	r0, r3
 8006dea:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006dec:	e00b      	b.n	8006e06 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	0018      	movs	r0, r3
 8006df2:	f000 f819 	bl	8006e28 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006df6:	e006      	b.n	8006e06 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	f000 f814 	bl	8006e28 <I2C_TreatErrorCallback>
  }
}
 8006e00:	e002      	b.n	8006e08 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e02:	46c0      	nop			; (mov r8, r8)
 8006e04:	e000      	b.n	8006e08 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006e06:	46c0      	nop			; (mov r8, r8)
}
 8006e08:	46c0      	nop			; (mov r8, r8)
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	b004      	add	sp, #16
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	ffff0000 	.word	0xffff0000
 8006e14:	0800652d 	.word	0x0800652d
 8006e18:	00008003 	.word	0x00008003
 8006e1c:	ffffbfff 	.word	0xffffbfff
 8006e20:	08006ebf 	.word	0x08006ebf
 8006e24:	ffff7fff 	.word	0xffff7fff

08006e28 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2241      	movs	r2, #65	; 0x41
 8006e34:	5c9b      	ldrb	r3, [r3, r2]
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	2b60      	cmp	r3, #96	; 0x60
 8006e3a:	d10f      	bne.n	8006e5c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2241      	movs	r2, #65	; 0x41
 8006e40:	2120      	movs	r1, #32
 8006e42:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2240      	movs	r2, #64	; 0x40
 8006e4e:	2100      	movs	r1, #0
 8006e50:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	0018      	movs	r0, r3
 8006e56:	f7ff fb61 	bl	800651c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006e5a:	e00a      	b.n	8006e72 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2240      	movs	r2, #64	; 0x40
 8006e66:	2100      	movs	r1, #0
 8006e68:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	0018      	movs	r0, r3
 8006e6e:	f7ff fb4d 	bl	800650c <HAL_I2C_ErrorCallback>
}
 8006e72:	46c0      	nop			; (mov r8, r8)
 8006e74:	46bd      	mov	sp, r7
 8006e76:	b002      	add	sp, #8
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b082      	sub	sp, #8
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	699b      	ldr	r3, [r3, #24]
 8006e88:	2202      	movs	r2, #2
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d103      	bne.n	8006e98 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2200      	movs	r2, #0
 8006e96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d007      	beq.n	8006eb6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	699a      	ldr	r2, [r3, #24]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2101      	movs	r1, #1
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	619a      	str	r2, [r3, #24]
  }
}
 8006eb6:	46c0      	nop			; (mov r8, r8)
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	b002      	add	sp, #8
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b084      	sub	sp, #16
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eca:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d003      	beq.n	8006edc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed8:	2200      	movs	r2, #0
 8006eda:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d003      	beq.n	8006eec <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ee8:	2200      	movs	r2, #0
 8006eea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	0018      	movs	r0, r3
 8006ef0:	f7ff ff9a 	bl	8006e28 <I2C_TreatErrorCallback>
}
 8006ef4:	46c0      	nop			; (mov r8, r8)
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	b004      	add	sp, #16
 8006efa:	bd80      	pop	{r7, pc}

08006efc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	603b      	str	r3, [r7, #0]
 8006f08:	1dfb      	adds	r3, r7, #7
 8006f0a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f0c:	e021      	b.n	8006f52 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	3301      	adds	r3, #1
 8006f12:	d01e      	beq.n	8006f52 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f14:	f7fe f90a 	bl	800512c <HAL_GetTick>
 8006f18:	0002      	movs	r2, r0
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d302      	bcc.n	8006f2a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d113      	bne.n	8006f52 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f2e:	2220      	movs	r2, #32
 8006f30:	431a      	orrs	r2, r3
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2241      	movs	r2, #65	; 0x41
 8006f3a:	2120      	movs	r1, #32
 8006f3c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2242      	movs	r2, #66	; 0x42
 8006f42:	2100      	movs	r1, #0
 8006f44:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2240      	movs	r2, #64	; 0x40
 8006f4a:	2100      	movs	r1, #0
 8006f4c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e00f      	b.n	8006f72 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	68ba      	ldr	r2, [r7, #8]
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	425a      	negs	r2, r3
 8006f62:	4153      	adcs	r3, r2
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	001a      	movs	r2, r3
 8006f68:	1dfb      	adds	r3, r7, #7
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d0ce      	beq.n	8006f0e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f70:	2300      	movs	r3, #0
}
 8006f72:	0018      	movs	r0, r3
 8006f74:	46bd      	mov	sp, r7
 8006f76:	b004      	add	sp, #16
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b084      	sub	sp, #16
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	60f8      	str	r0, [r7, #12]
 8006f82:	60b9      	str	r1, [r7, #8]
 8006f84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006f86:	e02b      	b.n	8006fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	68b9      	ldr	r1, [r7, #8]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	0018      	movs	r0, r3
 8006f90:	f000 f86e 	bl	8007070 <I2C_IsErrorOccurred>
 8006f94:	1e03      	subs	r3, r0, #0
 8006f96:	d001      	beq.n	8006f9c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e029      	b.n	8006ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	d01e      	beq.n	8006fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fa2:	f7fe f8c3 	bl	800512c <HAL_GetTick>
 8006fa6:	0002      	movs	r2, r0
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	1ad3      	subs	r3, r2, r3
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d302      	bcc.n	8006fb8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d113      	bne.n	8006fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	431a      	orrs	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2241      	movs	r2, #65	; 0x41
 8006fc8:	2120      	movs	r1, #32
 8006fca:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2242      	movs	r2, #66	; 0x42
 8006fd0:	2100      	movs	r1, #0
 8006fd2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2240      	movs	r2, #64	; 0x40
 8006fd8:	2100      	movs	r1, #0
 8006fda:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e007      	b.n	8006ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	2202      	movs	r2, #2
 8006fe8:	4013      	ands	r3, r2
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d1cc      	bne.n	8006f88 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	0018      	movs	r0, r3
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	b004      	add	sp, #16
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007004:	e028      	b.n	8007058 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	68b9      	ldr	r1, [r7, #8]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	0018      	movs	r0, r3
 800700e:	f000 f82f 	bl	8007070 <I2C_IsErrorOccurred>
 8007012:	1e03      	subs	r3, r0, #0
 8007014:	d001      	beq.n	800701a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e026      	b.n	8007068 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800701a:	f7fe f887 	bl	800512c <HAL_GetTick>
 800701e:	0002      	movs	r2, r0
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	429a      	cmp	r2, r3
 8007028:	d302      	bcc.n	8007030 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d113      	bne.n	8007058 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007034:	2220      	movs	r2, #32
 8007036:	431a      	orrs	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2241      	movs	r2, #65	; 0x41
 8007040:	2120      	movs	r1, #32
 8007042:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2242      	movs	r2, #66	; 0x42
 8007048:	2100      	movs	r1, #0
 800704a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2240      	movs	r2, #64	; 0x40
 8007050:	2100      	movs	r1, #0
 8007052:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	e007      	b.n	8007068 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	2220      	movs	r2, #32
 8007060:	4013      	ands	r3, r2
 8007062:	2b20      	cmp	r3, #32
 8007064:	d1cf      	bne.n	8007006 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007066:	2300      	movs	r3, #0
}
 8007068:	0018      	movs	r0, r3
 800706a:	46bd      	mov	sp, r7
 800706c:	b004      	add	sp, #16
 800706e:	bd80      	pop	{r7, pc}

08007070 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007070:	b590      	push	{r4, r7, lr}
 8007072:	b08b      	sub	sp, #44	; 0x2c
 8007074:	af00      	add	r7, sp, #0
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	60b9      	str	r1, [r7, #8]
 800707a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800707c:	2327      	movs	r3, #39	; 0x27
 800707e:	18fb      	adds	r3, r7, r3
 8007080:	2200      	movs	r2, #0
 8007082:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	699b      	ldr	r3, [r3, #24]
 800708a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800708c:	2300      	movs	r3, #0
 800708e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	2210      	movs	r2, #16
 8007098:	4013      	ands	r3, r2
 800709a:	d100      	bne.n	800709e <I2C_IsErrorOccurred+0x2e>
 800709c:	e082      	b.n	80071a4 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2210      	movs	r2, #16
 80070a4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80070a6:	e060      	b.n	800716a <I2C_IsErrorOccurred+0xfa>
 80070a8:	2427      	movs	r4, #39	; 0x27
 80070aa:	193b      	adds	r3, r7, r4
 80070ac:	193a      	adds	r2, r7, r4
 80070ae:	7812      	ldrb	r2, [r2, #0]
 80070b0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	3301      	adds	r3, #1
 80070b6:	d058      	beq.n	800716a <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80070b8:	f7fe f838 	bl	800512c <HAL_GetTick>
 80070bc:	0002      	movs	r2, r0
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	68ba      	ldr	r2, [r7, #8]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d306      	bcc.n	80070d6 <I2C_IsErrorOccurred+0x66>
 80070c8:	193b      	adds	r3, r7, r4
 80070ca:	193a      	adds	r2, r7, r4
 80070cc:	7812      	ldrb	r2, [r2, #0]
 80070ce:	701a      	strb	r2, [r3, #0]
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d149      	bne.n	800716a <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	2380      	movs	r3, #128	; 0x80
 80070de:	01db      	lsls	r3, r3, #7
 80070e0:	4013      	ands	r3, r2
 80070e2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80070e4:	2013      	movs	r0, #19
 80070e6:	183b      	adds	r3, r7, r0
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	2142      	movs	r1, #66	; 0x42
 80070ec:	5c52      	ldrb	r2, [r2, r1]
 80070ee:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	699a      	ldr	r2, [r3, #24]
 80070f6:	2380      	movs	r3, #128	; 0x80
 80070f8:	021b      	lsls	r3, r3, #8
 80070fa:	401a      	ands	r2, r3
 80070fc:	2380      	movs	r3, #128	; 0x80
 80070fe:	021b      	lsls	r3, r3, #8
 8007100:	429a      	cmp	r2, r3
 8007102:	d126      	bne.n	8007152 <I2C_IsErrorOccurred+0xe2>
 8007104:	697a      	ldr	r2, [r7, #20]
 8007106:	2380      	movs	r3, #128	; 0x80
 8007108:	01db      	lsls	r3, r3, #7
 800710a:	429a      	cmp	r2, r3
 800710c:	d021      	beq.n	8007152 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800710e:	183b      	adds	r3, r7, r0
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	2b20      	cmp	r3, #32
 8007114:	d01d      	beq.n	8007152 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	685a      	ldr	r2, [r3, #4]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	2180      	movs	r1, #128	; 0x80
 8007122:	01c9      	lsls	r1, r1, #7
 8007124:	430a      	orrs	r2, r1
 8007126:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007128:	f7fe f800 	bl	800512c <HAL_GetTick>
 800712c:	0003      	movs	r3, r0
 800712e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007130:	e00f      	b.n	8007152 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007132:	f7fd fffb 	bl	800512c <HAL_GetTick>
 8007136:	0002      	movs	r2, r0
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	1ad3      	subs	r3, r2, r3
 800713c:	2b19      	cmp	r3, #25
 800713e:	d908      	bls.n	8007152 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8007140:	6a3b      	ldr	r3, [r7, #32]
 8007142:	2220      	movs	r2, #32
 8007144:	4313      	orrs	r3, r2
 8007146:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007148:	2327      	movs	r3, #39	; 0x27
 800714a:	18fb      	adds	r3, r7, r3
 800714c:	2201      	movs	r2, #1
 800714e:	701a      	strb	r2, [r3, #0]

              break;
 8007150:	e00b      	b.n	800716a <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	2220      	movs	r2, #32
 800715a:	4013      	ands	r3, r2
 800715c:	2127      	movs	r1, #39	; 0x27
 800715e:	187a      	adds	r2, r7, r1
 8007160:	1879      	adds	r1, r7, r1
 8007162:	7809      	ldrb	r1, [r1, #0]
 8007164:	7011      	strb	r1, [r2, #0]
 8007166:	2b20      	cmp	r3, #32
 8007168:	d1e3      	bne.n	8007132 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	2220      	movs	r2, #32
 8007172:	4013      	ands	r3, r2
 8007174:	2b20      	cmp	r3, #32
 8007176:	d004      	beq.n	8007182 <I2C_IsErrorOccurred+0x112>
 8007178:	2327      	movs	r3, #39	; 0x27
 800717a:	18fb      	adds	r3, r7, r3
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d092      	beq.n	80070a8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007182:	2327      	movs	r3, #39	; 0x27
 8007184:	18fb      	adds	r3, r7, r3
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d103      	bne.n	8007194 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2220      	movs	r2, #32
 8007192:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007194:	6a3b      	ldr	r3, [r7, #32]
 8007196:	2204      	movs	r2, #4
 8007198:	4313      	orrs	r3, r2
 800719a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800719c:	2327      	movs	r3, #39	; 0x27
 800719e:	18fb      	adds	r3, r7, r3
 80071a0:	2201      	movs	r2, #1
 80071a2:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	699b      	ldr	r3, [r3, #24]
 80071aa:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80071ac:	69ba      	ldr	r2, [r7, #24]
 80071ae:	2380      	movs	r3, #128	; 0x80
 80071b0:	005b      	lsls	r3, r3, #1
 80071b2:	4013      	ands	r3, r2
 80071b4:	d00c      	beq.n	80071d0 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80071b6:	6a3b      	ldr	r3, [r7, #32]
 80071b8:	2201      	movs	r2, #1
 80071ba:	4313      	orrs	r3, r2
 80071bc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2280      	movs	r2, #128	; 0x80
 80071c4:	0052      	lsls	r2, r2, #1
 80071c6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071c8:	2327      	movs	r3, #39	; 0x27
 80071ca:	18fb      	adds	r3, r7, r3
 80071cc:	2201      	movs	r2, #1
 80071ce:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80071d0:	69ba      	ldr	r2, [r7, #24]
 80071d2:	2380      	movs	r3, #128	; 0x80
 80071d4:	00db      	lsls	r3, r3, #3
 80071d6:	4013      	ands	r3, r2
 80071d8:	d00c      	beq.n	80071f4 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80071da:	6a3b      	ldr	r3, [r7, #32]
 80071dc:	2208      	movs	r2, #8
 80071de:	4313      	orrs	r3, r2
 80071e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2280      	movs	r2, #128	; 0x80
 80071e8:	00d2      	lsls	r2, r2, #3
 80071ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071ec:	2327      	movs	r3, #39	; 0x27
 80071ee:	18fb      	adds	r3, r7, r3
 80071f0:	2201      	movs	r2, #1
 80071f2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80071f4:	69ba      	ldr	r2, [r7, #24]
 80071f6:	2380      	movs	r3, #128	; 0x80
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	4013      	ands	r3, r2
 80071fc:	d00c      	beq.n	8007218 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	2202      	movs	r2, #2
 8007202:	4313      	orrs	r3, r2
 8007204:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	2280      	movs	r2, #128	; 0x80
 800720c:	0092      	lsls	r2, r2, #2
 800720e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007210:	2327      	movs	r3, #39	; 0x27
 8007212:	18fb      	adds	r3, r7, r3
 8007214:	2201      	movs	r2, #1
 8007216:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8007218:	2327      	movs	r3, #39	; 0x27
 800721a:	18fb      	adds	r3, r7, r3
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d01d      	beq.n	800725e <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	0018      	movs	r0, r3
 8007226:	f7ff fe28 	bl	8006e7a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	490d      	ldr	r1, [pc, #52]	; (800726c <I2C_IsErrorOccurred+0x1fc>)
 8007236:	400a      	ands	r2, r1
 8007238:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	431a      	orrs	r2, r3
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2241      	movs	r2, #65	; 0x41
 800724a:	2120      	movs	r1, #32
 800724c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2242      	movs	r2, #66	; 0x42
 8007252:	2100      	movs	r1, #0
 8007254:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2240      	movs	r2, #64	; 0x40
 800725a:	2100      	movs	r1, #0
 800725c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800725e:	2327      	movs	r3, #39	; 0x27
 8007260:	18fb      	adds	r3, r7, r3
 8007262:	781b      	ldrb	r3, [r3, #0]
}
 8007264:	0018      	movs	r0, r3
 8007266:	46bd      	mov	sp, r7
 8007268:	b00b      	add	sp, #44	; 0x2c
 800726a:	bd90      	pop	{r4, r7, pc}
 800726c:	fe00e800 	.word	0xfe00e800

08007270 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007270:	b590      	push	{r4, r7, lr}
 8007272:	b087      	sub	sp, #28
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	0008      	movs	r0, r1
 800727a:	0011      	movs	r1, r2
 800727c:	607b      	str	r3, [r7, #4]
 800727e:	240a      	movs	r4, #10
 8007280:	193b      	adds	r3, r7, r4
 8007282:	1c02      	adds	r2, r0, #0
 8007284:	801a      	strh	r2, [r3, #0]
 8007286:	2009      	movs	r0, #9
 8007288:	183b      	adds	r3, r7, r0
 800728a:	1c0a      	adds	r2, r1, #0
 800728c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800728e:	193b      	adds	r3, r7, r4
 8007290:	881b      	ldrh	r3, [r3, #0]
 8007292:	059b      	lsls	r3, r3, #22
 8007294:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007296:	183b      	adds	r3, r7, r0
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	0419      	lsls	r1, r3, #16
 800729c:	23ff      	movs	r3, #255	; 0xff
 800729e:	041b      	lsls	r3, r3, #16
 80072a0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80072a2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80072a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072aa:	4313      	orrs	r3, r2
 80072ac:	005b      	lsls	r3, r3, #1
 80072ae:	085b      	lsrs	r3, r3, #1
 80072b0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072ba:	0d51      	lsrs	r1, r2, #21
 80072bc:	2280      	movs	r2, #128	; 0x80
 80072be:	00d2      	lsls	r2, r2, #3
 80072c0:	400a      	ands	r2, r1
 80072c2:	4907      	ldr	r1, [pc, #28]	; (80072e0 <I2C_TransferConfig+0x70>)
 80072c4:	430a      	orrs	r2, r1
 80072c6:	43d2      	mvns	r2, r2
 80072c8:	401a      	ands	r2, r3
 80072ca:	0011      	movs	r1, r2
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	430a      	orrs	r2, r1
 80072d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80072d6:	46c0      	nop			; (mov r8, r8)
 80072d8:	46bd      	mov	sp, r7
 80072da:	b007      	add	sp, #28
 80072dc:	bd90      	pop	{r4, r7, pc}
 80072de:	46c0      	nop			; (mov r8, r8)
 80072e0:	03ff63ff 	.word	0x03ff63ff

080072e4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	000a      	movs	r2, r1
 80072ee:	1cbb      	adds	r3, r7, #2
 80072f0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80072f2:	2300      	movs	r3, #0
 80072f4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80072f6:	1cbb      	adds	r3, r7, #2
 80072f8:	881b      	ldrh	r3, [r3, #0]
 80072fa:	2201      	movs	r2, #1
 80072fc:	4013      	ands	r3, r2
 80072fe:	d010      	beq.n	8007322 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2242      	movs	r2, #66	; 0x42
 8007304:	4313      	orrs	r3, r2
 8007306:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2241      	movs	r2, #65	; 0x41
 800730c:	5c9b      	ldrb	r3, [r3, r2]
 800730e:	b2db      	uxtb	r3, r3
 8007310:	001a      	movs	r2, r3
 8007312:	2328      	movs	r3, #40	; 0x28
 8007314:	4013      	ands	r3, r2
 8007316:	2b28      	cmp	r3, #40	; 0x28
 8007318:	d003      	beq.n	8007322 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	22b0      	movs	r2, #176	; 0xb0
 800731e:	4313      	orrs	r3, r2
 8007320:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007322:	1cbb      	adds	r3, r7, #2
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	2202      	movs	r2, #2
 8007328:	4013      	ands	r3, r2
 800732a:	d010      	beq.n	800734e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2244      	movs	r2, #68	; 0x44
 8007330:	4313      	orrs	r3, r2
 8007332:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2241      	movs	r2, #65	; 0x41
 8007338:	5c9b      	ldrb	r3, [r3, r2]
 800733a:	b2db      	uxtb	r3, r3
 800733c:	001a      	movs	r2, r3
 800733e:	2328      	movs	r3, #40	; 0x28
 8007340:	4013      	ands	r3, r2
 8007342:	2b28      	cmp	r3, #40	; 0x28
 8007344:	d003      	beq.n	800734e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	22b0      	movs	r2, #176	; 0xb0
 800734a:	4313      	orrs	r3, r2
 800734c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800734e:	1cbb      	adds	r3, r7, #2
 8007350:	2200      	movs	r2, #0
 8007352:	5e9b      	ldrsh	r3, [r3, r2]
 8007354:	2b00      	cmp	r3, #0
 8007356:	da03      	bge.n	8007360 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	22b8      	movs	r2, #184	; 0xb8
 800735c:	4313      	orrs	r3, r2
 800735e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007360:	1cbb      	adds	r3, r7, #2
 8007362:	881b      	ldrh	r3, [r3, #0]
 8007364:	2b10      	cmp	r3, #16
 8007366:	d103      	bne.n	8007370 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2290      	movs	r2, #144	; 0x90
 800736c:	4313      	orrs	r3, r2
 800736e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007370:	1cbb      	adds	r3, r7, #2
 8007372:	881b      	ldrh	r3, [r3, #0]
 8007374:	2b20      	cmp	r3, #32
 8007376:	d103      	bne.n	8007380 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2220      	movs	r2, #32
 800737c:	4313      	orrs	r3, r2
 800737e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007380:	1cbb      	adds	r3, r7, #2
 8007382:	881b      	ldrh	r3, [r3, #0]
 8007384:	2b40      	cmp	r3, #64	; 0x40
 8007386:	d103      	bne.n	8007390 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2240      	movs	r2, #64	; 0x40
 800738c:	4313      	orrs	r3, r2
 800738e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	43d9      	mvns	r1, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	400a      	ands	r2, r1
 80073a0:	601a      	str	r2, [r3, #0]
}
 80073a2:	46c0      	nop			; (mov r8, r8)
 80073a4:	46bd      	mov	sp, r7
 80073a6:	b004      	add	sp, #16
 80073a8:	bd80      	pop	{r7, pc}
	...

080073ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2241      	movs	r2, #65	; 0x41
 80073ba:	5c9b      	ldrb	r3, [r3, r2]
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	2b20      	cmp	r3, #32
 80073c0:	d138      	bne.n	8007434 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2240      	movs	r2, #64	; 0x40
 80073c6:	5c9b      	ldrb	r3, [r3, r2]
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d101      	bne.n	80073d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80073cc:	2302      	movs	r3, #2
 80073ce:	e032      	b.n	8007436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2240      	movs	r2, #64	; 0x40
 80073d4:	2101      	movs	r1, #1
 80073d6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2241      	movs	r2, #65	; 0x41
 80073dc:	2124      	movs	r1, #36	; 0x24
 80073de:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2101      	movs	r1, #1
 80073ec:	438a      	bics	r2, r1
 80073ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4911      	ldr	r1, [pc, #68]	; (8007440 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80073fc:	400a      	ands	r2, r1
 80073fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6819      	ldr	r1, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	683a      	ldr	r2, [r7, #0]
 800740c:	430a      	orrs	r2, r1
 800740e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2101      	movs	r1, #1
 800741c:	430a      	orrs	r2, r1
 800741e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2241      	movs	r2, #65	; 0x41
 8007424:	2120      	movs	r1, #32
 8007426:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2240      	movs	r2, #64	; 0x40
 800742c:	2100      	movs	r1, #0
 800742e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007430:	2300      	movs	r3, #0
 8007432:	e000      	b.n	8007436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007434:	2302      	movs	r3, #2
  }
}
 8007436:	0018      	movs	r0, r3
 8007438:	46bd      	mov	sp, r7
 800743a:	b002      	add	sp, #8
 800743c:	bd80      	pop	{r7, pc}
 800743e:	46c0      	nop			; (mov r8, r8)
 8007440:	ffffefff 	.word	0xffffefff

08007444 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2241      	movs	r2, #65	; 0x41
 8007452:	5c9b      	ldrb	r3, [r3, r2]
 8007454:	b2db      	uxtb	r3, r3
 8007456:	2b20      	cmp	r3, #32
 8007458:	d139      	bne.n	80074ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2240      	movs	r2, #64	; 0x40
 800745e:	5c9b      	ldrb	r3, [r3, r2]
 8007460:	2b01      	cmp	r3, #1
 8007462:	d101      	bne.n	8007468 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007464:	2302      	movs	r3, #2
 8007466:	e033      	b.n	80074d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2240      	movs	r2, #64	; 0x40
 800746c:	2101      	movs	r1, #1
 800746e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2241      	movs	r2, #65	; 0x41
 8007474:	2124      	movs	r1, #36	; 0x24
 8007476:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	2101      	movs	r1, #1
 8007484:	438a      	bics	r2, r1
 8007486:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	4a11      	ldr	r2, [pc, #68]	; (80074d8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8007494:	4013      	ands	r3, r2
 8007496:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	021b      	lsls	r3, r3, #8
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	4313      	orrs	r3, r2
 80074a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2101      	movs	r1, #1
 80074b6:	430a      	orrs	r2, r1
 80074b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2241      	movs	r2, #65	; 0x41
 80074be:	2120      	movs	r1, #32
 80074c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2240      	movs	r2, #64	; 0x40
 80074c6:	2100      	movs	r1, #0
 80074c8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80074ca:	2300      	movs	r3, #0
 80074cc:	e000      	b.n	80074d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80074ce:	2302      	movs	r3, #2
  }
}
 80074d0:	0018      	movs	r0, r3
 80074d2:	46bd      	mov	sp, r7
 80074d4:	b004      	add	sp, #16
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	fffff0ff 	.word	0xfffff0ff

080074dc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b088      	sub	sp, #32
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d101      	bne.n	80074ee <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e0e5      	b.n	80076ba <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2235      	movs	r2, #53	; 0x35
 80074f2:	5c9b      	ldrb	r3, [r3, r2]
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d107      	bne.n	800750a <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2234      	movs	r2, #52	; 0x34
 80074fe:	2100      	movs	r1, #0
 8007500:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	0018      	movs	r0, r3
 8007506:	f7fd fa4b 	bl	80049a0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2235      	movs	r2, #53	; 0x35
 800750e:	2102      	movs	r1, #2
 8007510:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	69da      	ldr	r2, [r3, #28]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4969      	ldr	r1, [pc, #420]	; (80076c4 <HAL_I2S_Init+0x1e8>)
 800751e:	400a      	ands	r2, r1
 8007520:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	2202      	movs	r2, #2
 8007528:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	2b02      	cmp	r3, #2
 8007530:	d100      	bne.n	8007534 <HAL_I2S_Init+0x58>
 8007532:	e076      	b.n	8007622 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d102      	bne.n	8007542 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800753c:	2310      	movs	r3, #16
 800753e:	617b      	str	r3, [r7, #20]
 8007540:	e001      	b.n	8007546 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007542:	2320      	movs	r3, #32
 8007544:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	2b20      	cmp	r3, #32
 800754c:	d802      	bhi.n	8007554 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	005b      	lsls	r3, r3, #1
 8007552:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8007554:	2380      	movs	r3, #128	; 0x80
 8007556:	011b      	lsls	r3, r3, #4
 8007558:	0018      	movs	r0, r3
 800755a:	f001 fa8d 	bl	8008a78 <HAL_RCCEx_GetPeriphCLKFreq>
 800755e:	0003      	movs	r3, r0
 8007560:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	691a      	ldr	r2, [r3, #16]
 8007566:	2380      	movs	r3, #128	; 0x80
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	429a      	cmp	r2, r3
 800756c:	d131      	bne.n	80075d2 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d016      	beq.n	80075a4 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	0019      	movs	r1, r3
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f7f8 fdc1 	bl	8000104 <__udivsi3>
 8007582:	0003      	movs	r3, r0
 8007584:	001a      	movs	r2, r3
 8007586:	0013      	movs	r3, r2
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	189b      	adds	r3, r3, r2
 800758c:	005b      	lsls	r3, r3, #1
 800758e:	001a      	movs	r2, r3
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	0019      	movs	r1, r3
 8007596:	0010      	movs	r0, r2
 8007598:	f7f8 fdb4 	bl	8000104 <__udivsi3>
 800759c:	0003      	movs	r3, r0
 800759e:	3305      	adds	r3, #5
 80075a0:	613b      	str	r3, [r7, #16]
 80075a2:	e02a      	b.n	80075fa <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	00db      	lsls	r3, r3, #3
 80075a8:	0019      	movs	r1, r3
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f7f8 fdaa 	bl	8000104 <__udivsi3>
 80075b0:	0003      	movs	r3, r0
 80075b2:	001a      	movs	r2, r3
 80075b4:	0013      	movs	r3, r2
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	189b      	adds	r3, r3, r2
 80075ba:	005b      	lsls	r3, r3, #1
 80075bc:	001a      	movs	r2, r3
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	0019      	movs	r1, r3
 80075c4:	0010      	movs	r0, r2
 80075c6:	f7f8 fd9d 	bl	8000104 <__udivsi3>
 80075ca:	0003      	movs	r3, r0
 80075cc:	3305      	adds	r3, #5
 80075ce:	613b      	str	r3, [r7, #16]
 80075d0:	e013      	b.n	80075fa <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80075d2:	6979      	ldr	r1, [r7, #20]
 80075d4:	68f8      	ldr	r0, [r7, #12]
 80075d6:	f7f8 fd95 	bl	8000104 <__udivsi3>
 80075da:	0003      	movs	r3, r0
 80075dc:	001a      	movs	r2, r3
 80075de:	0013      	movs	r3, r2
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	189b      	adds	r3, r3, r2
 80075e4:	005b      	lsls	r3, r3, #1
 80075e6:	001a      	movs	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	695b      	ldr	r3, [r3, #20]
 80075ec:	0019      	movs	r1, r3
 80075ee:	0010      	movs	r0, r2
 80075f0:	f7f8 fd88 	bl	8000104 <__udivsi3>
 80075f4:	0003      	movs	r3, r0
 80075f6:	3305      	adds	r3, #5
 80075f8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	210a      	movs	r1, #10
 80075fe:	0018      	movs	r0, r3
 8007600:	f7f8 fd80 	bl	8000104 <__udivsi3>
 8007604:	0003      	movs	r3, r0
 8007606:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	2201      	movs	r2, #1
 800760c:	4013      	ands	r3, r2
 800760e:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007610:	693a      	ldr	r2, [r7, #16]
 8007612:	69bb      	ldr	r3, [r7, #24]
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	085b      	lsrs	r3, r3, #1
 8007618:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	021b      	lsls	r3, r3, #8
 800761e:	61bb      	str	r3, [r7, #24]
 8007620:	e003      	b.n	800762a <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007622:	2302      	movs	r3, #2
 8007624:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007626:	2300      	movs	r3, #0
 8007628:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d902      	bls.n	8007636 <HAL_I2S_Init+0x15a>
 8007630:	69fb      	ldr	r3, [r7, #28]
 8007632:	2bff      	cmp	r3, #255	; 0xff
 8007634:	d907      	bls.n	8007646 <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763a:	2210      	movs	r2, #16
 800763c:	431a      	orrs	r2, r3
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e039      	b.n	80076ba <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	691a      	ldr	r2, [r3, #16]
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	431a      	orrs	r2, r3
 800764e:	0011      	movs	r1, r2
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	69fa      	ldr	r2, [r7, #28]
 8007656:	430a      	orrs	r2, r1
 8007658:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	69db      	ldr	r3, [r3, #28]
 8007660:	4a18      	ldr	r2, [pc, #96]	; (80076c4 <HAL_I2S_Init+0x1e8>)
 8007662:	401a      	ands	r2, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6859      	ldr	r1, [r3, #4]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	4319      	orrs	r1, r3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	4319      	orrs	r1, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	699b      	ldr	r3, [r3, #24]
 8007678:	430b      	orrs	r3, r1
 800767a:	431a      	orrs	r2, r3
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2180      	movs	r1, #128	; 0x80
 8007682:	0109      	lsls	r1, r1, #4
 8007684:	430a      	orrs	r2, r1
 8007686:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	2b30      	cmp	r3, #48	; 0x30
 800768e:	d003      	beq.n	8007698 <HAL_I2S_Init+0x1bc>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	2bb0      	cmp	r3, #176	; 0xb0
 8007696:	d108      	bne.n	80076aa <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	69da      	ldr	r2, [r3, #28]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2180      	movs	r1, #128	; 0x80
 80076a4:	0149      	lsls	r1, r1, #5
 80076a6:	430a      	orrs	r2, r1
 80076a8:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2235      	movs	r2, #53	; 0x35
 80076b4:	2101      	movs	r1, #1
 80076b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	0018      	movs	r0, r3
 80076bc:	46bd      	mov	sp, r7
 80076be:	b008      	add	sp, #32
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	46c0      	nop			; (mov r8, r8)
 80076c4:	fffff040 	.word	0xfffff040

080076c8 <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b086      	sub	sp, #24
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	603b      	str	r3, [r7, #0]
 80076d4:	1dbb      	adds	r3, r7, #6
 80076d6:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d003      	beq.n	80076e6 <HAL_I2S_Transmit+0x1e>
 80076de:	1dbb      	adds	r3, r7, #6
 80076e0:	881b      	ldrh	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d101      	bne.n	80076ea <HAL_I2S_Transmit+0x22>
  {
    return  HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	e0e2      	b.n	80078b0 <HAL_I2S_Transmit+0x1e8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2234      	movs	r2, #52	; 0x34
 80076ee:	5c9b      	ldrb	r3, [r3, r2]
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d101      	bne.n	80076fa <HAL_I2S_Transmit+0x32>
 80076f6:	2302      	movs	r3, #2
 80076f8:	e0da      	b.n	80078b0 <HAL_I2S_Transmit+0x1e8>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2234      	movs	r2, #52	; 0x34
 80076fe:	2101      	movs	r1, #1
 8007700:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2235      	movs	r2, #53	; 0x35
 8007706:	5c9b      	ldrb	r3, [r3, r2]
 8007708:	b2db      	uxtb	r3, r3
 800770a:	2b01      	cmp	r3, #1
 800770c:	d005      	beq.n	800771a <HAL_I2S_Transmit+0x52>
  {
    __HAL_UNLOCK(hi2s);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2234      	movs	r2, #52	; 0x34
 8007712:	2100      	movs	r1, #0
 8007714:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8007716:	2302      	movs	r3, #2
 8007718:	e0ca      	b.n	80078b0 <HAL_I2S_Transmit+0x1e8>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2235      	movs	r2, #53	; 0x35
 800771e:	2103      	movs	r1, #3
 8007720:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2200      	movs	r2, #0
 8007726:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	69db      	ldr	r3, [r3, #28]
 8007734:	2207      	movs	r2, #7
 8007736:	4013      	ands	r3, r2
 8007738:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	2b03      	cmp	r3, #3
 800773e:	d002      	beq.n	8007746 <HAL_I2S_Transmit+0x7e>
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	2b05      	cmp	r3, #5
 8007744:	d10c      	bne.n	8007760 <HAL_I2S_Transmit+0x98>
  {
    hi2s->TxXferSize = (Size << 1U);
 8007746:	1dbb      	adds	r3, r7, #6
 8007748:	881b      	ldrh	r3, [r3, #0]
 800774a:	18db      	adds	r3, r3, r3
 800774c:	b29a      	uxth	r2, r3
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8007752:	1dbb      	adds	r3, r7, #6
 8007754:	881b      	ldrh	r3, [r3, #0]
 8007756:	18db      	adds	r3, r3, r3
 8007758:	b29a      	uxth	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	845a      	strh	r2, [r3, #34]	; 0x22
 800775e:	e007      	b.n	8007770 <HAL_I2S_Transmit+0xa8>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	1dba      	adds	r2, r7, #6
 8007764:	8812      	ldrh	r2, [r2, #0]
 8007766:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	1dba      	adds	r2, r7, #6
 800776c:	8812      	ldrh	r2, [r2, #0]
 800776e:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	617b      	str	r3, [r7, #20]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	69da      	ldr	r2, [r3, #28]
 800777e:	2380      	movs	r3, #128	; 0x80
 8007780:	00db      	lsls	r3, r3, #3
 8007782:	401a      	ands	r2, r3
 8007784:	2380      	movs	r3, #128	; 0x80
 8007786:	00db      	lsls	r3, r3, #3
 8007788:	429a      	cmp	r2, r3
 800778a:	d008      	beq.n	800779e <HAL_I2S_Transmit+0xd6>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	69da      	ldr	r2, [r3, #28]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2180      	movs	r1, #128	; 0x80
 8007798:	00c9      	lsls	r1, r1, #3
 800779a:	430a      	orrs	r2, r1
 800779c:	61da      	str	r2, [r3, #28]
  }

  /* Wait until TXE flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	2201      	movs	r2, #1
 80077a4:	2102      	movs	r1, #2
 80077a6:	f000 fa65 	bl	8007c74 <I2S_WaitFlagStateUntilTimeout>
 80077aa:	1e03      	subs	r3, r0, #0
 80077ac:	d04d      	beq.n	800784a <HAL_I2S_Transmit+0x182>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b2:	2201      	movs	r2, #1
 80077b4:	431a      	orrs	r2, r3
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	639a      	str	r2, [r3, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2235      	movs	r2, #53	; 0x35
 80077be:	2101      	movs	r1, #1
 80077c0:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2s);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2234      	movs	r2, #52	; 0x34
 80077c6:	2100      	movs	r1, #0
 80077c8:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e070      	b.n	80078b0 <HAL_I2S_Transmit+0x1e8>
  }

  while (hi2s->TxXferCount > 0U)
  {
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	881a      	ldrh	r2, [r3, #0]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	69db      	ldr	r3, [r3, #28]
 80077de:	1c9a      	adds	r2, r3, #2
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	61da      	str	r2, [r3, #28]
    hi2s->TxXferCount--;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	3b01      	subs	r3, #1
 80077ec:	b29a      	uxth	r2, r3
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	845a      	strh	r2, [r3, #34]	; 0x22

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	2201      	movs	r2, #1
 80077f8:	2102      	movs	r1, #2
 80077fa:	f000 fa3b 	bl	8007c74 <I2S_WaitFlagStateUntilTimeout>
 80077fe:	1e03      	subs	r3, r0, #0
 8007800:	d00f      	beq.n	8007822 <HAL_I2S_Transmit+0x15a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007806:	2201      	movs	r2, #1
 8007808:	431a      	orrs	r2, r3
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2235      	movs	r2, #53	; 0x35
 8007812:	2101      	movs	r1, #1
 8007814:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2s);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2234      	movs	r2, #52	; 0x34
 800781a:	2100      	movs	r1, #0
 800781c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e046      	b.n	80078b0 <HAL_I2S_Transmit+0x1e8>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	2208      	movs	r2, #8
 800782a:	4013      	ands	r3, r2
 800782c:	2b08      	cmp	r3, #8
 800782e:	d10c      	bne.n	800784a <HAL_I2S_Transmit+0x182>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007830:	2300      	movs	r3, #0
 8007832:	613b      	str	r3, [r7, #16]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	613b      	str	r3, [r7, #16]
 800783c:	693b      	ldr	r3, [r7, #16]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007842:	2204      	movs	r2, #4
 8007844:	431a      	orrs	r2, r3
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	639a      	str	r2, [r3, #56]	; 0x38
  while (hi2s->TxXferCount > 0U)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800784e:	b29b      	uxth	r3, r3
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1bc      	bne.n	80077ce <HAL_I2S_Transmit+0x106>
    }
  }

  /* Check if Slave mode is selected */
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
 8007854:	697a      	ldr	r2, [r7, #20]
 8007856:	23c0      	movs	r3, #192	; 0xc0
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	4013      	ands	r3, r2
 800785c:	d007      	beq.n	800786e <HAL_I2S_Transmit+0x1a6>
      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	23c0      	movs	r3, #192	; 0xc0
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	401a      	ands	r2, r3
 8007866:	2380      	movs	r3, #128	; 0x80
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	429a      	cmp	r2, r3
 800786c:	d117      	bne.n	800789e <HAL_I2S_Transmit+0x1d6>
  {
    /* Wait until Busy flag is reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	68f8      	ldr	r0, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	2180      	movs	r1, #128	; 0x80
 8007876:	f000 f9fd 	bl	8007c74 <I2S_WaitFlagStateUntilTimeout>
 800787a:	1e03      	subs	r3, r0, #0
 800787c:	d00f      	beq.n	800789e <HAL_I2S_Transmit+0x1d6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007882:	2201      	movs	r2, #1
 8007884:	431a      	orrs	r2, r3
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2235      	movs	r2, #53	; 0x35
 800788e:	2101      	movs	r1, #1
 8007890:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2s);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2234      	movs	r2, #52	; 0x34
 8007896:	2100      	movs	r1, #0
 8007898:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	e008      	b.n	80078b0 <HAL_I2S_Transmit+0x1e8>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2235      	movs	r2, #53	; 0x35
 80078a2:	2101      	movs	r1, #1
 80078a4:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hi2s);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2234      	movs	r2, #52	; 0x34
 80078aa:	2100      	movs	r1, #0
 80078ac:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	0018      	movs	r0, r3
 80078b2:	46bd      	mov	sp, r7
 80078b4:	b006      	add	sp, #24
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	1dbb      	adds	r3, r7, #6
 80078c4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d003      	beq.n	80078d4 <HAL_I2S_Transmit_DMA+0x1c>
 80078cc:	1dbb      	adds	r3, r7, #6
 80078ce:	881b      	ldrh	r3, [r3, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d101      	bne.n	80078d8 <HAL_I2S_Transmit_DMA+0x20>
  {
    return  HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	e091      	b.n	80079fc <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2234      	movs	r2, #52	; 0x34
 80078dc:	5c9b      	ldrb	r3, [r3, r2]
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d101      	bne.n	80078e8 <HAL_I2S_Transmit_DMA+0x30>
 80078e4:	2302      	movs	r3, #2
 80078e6:	e089      	b.n	80079fc <HAL_I2S_Transmit_DMA+0x144>
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2234      	movs	r2, #52	; 0x34
 80078ec:	2101      	movs	r1, #1
 80078ee:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2235      	movs	r2, #53	; 0x35
 80078f4:	5c9b      	ldrb	r3, [r3, r2]
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d005      	beq.n	8007908 <HAL_I2S_Transmit_DMA+0x50>
  {
    __HAL_UNLOCK(hi2s);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2234      	movs	r2, #52	; 0x34
 8007900:	2100      	movs	r1, #0
 8007902:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8007904:	2302      	movs	r3, #2
 8007906:	e079      	b.n	80079fc <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2235      	movs	r2, #53	; 0x35
 800790c:	2103      	movs	r1, #3
 800790e:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	68ba      	ldr	r2, [r7, #8]
 800791a:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	69db      	ldr	r3, [r3, #28]
 8007922:	2207      	movs	r2, #7
 8007924:	4013      	ands	r3, r2
 8007926:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	2b03      	cmp	r3, #3
 800792c:	d002      	beq.n	8007934 <HAL_I2S_Transmit_DMA+0x7c>
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2b05      	cmp	r3, #5
 8007932:	d10c      	bne.n	800794e <HAL_I2S_Transmit_DMA+0x96>
  {
    hi2s->TxXferSize = (Size << 1U);
 8007934:	1dbb      	adds	r3, r7, #6
 8007936:	881b      	ldrh	r3, [r3, #0]
 8007938:	18db      	adds	r3, r3, r3
 800793a:	b29a      	uxth	r2, r3
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8007940:	1dbb      	adds	r3, r7, #6
 8007942:	881b      	ldrh	r3, [r3, #0]
 8007944:	18db      	adds	r3, r3, r3
 8007946:	b29a      	uxth	r2, r3
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	845a      	strh	r2, [r3, #34]	; 0x22
 800794c:	e007      	b.n	800795e <HAL_I2S_Transmit_DMA+0xa6>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	1dba      	adds	r2, r7, #6
 8007952:	8812      	ldrh	r2, [r2, #0]
 8007954:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	1dba      	adds	r2, r7, #6
 800795a:	8812      	ldrh	r2, [r2, #0]
 800795c:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007962:	4a28      	ldr	r2, [pc, #160]	; (8007a04 <HAL_I2S_Transmit_DMA+0x14c>)
 8007964:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800796a:	4a27      	ldr	r2, [pc, #156]	; (8007a08 <HAL_I2S_Transmit_DMA+0x150>)
 800796c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007972:	4a26      	ldr	r2, [pc, #152]	; (8007a0c <HAL_I2S_Transmit_DMA+0x154>)
 8007974:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800797e:	0019      	movs	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007986:	001a      	movs	r2, r3
                                 hi2s->TxXferSize))
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	8c1b      	ldrh	r3, [r3, #32]
 800798c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800798e:	f7fd ffd9 	bl	8005944 <HAL_DMA_Start_IT>
 8007992:	1e03      	subs	r3, r0, #0
 8007994:	d00f      	beq.n	80079b6 <HAL_I2S_Transmit_DMA+0xfe>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800799a:	2208      	movs	r2, #8
 800799c:	431a      	orrs	r2, r3
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	639a      	str	r2, [r3, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2235      	movs	r2, #53	; 0x35
 80079a6:	2101      	movs	r1, #1
 80079a8:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hi2s);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2234      	movs	r2, #52	; 0x34
 80079ae:	2100      	movs	r1, #0
 80079b0:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80079b2:	2301      	movs	r3, #1
 80079b4:	e022      	b.n	80079fc <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	69da      	ldr	r2, [r3, #28]
 80079bc:	2380      	movs	r3, #128	; 0x80
 80079be:	00db      	lsls	r3, r3, #3
 80079c0:	4013      	ands	r3, r2
 80079c2:	d108      	bne.n	80079d6 <HAL_I2S_Transmit_DMA+0x11e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	69da      	ldr	r2, [r3, #28]
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2180      	movs	r1, #128	; 0x80
 80079d0:	00c9      	lsls	r1, r1, #3
 80079d2:	430a      	orrs	r2, r1
 80079d4:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	2202      	movs	r2, #2
 80079de:	4013      	ands	r3, r2
 80079e0:	d107      	bne.n	80079f2 <HAL_I2S_Transmit_DMA+0x13a>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	685a      	ldr	r2, [r3, #4]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2102      	movs	r1, #2
 80079ee:	430a      	orrs	r2, r1
 80079f0:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2234      	movs	r2, #52	; 0x34
 80079f6:	2100      	movs	r1, #0
 80079f8:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 80079fa:	2300      	movs	r3, #0
}
 80079fc:	0018      	movs	r0, r3
 80079fe:	46bd      	mov	sp, r7
 8007a00:	b006      	add	sp, #24
 8007a02:	bd80      	pop	{r7, pc}
 8007a04:	08007b4b 	.word	0x08007b4b
 8007a08:	08007b07 	.word	0x08007b07
 8007a0c:	08007b69 	.word	0x08007b69

08007a10 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	099b      	lsrs	r3, r3, #6
 8007a2c:	001a      	movs	r2, r3
 8007a2e:	2301      	movs	r3, #1
 8007a30:	4013      	ands	r3, r2
 8007a32:	d10e      	bne.n	8007a52 <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	2201      	movs	r2, #1
 8007a38:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007a3a:	d00a      	beq.n	8007a52 <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	099b      	lsrs	r3, r3, #6
 8007a40:	001a      	movs	r2, r3
 8007a42:	2301      	movs	r3, #1
 8007a44:	4013      	ands	r3, r2
 8007a46:	d004      	beq.n	8007a52 <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	0018      	movs	r0, r3
 8007a4c:	f000 f8e2 	bl	8007c14 <I2S_Receive_IT>
    return;
 8007a50:	e046      	b.n	8007ae0 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	085b      	lsrs	r3, r3, #1
 8007a56:	001a      	movs	r2, r3
 8007a58:	2301      	movs	r3, #1
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	d00a      	beq.n	8007a74 <HAL_I2S_IRQHandler+0x64>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	09db      	lsrs	r3, r3, #7
 8007a62:	001a      	movs	r2, r3
 8007a64:	2301      	movs	r3, #1
 8007a66:	4013      	ands	r3, r2
 8007a68:	d004      	beq.n	8007a74 <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	0018      	movs	r0, r3
 8007a6e:	f000 f8a2 	bl	8007bb6 <I2S_Transmit_IT>
    return;
 8007a72:	e035      	b.n	8007ae0 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	095b      	lsrs	r3, r3, #5
 8007a78:	001a      	movs	r2, r3
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	d02f      	beq.n	8007ae0 <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	099b      	lsrs	r3, r3, #6
 8007a84:	001a      	movs	r2, r3
 8007a86:	2301      	movs	r3, #1
 8007a88:	4013      	ands	r3, r2
 8007a8a:	d00d      	beq.n	8007aa8 <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	685a      	ldr	r2, [r3, #4]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	2160      	movs	r1, #96	; 0x60
 8007a98:	438a      	bics	r2, r1
 8007a9a:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa0:	2202      	movs	r2, #2
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	08db      	lsrs	r3, r3, #3
 8007aac:	001a      	movs	r2, r3
 8007aae:	2301      	movs	r3, #1
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	d00d      	beq.n	8007ad0 <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	685a      	ldr	r2, [r3, #4]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	21a0      	movs	r1, #160	; 0xa0
 8007ac0:	438a      	bics	r2, r1
 8007ac2:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac8:	2204      	movs	r2, #4
 8007aca:	431a      	orrs	r2, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2235      	movs	r2, #53	; 0x35
 8007ad4:	2101      	movs	r1, #1
 8007ad6:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	0018      	movs	r0, r3
 8007adc:	f000 f80b 	bl	8007af6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	b004      	add	sp, #16
 8007ae4:	bd80      	pop	{r7, pc}

08007ae6 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b082      	sub	sp, #8
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8007aee:	46c0      	nop			; (mov r8, r8)
 8007af0:	46bd      	mov	sp, r7
 8007af2:	b002      	add	sp, #8
 8007af4:	bd80      	pop	{r7, pc}

08007af6 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b082      	sub	sp, #8
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	46bd      	mov	sp, r7
 8007b02:	b002      	add	sp, #8
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b084      	sub	sp, #16
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b12:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	69db      	ldr	r3, [r3, #28]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d10e      	bne.n	8007b3a <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	685a      	ldr	r2, [r3, #4]
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	2102      	movs	r1, #2
 8007b28:	438a      	bics	r2, r1
 8007b2a:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	845a      	strh	r2, [r3, #34]	; 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2235      	movs	r2, #53	; 0x35
 8007b36:	2101      	movs	r1, #1
 8007b38:	5499      	strb	r1, [r3, r2]
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	0018      	movs	r0, r3
 8007b3e:	f7fb fa85 	bl	800304c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007b42:	46c0      	nop			; (mov r8, r8)
 8007b44:	46bd      	mov	sp, r7
 8007b46:	b004      	add	sp, #16
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b084      	sub	sp, #16
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b56:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	0018      	movs	r0, r3
 8007b5c:	f7fb fa6c 	bl	8003038 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007b60:	46c0      	nop			; (mov r8, r8)
 8007b62:	46bd      	mov	sp, r7
 8007b64:	b004      	add	sp, #16
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b74:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	685a      	ldr	r2, [r3, #4]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2103      	movs	r1, #3
 8007b82:	438a      	bics	r2, r1
 8007b84:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	845a      	strh	r2, [r3, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	855a      	strh	r2, [r3, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2235      	movs	r2, #53	; 0x35
 8007b96:	2101      	movs	r1, #1
 8007b98:	5499      	strb	r1, [r3, r2]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b9e:	2208      	movs	r2, #8
 8007ba0:	431a      	orrs	r2, r3
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	639a      	str	r2, [r3, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	0018      	movs	r0, r3
 8007baa:	f7ff ffa4 	bl	8007af6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007bae:	46c0      	nop			; (mov r8, r8)
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	b004      	add	sp, #16
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b082      	sub	sp, #8
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	69db      	ldr	r3, [r3, #28]
 8007bc2:	881a      	ldrh	r2, [r3, #0]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	69db      	ldr	r3, [r3, #28]
 8007bce:	1c9a      	adds	r2, r3, #2
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	3b01      	subs	r3, #1
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d10f      	bne.n	8007c0c <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	685a      	ldr	r2, [r3, #4]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	21a0      	movs	r1, #160	; 0xa0
 8007bf8:	438a      	bics	r2, r1
 8007bfa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2235      	movs	r2, #53	; 0x35
 8007c00:	2101      	movs	r1, #1
 8007c02:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	0018      	movs	r0, r3
 8007c08:	f7fb fa20 	bl	800304c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007c0c:	46c0      	nop			; (mov r8, r8)
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	b002      	add	sp, #8
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68da      	ldr	r2, [r3, #12]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c26:	b292      	uxth	r2, r2
 8007c28:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2e:	1c9a      	adds	r2, r3, #2
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	b29a      	uxth	r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d10f      	bne.n	8007c6c <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	685a      	ldr	r2, [r3, #4]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2160      	movs	r1, #96	; 0x60
 8007c58:	438a      	bics	r2, r1
 8007c5a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2235      	movs	r2, #53	; 0x35
 8007c60:	2101      	movs	r1, #1
 8007c62:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	0018      	movs	r0, r3
 8007c68:	f7ff ff3d 	bl	8007ae6 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007c6c:	46c0      	nop			; (mov r8, r8)
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	b002      	add	sp, #8
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	603b      	str	r3, [r7, #0]
 8007c80:	1dfb      	adds	r3, r7, #7
 8007c82:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8007c84:	f7fd fa52 	bl	800512c <HAL_GetTick>
 8007c88:	0003      	movs	r3, r0
 8007c8a:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007c8c:	e017      	b.n	8007cbe <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	3301      	adds	r3, #1
 8007c92:	d014      	beq.n	8007cbe <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8007c94:	f7fd fa4a 	bl	800512c <HAL_GetTick>
 8007c98:	0002      	movs	r2, r0
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	1ad3      	subs	r3, r2, r3
 8007c9e:	683a      	ldr	r2, [r7, #0]
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d902      	bls.n	8007caa <I2S_WaitFlagStateUntilTimeout+0x36>
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d109      	bne.n	8007cbe <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2235      	movs	r2, #53	; 0x35
 8007cae:	2101      	movs	r1, #1
 8007cb0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2234      	movs	r2, #52	; 0x34
 8007cb6:	2100      	movs	r1, #0
 8007cb8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007cba:	2303      	movs	r3, #3
 8007cbc:	e00f      	b.n	8007cde <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	68ba      	ldr	r2, [r7, #8]
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	1ad3      	subs	r3, r2, r3
 8007ccc:	425a      	negs	r2, r3
 8007cce:	4153      	adcs	r3, r2
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	001a      	movs	r2, r3
 8007cd4:	1dfb      	adds	r3, r7, #7
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d1d8      	bne.n	8007c8e <I2S_WaitFlagStateUntilTimeout+0x1a>
      }
    }
  }
  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	0018      	movs	r0, r3
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	b006      	add	sp, #24
 8007ce4:	bd80      	pop	{r7, pc}
	...

08007ce8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007cf0:	4b19      	ldr	r3, [pc, #100]	; (8007d58 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a19      	ldr	r2, [pc, #100]	; (8007d5c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	0019      	movs	r1, r3
 8007cfa:	4b17      	ldr	r3, [pc, #92]	; (8007d58 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	430a      	orrs	r2, r1
 8007d00:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	2380      	movs	r3, #128	; 0x80
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d11f      	bne.n	8007d4c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8007d0c:	4b14      	ldr	r3, [pc, #80]	; (8007d60 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	0013      	movs	r3, r2
 8007d12:	005b      	lsls	r3, r3, #1
 8007d14:	189b      	adds	r3, r3, r2
 8007d16:	005b      	lsls	r3, r3, #1
 8007d18:	4912      	ldr	r1, [pc, #72]	; (8007d64 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007d1a:	0018      	movs	r0, r3
 8007d1c:	f7f8 f9f2 	bl	8000104 <__udivsi3>
 8007d20:	0003      	movs	r3, r0
 8007d22:	3301      	adds	r3, #1
 8007d24:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007d26:	e008      	b.n	8007d3a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d003      	beq.n	8007d36 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	60fb      	str	r3, [r7, #12]
 8007d34:	e001      	b.n	8007d3a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007d36:	2303      	movs	r3, #3
 8007d38:	e009      	b.n	8007d4e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007d3a:	4b07      	ldr	r3, [pc, #28]	; (8007d58 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007d3c:	695a      	ldr	r2, [r3, #20]
 8007d3e:	2380      	movs	r3, #128	; 0x80
 8007d40:	00db      	lsls	r3, r3, #3
 8007d42:	401a      	ands	r2, r3
 8007d44:	2380      	movs	r3, #128	; 0x80
 8007d46:	00db      	lsls	r3, r3, #3
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d0ed      	beq.n	8007d28 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	0018      	movs	r0, r3
 8007d50:	46bd      	mov	sp, r7
 8007d52:	b004      	add	sp, #16
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	46c0      	nop			; (mov r8, r8)
 8007d58:	40007000 	.word	0x40007000
 8007d5c:	fffff9ff 	.word	0xfffff9ff
 8007d60:	20000068 	.word	0x20000068
 8007d64:	000f4240 	.word	0x000f4240

08007d68 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007d6c:	4b03      	ldr	r3, [pc, #12]	; (8007d7c <LL_RCC_GetAPB1Prescaler+0x14>)
 8007d6e:	689a      	ldr	r2, [r3, #8]
 8007d70:	23e0      	movs	r3, #224	; 0xe0
 8007d72:	01db      	lsls	r3, r3, #7
 8007d74:	4013      	ands	r3, r2
}
 8007d76:	0018      	movs	r0, r3
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	40021000 	.word	0x40021000

08007d80 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b088      	sub	sp, #32
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d101      	bne.n	8007d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e2fe      	b.n	8008390 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2201      	movs	r2, #1
 8007d98:	4013      	ands	r3, r2
 8007d9a:	d100      	bne.n	8007d9e <HAL_RCC_OscConfig+0x1e>
 8007d9c:	e07c      	b.n	8007e98 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d9e:	4bc3      	ldr	r3, [pc, #780]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	2238      	movs	r2, #56	; 0x38
 8007da4:	4013      	ands	r3, r2
 8007da6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007da8:	4bc0      	ldr	r3, [pc, #768]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	2203      	movs	r2, #3
 8007dae:	4013      	ands	r3, r2
 8007db0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	2b10      	cmp	r3, #16
 8007db6:	d102      	bne.n	8007dbe <HAL_RCC_OscConfig+0x3e>
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	2b03      	cmp	r3, #3
 8007dbc:	d002      	beq.n	8007dc4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	2b08      	cmp	r3, #8
 8007dc2:	d10b      	bne.n	8007ddc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dc4:	4bb9      	ldr	r3, [pc, #740]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	2380      	movs	r3, #128	; 0x80
 8007dca:	029b      	lsls	r3, r3, #10
 8007dcc:	4013      	ands	r3, r2
 8007dce:	d062      	beq.n	8007e96 <HAL_RCC_OscConfig+0x116>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d15e      	bne.n	8007e96 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e2d9      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	685a      	ldr	r2, [r3, #4]
 8007de0:	2380      	movs	r3, #128	; 0x80
 8007de2:	025b      	lsls	r3, r3, #9
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d107      	bne.n	8007df8 <HAL_RCC_OscConfig+0x78>
 8007de8:	4bb0      	ldr	r3, [pc, #704]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	4baf      	ldr	r3, [pc, #700]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007dee:	2180      	movs	r1, #128	; 0x80
 8007df0:	0249      	lsls	r1, r1, #9
 8007df2:	430a      	orrs	r2, r1
 8007df4:	601a      	str	r2, [r3, #0]
 8007df6:	e020      	b.n	8007e3a <HAL_RCC_OscConfig+0xba>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	685a      	ldr	r2, [r3, #4]
 8007dfc:	23a0      	movs	r3, #160	; 0xa0
 8007dfe:	02db      	lsls	r3, r3, #11
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d10e      	bne.n	8007e22 <HAL_RCC_OscConfig+0xa2>
 8007e04:	4ba9      	ldr	r3, [pc, #676]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	4ba8      	ldr	r3, [pc, #672]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e0a:	2180      	movs	r1, #128	; 0x80
 8007e0c:	02c9      	lsls	r1, r1, #11
 8007e0e:	430a      	orrs	r2, r1
 8007e10:	601a      	str	r2, [r3, #0]
 8007e12:	4ba6      	ldr	r3, [pc, #664]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	4ba5      	ldr	r3, [pc, #660]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e18:	2180      	movs	r1, #128	; 0x80
 8007e1a:	0249      	lsls	r1, r1, #9
 8007e1c:	430a      	orrs	r2, r1
 8007e1e:	601a      	str	r2, [r3, #0]
 8007e20:	e00b      	b.n	8007e3a <HAL_RCC_OscConfig+0xba>
 8007e22:	4ba2      	ldr	r3, [pc, #648]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e24:	681a      	ldr	r2, [r3, #0]
 8007e26:	4ba1      	ldr	r3, [pc, #644]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e28:	49a1      	ldr	r1, [pc, #644]	; (80080b0 <HAL_RCC_OscConfig+0x330>)
 8007e2a:	400a      	ands	r2, r1
 8007e2c:	601a      	str	r2, [r3, #0]
 8007e2e:	4b9f      	ldr	r3, [pc, #636]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	4b9e      	ldr	r3, [pc, #632]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e34:	499f      	ldr	r1, [pc, #636]	; (80080b4 <HAL_RCC_OscConfig+0x334>)
 8007e36:	400a      	ands	r2, r1
 8007e38:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d014      	beq.n	8007e6c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e42:	f7fd f973 	bl	800512c <HAL_GetTick>
 8007e46:	0003      	movs	r3, r0
 8007e48:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e4a:	e008      	b.n	8007e5e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e4c:	f7fd f96e 	bl	800512c <HAL_GetTick>
 8007e50:	0002      	movs	r2, r0
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	1ad3      	subs	r3, r2, r3
 8007e56:	2b64      	cmp	r3, #100	; 0x64
 8007e58:	d901      	bls.n	8007e5e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	e298      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e5e:	4b93      	ldr	r3, [pc, #588]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	2380      	movs	r3, #128	; 0x80
 8007e64:	029b      	lsls	r3, r3, #10
 8007e66:	4013      	ands	r3, r2
 8007e68:	d0f0      	beq.n	8007e4c <HAL_RCC_OscConfig+0xcc>
 8007e6a:	e015      	b.n	8007e98 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e6c:	f7fd f95e 	bl	800512c <HAL_GetTick>
 8007e70:	0003      	movs	r3, r0
 8007e72:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e74:	e008      	b.n	8007e88 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e76:	f7fd f959 	bl	800512c <HAL_GetTick>
 8007e7a:	0002      	movs	r2, r0
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	1ad3      	subs	r3, r2, r3
 8007e80:	2b64      	cmp	r3, #100	; 0x64
 8007e82:	d901      	bls.n	8007e88 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007e84:	2303      	movs	r3, #3
 8007e86:	e283      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e88:	4b88      	ldr	r3, [pc, #544]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	2380      	movs	r3, #128	; 0x80
 8007e8e:	029b      	lsls	r3, r3, #10
 8007e90:	4013      	ands	r3, r2
 8007e92:	d1f0      	bne.n	8007e76 <HAL_RCC_OscConfig+0xf6>
 8007e94:	e000      	b.n	8007e98 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e96:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2202      	movs	r2, #2
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	d100      	bne.n	8007ea4 <HAL_RCC_OscConfig+0x124>
 8007ea2:	e099      	b.n	8007fd8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ea4:	4b81      	ldr	r3, [pc, #516]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	2238      	movs	r2, #56	; 0x38
 8007eaa:	4013      	ands	r3, r2
 8007eac:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007eae:	4b7f      	ldr	r3, [pc, #508]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	2203      	movs	r2, #3
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	2b10      	cmp	r3, #16
 8007ebc:	d102      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x144>
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	d002      	beq.n	8007eca <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d135      	bne.n	8007f36 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007eca:	4b78      	ldr	r3, [pc, #480]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	2380      	movs	r3, #128	; 0x80
 8007ed0:	00db      	lsls	r3, r3, #3
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	d005      	beq.n	8007ee2 <HAL_RCC_OscConfig+0x162>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e256      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ee2:	4b72      	ldr	r3, [pc, #456]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	4a74      	ldr	r2, [pc, #464]	; (80080b8 <HAL_RCC_OscConfig+0x338>)
 8007ee8:	4013      	ands	r3, r2
 8007eea:	0019      	movs	r1, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	695b      	ldr	r3, [r3, #20]
 8007ef0:	021a      	lsls	r2, r3, #8
 8007ef2:	4b6e      	ldr	r3, [pc, #440]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d112      	bne.n	8007f24 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007efe:	4b6b      	ldr	r3, [pc, #428]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a6e      	ldr	r2, [pc, #440]	; (80080bc <HAL_RCC_OscConfig+0x33c>)
 8007f04:	4013      	ands	r3, r2
 8007f06:	0019      	movs	r1, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	691a      	ldr	r2, [r3, #16]
 8007f0c:	4b67      	ldr	r3, [pc, #412]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8007f12:	4b66      	ldr	r3, [pc, #408]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	0adb      	lsrs	r3, r3, #11
 8007f18:	2207      	movs	r2, #7
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	4a68      	ldr	r2, [pc, #416]	; (80080c0 <HAL_RCC_OscConfig+0x340>)
 8007f1e:	40da      	lsrs	r2, r3
 8007f20:	4b68      	ldr	r3, [pc, #416]	; (80080c4 <HAL_RCC_OscConfig+0x344>)
 8007f22:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007f24:	4b68      	ldr	r3, [pc, #416]	; (80080c8 <HAL_RCC_OscConfig+0x348>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	0018      	movs	r0, r3
 8007f2a:	f7fd f8a3 	bl	8005074 <HAL_InitTick>
 8007f2e:	1e03      	subs	r3, r0, #0
 8007f30:	d051      	beq.n	8007fd6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e22c      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	68db      	ldr	r3, [r3, #12]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d030      	beq.n	8007fa0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007f3e:	4b5b      	ldr	r3, [pc, #364]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a5e      	ldr	r2, [pc, #376]	; (80080bc <HAL_RCC_OscConfig+0x33c>)
 8007f44:	4013      	ands	r3, r2
 8007f46:	0019      	movs	r1, r3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	691a      	ldr	r2, [r3, #16]
 8007f4c:	4b57      	ldr	r3, [pc, #348]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f4e:	430a      	orrs	r2, r1
 8007f50:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8007f52:	4b56      	ldr	r3, [pc, #344]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	4b55      	ldr	r3, [pc, #340]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f58:	2180      	movs	r1, #128	; 0x80
 8007f5a:	0049      	lsls	r1, r1, #1
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f60:	f7fd f8e4 	bl	800512c <HAL_GetTick>
 8007f64:	0003      	movs	r3, r0
 8007f66:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007f68:	e008      	b.n	8007f7c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f6a:	f7fd f8df 	bl	800512c <HAL_GetTick>
 8007f6e:	0002      	movs	r2, r0
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	1ad3      	subs	r3, r2, r3
 8007f74:	2b02      	cmp	r3, #2
 8007f76:	d901      	bls.n	8007f7c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	e209      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007f7c:	4b4b      	ldr	r3, [pc, #300]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	2380      	movs	r3, #128	; 0x80
 8007f82:	00db      	lsls	r3, r3, #3
 8007f84:	4013      	ands	r3, r2
 8007f86:	d0f0      	beq.n	8007f6a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f88:	4b48      	ldr	r3, [pc, #288]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	4a4a      	ldr	r2, [pc, #296]	; (80080b8 <HAL_RCC_OscConfig+0x338>)
 8007f8e:	4013      	ands	r3, r2
 8007f90:	0019      	movs	r1, r3
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	695b      	ldr	r3, [r3, #20]
 8007f96:	021a      	lsls	r2, r3, #8
 8007f98:	4b44      	ldr	r3, [pc, #272]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	605a      	str	r2, [r3, #4]
 8007f9e:	e01b      	b.n	8007fd8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8007fa0:	4b42      	ldr	r3, [pc, #264]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	4b41      	ldr	r3, [pc, #260]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007fa6:	4949      	ldr	r1, [pc, #292]	; (80080cc <HAL_RCC_OscConfig+0x34c>)
 8007fa8:	400a      	ands	r2, r1
 8007faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fac:	f7fd f8be 	bl	800512c <HAL_GetTick>
 8007fb0:	0003      	movs	r3, r0
 8007fb2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007fb4:	e008      	b.n	8007fc8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fb6:	f7fd f8b9 	bl	800512c <HAL_GetTick>
 8007fba:	0002      	movs	r2, r0
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	1ad3      	subs	r3, r2, r3
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d901      	bls.n	8007fc8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007fc4:	2303      	movs	r3, #3
 8007fc6:	e1e3      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007fc8:	4b38      	ldr	r3, [pc, #224]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	2380      	movs	r3, #128	; 0x80
 8007fce:	00db      	lsls	r3, r3, #3
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	d1f0      	bne.n	8007fb6 <HAL_RCC_OscConfig+0x236>
 8007fd4:	e000      	b.n	8007fd8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007fd6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2208      	movs	r2, #8
 8007fde:	4013      	ands	r3, r2
 8007fe0:	d047      	beq.n	8008072 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007fe2:	4b32      	ldr	r3, [pc, #200]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	2238      	movs	r2, #56	; 0x38
 8007fe8:	4013      	ands	r3, r2
 8007fea:	2b18      	cmp	r3, #24
 8007fec:	d10a      	bne.n	8008004 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8007fee:	4b2f      	ldr	r3, [pc, #188]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8007ff0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	d03c      	beq.n	8008072 <HAL_RCC_OscConfig+0x2f2>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	699b      	ldr	r3, [r3, #24]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d138      	bne.n	8008072 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	e1c5      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	699b      	ldr	r3, [r3, #24]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d019      	beq.n	8008040 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800800c:	4b27      	ldr	r3, [pc, #156]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 800800e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008010:	4b26      	ldr	r3, [pc, #152]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8008012:	2101      	movs	r1, #1
 8008014:	430a      	orrs	r2, r1
 8008016:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008018:	f7fd f888 	bl	800512c <HAL_GetTick>
 800801c:	0003      	movs	r3, r0
 800801e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008020:	e008      	b.n	8008034 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008022:	f7fd f883 	bl	800512c <HAL_GetTick>
 8008026:	0002      	movs	r2, r0
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	2b02      	cmp	r3, #2
 800802e:	d901      	bls.n	8008034 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8008030:	2303      	movs	r3, #3
 8008032:	e1ad      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008034:	4b1d      	ldr	r3, [pc, #116]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8008036:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008038:	2202      	movs	r2, #2
 800803a:	4013      	ands	r3, r2
 800803c:	d0f1      	beq.n	8008022 <HAL_RCC_OscConfig+0x2a2>
 800803e:	e018      	b.n	8008072 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8008040:	4b1a      	ldr	r3, [pc, #104]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8008042:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008044:	4b19      	ldr	r3, [pc, #100]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8008046:	2101      	movs	r1, #1
 8008048:	438a      	bics	r2, r1
 800804a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800804c:	f7fd f86e 	bl	800512c <HAL_GetTick>
 8008050:	0003      	movs	r3, r0
 8008052:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008054:	e008      	b.n	8008068 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008056:	f7fd f869 	bl	800512c <HAL_GetTick>
 800805a:	0002      	movs	r2, r0
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	1ad3      	subs	r3, r2, r3
 8008060:	2b02      	cmp	r3, #2
 8008062:	d901      	bls.n	8008068 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8008064:	2303      	movs	r3, #3
 8008066:	e193      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008068:	4b10      	ldr	r3, [pc, #64]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 800806a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800806c:	2202      	movs	r2, #2
 800806e:	4013      	ands	r3, r2
 8008070:	d1f1      	bne.n	8008056 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2204      	movs	r2, #4
 8008078:	4013      	ands	r3, r2
 800807a:	d100      	bne.n	800807e <HAL_RCC_OscConfig+0x2fe>
 800807c:	e0c6      	b.n	800820c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800807e:	231f      	movs	r3, #31
 8008080:	18fb      	adds	r3, r7, r3
 8008082:	2200      	movs	r2, #0
 8008084:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008086:	4b09      	ldr	r3, [pc, #36]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	2238      	movs	r2, #56	; 0x38
 800808c:	4013      	ands	r3, r2
 800808e:	2b20      	cmp	r3, #32
 8008090:	d11e      	bne.n	80080d0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008092:	4b06      	ldr	r3, [pc, #24]	; (80080ac <HAL_RCC_OscConfig+0x32c>)
 8008094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008096:	2202      	movs	r2, #2
 8008098:	4013      	ands	r3, r2
 800809a:	d100      	bne.n	800809e <HAL_RCC_OscConfig+0x31e>
 800809c:	e0b6      	b.n	800820c <HAL_RCC_OscConfig+0x48c>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d000      	beq.n	80080a8 <HAL_RCC_OscConfig+0x328>
 80080a6:	e0b1      	b.n	800820c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	e171      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
 80080ac:	40021000 	.word	0x40021000
 80080b0:	fffeffff 	.word	0xfffeffff
 80080b4:	fffbffff 	.word	0xfffbffff
 80080b8:	ffff80ff 	.word	0xffff80ff
 80080bc:	ffffc7ff 	.word	0xffffc7ff
 80080c0:	00f42400 	.word	0x00f42400
 80080c4:	20000068 	.word	0x20000068
 80080c8:	2000006c 	.word	0x2000006c
 80080cc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80080d0:	4bb1      	ldr	r3, [pc, #708]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80080d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080d4:	2380      	movs	r3, #128	; 0x80
 80080d6:	055b      	lsls	r3, r3, #21
 80080d8:	4013      	ands	r3, r2
 80080da:	d101      	bne.n	80080e0 <HAL_RCC_OscConfig+0x360>
 80080dc:	2301      	movs	r3, #1
 80080de:	e000      	b.n	80080e2 <HAL_RCC_OscConfig+0x362>
 80080e0:	2300      	movs	r3, #0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d011      	beq.n	800810a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80080e6:	4bac      	ldr	r3, [pc, #688]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80080e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080ea:	4bab      	ldr	r3, [pc, #684]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80080ec:	2180      	movs	r1, #128	; 0x80
 80080ee:	0549      	lsls	r1, r1, #21
 80080f0:	430a      	orrs	r2, r1
 80080f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80080f4:	4ba8      	ldr	r3, [pc, #672]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80080f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080f8:	2380      	movs	r3, #128	; 0x80
 80080fa:	055b      	lsls	r3, r3, #21
 80080fc:	4013      	ands	r3, r2
 80080fe:	60fb      	str	r3, [r7, #12]
 8008100:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8008102:	231f      	movs	r3, #31
 8008104:	18fb      	adds	r3, r7, r3
 8008106:	2201      	movs	r2, #1
 8008108:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800810a:	4ba4      	ldr	r3, [pc, #656]	; (800839c <HAL_RCC_OscConfig+0x61c>)
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	2380      	movs	r3, #128	; 0x80
 8008110:	005b      	lsls	r3, r3, #1
 8008112:	4013      	ands	r3, r2
 8008114:	d11a      	bne.n	800814c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008116:	4ba1      	ldr	r3, [pc, #644]	; (800839c <HAL_RCC_OscConfig+0x61c>)
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	4ba0      	ldr	r3, [pc, #640]	; (800839c <HAL_RCC_OscConfig+0x61c>)
 800811c:	2180      	movs	r1, #128	; 0x80
 800811e:	0049      	lsls	r1, r1, #1
 8008120:	430a      	orrs	r2, r1
 8008122:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8008124:	f7fd f802 	bl	800512c <HAL_GetTick>
 8008128:	0003      	movs	r3, r0
 800812a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800812c:	e008      	b.n	8008140 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800812e:	f7fc fffd 	bl	800512c <HAL_GetTick>
 8008132:	0002      	movs	r2, r0
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	1ad3      	subs	r3, r2, r3
 8008138:	2b02      	cmp	r3, #2
 800813a:	d901      	bls.n	8008140 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800813c:	2303      	movs	r3, #3
 800813e:	e127      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008140:	4b96      	ldr	r3, [pc, #600]	; (800839c <HAL_RCC_OscConfig+0x61c>)
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	2380      	movs	r3, #128	; 0x80
 8008146:	005b      	lsls	r3, r3, #1
 8008148:	4013      	ands	r3, r2
 800814a:	d0f0      	beq.n	800812e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	2b01      	cmp	r3, #1
 8008152:	d106      	bne.n	8008162 <HAL_RCC_OscConfig+0x3e2>
 8008154:	4b90      	ldr	r3, [pc, #576]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008156:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008158:	4b8f      	ldr	r3, [pc, #572]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 800815a:	2101      	movs	r1, #1
 800815c:	430a      	orrs	r2, r1
 800815e:	65da      	str	r2, [r3, #92]	; 0x5c
 8008160:	e01c      	b.n	800819c <HAL_RCC_OscConfig+0x41c>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	2b05      	cmp	r3, #5
 8008168:	d10c      	bne.n	8008184 <HAL_RCC_OscConfig+0x404>
 800816a:	4b8b      	ldr	r3, [pc, #556]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 800816c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800816e:	4b8a      	ldr	r3, [pc, #552]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008170:	2104      	movs	r1, #4
 8008172:	430a      	orrs	r2, r1
 8008174:	65da      	str	r2, [r3, #92]	; 0x5c
 8008176:	4b88      	ldr	r3, [pc, #544]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008178:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800817a:	4b87      	ldr	r3, [pc, #540]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 800817c:	2101      	movs	r1, #1
 800817e:	430a      	orrs	r2, r1
 8008180:	65da      	str	r2, [r3, #92]	; 0x5c
 8008182:	e00b      	b.n	800819c <HAL_RCC_OscConfig+0x41c>
 8008184:	4b84      	ldr	r3, [pc, #528]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008186:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008188:	4b83      	ldr	r3, [pc, #524]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 800818a:	2101      	movs	r1, #1
 800818c:	438a      	bics	r2, r1
 800818e:	65da      	str	r2, [r3, #92]	; 0x5c
 8008190:	4b81      	ldr	r3, [pc, #516]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008192:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008194:	4b80      	ldr	r3, [pc, #512]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008196:	2104      	movs	r1, #4
 8008198:	438a      	bics	r2, r1
 800819a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d014      	beq.n	80081ce <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a4:	f7fc ffc2 	bl	800512c <HAL_GetTick>
 80081a8:	0003      	movs	r3, r0
 80081aa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80081ac:	e009      	b.n	80081c2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081ae:	f7fc ffbd 	bl	800512c <HAL_GetTick>
 80081b2:	0002      	movs	r2, r0
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	1ad3      	subs	r3, r2, r3
 80081b8:	4a79      	ldr	r2, [pc, #484]	; (80083a0 <HAL_RCC_OscConfig+0x620>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d901      	bls.n	80081c2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e0e6      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80081c2:	4b75      	ldr	r3, [pc, #468]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80081c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081c6:	2202      	movs	r2, #2
 80081c8:	4013      	ands	r3, r2
 80081ca:	d0f0      	beq.n	80081ae <HAL_RCC_OscConfig+0x42e>
 80081cc:	e013      	b.n	80081f6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081ce:	f7fc ffad 	bl	800512c <HAL_GetTick>
 80081d2:	0003      	movs	r3, r0
 80081d4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80081d6:	e009      	b.n	80081ec <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081d8:	f7fc ffa8 	bl	800512c <HAL_GetTick>
 80081dc:	0002      	movs	r2, r0
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	1ad3      	subs	r3, r2, r3
 80081e2:	4a6f      	ldr	r2, [pc, #444]	; (80083a0 <HAL_RCC_OscConfig+0x620>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d901      	bls.n	80081ec <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80081e8:	2303      	movs	r3, #3
 80081ea:	e0d1      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80081ec:	4b6a      	ldr	r3, [pc, #424]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80081ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081f0:	2202      	movs	r2, #2
 80081f2:	4013      	ands	r3, r2
 80081f4:	d1f0      	bne.n	80081d8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80081f6:	231f      	movs	r3, #31
 80081f8:	18fb      	adds	r3, r7, r3
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d105      	bne.n	800820c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008200:	4b65      	ldr	r3, [pc, #404]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008202:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008204:	4b64      	ldr	r3, [pc, #400]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008206:	4967      	ldr	r1, [pc, #412]	; (80083a4 <HAL_RCC_OscConfig+0x624>)
 8008208:	400a      	ands	r2, r1
 800820a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	69db      	ldr	r3, [r3, #28]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d100      	bne.n	8008216 <HAL_RCC_OscConfig+0x496>
 8008214:	e0bb      	b.n	800838e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008216:	4b60      	ldr	r3, [pc, #384]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	2238      	movs	r2, #56	; 0x38
 800821c:	4013      	ands	r3, r2
 800821e:	2b10      	cmp	r3, #16
 8008220:	d100      	bne.n	8008224 <HAL_RCC_OscConfig+0x4a4>
 8008222:	e07b      	b.n	800831c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	69db      	ldr	r3, [r3, #28]
 8008228:	2b02      	cmp	r3, #2
 800822a:	d156      	bne.n	80082da <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800822c:	4b5a      	ldr	r3, [pc, #360]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	4b59      	ldr	r3, [pc, #356]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008232:	495d      	ldr	r1, [pc, #372]	; (80083a8 <HAL_RCC_OscConfig+0x628>)
 8008234:	400a      	ands	r2, r1
 8008236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008238:	f7fc ff78 	bl	800512c <HAL_GetTick>
 800823c:	0003      	movs	r3, r0
 800823e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008240:	e008      	b.n	8008254 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008242:	f7fc ff73 	bl	800512c <HAL_GetTick>
 8008246:	0002      	movs	r2, r0
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	1ad3      	subs	r3, r2, r3
 800824c:	2b02      	cmp	r3, #2
 800824e:	d901      	bls.n	8008254 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008250:	2303      	movs	r3, #3
 8008252:	e09d      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008254:	4b50      	ldr	r3, [pc, #320]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	2380      	movs	r3, #128	; 0x80
 800825a:	049b      	lsls	r3, r3, #18
 800825c:	4013      	ands	r3, r2
 800825e:	d1f0      	bne.n	8008242 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008260:	4b4d      	ldr	r3, [pc, #308]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	4a51      	ldr	r2, [pc, #324]	; (80083ac <HAL_RCC_OscConfig+0x62c>)
 8008266:	4013      	ands	r3, r2
 8008268:	0019      	movs	r1, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6a1a      	ldr	r2, [r3, #32]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008272:	431a      	orrs	r2, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008278:	021b      	lsls	r3, r3, #8
 800827a:	431a      	orrs	r2, r3
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008280:	431a      	orrs	r2, r3
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008286:	431a      	orrs	r2, r3
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800828c:	431a      	orrs	r2, r3
 800828e:	4b42      	ldr	r3, [pc, #264]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008290:	430a      	orrs	r2, r1
 8008292:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008294:	4b40      	ldr	r3, [pc, #256]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	4b3f      	ldr	r3, [pc, #252]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 800829a:	2180      	movs	r1, #128	; 0x80
 800829c:	0449      	lsls	r1, r1, #17
 800829e:	430a      	orrs	r2, r1
 80082a0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80082a2:	4b3d      	ldr	r3, [pc, #244]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80082a4:	68da      	ldr	r2, [r3, #12]
 80082a6:	4b3c      	ldr	r3, [pc, #240]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80082a8:	2180      	movs	r1, #128	; 0x80
 80082aa:	0549      	lsls	r1, r1, #21
 80082ac:	430a      	orrs	r2, r1
 80082ae:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082b0:	f7fc ff3c 	bl	800512c <HAL_GetTick>
 80082b4:	0003      	movs	r3, r0
 80082b6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80082b8:	e008      	b.n	80082cc <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082ba:	f7fc ff37 	bl	800512c <HAL_GetTick>
 80082be:	0002      	movs	r2, r0
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	1ad3      	subs	r3, r2, r3
 80082c4:	2b02      	cmp	r3, #2
 80082c6:	d901      	bls.n	80082cc <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80082c8:	2303      	movs	r3, #3
 80082ca:	e061      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80082cc:	4b32      	ldr	r3, [pc, #200]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	2380      	movs	r3, #128	; 0x80
 80082d2:	049b      	lsls	r3, r3, #18
 80082d4:	4013      	ands	r3, r2
 80082d6:	d0f0      	beq.n	80082ba <HAL_RCC_OscConfig+0x53a>
 80082d8:	e059      	b.n	800838e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082da:	4b2f      	ldr	r3, [pc, #188]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	4b2e      	ldr	r3, [pc, #184]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 80082e0:	4931      	ldr	r1, [pc, #196]	; (80083a8 <HAL_RCC_OscConfig+0x628>)
 80082e2:	400a      	ands	r2, r1
 80082e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082e6:	f7fc ff21 	bl	800512c <HAL_GetTick>
 80082ea:	0003      	movs	r3, r0
 80082ec:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082ee:	e008      	b.n	8008302 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082f0:	f7fc ff1c 	bl	800512c <HAL_GetTick>
 80082f4:	0002      	movs	r2, r0
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d901      	bls.n	8008302 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e046      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008302:	4b25      	ldr	r3, [pc, #148]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	2380      	movs	r3, #128	; 0x80
 8008308:	049b      	lsls	r3, r3, #18
 800830a:	4013      	ands	r3, r2
 800830c:	d1f0      	bne.n	80082f0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800830e:	4b22      	ldr	r3, [pc, #136]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008310:	68da      	ldr	r2, [r3, #12]
 8008312:	4b21      	ldr	r3, [pc, #132]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 8008314:	4926      	ldr	r1, [pc, #152]	; (80083b0 <HAL_RCC_OscConfig+0x630>)
 8008316:	400a      	ands	r2, r1
 8008318:	60da      	str	r2, [r3, #12]
 800831a:	e038      	b.n	800838e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	2b01      	cmp	r3, #1
 8008322:	d101      	bne.n	8008328 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	e033      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008328:	4b1b      	ldr	r3, [pc, #108]	; (8008398 <HAL_RCC_OscConfig+0x618>)
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	2203      	movs	r2, #3
 8008332:	401a      	ands	r2, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6a1b      	ldr	r3, [r3, #32]
 8008338:	429a      	cmp	r2, r3
 800833a:	d126      	bne.n	800838a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	2270      	movs	r2, #112	; 0x70
 8008340:	401a      	ands	r2, r3
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008346:	429a      	cmp	r2, r3
 8008348:	d11f      	bne.n	800838a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800834a:	697a      	ldr	r2, [r7, #20]
 800834c:	23fe      	movs	r3, #254	; 0xfe
 800834e:	01db      	lsls	r3, r3, #7
 8008350:	401a      	ands	r2, r3
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008356:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008358:	429a      	cmp	r2, r3
 800835a:	d116      	bne.n	800838a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800835c:	697a      	ldr	r2, [r7, #20]
 800835e:	23f8      	movs	r3, #248	; 0xf8
 8008360:	039b      	lsls	r3, r3, #14
 8008362:	401a      	ands	r2, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008368:	429a      	cmp	r2, r3
 800836a:	d10e      	bne.n	800838a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800836c:	697a      	ldr	r2, [r7, #20]
 800836e:	23e0      	movs	r3, #224	; 0xe0
 8008370:	051b      	lsls	r3, r3, #20
 8008372:	401a      	ands	r2, r3
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008378:	429a      	cmp	r2, r3
 800837a:	d106      	bne.n	800838a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	0f5b      	lsrs	r3, r3, #29
 8008380:	075a      	lsls	r2, r3, #29
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008386:	429a      	cmp	r2, r3
 8008388:	d001      	beq.n	800838e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	e000      	b.n	8008390 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800838e:	2300      	movs	r3, #0
}
 8008390:	0018      	movs	r0, r3
 8008392:	46bd      	mov	sp, r7
 8008394:	b008      	add	sp, #32
 8008396:	bd80      	pop	{r7, pc}
 8008398:	40021000 	.word	0x40021000
 800839c:	40007000 	.word	0x40007000
 80083a0:	00001388 	.word	0x00001388
 80083a4:	efffffff 	.word	0xefffffff
 80083a8:	feffffff 	.word	0xfeffffff
 80083ac:	11c1808c 	.word	0x11c1808c
 80083b0:	eefefffc 	.word	0xeefefffc

080083b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d101      	bne.n	80083c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e0e9      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80083c8:	4b76      	ldr	r3, [pc, #472]	; (80085a4 <HAL_RCC_ClockConfig+0x1f0>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	2207      	movs	r2, #7
 80083ce:	4013      	ands	r3, r2
 80083d0:	683a      	ldr	r2, [r7, #0]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d91e      	bls.n	8008414 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083d6:	4b73      	ldr	r3, [pc, #460]	; (80085a4 <HAL_RCC_ClockConfig+0x1f0>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2207      	movs	r2, #7
 80083dc:	4393      	bics	r3, r2
 80083de:	0019      	movs	r1, r3
 80083e0:	4b70      	ldr	r3, [pc, #448]	; (80085a4 <HAL_RCC_ClockConfig+0x1f0>)
 80083e2:	683a      	ldr	r2, [r7, #0]
 80083e4:	430a      	orrs	r2, r1
 80083e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80083e8:	f7fc fea0 	bl	800512c <HAL_GetTick>
 80083ec:	0003      	movs	r3, r0
 80083ee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80083f0:	e009      	b.n	8008406 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083f2:	f7fc fe9b 	bl	800512c <HAL_GetTick>
 80083f6:	0002      	movs	r2, r0
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	1ad3      	subs	r3, r2, r3
 80083fc:	4a6a      	ldr	r2, [pc, #424]	; (80085a8 <HAL_RCC_ClockConfig+0x1f4>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d901      	bls.n	8008406 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	e0ca      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008406:	4b67      	ldr	r3, [pc, #412]	; (80085a4 <HAL_RCC_ClockConfig+0x1f0>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2207      	movs	r2, #7
 800840c:	4013      	ands	r3, r2
 800840e:	683a      	ldr	r2, [r7, #0]
 8008410:	429a      	cmp	r2, r3
 8008412:	d1ee      	bne.n	80083f2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	2202      	movs	r2, #2
 800841a:	4013      	ands	r3, r2
 800841c:	d015      	beq.n	800844a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2204      	movs	r2, #4
 8008424:	4013      	ands	r3, r2
 8008426:	d006      	beq.n	8008436 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008428:	4b60      	ldr	r3, [pc, #384]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 800842a:	689a      	ldr	r2, [r3, #8]
 800842c:	4b5f      	ldr	r3, [pc, #380]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 800842e:	21e0      	movs	r1, #224	; 0xe0
 8008430:	01c9      	lsls	r1, r1, #7
 8008432:	430a      	orrs	r2, r1
 8008434:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008436:	4b5d      	ldr	r3, [pc, #372]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	4a5d      	ldr	r2, [pc, #372]	; (80085b0 <HAL_RCC_ClockConfig+0x1fc>)
 800843c:	4013      	ands	r3, r2
 800843e:	0019      	movs	r1, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	689a      	ldr	r2, [r3, #8]
 8008444:	4b59      	ldr	r3, [pc, #356]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 8008446:	430a      	orrs	r2, r1
 8008448:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2201      	movs	r2, #1
 8008450:	4013      	ands	r3, r2
 8008452:	d057      	beq.n	8008504 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	2b01      	cmp	r3, #1
 800845a:	d107      	bne.n	800846c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800845c:	4b53      	ldr	r3, [pc, #332]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	2380      	movs	r3, #128	; 0x80
 8008462:	029b      	lsls	r3, r3, #10
 8008464:	4013      	ands	r3, r2
 8008466:	d12b      	bne.n	80084c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008468:	2301      	movs	r3, #1
 800846a:	e097      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	2b02      	cmp	r3, #2
 8008472:	d107      	bne.n	8008484 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008474:	4b4d      	ldr	r3, [pc, #308]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 8008476:	681a      	ldr	r2, [r3, #0]
 8008478:	2380      	movs	r3, #128	; 0x80
 800847a:	049b      	lsls	r3, r3, #18
 800847c:	4013      	ands	r3, r2
 800847e:	d11f      	bne.n	80084c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	e08b      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d107      	bne.n	800849c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800848c:	4b47      	ldr	r3, [pc, #284]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	2380      	movs	r3, #128	; 0x80
 8008492:	00db      	lsls	r3, r3, #3
 8008494:	4013      	ands	r3, r2
 8008496:	d113      	bne.n	80084c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008498:	2301      	movs	r3, #1
 800849a:	e07f      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	2b03      	cmp	r3, #3
 80084a2:	d106      	bne.n	80084b2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80084a4:	4b41      	ldr	r3, [pc, #260]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 80084a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084a8:	2202      	movs	r2, #2
 80084aa:	4013      	ands	r3, r2
 80084ac:	d108      	bne.n	80084c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e074      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084b2:	4b3e      	ldr	r3, [pc, #248]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 80084b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084b6:	2202      	movs	r2, #2
 80084b8:	4013      	ands	r3, r2
 80084ba:	d101      	bne.n	80084c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e06d      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80084c0:	4b3a      	ldr	r3, [pc, #232]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	2207      	movs	r2, #7
 80084c6:	4393      	bics	r3, r2
 80084c8:	0019      	movs	r1, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	685a      	ldr	r2, [r3, #4]
 80084ce:	4b37      	ldr	r3, [pc, #220]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 80084d0:	430a      	orrs	r2, r1
 80084d2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084d4:	f7fc fe2a 	bl	800512c <HAL_GetTick>
 80084d8:	0003      	movs	r3, r0
 80084da:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084dc:	e009      	b.n	80084f2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084de:	f7fc fe25 	bl	800512c <HAL_GetTick>
 80084e2:	0002      	movs	r2, r0
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	4a2f      	ldr	r2, [pc, #188]	; (80085a8 <HAL_RCC_ClockConfig+0x1f4>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d901      	bls.n	80084f2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	e054      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80084f2:	4b2e      	ldr	r3, [pc, #184]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	2238      	movs	r2, #56	; 0x38
 80084f8:	401a      	ands	r2, r3
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	00db      	lsls	r3, r3, #3
 8008500:	429a      	cmp	r2, r3
 8008502:	d1ec      	bne.n	80084de <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008504:	4b27      	ldr	r3, [pc, #156]	; (80085a4 <HAL_RCC_ClockConfig+0x1f0>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2207      	movs	r2, #7
 800850a:	4013      	ands	r3, r2
 800850c:	683a      	ldr	r2, [r7, #0]
 800850e:	429a      	cmp	r2, r3
 8008510:	d21e      	bcs.n	8008550 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008512:	4b24      	ldr	r3, [pc, #144]	; (80085a4 <HAL_RCC_ClockConfig+0x1f0>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2207      	movs	r2, #7
 8008518:	4393      	bics	r3, r2
 800851a:	0019      	movs	r1, r3
 800851c:	4b21      	ldr	r3, [pc, #132]	; (80085a4 <HAL_RCC_ClockConfig+0x1f0>)
 800851e:	683a      	ldr	r2, [r7, #0]
 8008520:	430a      	orrs	r2, r1
 8008522:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008524:	f7fc fe02 	bl	800512c <HAL_GetTick>
 8008528:	0003      	movs	r3, r0
 800852a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800852c:	e009      	b.n	8008542 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800852e:	f7fc fdfd 	bl	800512c <HAL_GetTick>
 8008532:	0002      	movs	r2, r0
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	1ad3      	subs	r3, r2, r3
 8008538:	4a1b      	ldr	r2, [pc, #108]	; (80085a8 <HAL_RCC_ClockConfig+0x1f4>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d901      	bls.n	8008542 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800853e:	2303      	movs	r3, #3
 8008540:	e02c      	b.n	800859c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008542:	4b18      	ldr	r3, [pc, #96]	; (80085a4 <HAL_RCC_ClockConfig+0x1f0>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2207      	movs	r2, #7
 8008548:	4013      	ands	r3, r2
 800854a:	683a      	ldr	r2, [r7, #0]
 800854c:	429a      	cmp	r2, r3
 800854e:	d1ee      	bne.n	800852e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2204      	movs	r2, #4
 8008556:	4013      	ands	r3, r2
 8008558:	d009      	beq.n	800856e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800855a:	4b14      	ldr	r3, [pc, #80]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	4a15      	ldr	r2, [pc, #84]	; (80085b4 <HAL_RCC_ClockConfig+0x200>)
 8008560:	4013      	ands	r3, r2
 8008562:	0019      	movs	r1, r3
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	68da      	ldr	r2, [r3, #12]
 8008568:	4b10      	ldr	r3, [pc, #64]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 800856a:	430a      	orrs	r2, r1
 800856c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800856e:	f000 f829 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 8008572:	0001      	movs	r1, r0
 8008574:	4b0d      	ldr	r3, [pc, #52]	; (80085ac <HAL_RCC_ClockConfig+0x1f8>)
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	0a1b      	lsrs	r3, r3, #8
 800857a:	220f      	movs	r2, #15
 800857c:	401a      	ands	r2, r3
 800857e:	4b0e      	ldr	r3, [pc, #56]	; (80085b8 <HAL_RCC_ClockConfig+0x204>)
 8008580:	0092      	lsls	r2, r2, #2
 8008582:	58d3      	ldr	r3, [r2, r3]
 8008584:	221f      	movs	r2, #31
 8008586:	4013      	ands	r3, r2
 8008588:	000a      	movs	r2, r1
 800858a:	40da      	lsrs	r2, r3
 800858c:	4b0b      	ldr	r3, [pc, #44]	; (80085bc <HAL_RCC_ClockConfig+0x208>)
 800858e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008590:	4b0b      	ldr	r3, [pc, #44]	; (80085c0 <HAL_RCC_ClockConfig+0x20c>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	0018      	movs	r0, r3
 8008596:	f7fc fd6d 	bl	8005074 <HAL_InitTick>
 800859a:	0003      	movs	r3, r0
}
 800859c:	0018      	movs	r0, r3
 800859e:	46bd      	mov	sp, r7
 80085a0:	b004      	add	sp, #16
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	40022000 	.word	0x40022000
 80085a8:	00001388 	.word	0x00001388
 80085ac:	40021000 	.word	0x40021000
 80085b0:	fffff0ff 	.word	0xfffff0ff
 80085b4:	ffff8fff 	.word	0xffff8fff
 80085b8:	08011694 	.word	0x08011694
 80085bc:	20000068 	.word	0x20000068
 80085c0:	2000006c 	.word	0x2000006c

080085c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80085ca:	4b3c      	ldr	r3, [pc, #240]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	2238      	movs	r2, #56	; 0x38
 80085d0:	4013      	ands	r3, r2
 80085d2:	d10f      	bne.n	80085f4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80085d4:	4b39      	ldr	r3, [pc, #228]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	0adb      	lsrs	r3, r3, #11
 80085da:	2207      	movs	r2, #7
 80085dc:	4013      	ands	r3, r2
 80085de:	2201      	movs	r2, #1
 80085e0:	409a      	lsls	r2, r3
 80085e2:	0013      	movs	r3, r2
 80085e4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80085e6:	6839      	ldr	r1, [r7, #0]
 80085e8:	4835      	ldr	r0, [pc, #212]	; (80086c0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80085ea:	f7f7 fd8b 	bl	8000104 <__udivsi3>
 80085ee:	0003      	movs	r3, r0
 80085f0:	613b      	str	r3, [r7, #16]
 80085f2:	e05d      	b.n	80086b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80085f4:	4b31      	ldr	r3, [pc, #196]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	2238      	movs	r2, #56	; 0x38
 80085fa:	4013      	ands	r3, r2
 80085fc:	2b08      	cmp	r3, #8
 80085fe:	d102      	bne.n	8008606 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008600:	4b30      	ldr	r3, [pc, #192]	; (80086c4 <HAL_RCC_GetSysClockFreq+0x100>)
 8008602:	613b      	str	r3, [r7, #16]
 8008604:	e054      	b.n	80086b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008606:	4b2d      	ldr	r3, [pc, #180]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	2238      	movs	r2, #56	; 0x38
 800860c:	4013      	ands	r3, r2
 800860e:	2b10      	cmp	r3, #16
 8008610:	d138      	bne.n	8008684 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008612:	4b2a      	ldr	r3, [pc, #168]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8008614:	68db      	ldr	r3, [r3, #12]
 8008616:	2203      	movs	r2, #3
 8008618:	4013      	ands	r3, r2
 800861a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800861c:	4b27      	ldr	r3, [pc, #156]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800861e:	68db      	ldr	r3, [r3, #12]
 8008620:	091b      	lsrs	r3, r3, #4
 8008622:	2207      	movs	r2, #7
 8008624:	4013      	ands	r3, r2
 8008626:	3301      	adds	r3, #1
 8008628:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2b03      	cmp	r3, #3
 800862e:	d10d      	bne.n	800864c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008630:	68b9      	ldr	r1, [r7, #8]
 8008632:	4824      	ldr	r0, [pc, #144]	; (80086c4 <HAL_RCC_GetSysClockFreq+0x100>)
 8008634:	f7f7 fd66 	bl	8000104 <__udivsi3>
 8008638:	0003      	movs	r3, r0
 800863a:	0019      	movs	r1, r3
 800863c:	4b1f      	ldr	r3, [pc, #124]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	0a1b      	lsrs	r3, r3, #8
 8008642:	227f      	movs	r2, #127	; 0x7f
 8008644:	4013      	ands	r3, r2
 8008646:	434b      	muls	r3, r1
 8008648:	617b      	str	r3, [r7, #20]
        break;
 800864a:	e00d      	b.n	8008668 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800864c:	68b9      	ldr	r1, [r7, #8]
 800864e:	481c      	ldr	r0, [pc, #112]	; (80086c0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8008650:	f7f7 fd58 	bl	8000104 <__udivsi3>
 8008654:	0003      	movs	r3, r0
 8008656:	0019      	movs	r1, r3
 8008658:	4b18      	ldr	r3, [pc, #96]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	0a1b      	lsrs	r3, r3, #8
 800865e:	227f      	movs	r2, #127	; 0x7f
 8008660:	4013      	ands	r3, r2
 8008662:	434b      	muls	r3, r1
 8008664:	617b      	str	r3, [r7, #20]
        break;
 8008666:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8008668:	4b14      	ldr	r3, [pc, #80]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800866a:	68db      	ldr	r3, [r3, #12]
 800866c:	0f5b      	lsrs	r3, r3, #29
 800866e:	2207      	movs	r2, #7
 8008670:	4013      	ands	r3, r2
 8008672:	3301      	adds	r3, #1
 8008674:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8008676:	6879      	ldr	r1, [r7, #4]
 8008678:	6978      	ldr	r0, [r7, #20]
 800867a:	f7f7 fd43 	bl	8000104 <__udivsi3>
 800867e:	0003      	movs	r3, r0
 8008680:	613b      	str	r3, [r7, #16]
 8008682:	e015      	b.n	80086b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008684:	4b0d      	ldr	r3, [pc, #52]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	2238      	movs	r2, #56	; 0x38
 800868a:	4013      	ands	r3, r2
 800868c:	2b20      	cmp	r3, #32
 800868e:	d103      	bne.n	8008698 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8008690:	2380      	movs	r3, #128	; 0x80
 8008692:	021b      	lsls	r3, r3, #8
 8008694:	613b      	str	r3, [r7, #16]
 8008696:	e00b      	b.n	80086b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008698:	4b08      	ldr	r3, [pc, #32]	; (80086bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	2238      	movs	r2, #56	; 0x38
 800869e:	4013      	ands	r3, r2
 80086a0:	2b18      	cmp	r3, #24
 80086a2:	d103      	bne.n	80086ac <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80086a4:	23fa      	movs	r3, #250	; 0xfa
 80086a6:	01db      	lsls	r3, r3, #7
 80086a8:	613b      	str	r3, [r7, #16]
 80086aa:	e001      	b.n	80086b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80086ac:	2300      	movs	r3, #0
 80086ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80086b0:	693b      	ldr	r3, [r7, #16]
}
 80086b2:	0018      	movs	r0, r3
 80086b4:	46bd      	mov	sp, r7
 80086b6:	b006      	add	sp, #24
 80086b8:	bd80      	pop	{r7, pc}
 80086ba:	46c0      	nop			; (mov r8, r8)
 80086bc:	40021000 	.word	0x40021000
 80086c0:	00f42400 	.word	0x00f42400
 80086c4:	007a1200 	.word	0x007a1200

080086c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80086cc:	4b02      	ldr	r3, [pc, #8]	; (80086d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80086ce:	681b      	ldr	r3, [r3, #0]
}
 80086d0:	0018      	movs	r0, r3
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
 80086d6:	46c0      	nop			; (mov r8, r8)
 80086d8:	20000068 	.word	0x20000068

080086dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80086dc:	b5b0      	push	{r4, r5, r7, lr}
 80086de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80086e0:	f7ff fff2 	bl	80086c8 <HAL_RCC_GetHCLKFreq>
 80086e4:	0004      	movs	r4, r0
 80086e6:	f7ff fb3f 	bl	8007d68 <LL_RCC_GetAPB1Prescaler>
 80086ea:	0003      	movs	r3, r0
 80086ec:	0b1a      	lsrs	r2, r3, #12
 80086ee:	4b05      	ldr	r3, [pc, #20]	; (8008704 <HAL_RCC_GetPCLK1Freq+0x28>)
 80086f0:	0092      	lsls	r2, r2, #2
 80086f2:	58d3      	ldr	r3, [r2, r3]
 80086f4:	221f      	movs	r2, #31
 80086f6:	4013      	ands	r3, r2
 80086f8:	40dc      	lsrs	r4, r3
 80086fa:	0023      	movs	r3, r4
}
 80086fc:	0018      	movs	r0, r3
 80086fe:	46bd      	mov	sp, r7
 8008700:	bdb0      	pop	{r4, r5, r7, pc}
 8008702:	46c0      	nop			; (mov r8, r8)
 8008704:	080116d4 	.word	0x080116d4

08008708 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8008710:	2313      	movs	r3, #19
 8008712:	18fb      	adds	r3, r7, r3
 8008714:	2200      	movs	r2, #0
 8008716:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008718:	2312      	movs	r3, #18
 800871a:	18fb      	adds	r3, r7, r3
 800871c:	2200      	movs	r2, #0
 800871e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	2380      	movs	r3, #128	; 0x80
 8008726:	029b      	lsls	r3, r3, #10
 8008728:	4013      	ands	r3, r2
 800872a:	d100      	bne.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800872c:	e0a3      	b.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800872e:	2011      	movs	r0, #17
 8008730:	183b      	adds	r3, r7, r0
 8008732:	2200      	movs	r2, #0
 8008734:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008736:	4bc3      	ldr	r3, [pc, #780]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008738:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800873a:	2380      	movs	r3, #128	; 0x80
 800873c:	055b      	lsls	r3, r3, #21
 800873e:	4013      	ands	r3, r2
 8008740:	d110      	bne.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008742:	4bc0      	ldr	r3, [pc, #768]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008744:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008746:	4bbf      	ldr	r3, [pc, #764]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008748:	2180      	movs	r1, #128	; 0x80
 800874a:	0549      	lsls	r1, r1, #21
 800874c:	430a      	orrs	r2, r1
 800874e:	63da      	str	r2, [r3, #60]	; 0x3c
 8008750:	4bbc      	ldr	r3, [pc, #752]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008752:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008754:	2380      	movs	r3, #128	; 0x80
 8008756:	055b      	lsls	r3, r3, #21
 8008758:	4013      	ands	r3, r2
 800875a:	60bb      	str	r3, [r7, #8]
 800875c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800875e:	183b      	adds	r3, r7, r0
 8008760:	2201      	movs	r2, #1
 8008762:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008764:	4bb8      	ldr	r3, [pc, #736]	; (8008a48 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	4bb7      	ldr	r3, [pc, #732]	; (8008a48 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800876a:	2180      	movs	r1, #128	; 0x80
 800876c:	0049      	lsls	r1, r1, #1
 800876e:	430a      	orrs	r2, r1
 8008770:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008772:	f7fc fcdb 	bl	800512c <HAL_GetTick>
 8008776:	0003      	movs	r3, r0
 8008778:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800877a:	e00b      	b.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800877c:	f7fc fcd6 	bl	800512c <HAL_GetTick>
 8008780:	0002      	movs	r2, r0
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	1ad3      	subs	r3, r2, r3
 8008786:	2b02      	cmp	r3, #2
 8008788:	d904      	bls.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800878a:	2313      	movs	r3, #19
 800878c:	18fb      	adds	r3, r7, r3
 800878e:	2203      	movs	r2, #3
 8008790:	701a      	strb	r2, [r3, #0]
        break;
 8008792:	e005      	b.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008794:	4bac      	ldr	r3, [pc, #688]	; (8008a48 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	2380      	movs	r3, #128	; 0x80
 800879a:	005b      	lsls	r3, r3, #1
 800879c:	4013      	ands	r3, r2
 800879e:	d0ed      	beq.n	800877c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80087a0:	2313      	movs	r3, #19
 80087a2:	18fb      	adds	r3, r7, r3
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d154      	bne.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80087aa:	4ba6      	ldr	r3, [pc, #664]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80087ae:	23c0      	movs	r3, #192	; 0xc0
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	4013      	ands	r3, r2
 80087b4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d019      	beq.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087c0:	697a      	ldr	r2, [r7, #20]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d014      	beq.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80087c6:	4b9f      	ldr	r3, [pc, #636]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087ca:	4aa0      	ldr	r2, [pc, #640]	; (8008a4c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80087cc:	4013      	ands	r3, r2
 80087ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80087d0:	4b9c      	ldr	r3, [pc, #624]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80087d4:	4b9b      	ldr	r3, [pc, #620]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087d6:	2180      	movs	r1, #128	; 0x80
 80087d8:	0249      	lsls	r1, r1, #9
 80087da:	430a      	orrs	r2, r1
 80087dc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80087de:	4b99      	ldr	r3, [pc, #612]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80087e2:	4b98      	ldr	r3, [pc, #608]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087e4:	499a      	ldr	r1, [pc, #616]	; (8008a50 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80087e6:	400a      	ands	r2, r1
 80087e8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80087ea:	4b96      	ldr	r3, [pc, #600]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80087ec:	697a      	ldr	r2, [r7, #20]
 80087ee:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	2201      	movs	r2, #1
 80087f4:	4013      	ands	r3, r2
 80087f6:	d016      	beq.n	8008826 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087f8:	f7fc fc98 	bl	800512c <HAL_GetTick>
 80087fc:	0003      	movs	r3, r0
 80087fe:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008800:	e00c      	b.n	800881c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008802:	f7fc fc93 	bl	800512c <HAL_GetTick>
 8008806:	0002      	movs	r2, r0
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	1ad3      	subs	r3, r2, r3
 800880c:	4a91      	ldr	r2, [pc, #580]	; (8008a54 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d904      	bls.n	800881c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8008812:	2313      	movs	r3, #19
 8008814:	18fb      	adds	r3, r7, r3
 8008816:	2203      	movs	r2, #3
 8008818:	701a      	strb	r2, [r3, #0]
            break;
 800881a:	e004      	b.n	8008826 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800881c:	4b89      	ldr	r3, [pc, #548]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800881e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008820:	2202      	movs	r2, #2
 8008822:	4013      	ands	r3, r2
 8008824:	d0ed      	beq.n	8008802 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8008826:	2313      	movs	r3, #19
 8008828:	18fb      	adds	r3, r7, r3
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d10a      	bne.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008830:	4b84      	ldr	r3, [pc, #528]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008834:	4a85      	ldr	r2, [pc, #532]	; (8008a4c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8008836:	4013      	ands	r3, r2
 8008838:	0019      	movs	r1, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800883e:	4b81      	ldr	r3, [pc, #516]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008840:	430a      	orrs	r2, r1
 8008842:	65da      	str	r2, [r3, #92]	; 0x5c
 8008844:	e00c      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008846:	2312      	movs	r3, #18
 8008848:	18fb      	adds	r3, r7, r3
 800884a:	2213      	movs	r2, #19
 800884c:	18ba      	adds	r2, r7, r2
 800884e:	7812      	ldrb	r2, [r2, #0]
 8008850:	701a      	strb	r2, [r3, #0]
 8008852:	e005      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008854:	2312      	movs	r3, #18
 8008856:	18fb      	adds	r3, r7, r3
 8008858:	2213      	movs	r2, #19
 800885a:	18ba      	adds	r2, r7, r2
 800885c:	7812      	ldrb	r2, [r2, #0]
 800885e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008860:	2311      	movs	r3, #17
 8008862:	18fb      	adds	r3, r7, r3
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	2b01      	cmp	r3, #1
 8008868:	d105      	bne.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800886a:	4b76      	ldr	r3, [pc, #472]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800886c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800886e:	4b75      	ldr	r3, [pc, #468]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008870:	4979      	ldr	r1, [pc, #484]	; (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8008872:	400a      	ands	r2, r1
 8008874:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2201      	movs	r2, #1
 800887c:	4013      	ands	r3, r2
 800887e:	d009      	beq.n	8008894 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008880:	4b70      	ldr	r3, [pc, #448]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008884:	2203      	movs	r2, #3
 8008886:	4393      	bics	r3, r2
 8008888:	0019      	movs	r1, r3
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	685a      	ldr	r2, [r3, #4]
 800888e:	4b6d      	ldr	r3, [pc, #436]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008890:	430a      	orrs	r2, r1
 8008892:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	2202      	movs	r2, #2
 800889a:	4013      	ands	r3, r2
 800889c:	d009      	beq.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800889e:	4b69      	ldr	r3, [pc, #420]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088a2:	220c      	movs	r2, #12
 80088a4:	4393      	bics	r3, r2
 80088a6:	0019      	movs	r1, r3
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	689a      	ldr	r2, [r3, #8]
 80088ac:	4b65      	ldr	r3, [pc, #404]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088ae:	430a      	orrs	r2, r1
 80088b0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2210      	movs	r2, #16
 80088b8:	4013      	ands	r3, r2
 80088ba:	d009      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80088bc:	4b61      	ldr	r3, [pc, #388]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088c0:	4a66      	ldr	r2, [pc, #408]	; (8008a5c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80088c2:	4013      	ands	r3, r2
 80088c4:	0019      	movs	r1, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	68da      	ldr	r2, [r3, #12]
 80088ca:	4b5e      	ldr	r3, [pc, #376]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088cc:	430a      	orrs	r2, r1
 80088ce:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	2380      	movs	r3, #128	; 0x80
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	4013      	ands	r3, r2
 80088da:	d009      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80088dc:	4b59      	ldr	r3, [pc, #356]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088e0:	4a5f      	ldr	r2, [pc, #380]	; (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80088e2:	4013      	ands	r3, r2
 80088e4:	0019      	movs	r1, r3
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	699a      	ldr	r2, [r3, #24]
 80088ea:	4b56      	ldr	r3, [pc, #344]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088ec:	430a      	orrs	r2, r1
 80088ee:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681a      	ldr	r2, [r3, #0]
 80088f4:	2380      	movs	r3, #128	; 0x80
 80088f6:	00db      	lsls	r3, r3, #3
 80088f8:	4013      	ands	r3, r2
 80088fa:	d009      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80088fc:	4b51      	ldr	r3, [pc, #324]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008900:	4a58      	ldr	r2, [pc, #352]	; (8008a64 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008902:	4013      	ands	r3, r2
 8008904:	0019      	movs	r1, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	69da      	ldr	r2, [r3, #28]
 800890a:	4b4e      	ldr	r3, [pc, #312]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800890c:	430a      	orrs	r2, r1
 800890e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2220      	movs	r2, #32
 8008916:	4013      	ands	r3, r2
 8008918:	d009      	beq.n	800892e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800891a:	4b4a      	ldr	r3, [pc, #296]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800891c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800891e:	4a52      	ldr	r2, [pc, #328]	; (8008a68 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8008920:	4013      	ands	r3, r2
 8008922:	0019      	movs	r1, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	691a      	ldr	r2, [r3, #16]
 8008928:	4b46      	ldr	r3, [pc, #280]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800892a:	430a      	orrs	r2, r1
 800892c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	2380      	movs	r3, #128	; 0x80
 8008934:	01db      	lsls	r3, r3, #7
 8008936:	4013      	ands	r3, r2
 8008938:	d015      	beq.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800893a:	4b42      	ldr	r3, [pc, #264]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800893c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	0899      	lsrs	r1, r3, #2
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6a1a      	ldr	r2, [r3, #32]
 8008946:	4b3f      	ldr	r3, [pc, #252]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008948:	430a      	orrs	r2, r1
 800894a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6a1a      	ldr	r2, [r3, #32]
 8008950:	2380      	movs	r3, #128	; 0x80
 8008952:	05db      	lsls	r3, r3, #23
 8008954:	429a      	cmp	r2, r3
 8008956:	d106      	bne.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008958:	4b3a      	ldr	r3, [pc, #232]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800895a:	68da      	ldr	r2, [r3, #12]
 800895c:	4b39      	ldr	r3, [pc, #228]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800895e:	2180      	movs	r1, #128	; 0x80
 8008960:	0249      	lsls	r1, r1, #9
 8008962:	430a      	orrs	r2, r1
 8008964:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	2380      	movs	r3, #128	; 0x80
 800896c:	031b      	lsls	r3, r3, #12
 800896e:	4013      	ands	r3, r2
 8008970:	d009      	beq.n	8008986 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008972:	4b34      	ldr	r3, [pc, #208]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008976:	2240      	movs	r2, #64	; 0x40
 8008978:	4393      	bics	r3, r2
 800897a:	0019      	movs	r1, r3
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008980:	4b30      	ldr	r3, [pc, #192]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008982:	430a      	orrs	r2, r1
 8008984:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	2380      	movs	r3, #128	; 0x80
 800898c:	039b      	lsls	r3, r3, #14
 800898e:	4013      	ands	r3, r2
 8008990:	d016      	beq.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008992:	4b2c      	ldr	r3, [pc, #176]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008996:	4a35      	ldr	r2, [pc, #212]	; (8008a6c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008998:	4013      	ands	r3, r2
 800899a:	0019      	movs	r1, r3
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80089a0:	4b28      	ldr	r3, [pc, #160]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089a2:	430a      	orrs	r2, r1
 80089a4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80089aa:	2380      	movs	r3, #128	; 0x80
 80089ac:	03db      	lsls	r3, r3, #15
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d106      	bne.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80089b2:	4b24      	ldr	r3, [pc, #144]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089b4:	68da      	ldr	r2, [r3, #12]
 80089b6:	4b23      	ldr	r3, [pc, #140]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089b8:	2180      	movs	r1, #128	; 0x80
 80089ba:	0449      	lsls	r1, r1, #17
 80089bc:	430a      	orrs	r2, r1
 80089be:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	2380      	movs	r3, #128	; 0x80
 80089c6:	03db      	lsls	r3, r3, #15
 80089c8:	4013      	ands	r3, r2
 80089ca:	d016      	beq.n	80089fa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80089cc:	4b1d      	ldr	r3, [pc, #116]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089d0:	4a27      	ldr	r2, [pc, #156]	; (8008a70 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80089d2:	4013      	ands	r3, r2
 80089d4:	0019      	movs	r1, r3
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089da:	4b1a      	ldr	r3, [pc, #104]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089dc:	430a      	orrs	r2, r1
 80089de:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e4:	2380      	movs	r3, #128	; 0x80
 80089e6:	045b      	lsls	r3, r3, #17
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d106      	bne.n	80089fa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80089ec:	4b15      	ldr	r3, [pc, #84]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089ee:	68da      	ldr	r2, [r3, #12]
 80089f0:	4b14      	ldr	r3, [pc, #80]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089f2:	2180      	movs	r1, #128	; 0x80
 80089f4:	0449      	lsls	r1, r1, #17
 80089f6:	430a      	orrs	r2, r1
 80089f8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681a      	ldr	r2, [r3, #0]
 80089fe:	2380      	movs	r3, #128	; 0x80
 8008a00:	011b      	lsls	r3, r3, #4
 8008a02:	4013      	ands	r3, r2
 8008a04:	d016      	beq.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8008a06:	4b0f      	ldr	r3, [pc, #60]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a0a:	4a1a      	ldr	r2, [pc, #104]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	0019      	movs	r1, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	695a      	ldr	r2, [r3, #20]
 8008a14:	4b0b      	ldr	r3, [pc, #44]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a16:	430a      	orrs	r2, r1
 8008a18:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	695a      	ldr	r2, [r3, #20]
 8008a1e:	2380      	movs	r3, #128	; 0x80
 8008a20:	01db      	lsls	r3, r3, #7
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d106      	bne.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008a26:	4b07      	ldr	r3, [pc, #28]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a28:	68da      	ldr	r2, [r3, #12]
 8008a2a:	4b06      	ldr	r3, [pc, #24]	; (8008a44 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a2c:	2180      	movs	r1, #128	; 0x80
 8008a2e:	0249      	lsls	r1, r1, #9
 8008a30:	430a      	orrs	r2, r1
 8008a32:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8008a34:	2312      	movs	r3, #18
 8008a36:	18fb      	adds	r3, r7, r3
 8008a38:	781b      	ldrb	r3, [r3, #0]
}
 8008a3a:	0018      	movs	r0, r3
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	b006      	add	sp, #24
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	46c0      	nop			; (mov r8, r8)
 8008a44:	40021000 	.word	0x40021000
 8008a48:	40007000 	.word	0x40007000
 8008a4c:	fffffcff 	.word	0xfffffcff
 8008a50:	fffeffff 	.word	0xfffeffff
 8008a54:	00001388 	.word	0x00001388
 8008a58:	efffffff 	.word	0xefffffff
 8008a5c:	fffff3ff 	.word	0xfffff3ff
 8008a60:	fff3ffff 	.word	0xfff3ffff
 8008a64:	ffcfffff 	.word	0xffcfffff
 8008a68:	ffffcfff 	.word	0xffffcfff
 8008a6c:	ffbfffff 	.word	0xffbfffff
 8008a70:	feffffff 	.word	0xfeffffff
 8008a74:	ffff3fff 	.word	0xffff3fff

08008a78 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b086      	sub	sp, #24
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008a80:	2300      	movs	r3, #0
 8008a82:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	2380      	movs	r3, #128	; 0x80
 8008a88:	029b      	lsls	r3, r3, #10
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d136      	bne.n	8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008a8e:	4bcd      	ldr	r3, [pc, #820]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008a92:	23c0      	movs	r3, #192	; 0xc0
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	4013      	ands	r3, r2
 8008a98:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8008a9a:	4bca      	ldr	r3, [pc, #808]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	2b02      	cmp	r3, #2
 8008aa4:	d108      	bne.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	2380      	movs	r3, #128	; 0x80
 8008aaa:	005b      	lsls	r3, r3, #1
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d103      	bne.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8008ab0:	2380      	movs	r3, #128	; 0x80
 8008ab2:	021b      	lsls	r3, r3, #8
 8008ab4:	617b      	str	r3, [r7, #20]
 8008ab6:	e31c      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8008ab8:	4bc2      	ldr	r3, [pc, #776]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008aba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008abc:	2202      	movs	r2, #2
 8008abe:	4013      	ands	r3, r2
 8008ac0:	2b02      	cmp	r3, #2
 8008ac2:	d108      	bne.n	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	2380      	movs	r3, #128	; 0x80
 8008ac8:	009b      	lsls	r3, r3, #2
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d103      	bne.n	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 8008ace:	23fa      	movs	r3, #250	; 0xfa
 8008ad0:	01db      	lsls	r3, r3, #7
 8008ad2:	617b      	str	r3, [r7, #20]
 8008ad4:	e30d      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8008ad6:	4bbb      	ldr	r3, [pc, #748]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	2380      	movs	r3, #128	; 0x80
 8008adc:	029b      	lsls	r3, r3, #10
 8008ade:	401a      	ands	r2, r3
 8008ae0:	2380      	movs	r3, #128	; 0x80
 8008ae2:	029b      	lsls	r3, r3, #10
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d000      	beq.n	8008aea <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8008ae8:	e303      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	23c0      	movs	r3, #192	; 0xc0
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d000      	beq.n	8008af6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8008af4:	e2fd      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 8008af6:	4bb4      	ldr	r3, [pc, #720]	; (8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8008af8:	617b      	str	r3, [r7, #20]
 8008afa:	e2fa      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8008afc:	4bb1      	ldr	r3, [pc, #708]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	2203      	movs	r2, #3
 8008b02:	4013      	ands	r3, r2
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	d102      	bne.n	8008b0e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8008b08:	4bb0      	ldr	r3, [pc, #704]	; (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008b0a:	613b      	str	r3, [r7, #16]
 8008b0c:	e00a      	b.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 8008b0e:	4bad      	ldr	r3, [pc, #692]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b10:	68db      	ldr	r3, [r3, #12]
 8008b12:	2203      	movs	r2, #3
 8008b14:	4013      	ands	r3, r2
 8008b16:	2b03      	cmp	r3, #3
 8008b18:	d102      	bne.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8008b1a:	4bad      	ldr	r3, [pc, #692]	; (8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8008b1c:	613b      	str	r3, [r7, #16]
 8008b1e:	e001      	b.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8008b20:	2300      	movs	r3, #0
 8008b22:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008b24:	4ba7      	ldr	r3, [pc, #668]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	091b      	lsrs	r3, r3, #4
 8008b2a:	2207      	movs	r2, #7
 8008b2c:	4013      	ands	r3, r2
 8008b2e:	3301      	adds	r3, #1
 8008b30:	0019      	movs	r1, r3
 8008b32:	6938      	ldr	r0, [r7, #16]
 8008b34:	f7f7 fae6 	bl	8000104 <__udivsi3>
 8008b38:	0003      	movs	r3, r0
 8008b3a:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8008b3c:	687a      	ldr	r2, [r7, #4]
 8008b3e:	2380      	movs	r3, #128	; 0x80
 8008b40:	03db      	lsls	r3, r3, #15
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d100      	bne.n	8008b48 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8008b46:	e28e      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	2380      	movs	r3, #128	; 0x80
 8008b4c:	03db      	lsls	r3, r3, #15
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d900      	bls.n	8008b54 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008b52:	e2b7      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	2380      	movs	r3, #128	; 0x80
 8008b58:	039b      	lsls	r3, r3, #14
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d100      	bne.n	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8008b5e:	e253      	b.n	8009008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	2380      	movs	r3, #128	; 0x80
 8008b64:	039b      	lsls	r3, r3, #14
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d900      	bls.n	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008b6a:	e2ab      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	2380      	movs	r3, #128	; 0x80
 8008b70:	031b      	lsls	r3, r3, #12
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d100      	bne.n	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008b76:	e0b2      	b.n	8008cde <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	2380      	movs	r3, #128	; 0x80
 8008b7c:	031b      	lsls	r3, r3, #12
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d900      	bls.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8008b82:	e29f      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	2380      	movs	r3, #128	; 0x80
 8008b88:	01db      	lsls	r3, r3, #7
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d100      	bne.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8008b8e:	e103      	b.n	8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8008b90:	687a      	ldr	r2, [r7, #4]
 8008b92:	2380      	movs	r3, #128	; 0x80
 8008b94:	01db      	lsls	r3, r3, #7
 8008b96:	429a      	cmp	r2, r3
 8008b98:	d900      	bls.n	8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008b9a:	e293      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008b9c:	687a      	ldr	r2, [r7, #4]
 8008b9e:	2380      	movs	r3, #128	; 0x80
 8008ba0:	011b      	lsls	r3, r3, #4
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d100      	bne.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8008ba6:	e165      	b.n	8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	2380      	movs	r3, #128	; 0x80
 8008bac:	011b      	lsls	r3, r3, #4
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d900      	bls.n	8008bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8008bb2:	e287      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	2380      	movs	r3, #128	; 0x80
 8008bb8:	00db      	lsls	r3, r3, #3
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d100      	bne.n	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8008bbe:	e1e3      	b.n	8008f88 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8008bc0:	687a      	ldr	r2, [r7, #4]
 8008bc2:	2380      	movs	r3, #128	; 0x80
 8008bc4:	00db      	lsls	r3, r3, #3
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d900      	bls.n	8008bcc <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8008bca:	e27b      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008bcc:	687a      	ldr	r2, [r7, #4]
 8008bce:	2380      	movs	r3, #128	; 0x80
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d100      	bne.n	8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8008bd6:	e197      	b.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	2380      	movs	r3, #128	; 0x80
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	429a      	cmp	r2, r3
 8008be0:	d900      	bls.n	8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8008be2:	e26f      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2b20      	cmp	r3, #32
 8008be8:	d100      	bne.n	8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8008bea:	e118      	b.n	8008e1e <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2b20      	cmp	r3, #32
 8008bf0:	d900      	bls.n	8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8008bf2:	e267      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2b10      	cmp	r3, #16
 8008bf8:	d100      	bne.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8008bfa:	e093      	b.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2b10      	cmp	r3, #16
 8008c00:	d900      	bls.n	8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8008c02:	e25f      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d003      	beq.n	8008c12 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2b02      	cmp	r3, #2
 8008c0e:	d033      	beq.n	8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8008c10:	e258      	b.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008c12:	4b6c      	ldr	r3, [pc, #432]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c16:	2203      	movs	r2, #3
 8008c18:	4013      	ands	r3, r2
 8008c1a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d104      	bne.n	8008c2c <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008c22:	f7ff fd5b 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 8008c26:	0003      	movs	r3, r0
 8008c28:	617b      	str	r3, [r7, #20]
        break;
 8008c2a:	e24d      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d104      	bne.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 8008c32:	f7ff fcc7 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 8008c36:	0003      	movs	r3, r0
 8008c38:	617b      	str	r3, [r7, #20]
        break;
 8008c3a:	e245      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008c3c:	4b61      	ldr	r3, [pc, #388]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	2380      	movs	r3, #128	; 0x80
 8008c42:	00db      	lsls	r3, r3, #3
 8008c44:	401a      	ands	r2, r3
 8008c46:	2380      	movs	r3, #128	; 0x80
 8008c48:	00db      	lsls	r3, r3, #3
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d105      	bne.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d102      	bne.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 8008c54:	4b5d      	ldr	r3, [pc, #372]	; (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008c56:	617b      	str	r3, [r7, #20]
        break;
 8008c58:	e236      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008c5a:	4b5a      	ldr	r3, [pc, #360]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c5e:	2202      	movs	r2, #2
 8008c60:	4013      	ands	r3, r2
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d000      	beq.n	8008c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 8008c66:	e22f      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2b03      	cmp	r3, #3
 8008c6c:	d000      	beq.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8008c6e:	e22b      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 8008c70:	2380      	movs	r3, #128	; 0x80
 8008c72:	021b      	lsls	r3, r3, #8
 8008c74:	617b      	str	r3, [r7, #20]
        break;
 8008c76:	e227      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008c78:	4b52      	ldr	r3, [pc, #328]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c7c:	220c      	movs	r2, #12
 8008c7e:	4013      	ands	r3, r2
 8008c80:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d104      	bne.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008c88:	f7ff fd28 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 8008c8c:	0003      	movs	r3, r0
 8008c8e:	617b      	str	r3, [r7, #20]
        break;
 8008c90:	e21c      	b.n	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2b04      	cmp	r3, #4
 8008c96:	d104      	bne.n	8008ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008c98:	f7ff fc94 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 8008c9c:	0003      	movs	r3, r0
 8008c9e:	617b      	str	r3, [r7, #20]
        break;
 8008ca0:	e214      	b.n	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008ca2:	4b48      	ldr	r3, [pc, #288]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	2380      	movs	r3, #128	; 0x80
 8008ca8:	00db      	lsls	r3, r3, #3
 8008caa:	401a      	ands	r2, r3
 8008cac:	2380      	movs	r3, #128	; 0x80
 8008cae:	00db      	lsls	r3, r3, #3
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d105      	bne.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2b08      	cmp	r3, #8
 8008cb8:	d102      	bne.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 8008cba:	4b44      	ldr	r3, [pc, #272]	; (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008cbc:	617b      	str	r3, [r7, #20]
        break;
 8008cbe:	e205      	b.n	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008cc0:	4b40      	ldr	r3, [pc, #256]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	d000      	beq.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008ccc:	e1fe      	b.n	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2b0c      	cmp	r3, #12
 8008cd2:	d000      	beq.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008cd4:	e1fa      	b.n	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 8008cd6:	2380      	movs	r3, #128	; 0x80
 8008cd8:	021b      	lsls	r3, r3, #8
 8008cda:	617b      	str	r3, [r7, #20]
        break;
 8008cdc:	e1f6      	b.n	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008cde:	4b39      	ldr	r3, [pc, #228]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ce2:	2240      	movs	r2, #64	; 0x40
 8008ce4:	4013      	ands	r3, r2
 8008ce6:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 8008ce8:	4b36      	ldr	r3, [pc, #216]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	2380      	movs	r3, #128	; 0x80
 8008cee:	00db      	lsls	r3, r3, #3
 8008cf0:	401a      	ands	r2, r3
 8008cf2:	2380      	movs	r3, #128	; 0x80
 8008cf4:	00db      	lsls	r3, r3, #3
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d105      	bne.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d102      	bne.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 8008d00:	4b34      	ldr	r3, [pc, #208]	; (8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8008d02:	617b      	str	r3, [r7, #20]
        break;
 8008d04:	e1e4      	b.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008d06:	4b2f      	ldr	r3, [pc, #188]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d0a:	2202      	movs	r2, #2
 8008d0c:	4013      	ands	r3, r2
 8008d0e:	2b02      	cmp	r3, #2
 8008d10:	d000      	beq.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8008d12:	e1dd      	b.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2b40      	cmp	r3, #64	; 0x40
 8008d18:	d000      	beq.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8008d1a:	e1d9      	b.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8008d1c:	2380      	movs	r3, #128	; 0x80
 8008d1e:	021b      	lsls	r3, r3, #8
 8008d20:	617b      	str	r3, [r7, #20]
        break;
 8008d22:	e1d5      	b.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008d24:	4b27      	ldr	r3, [pc, #156]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d26:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d28:	23c0      	movs	r3, #192	; 0xc0
 8008d2a:	011b      	lsls	r3, r3, #4
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d104      	bne.n	8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d36:	f7ff fcd1 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 8008d3a:	0003      	movs	r3, r0
 8008d3c:	617b      	str	r3, [r7, #20]
        break;
 8008d3e:	e1c9      	b.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008d40:	68fa      	ldr	r2, [r7, #12]
 8008d42:	2380      	movs	r3, #128	; 0x80
 8008d44:	00db      	lsls	r3, r3, #3
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d104      	bne.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8008d4a:	f7ff fc3b 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 8008d4e:	0003      	movs	r3, r0
 8008d50:	617b      	str	r3, [r7, #20]
        break;
 8008d52:	e1bf      	b.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008d54:	4b1b      	ldr	r3, [pc, #108]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d56:	681a      	ldr	r2, [r3, #0]
 8008d58:	2380      	movs	r3, #128	; 0x80
 8008d5a:	00db      	lsls	r3, r3, #3
 8008d5c:	401a      	ands	r2, r3
 8008d5e:	2380      	movs	r3, #128	; 0x80
 8008d60:	00db      	lsls	r3, r3, #3
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d107      	bne.n	8008d76 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	2380      	movs	r3, #128	; 0x80
 8008d6a:	011b      	lsls	r3, r3, #4
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d102      	bne.n	8008d76 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 8008d70:	4b16      	ldr	r3, [pc, #88]	; (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008d72:	617b      	str	r3, [r7, #20]
        break;
 8008d74:	e1ae      	b.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008d76:	4b13      	ldr	r3, [pc, #76]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d7a:	2202      	movs	r2, #2
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	2b02      	cmp	r3, #2
 8008d80:	d000      	beq.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8008d82:	e1a7      	b.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	23c0      	movs	r3, #192	; 0xc0
 8008d88:	011b      	lsls	r3, r3, #4
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d000      	beq.n	8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008d8e:	e1a1      	b.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 8008d90:	2380      	movs	r3, #128	; 0x80
 8008d92:	021b      	lsls	r3, r3, #8
 8008d94:	617b      	str	r3, [r7, #20]
        break;
 8008d96:	e19d      	b.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008d98:	4b0a      	ldr	r3, [pc, #40]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d9c:	0f9b      	lsrs	r3, r3, #30
 8008d9e:	079b      	lsls	r3, r3, #30
 8008da0:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d104      	bne.n	8008db2 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008da8:	f7ff fc0c 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 8008dac:	0003      	movs	r3, r0
 8008dae:	617b      	str	r3, [r7, #20]
        break;
 8008db0:	e192      	b.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	2380      	movs	r3, #128	; 0x80
 8008db6:	061b      	lsls	r3, r3, #24
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d10d      	bne.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 8008dbc:	4b03      	ldr	r3, [pc, #12]	; (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008dbe:	617b      	str	r3, [r7, #20]
        break;
 8008dc0:	e18a      	b.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008dc2:	46c0      	nop			; (mov r8, r8)
 8008dc4:	40021000 	.word	0x40021000
 8008dc8:	0003d090 	.word	0x0003d090
 8008dcc:	00f42400 	.word	0x00f42400
 8008dd0:	007a1200 	.word	0x007a1200
 8008dd4:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	2380      	movs	r3, #128	; 0x80
 8008ddc:	05db      	lsls	r3, r3, #23
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d000      	beq.n	8008de4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 8008de2:	e179      	b.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008de4:	4bc5      	ldr	r3, [pc, #788]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008de6:	68da      	ldr	r2, [r3, #12]
 8008de8:	2380      	movs	r3, #128	; 0x80
 8008dea:	025b      	lsls	r3, r3, #9
 8008dec:	4013      	ands	r3, r2
 8008dee:	d100      	bne.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8008df0:	e172      	b.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008df2:	4bc2      	ldr	r3, [pc, #776]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008df4:	68db      	ldr	r3, [r3, #12]
 8008df6:	0a1b      	lsrs	r3, r3, #8
 8008df8:	227f      	movs	r2, #127	; 0x7f
 8008dfa:	4013      	ands	r3, r2
 8008dfc:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	68ba      	ldr	r2, [r7, #8]
 8008e02:	435a      	muls	r2, r3
 8008e04:	4bbd      	ldr	r3, [pc, #756]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	0c5b      	lsrs	r3, r3, #17
 8008e0a:	211f      	movs	r1, #31
 8008e0c:	400b      	ands	r3, r1
 8008e0e:	3301      	adds	r3, #1
 8008e10:	0019      	movs	r1, r3
 8008e12:	0010      	movs	r0, r2
 8008e14:	f7f7 f976 	bl	8000104 <__udivsi3>
 8008e18:	0003      	movs	r3, r0
 8008e1a:	617b      	str	r3, [r7, #20]
        break;
 8008e1c:	e15c      	b.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008e1e:	4bb7      	ldr	r3, [pc, #732]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e22:	23c0      	movs	r3, #192	; 0xc0
 8008e24:	019b      	lsls	r3, r3, #6
 8008e26:	4013      	ands	r3, r2
 8008e28:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d104      	bne.n	8008e3a <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e30:	f7ff fc54 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 8008e34:	0003      	movs	r3, r0
 8008e36:	617b      	str	r3, [r7, #20]
        break;
 8008e38:	e150      	b.n	80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008e3a:	68fa      	ldr	r2, [r7, #12]
 8008e3c:	2380      	movs	r3, #128	; 0x80
 8008e3e:	015b      	lsls	r3, r3, #5
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d104      	bne.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 8008e44:	f7ff fbbe 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 8008e48:	0003      	movs	r3, r0
 8008e4a:	617b      	str	r3, [r7, #20]
        break;
 8008e4c:	e146      	b.n	80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008e4e:	4bab      	ldr	r3, [pc, #684]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	2380      	movs	r3, #128	; 0x80
 8008e54:	00db      	lsls	r3, r3, #3
 8008e56:	401a      	ands	r2, r3
 8008e58:	2380      	movs	r3, #128	; 0x80
 8008e5a:	00db      	lsls	r3, r3, #3
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d000      	beq.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 8008e60:	e13c      	b.n	80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8008e62:	68fa      	ldr	r2, [r7, #12]
 8008e64:	2380      	movs	r3, #128	; 0x80
 8008e66:	019b      	lsls	r3, r3, #6
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d000      	beq.n	8008e6e <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8008e6c:	e136      	b.n	80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 8008e6e:	4ba4      	ldr	r3, [pc, #656]	; (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008e70:	617b      	str	r3, [r7, #20]
        break;
 8008e72:	e133      	b.n	80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 8008e74:	4ba1      	ldr	r3, [pc, #644]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e76:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e78:	23c0      	movs	r3, #192	; 0xc0
 8008e7a:	021b      	lsls	r3, r3, #8
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8008e80:	68fa      	ldr	r2, [r7, #12]
 8008e82:	2380      	movs	r3, #128	; 0x80
 8008e84:	01db      	lsls	r3, r3, #7
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d11c      	bne.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008e8a:	4b9c      	ldr	r3, [pc, #624]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e8c:	68da      	ldr	r2, [r3, #12]
 8008e8e:	2380      	movs	r3, #128	; 0x80
 8008e90:	025b      	lsls	r3, r3, #9
 8008e92:	4013      	ands	r3, r2
 8008e94:	d100      	bne.n	8008e98 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 8008e96:	e123      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008e98:	4b98      	ldr	r3, [pc, #608]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	0a1b      	lsrs	r3, r3, #8
 8008e9e:	227f      	movs	r2, #127	; 0x7f
 8008ea0:	4013      	ands	r3, r2
 8008ea2:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	68ba      	ldr	r2, [r7, #8]
 8008ea8:	435a      	muls	r2, r3
 8008eaa:	4b94      	ldr	r3, [pc, #592]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008eac:	68db      	ldr	r3, [r3, #12]
 8008eae:	0c5b      	lsrs	r3, r3, #17
 8008eb0:	211f      	movs	r1, #31
 8008eb2:	400b      	ands	r3, r1
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	0019      	movs	r1, r3
 8008eb8:	0010      	movs	r0, r2
 8008eba:	f7f7 f923 	bl	8000104 <__udivsi3>
 8008ebe:	0003      	movs	r3, r0
 8008ec0:	617b      	str	r3, [r7, #20]
        break;
 8008ec2:	e10d      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d104      	bne.n	8008ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008eca:	f7ff fb7b 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 8008ece:	0003      	movs	r3, r0
 8008ed0:	617b      	str	r3, [r7, #20]
        break;
 8008ed2:	e105      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8008ed4:	4b89      	ldr	r3, [pc, #548]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	2380      	movs	r3, #128	; 0x80
 8008eda:	00db      	lsls	r3, r3, #3
 8008edc:	401a      	ands	r2, r3
 8008ede:	2380      	movs	r3, #128	; 0x80
 8008ee0:	00db      	lsls	r3, r3, #3
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d107      	bne.n	8008ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 8008ee6:	68fa      	ldr	r2, [r7, #12]
 8008ee8:	2380      	movs	r3, #128	; 0x80
 8008eea:	021b      	lsls	r3, r3, #8
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d102      	bne.n	8008ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 8008ef0:	4b83      	ldr	r3, [pc, #524]	; (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008ef2:	617b      	str	r3, [r7, #20]
        break;
 8008ef4:	e0f4      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8008ef6:	68fa      	ldr	r2, [r7, #12]
 8008ef8:	23c0      	movs	r3, #192	; 0xc0
 8008efa:	021b      	lsls	r3, r3, #8
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d000      	beq.n	8008f02 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008f00:	e0ee      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 8008f02:	4b80      	ldr	r3, [pc, #512]	; (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8008f04:	617b      	str	r3, [r7, #20]
        break;
 8008f06:	e0eb      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008f08:	4b7c      	ldr	r3, [pc, #496]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f0a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f0c:	23c0      	movs	r3, #192	; 0xc0
 8008f0e:	031b      	lsls	r3, r3, #12
 8008f10:	4013      	ands	r3, r2
 8008f12:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d104      	bne.n	8008f24 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f1a:	f7ff fbdf 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 8008f1e:	0003      	movs	r3, r0
 8008f20:	617b      	str	r3, [r7, #20]
        break;
 8008f22:	e0df      	b.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008f24:	4b75      	ldr	r3, [pc, #468]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f28:	2202      	movs	r2, #2
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	d108      	bne.n	8008f42 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 8008f30:	68fa      	ldr	r2, [r7, #12]
 8008f32:	2380      	movs	r3, #128	; 0x80
 8008f34:	02db      	lsls	r3, r3, #11
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d103      	bne.n	8008f42 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 8008f3a:	23fa      	movs	r3, #250	; 0xfa
 8008f3c:	01db      	lsls	r3, r3, #7
 8008f3e:	617b      	str	r3, [r7, #20]
 8008f40:	e021      	b.n	8008f86 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008f42:	4b6e      	ldr	r3, [pc, #440]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	2380      	movs	r3, #128	; 0x80
 8008f48:	00db      	lsls	r3, r3, #3
 8008f4a:	401a      	ands	r2, r3
 8008f4c:	2380      	movs	r3, #128	; 0x80
 8008f4e:	00db      	lsls	r3, r3, #3
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d107      	bne.n	8008f64 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8008f54:	68fa      	ldr	r2, [r7, #12]
 8008f56:	2380      	movs	r3, #128	; 0x80
 8008f58:	031b      	lsls	r3, r3, #12
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d102      	bne.n	8008f64 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 8008f5e:	4b68      	ldr	r3, [pc, #416]	; (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008f60:	617b      	str	r3, [r7, #20]
 8008f62:	e010      	b.n	8008f86 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008f64:	4b65      	ldr	r3, [pc, #404]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f68:	2202      	movs	r2, #2
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	2b02      	cmp	r3, #2
 8008f6e:	d000      	beq.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008f70:	e0b8      	b.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8008f72:	68fa      	ldr	r2, [r7, #12]
 8008f74:	23c0      	movs	r3, #192	; 0xc0
 8008f76:	031b      	lsls	r3, r3, #12
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d000      	beq.n	8008f7e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008f7c:	e0b2      	b.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 8008f7e:	2380      	movs	r3, #128	; 0x80
 8008f80:	021b      	lsls	r3, r3, #8
 8008f82:	617b      	str	r3, [r7, #20]
        break;
 8008f84:	e0ae      	b.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8008f86:	e0ad      	b.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008f88:	4b5c      	ldr	r3, [pc, #368]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f8a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f8c:	23c0      	movs	r3, #192	; 0xc0
 8008f8e:	039b      	lsls	r3, r3, #14
 8008f90:	4013      	ands	r3, r2
 8008f92:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d104      	bne.n	8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f9a:	f7ff fb9f 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 8008f9e:	0003      	movs	r3, r0
 8008fa0:	617b      	str	r3, [r7, #20]
        break;
 8008fa2:	e0a1      	b.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8008fa4:	4b55      	ldr	r3, [pc, #340]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fa8:	2202      	movs	r2, #2
 8008faa:	4013      	ands	r3, r2
 8008fac:	2b02      	cmp	r3, #2
 8008fae:	d108      	bne.n	8008fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8008fb0:	68fa      	ldr	r2, [r7, #12]
 8008fb2:	2380      	movs	r3, #128	; 0x80
 8008fb4:	035b      	lsls	r3, r3, #13
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d103      	bne.n	8008fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 8008fba:	23fa      	movs	r3, #250	; 0xfa
 8008fbc:	01db      	lsls	r3, r3, #7
 8008fbe:	617b      	str	r3, [r7, #20]
 8008fc0:	e021      	b.n	8009006 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008fc2:	4b4e      	ldr	r3, [pc, #312]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fc4:	681a      	ldr	r2, [r3, #0]
 8008fc6:	2380      	movs	r3, #128	; 0x80
 8008fc8:	00db      	lsls	r3, r3, #3
 8008fca:	401a      	ands	r2, r3
 8008fcc:	2380      	movs	r3, #128	; 0x80
 8008fce:	00db      	lsls	r3, r3, #3
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	d107      	bne.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 8008fd4:	68fa      	ldr	r2, [r7, #12]
 8008fd6:	2380      	movs	r3, #128	; 0x80
 8008fd8:	039b      	lsls	r3, r3, #14
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d102      	bne.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 8008fde:	4b48      	ldr	r3, [pc, #288]	; (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008fe0:	617b      	str	r3, [r7, #20]
 8008fe2:	e010      	b.n	8009006 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008fe4:	4b45      	ldr	r3, [pc, #276]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008fe8:	2202      	movs	r2, #2
 8008fea:	4013      	ands	r3, r2
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d000      	beq.n	8008ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8008ff0:	e07a      	b.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	23c0      	movs	r3, #192	; 0xc0
 8008ff6:	039b      	lsls	r3, r3, #14
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d000      	beq.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8008ffc:	e074      	b.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 8008ffe:	2380      	movs	r3, #128	; 0x80
 8009000:	021b      	lsls	r3, r3, #8
 8009002:	617b      	str	r3, [r7, #20]
        break;
 8009004:	e070      	b.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8009006:	e06f      	b.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8009008:	4b3c      	ldr	r3, [pc, #240]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800900a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800900c:	2380      	movs	r3, #128	; 0x80
 800900e:	03db      	lsls	r3, r3, #15
 8009010:	4013      	ands	r3, r2
 8009012:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8009014:	68fa      	ldr	r2, [r7, #12]
 8009016:	2380      	movs	r3, #128	; 0x80
 8009018:	03db      	lsls	r3, r3, #15
 800901a:	429a      	cmp	r2, r3
 800901c:	d11b      	bne.n	8009056 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 800901e:	4b37      	ldr	r3, [pc, #220]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009020:	68da      	ldr	r2, [r3, #12]
 8009022:	2380      	movs	r3, #128	; 0x80
 8009024:	045b      	lsls	r3, r3, #17
 8009026:	4013      	ands	r3, r2
 8009028:	d060      	beq.n	80090ec <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800902a:	4b34      	ldr	r3, [pc, #208]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800902c:	68db      	ldr	r3, [r3, #12]
 800902e:	0a1b      	lsrs	r3, r3, #8
 8009030:	227f      	movs	r2, #127	; 0x7f
 8009032:	4013      	ands	r3, r2
 8009034:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	68ba      	ldr	r2, [r7, #8]
 800903a:	435a      	muls	r2, r3
 800903c:	4b2f      	ldr	r3, [pc, #188]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800903e:	68db      	ldr	r3, [r3, #12]
 8009040:	0e5b      	lsrs	r3, r3, #25
 8009042:	2107      	movs	r1, #7
 8009044:	400b      	ands	r3, r1
 8009046:	3301      	adds	r3, #1
 8009048:	0019      	movs	r1, r3
 800904a:	0010      	movs	r0, r2
 800904c:	f7f7 f85a 	bl	8000104 <__udivsi3>
 8009050:	0003      	movs	r3, r0
 8009052:	617b      	str	r3, [r7, #20]
        break;
 8009054:	e04a      	b.n	80090ec <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d147      	bne.n	80090ec <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 800905c:	f7ff fb3e 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 8009060:	0003      	movs	r3, r0
 8009062:	617b      	str	r3, [r7, #20]
        break;
 8009064:	e042      	b.n	80090ec <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 8009066:	4b25      	ldr	r3, [pc, #148]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009068:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800906a:	2380      	movs	r3, #128	; 0x80
 800906c:	045b      	lsls	r3, r3, #17
 800906e:	4013      	ands	r3, r2
 8009070:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	2380      	movs	r3, #128	; 0x80
 8009076:	045b      	lsls	r3, r3, #17
 8009078:	429a      	cmp	r2, r3
 800907a:	d11b      	bne.n	80090b4 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 800907c:	4b1f      	ldr	r3, [pc, #124]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800907e:	68da      	ldr	r2, [r3, #12]
 8009080:	2380      	movs	r3, #128	; 0x80
 8009082:	045b      	lsls	r3, r3, #17
 8009084:	4013      	ands	r3, r2
 8009086:	d033      	beq.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009088:	4b1c      	ldr	r3, [pc, #112]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	0a1b      	lsrs	r3, r3, #8
 800908e:	227f      	movs	r2, #127	; 0x7f
 8009090:	4013      	ands	r3, r2
 8009092:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	435a      	muls	r2, r3
 800909a:	4b18      	ldr	r3, [pc, #96]	; (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	0e5b      	lsrs	r3, r3, #25
 80090a0:	2107      	movs	r1, #7
 80090a2:	400b      	ands	r3, r1
 80090a4:	3301      	adds	r3, #1
 80090a6:	0019      	movs	r1, r3
 80090a8:	0010      	movs	r0, r2
 80090aa:	f7f7 f82b 	bl	8000104 <__udivsi3>
 80090ae:	0003      	movs	r3, r0
 80090b0:	617b      	str	r3, [r7, #20]
        break;
 80090b2:	e01d      	b.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d11a      	bne.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 80090ba:	f7ff fb0f 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 80090be:	0003      	movs	r3, r0
 80090c0:	617b      	str	r3, [r7, #20]
        break;
 80090c2:	e015      	b.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 80090c4:	46c0      	nop			; (mov r8, r8)
 80090c6:	e014      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090c8:	46c0      	nop			; (mov r8, r8)
 80090ca:	e012      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090cc:	46c0      	nop			; (mov r8, r8)
 80090ce:	e010      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090d0:	46c0      	nop			; (mov r8, r8)
 80090d2:	e00e      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090d4:	46c0      	nop			; (mov r8, r8)
 80090d6:	e00c      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090d8:	46c0      	nop			; (mov r8, r8)
 80090da:	e00a      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090dc:	46c0      	nop			; (mov r8, r8)
 80090de:	e008      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090e0:	46c0      	nop			; (mov r8, r8)
 80090e2:	e006      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090e4:	46c0      	nop			; (mov r8, r8)
 80090e6:	e004      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090e8:	46c0      	nop			; (mov r8, r8)
 80090ea:	e002      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090ec:	46c0      	nop			; (mov r8, r8)
 80090ee:	e000      	b.n	80090f2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 80090f0:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 80090f2:	697b      	ldr	r3, [r7, #20]
}
 80090f4:	0018      	movs	r0, r3
 80090f6:	46bd      	mov	sp, r7
 80090f8:	b006      	add	sp, #24
 80090fa:	bd80      	pop	{r7, pc}
 80090fc:	40021000 	.word	0x40021000
 8009100:	00f42400 	.word	0x00f42400
 8009104:	0000bb80 	.word	0x0000bb80

08009108 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d101      	bne.n	800911a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009116:	2301      	movs	r3, #1
 8009118:	e0a8      	b.n	800926c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800911e:	2b00      	cmp	r3, #0
 8009120:	d109      	bne.n	8009136 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	685a      	ldr	r2, [r3, #4]
 8009126:	2382      	movs	r3, #130	; 0x82
 8009128:	005b      	lsls	r3, r3, #1
 800912a:	429a      	cmp	r2, r3
 800912c:	d009      	beq.n	8009142 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	61da      	str	r2, [r3, #28]
 8009134:	e005      	b.n	8009142 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	225d      	movs	r2, #93	; 0x5d
 800914c:	5c9b      	ldrb	r3, [r3, r2]
 800914e:	b2db      	uxtb	r3, r3
 8009150:	2b00      	cmp	r3, #0
 8009152:	d107      	bne.n	8009164 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	225c      	movs	r2, #92	; 0x5c
 8009158:	2100      	movs	r1, #0
 800915a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	0018      	movs	r0, r3
 8009160:	f7fb fcde 	bl	8004b20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	225d      	movs	r2, #93	; 0x5d
 8009168:	2102      	movs	r1, #2
 800916a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	2140      	movs	r1, #64	; 0x40
 8009178:	438a      	bics	r2, r1
 800917a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	68da      	ldr	r2, [r3, #12]
 8009180:	23e0      	movs	r3, #224	; 0xe0
 8009182:	00db      	lsls	r3, r3, #3
 8009184:	429a      	cmp	r2, r3
 8009186:	d902      	bls.n	800918e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009188:	2300      	movs	r3, #0
 800918a:	60fb      	str	r3, [r7, #12]
 800918c:	e002      	b.n	8009194 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800918e:	2380      	movs	r3, #128	; 0x80
 8009190:	015b      	lsls	r3, r3, #5
 8009192:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	68da      	ldr	r2, [r3, #12]
 8009198:	23f0      	movs	r3, #240	; 0xf0
 800919a:	011b      	lsls	r3, r3, #4
 800919c:	429a      	cmp	r2, r3
 800919e:	d008      	beq.n	80091b2 <HAL_SPI_Init+0xaa>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	68da      	ldr	r2, [r3, #12]
 80091a4:	23e0      	movs	r3, #224	; 0xe0
 80091a6:	00db      	lsls	r3, r3, #3
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d002      	beq.n	80091b2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	2382      	movs	r3, #130	; 0x82
 80091b8:	005b      	lsls	r3, r3, #1
 80091ba:	401a      	ands	r2, r3
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6899      	ldr	r1, [r3, #8]
 80091c0:	2384      	movs	r3, #132	; 0x84
 80091c2:	021b      	lsls	r3, r3, #8
 80091c4:	400b      	ands	r3, r1
 80091c6:	431a      	orrs	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	2102      	movs	r1, #2
 80091ce:	400b      	ands	r3, r1
 80091d0:	431a      	orrs	r2, r3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	695b      	ldr	r3, [r3, #20]
 80091d6:	2101      	movs	r1, #1
 80091d8:	400b      	ands	r3, r1
 80091da:	431a      	orrs	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6999      	ldr	r1, [r3, #24]
 80091e0:	2380      	movs	r3, #128	; 0x80
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	400b      	ands	r3, r1
 80091e6:	431a      	orrs	r2, r3
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	69db      	ldr	r3, [r3, #28]
 80091ec:	2138      	movs	r1, #56	; 0x38
 80091ee:	400b      	ands	r3, r1
 80091f0:	431a      	orrs	r2, r3
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6a1b      	ldr	r3, [r3, #32]
 80091f6:	2180      	movs	r1, #128	; 0x80
 80091f8:	400b      	ands	r3, r1
 80091fa:	431a      	orrs	r2, r3
 80091fc:	0011      	movs	r1, r2
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009202:	2380      	movs	r3, #128	; 0x80
 8009204:	019b      	lsls	r3, r3, #6
 8009206:	401a      	ands	r2, r3
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	430a      	orrs	r2, r1
 800920e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	699b      	ldr	r3, [r3, #24]
 8009214:	0c1b      	lsrs	r3, r3, #16
 8009216:	2204      	movs	r2, #4
 8009218:	401a      	ands	r2, r3
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800921e:	2110      	movs	r1, #16
 8009220:	400b      	ands	r3, r1
 8009222:	431a      	orrs	r2, r3
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009228:	2108      	movs	r1, #8
 800922a:	400b      	ands	r3, r1
 800922c:	431a      	orrs	r2, r3
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	68d9      	ldr	r1, [r3, #12]
 8009232:	23f0      	movs	r3, #240	; 0xf0
 8009234:	011b      	lsls	r3, r3, #4
 8009236:	400b      	ands	r3, r1
 8009238:	431a      	orrs	r2, r3
 800923a:	0011      	movs	r1, r2
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	2380      	movs	r3, #128	; 0x80
 8009240:	015b      	lsls	r3, r3, #5
 8009242:	401a      	ands	r2, r3
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	430a      	orrs	r2, r1
 800924a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	69da      	ldr	r2, [r3, #28]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4907      	ldr	r1, [pc, #28]	; (8009274 <HAL_SPI_Init+0x16c>)
 8009258:	400a      	ands	r2, r1
 800925a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	225d      	movs	r2, #93	; 0x5d
 8009266:	2101      	movs	r1, #1
 8009268:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800926a:	2300      	movs	r3, #0
}
 800926c:	0018      	movs	r0, r3
 800926e:	46bd      	mov	sp, r7
 8009270:	b004      	add	sp, #16
 8009272:	bd80      	pop	{r7, pc}
 8009274:	fffff7ff 	.word	0xfffff7ff

08009278 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b088      	sub	sp, #32
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	603b      	str	r3, [r7, #0]
 8009284:	1dbb      	adds	r3, r7, #6
 8009286:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009288:	231f      	movs	r3, #31
 800928a:	18fb      	adds	r3, r7, r3
 800928c:	2200      	movs	r2, #0
 800928e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	225c      	movs	r2, #92	; 0x5c
 8009294:	5c9b      	ldrb	r3, [r3, r2]
 8009296:	2b01      	cmp	r3, #1
 8009298:	d101      	bne.n	800929e <HAL_SPI_Transmit+0x26>
 800929a:	2302      	movs	r3, #2
 800929c:	e140      	b.n	8009520 <HAL_SPI_Transmit+0x2a8>
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	225c      	movs	r2, #92	; 0x5c
 80092a2:	2101      	movs	r1, #1
 80092a4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80092a6:	f7fb ff41 	bl	800512c <HAL_GetTick>
 80092aa:	0003      	movs	r3, r0
 80092ac:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80092ae:	2316      	movs	r3, #22
 80092b0:	18fb      	adds	r3, r7, r3
 80092b2:	1dba      	adds	r2, r7, #6
 80092b4:	8812      	ldrh	r2, [r2, #0]
 80092b6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	225d      	movs	r2, #93	; 0x5d
 80092bc:	5c9b      	ldrb	r3, [r3, r2]
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d004      	beq.n	80092ce <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80092c4:	231f      	movs	r3, #31
 80092c6:	18fb      	adds	r3, r7, r3
 80092c8:	2202      	movs	r2, #2
 80092ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80092cc:	e11d      	b.n	800950a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d003      	beq.n	80092dc <HAL_SPI_Transmit+0x64>
 80092d4:	1dbb      	adds	r3, r7, #6
 80092d6:	881b      	ldrh	r3, [r3, #0]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d104      	bne.n	80092e6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80092dc:	231f      	movs	r3, #31
 80092de:	18fb      	adds	r3, r7, r3
 80092e0:	2201      	movs	r2, #1
 80092e2:	701a      	strb	r2, [r3, #0]
    goto error;
 80092e4:	e111      	b.n	800950a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	225d      	movs	r2, #93	; 0x5d
 80092ea:	2103      	movs	r1, #3
 80092ec:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2200      	movs	r2, #0
 80092f2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	68ba      	ldr	r2, [r7, #8]
 80092f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	1dba      	adds	r2, r7, #6
 80092fe:	8812      	ldrh	r2, [r2, #0]
 8009300:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	1dba      	adds	r2, r7, #6
 8009306:	8812      	ldrh	r2, [r2, #0]
 8009308:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2200      	movs	r2, #0
 800930e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2244      	movs	r2, #68	; 0x44
 8009314:	2100      	movs	r1, #0
 8009316:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2246      	movs	r2, #70	; 0x46
 800931c:	2100      	movs	r1, #0
 800931e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2200      	movs	r2, #0
 8009324:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2200      	movs	r2, #0
 800932a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	689a      	ldr	r2, [r3, #8]
 8009330:	2380      	movs	r3, #128	; 0x80
 8009332:	021b      	lsls	r3, r3, #8
 8009334:	429a      	cmp	r2, r3
 8009336:	d110      	bne.n	800935a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	2140      	movs	r1, #64	; 0x40
 8009344:	438a      	bics	r2, r1
 8009346:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2180      	movs	r1, #128	; 0x80
 8009354:	01c9      	lsls	r1, r1, #7
 8009356:	430a      	orrs	r2, r1
 8009358:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2240      	movs	r2, #64	; 0x40
 8009362:	4013      	ands	r3, r2
 8009364:	2b40      	cmp	r3, #64	; 0x40
 8009366:	d007      	beq.n	8009378 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	2140      	movs	r1, #64	; 0x40
 8009374:	430a      	orrs	r2, r1
 8009376:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	68da      	ldr	r2, [r3, #12]
 800937c:	23e0      	movs	r3, #224	; 0xe0
 800937e:	00db      	lsls	r3, r3, #3
 8009380:	429a      	cmp	r2, r3
 8009382:	d94e      	bls.n	8009422 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d004      	beq.n	8009396 <HAL_SPI_Transmit+0x11e>
 800938c:	2316      	movs	r3, #22
 800938e:	18fb      	adds	r3, r7, r3
 8009390:	881b      	ldrh	r3, [r3, #0]
 8009392:	2b01      	cmp	r3, #1
 8009394:	d13f      	bne.n	8009416 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800939a:	881a      	ldrh	r2, [r3, #0]
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093a6:	1c9a      	adds	r2, r3, #2
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	3b01      	subs	r3, #1
 80093b4:	b29a      	uxth	r2, r3
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80093ba:	e02c      	b.n	8009416 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	2202      	movs	r2, #2
 80093c4:	4013      	ands	r3, r2
 80093c6:	2b02      	cmp	r3, #2
 80093c8:	d112      	bne.n	80093f0 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ce:	881a      	ldrh	r2, [r3, #0]
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093da:	1c9a      	adds	r2, r3, #2
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	3b01      	subs	r3, #1
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80093ee:	e012      	b.n	8009416 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80093f0:	f7fb fe9c 	bl	800512c <HAL_GetTick>
 80093f4:	0002      	movs	r2, r0
 80093f6:	69bb      	ldr	r3, [r7, #24]
 80093f8:	1ad3      	subs	r3, r2, r3
 80093fa:	683a      	ldr	r2, [r7, #0]
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d802      	bhi.n	8009406 <HAL_SPI_Transmit+0x18e>
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	3301      	adds	r3, #1
 8009404:	d102      	bne.n	800940c <HAL_SPI_Transmit+0x194>
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d104      	bne.n	8009416 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800940c:	231f      	movs	r3, #31
 800940e:	18fb      	adds	r3, r7, r3
 8009410:	2203      	movs	r2, #3
 8009412:	701a      	strb	r2, [r3, #0]
          goto error;
 8009414:	e079      	b.n	800950a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800941a:	b29b      	uxth	r3, r3
 800941c:	2b00      	cmp	r3, #0
 800941e:	d1cd      	bne.n	80093bc <HAL_SPI_Transmit+0x144>
 8009420:	e04f      	b.n	80094c2 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d004      	beq.n	8009434 <HAL_SPI_Transmit+0x1bc>
 800942a:	2316      	movs	r3, #22
 800942c:	18fb      	adds	r3, r7, r3
 800942e:	881b      	ldrh	r3, [r3, #0]
 8009430:	2b01      	cmp	r3, #1
 8009432:	d141      	bne.n	80094b8 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	330c      	adds	r3, #12
 800943e:	7812      	ldrb	r2, [r2, #0]
 8009440:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009446:	1c5a      	adds	r2, r3, #1
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009450:	b29b      	uxth	r3, r3
 8009452:	3b01      	subs	r3, #1
 8009454:	b29a      	uxth	r2, r3
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800945a:	e02d      	b.n	80094b8 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	2202      	movs	r2, #2
 8009464:	4013      	ands	r3, r2
 8009466:	2b02      	cmp	r3, #2
 8009468:	d113      	bne.n	8009492 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	330c      	adds	r3, #12
 8009474:	7812      	ldrb	r2, [r2, #0]
 8009476:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800947c:	1c5a      	adds	r2, r3, #1
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009486:	b29b      	uxth	r3, r3
 8009488:	3b01      	subs	r3, #1
 800948a:	b29a      	uxth	r2, r3
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009490:	e012      	b.n	80094b8 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009492:	f7fb fe4b 	bl	800512c <HAL_GetTick>
 8009496:	0002      	movs	r2, r0
 8009498:	69bb      	ldr	r3, [r7, #24]
 800949a:	1ad3      	subs	r3, r2, r3
 800949c:	683a      	ldr	r2, [r7, #0]
 800949e:	429a      	cmp	r2, r3
 80094a0:	d802      	bhi.n	80094a8 <HAL_SPI_Transmit+0x230>
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	3301      	adds	r3, #1
 80094a6:	d102      	bne.n	80094ae <HAL_SPI_Transmit+0x236>
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d104      	bne.n	80094b8 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80094ae:	231f      	movs	r3, #31
 80094b0:	18fb      	adds	r3, r7, r3
 80094b2:	2203      	movs	r2, #3
 80094b4:	701a      	strb	r2, [r3, #0]
          goto error;
 80094b6:	e028      	b.n	800950a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094bc:	b29b      	uxth	r3, r3
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d1cc      	bne.n	800945c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80094c2:	69ba      	ldr	r2, [r7, #24]
 80094c4:	6839      	ldr	r1, [r7, #0]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	0018      	movs	r0, r3
 80094ca:	f000 fdf5 	bl	800a0b8 <SPI_EndRxTxTransaction>
 80094ce:	1e03      	subs	r3, r0, #0
 80094d0:	d002      	beq.n	80094d8 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2220      	movs	r2, #32
 80094d6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d10a      	bne.n	80094f6 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80094e0:	2300      	movs	r3, #0
 80094e2:	613b      	str	r3, [r7, #16]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	613b      	str	r3, [r7, #16]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	613b      	str	r3, [r7, #16]
 80094f4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d004      	beq.n	8009508 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80094fe:	231f      	movs	r3, #31
 8009500:	18fb      	adds	r3, r7, r3
 8009502:	2201      	movs	r2, #1
 8009504:	701a      	strb	r2, [r3, #0]
 8009506:	e000      	b.n	800950a <HAL_SPI_Transmit+0x292>
  }

error:
 8009508:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	225d      	movs	r2, #93	; 0x5d
 800950e:	2101      	movs	r1, #1
 8009510:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	225c      	movs	r2, #92	; 0x5c
 8009516:	2100      	movs	r1, #0
 8009518:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800951a:	231f      	movs	r3, #31
 800951c:	18fb      	adds	r3, r7, r3
 800951e:	781b      	ldrb	r3, [r3, #0]
}
 8009520:	0018      	movs	r0, r3
 8009522:	46bd      	mov	sp, r7
 8009524:	b008      	add	sp, #32
 8009526:	bd80      	pop	{r7, pc}

08009528 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009528:	b590      	push	{r4, r7, lr}
 800952a:	b089      	sub	sp, #36	; 0x24
 800952c:	af02      	add	r7, sp, #8
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	603b      	str	r3, [r7, #0]
 8009534:	1dbb      	adds	r3, r7, #6
 8009536:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009538:	2317      	movs	r3, #23
 800953a:	18fb      	adds	r3, r7, r3
 800953c:	2200      	movs	r2, #0
 800953e:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	685a      	ldr	r2, [r3, #4]
 8009544:	2382      	movs	r3, #130	; 0x82
 8009546:	005b      	lsls	r3, r3, #1
 8009548:	429a      	cmp	r2, r3
 800954a:	d113      	bne.n	8009574 <HAL_SPI_Receive+0x4c>
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	689b      	ldr	r3, [r3, #8]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d10f      	bne.n	8009574 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	225d      	movs	r2, #93	; 0x5d
 8009558:	2104      	movs	r1, #4
 800955a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800955c:	1dbb      	adds	r3, r7, #6
 800955e:	881c      	ldrh	r4, [r3, #0]
 8009560:	68ba      	ldr	r2, [r7, #8]
 8009562:	68b9      	ldr	r1, [r7, #8]
 8009564:	68f8      	ldr	r0, [r7, #12]
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	9300      	str	r3, [sp, #0]
 800956a:	0023      	movs	r3, r4
 800956c:	f000 f928 	bl	80097c0 <HAL_SPI_TransmitReceive>
 8009570:	0003      	movs	r3, r0
 8009572:	e11c      	b.n	80097ae <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	225c      	movs	r2, #92	; 0x5c
 8009578:	5c9b      	ldrb	r3, [r3, r2]
 800957a:	2b01      	cmp	r3, #1
 800957c:	d101      	bne.n	8009582 <HAL_SPI_Receive+0x5a>
 800957e:	2302      	movs	r3, #2
 8009580:	e115      	b.n	80097ae <HAL_SPI_Receive+0x286>
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	225c      	movs	r2, #92	; 0x5c
 8009586:	2101      	movs	r1, #1
 8009588:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800958a:	f7fb fdcf 	bl	800512c <HAL_GetTick>
 800958e:	0003      	movs	r3, r0
 8009590:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	225d      	movs	r2, #93	; 0x5d
 8009596:	5c9b      	ldrb	r3, [r3, r2]
 8009598:	b2db      	uxtb	r3, r3
 800959a:	2b01      	cmp	r3, #1
 800959c:	d004      	beq.n	80095a8 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800959e:	2317      	movs	r3, #23
 80095a0:	18fb      	adds	r3, r7, r3
 80095a2:	2202      	movs	r2, #2
 80095a4:	701a      	strb	r2, [r3, #0]
    goto error;
 80095a6:	e0f7      	b.n	8009798 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d003      	beq.n	80095b6 <HAL_SPI_Receive+0x8e>
 80095ae:	1dbb      	adds	r3, r7, #6
 80095b0:	881b      	ldrh	r3, [r3, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d104      	bne.n	80095c0 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 80095b6:	2317      	movs	r3, #23
 80095b8:	18fb      	adds	r3, r7, r3
 80095ba:	2201      	movs	r2, #1
 80095bc:	701a      	strb	r2, [r3, #0]
    goto error;
 80095be:	e0eb      	b.n	8009798 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	225d      	movs	r2, #93	; 0x5d
 80095c4:	2104      	movs	r1, #4
 80095c6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2200      	movs	r2, #0
 80095cc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	68ba      	ldr	r2, [r7, #8]
 80095d2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	1dba      	adds	r2, r7, #6
 80095d8:	2144      	movs	r1, #68	; 0x44
 80095da:	8812      	ldrh	r2, [r2, #0]
 80095dc:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	1dba      	adds	r2, r7, #6
 80095e2:	2146      	movs	r1, #70	; 0x46
 80095e4:	8812      	ldrh	r2, [r2, #0]
 80095e6:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2200      	movs	r2, #0
 80095ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	2200      	movs	r2, #0
 80095f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	2200      	movs	r2, #0
 80095fe:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2200      	movs	r2, #0
 8009604:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	68da      	ldr	r2, [r3, #12]
 800960a:	23e0      	movs	r3, #224	; 0xe0
 800960c:	00db      	lsls	r3, r3, #3
 800960e:	429a      	cmp	r2, r3
 8009610:	d908      	bls.n	8009624 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	685a      	ldr	r2, [r3, #4]
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4966      	ldr	r1, [pc, #408]	; (80097b8 <HAL_SPI_Receive+0x290>)
 800961e:	400a      	ands	r2, r1
 8009620:	605a      	str	r2, [r3, #4]
 8009622:	e008      	b.n	8009636 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	685a      	ldr	r2, [r3, #4]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2180      	movs	r1, #128	; 0x80
 8009630:	0149      	lsls	r1, r1, #5
 8009632:	430a      	orrs	r2, r1
 8009634:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	689a      	ldr	r2, [r3, #8]
 800963a:	2380      	movs	r3, #128	; 0x80
 800963c:	021b      	lsls	r3, r3, #8
 800963e:	429a      	cmp	r2, r3
 8009640:	d10f      	bne.n	8009662 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	2140      	movs	r1, #64	; 0x40
 800964e:	438a      	bics	r2, r1
 8009650:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	681a      	ldr	r2, [r3, #0]
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4957      	ldr	r1, [pc, #348]	; (80097bc <HAL_SPI_Receive+0x294>)
 800965e:	400a      	ands	r2, r1
 8009660:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	2240      	movs	r2, #64	; 0x40
 800966a:	4013      	ands	r3, r2
 800966c:	2b40      	cmp	r3, #64	; 0x40
 800966e:	d007      	beq.n	8009680 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2140      	movs	r1, #64	; 0x40
 800967c:	430a      	orrs	r2, r1
 800967e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	68da      	ldr	r2, [r3, #12]
 8009684:	23e0      	movs	r3, #224	; 0xe0
 8009686:	00db      	lsls	r3, r3, #3
 8009688:	429a      	cmp	r2, r3
 800968a:	d900      	bls.n	800968e <HAL_SPI_Receive+0x166>
 800968c:	e069      	b.n	8009762 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800968e:	e031      	b.n	80096f4 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	2201      	movs	r2, #1
 8009698:	4013      	ands	r3, r2
 800969a:	2b01      	cmp	r3, #1
 800969c:	d117      	bne.n	80096ce <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	330c      	adds	r3, #12
 80096a4:	001a      	movs	r2, r3
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096aa:	7812      	ldrb	r2, [r2, #0]
 80096ac:	b2d2      	uxtb	r2, r2
 80096ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096b4:	1c5a      	adds	r2, r3, #1
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2246      	movs	r2, #70	; 0x46
 80096be:	5a9b      	ldrh	r3, [r3, r2]
 80096c0:	b29b      	uxth	r3, r3
 80096c2:	3b01      	subs	r3, #1
 80096c4:	b299      	uxth	r1, r3
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2246      	movs	r2, #70	; 0x46
 80096ca:	5299      	strh	r1, [r3, r2]
 80096cc:	e012      	b.n	80096f4 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80096ce:	f7fb fd2d 	bl	800512c <HAL_GetTick>
 80096d2:	0002      	movs	r2, r0
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	1ad3      	subs	r3, r2, r3
 80096d8:	683a      	ldr	r2, [r7, #0]
 80096da:	429a      	cmp	r2, r3
 80096dc:	d802      	bhi.n	80096e4 <HAL_SPI_Receive+0x1bc>
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	3301      	adds	r3, #1
 80096e2:	d102      	bne.n	80096ea <HAL_SPI_Receive+0x1c2>
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d104      	bne.n	80096f4 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 80096ea:	2317      	movs	r3, #23
 80096ec:	18fb      	adds	r3, r7, r3
 80096ee:	2203      	movs	r2, #3
 80096f0:	701a      	strb	r2, [r3, #0]
          goto error;
 80096f2:	e051      	b.n	8009798 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2246      	movs	r2, #70	; 0x46
 80096f8:	5a9b      	ldrh	r3, [r3, r2]
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1c7      	bne.n	8009690 <HAL_SPI_Receive+0x168>
 8009700:	e035      	b.n	800976e <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	2201      	movs	r2, #1
 800970a:	4013      	ands	r3, r2
 800970c:	2b01      	cmp	r3, #1
 800970e:	d115      	bne.n	800973c <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	68da      	ldr	r2, [r3, #12]
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800971a:	b292      	uxth	r2, r2
 800971c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009722:	1c9a      	adds	r2, r3, #2
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2246      	movs	r2, #70	; 0x46
 800972c:	5a9b      	ldrh	r3, [r3, r2]
 800972e:	b29b      	uxth	r3, r3
 8009730:	3b01      	subs	r3, #1
 8009732:	b299      	uxth	r1, r3
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2246      	movs	r2, #70	; 0x46
 8009738:	5299      	strh	r1, [r3, r2]
 800973a:	e012      	b.n	8009762 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800973c:	f7fb fcf6 	bl	800512c <HAL_GetTick>
 8009740:	0002      	movs	r2, r0
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	1ad3      	subs	r3, r2, r3
 8009746:	683a      	ldr	r2, [r7, #0]
 8009748:	429a      	cmp	r2, r3
 800974a:	d802      	bhi.n	8009752 <HAL_SPI_Receive+0x22a>
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	3301      	adds	r3, #1
 8009750:	d102      	bne.n	8009758 <HAL_SPI_Receive+0x230>
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d104      	bne.n	8009762 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8009758:	2317      	movs	r3, #23
 800975a:	18fb      	adds	r3, r7, r3
 800975c:	2203      	movs	r2, #3
 800975e:	701a      	strb	r2, [r3, #0]
          goto error;
 8009760:	e01a      	b.n	8009798 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2246      	movs	r2, #70	; 0x46
 8009766:	5a9b      	ldrh	r3, [r3, r2]
 8009768:	b29b      	uxth	r3, r3
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1c9      	bne.n	8009702 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800976e:	693a      	ldr	r2, [r7, #16]
 8009770:	6839      	ldr	r1, [r7, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	0018      	movs	r0, r3
 8009776:	f000 fc41 	bl	8009ffc <SPI_EndRxTransaction>
 800977a:	1e03      	subs	r3, r0, #0
 800977c:	d002      	beq.n	8009784 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2220      	movs	r2, #32
 8009782:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009788:	2b00      	cmp	r3, #0
 800978a:	d004      	beq.n	8009796 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 800978c:	2317      	movs	r3, #23
 800978e:	18fb      	adds	r3, r7, r3
 8009790:	2201      	movs	r2, #1
 8009792:	701a      	strb	r2, [r3, #0]
 8009794:	e000      	b.n	8009798 <HAL_SPI_Receive+0x270>
  }

error :
 8009796:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	225d      	movs	r2, #93	; 0x5d
 800979c:	2101      	movs	r1, #1
 800979e:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	225c      	movs	r2, #92	; 0x5c
 80097a4:	2100      	movs	r1, #0
 80097a6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80097a8:	2317      	movs	r3, #23
 80097aa:	18fb      	adds	r3, r7, r3
 80097ac:	781b      	ldrb	r3, [r3, #0]
}
 80097ae:	0018      	movs	r0, r3
 80097b0:	46bd      	mov	sp, r7
 80097b2:	b007      	add	sp, #28
 80097b4:	bd90      	pop	{r4, r7, pc}
 80097b6:	46c0      	nop			; (mov r8, r8)
 80097b8:	ffffefff 	.word	0xffffefff
 80097bc:	ffffbfff 	.word	0xffffbfff

080097c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b08a      	sub	sp, #40	; 0x28
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
 80097cc:	001a      	movs	r2, r3
 80097ce:	1cbb      	adds	r3, r7, #2
 80097d0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80097d2:	2301      	movs	r3, #1
 80097d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80097d6:	2323      	movs	r3, #35	; 0x23
 80097d8:	18fb      	adds	r3, r7, r3
 80097da:	2200      	movs	r2, #0
 80097dc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	225c      	movs	r2, #92	; 0x5c
 80097e2:	5c9b      	ldrb	r3, [r3, r2]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d101      	bne.n	80097ec <HAL_SPI_TransmitReceive+0x2c>
 80097e8:	2302      	movs	r3, #2
 80097ea:	e1b5      	b.n	8009b58 <HAL_SPI_TransmitReceive+0x398>
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	225c      	movs	r2, #92	; 0x5c
 80097f0:	2101      	movs	r1, #1
 80097f2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80097f4:	f7fb fc9a 	bl	800512c <HAL_GetTick>
 80097f8:	0003      	movs	r3, r0
 80097fa:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80097fc:	201b      	movs	r0, #27
 80097fe:	183b      	adds	r3, r7, r0
 8009800:	68fa      	ldr	r2, [r7, #12]
 8009802:	215d      	movs	r1, #93	; 0x5d
 8009804:	5c52      	ldrb	r2, [r2, r1]
 8009806:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800980e:	2312      	movs	r3, #18
 8009810:	18fb      	adds	r3, r7, r3
 8009812:	1cba      	adds	r2, r7, #2
 8009814:	8812      	ldrh	r2, [r2, #0]
 8009816:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009818:	183b      	adds	r3, r7, r0
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b01      	cmp	r3, #1
 800981e:	d011      	beq.n	8009844 <HAL_SPI_TransmitReceive+0x84>
 8009820:	697a      	ldr	r2, [r7, #20]
 8009822:	2382      	movs	r3, #130	; 0x82
 8009824:	005b      	lsls	r3, r3, #1
 8009826:	429a      	cmp	r2, r3
 8009828:	d107      	bne.n	800983a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d103      	bne.n	800983a <HAL_SPI_TransmitReceive+0x7a>
 8009832:	183b      	adds	r3, r7, r0
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	2b04      	cmp	r3, #4
 8009838:	d004      	beq.n	8009844 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800983a:	2323      	movs	r3, #35	; 0x23
 800983c:	18fb      	adds	r3, r7, r3
 800983e:	2202      	movs	r2, #2
 8009840:	701a      	strb	r2, [r3, #0]
    goto error;
 8009842:	e17e      	b.n	8009b42 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d006      	beq.n	8009858 <HAL_SPI_TransmitReceive+0x98>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d003      	beq.n	8009858 <HAL_SPI_TransmitReceive+0x98>
 8009850:	1cbb      	adds	r3, r7, #2
 8009852:	881b      	ldrh	r3, [r3, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d104      	bne.n	8009862 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8009858:	2323      	movs	r3, #35	; 0x23
 800985a:	18fb      	adds	r3, r7, r3
 800985c:	2201      	movs	r2, #1
 800985e:	701a      	strb	r2, [r3, #0]
    goto error;
 8009860:	e16f      	b.n	8009b42 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	225d      	movs	r2, #93	; 0x5d
 8009866:	5c9b      	ldrb	r3, [r3, r2]
 8009868:	b2db      	uxtb	r3, r3
 800986a:	2b04      	cmp	r3, #4
 800986c:	d003      	beq.n	8009876 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	225d      	movs	r2, #93	; 0x5d
 8009872:	2105      	movs	r1, #5
 8009874:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2200      	movs	r2, #0
 800987a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	1cba      	adds	r2, r7, #2
 8009886:	2146      	movs	r1, #70	; 0x46
 8009888:	8812      	ldrh	r2, [r2, #0]
 800988a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	1cba      	adds	r2, r7, #2
 8009890:	2144      	movs	r1, #68	; 0x44
 8009892:	8812      	ldrh	r2, [r2, #0]
 8009894:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	68ba      	ldr	r2, [r7, #8]
 800989a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	1cba      	adds	r2, r7, #2
 80098a0:	8812      	ldrh	r2, [r2, #0]
 80098a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	1cba      	adds	r2, r7, #2
 80098a8:	8812      	ldrh	r2, [r2, #0]
 80098aa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2200      	movs	r2, #0
 80098b0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2200      	movs	r2, #0
 80098b6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	68da      	ldr	r2, [r3, #12]
 80098bc:	23e0      	movs	r3, #224	; 0xe0
 80098be:	00db      	lsls	r3, r3, #3
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d908      	bls.n	80098d6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	685a      	ldr	r2, [r3, #4]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	49a4      	ldr	r1, [pc, #656]	; (8009b60 <HAL_SPI_TransmitReceive+0x3a0>)
 80098d0:	400a      	ands	r2, r1
 80098d2:	605a      	str	r2, [r3, #4]
 80098d4:	e008      	b.n	80098e8 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	685a      	ldr	r2, [r3, #4]
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2180      	movs	r1, #128	; 0x80
 80098e2:	0149      	lsls	r1, r1, #5
 80098e4:	430a      	orrs	r2, r1
 80098e6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	2240      	movs	r2, #64	; 0x40
 80098f0:	4013      	ands	r3, r2
 80098f2:	2b40      	cmp	r3, #64	; 0x40
 80098f4:	d007      	beq.n	8009906 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	681a      	ldr	r2, [r3, #0]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2140      	movs	r1, #64	; 0x40
 8009902:	430a      	orrs	r2, r1
 8009904:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	68da      	ldr	r2, [r3, #12]
 800990a:	23e0      	movs	r3, #224	; 0xe0
 800990c:	00db      	lsls	r3, r3, #3
 800990e:	429a      	cmp	r2, r3
 8009910:	d800      	bhi.n	8009914 <HAL_SPI_TransmitReceive+0x154>
 8009912:	e07f      	b.n	8009a14 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d005      	beq.n	8009928 <HAL_SPI_TransmitReceive+0x168>
 800991c:	2312      	movs	r3, #18
 800991e:	18fb      	adds	r3, r7, r3
 8009920:	881b      	ldrh	r3, [r3, #0]
 8009922:	2b01      	cmp	r3, #1
 8009924:	d000      	beq.n	8009928 <HAL_SPI_TransmitReceive+0x168>
 8009926:	e069      	b.n	80099fc <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800992c:	881a      	ldrh	r2, [r3, #0]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009938:	1c9a      	adds	r2, r3, #2
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009942:	b29b      	uxth	r3, r3
 8009944:	3b01      	subs	r3, #1
 8009946:	b29a      	uxth	r2, r3
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800994c:	e056      	b.n	80099fc <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	2202      	movs	r2, #2
 8009956:	4013      	ands	r3, r2
 8009958:	2b02      	cmp	r3, #2
 800995a:	d11b      	bne.n	8009994 <HAL_SPI_TransmitReceive+0x1d4>
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009960:	b29b      	uxth	r3, r3
 8009962:	2b00      	cmp	r3, #0
 8009964:	d016      	beq.n	8009994 <HAL_SPI_TransmitReceive+0x1d4>
 8009966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009968:	2b01      	cmp	r3, #1
 800996a:	d113      	bne.n	8009994 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009970:	881a      	ldrh	r2, [r3, #0]
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800997c:	1c9a      	adds	r2, r3, #2
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009986:	b29b      	uxth	r3, r3
 8009988:	3b01      	subs	r3, #1
 800998a:	b29a      	uxth	r2, r3
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009990:	2300      	movs	r3, #0
 8009992:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	689b      	ldr	r3, [r3, #8]
 800999a:	2201      	movs	r2, #1
 800999c:	4013      	ands	r3, r2
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d11c      	bne.n	80099dc <HAL_SPI_TransmitReceive+0x21c>
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2246      	movs	r2, #70	; 0x46
 80099a6:	5a9b      	ldrh	r3, [r3, r2]
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d016      	beq.n	80099dc <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	68da      	ldr	r2, [r3, #12]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099b8:	b292      	uxth	r2, r2
 80099ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099c0:	1c9a      	adds	r2, r3, #2
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2246      	movs	r2, #70	; 0x46
 80099ca:	5a9b      	ldrh	r3, [r3, r2]
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	3b01      	subs	r3, #1
 80099d0:	b299      	uxth	r1, r3
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2246      	movs	r2, #70	; 0x46
 80099d6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80099d8:	2301      	movs	r3, #1
 80099da:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80099dc:	f7fb fba6 	bl	800512c <HAL_GetTick>
 80099e0:	0002      	movs	r2, r0
 80099e2:	69fb      	ldr	r3, [r7, #28]
 80099e4:	1ad3      	subs	r3, r2, r3
 80099e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d807      	bhi.n	80099fc <HAL_SPI_TransmitReceive+0x23c>
 80099ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ee:	3301      	adds	r3, #1
 80099f0:	d004      	beq.n	80099fc <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80099f2:	2323      	movs	r3, #35	; 0x23
 80099f4:	18fb      	adds	r3, r7, r3
 80099f6:	2203      	movs	r2, #3
 80099f8:	701a      	strb	r2, [r3, #0]
        goto error;
 80099fa:	e0a2      	b.n	8009b42 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d1a3      	bne.n	800994e <HAL_SPI_TransmitReceive+0x18e>
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2246      	movs	r2, #70	; 0x46
 8009a0a:	5a9b      	ldrh	r3, [r3, r2]
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d19d      	bne.n	800994e <HAL_SPI_TransmitReceive+0x18e>
 8009a12:	e085      	b.n	8009b20 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d005      	beq.n	8009a28 <HAL_SPI_TransmitReceive+0x268>
 8009a1c:	2312      	movs	r3, #18
 8009a1e:	18fb      	adds	r3, r7, r3
 8009a20:	881b      	ldrh	r3, [r3, #0]
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d000      	beq.n	8009a28 <HAL_SPI_TransmitReceive+0x268>
 8009a26:	e070      	b.n	8009b0a <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	330c      	adds	r3, #12
 8009a32:	7812      	ldrb	r2, [r2, #0]
 8009a34:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a3a:	1c5a      	adds	r2, r3, #1
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a44:	b29b      	uxth	r3, r3
 8009a46:	3b01      	subs	r3, #1
 8009a48:	b29a      	uxth	r2, r3
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a4e:	e05c      	b.n	8009b0a <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	2202      	movs	r2, #2
 8009a58:	4013      	ands	r3, r2
 8009a5a:	2b02      	cmp	r3, #2
 8009a5c:	d11c      	bne.n	8009a98 <HAL_SPI_TransmitReceive+0x2d8>
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a62:	b29b      	uxth	r3, r3
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d017      	beq.n	8009a98 <HAL_SPI_TransmitReceive+0x2d8>
 8009a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d114      	bne.n	8009a98 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	330c      	adds	r3, #12
 8009a78:	7812      	ldrb	r2, [r2, #0]
 8009a7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a80:	1c5a      	adds	r2, r3, #1
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	b29a      	uxth	r2, r3
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009a94:	2300      	movs	r3, #0
 8009a96:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	689b      	ldr	r3, [r3, #8]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	4013      	ands	r3, r2
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d11e      	bne.n	8009ae4 <HAL_SPI_TransmitReceive+0x324>
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2246      	movs	r2, #70	; 0x46
 8009aaa:	5a9b      	ldrh	r3, [r3, r2]
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d018      	beq.n	8009ae4 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	330c      	adds	r3, #12
 8009ab8:	001a      	movs	r2, r3
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009abe:	7812      	ldrb	r2, [r2, #0]
 8009ac0:	b2d2      	uxtb	r2, r2
 8009ac2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ac8:	1c5a      	adds	r2, r3, #1
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2246      	movs	r2, #70	; 0x46
 8009ad2:	5a9b      	ldrh	r3, [r3, r2]
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	3b01      	subs	r3, #1
 8009ad8:	b299      	uxth	r1, r3
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2246      	movs	r2, #70	; 0x46
 8009ade:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009ae4:	f7fb fb22 	bl	800512c <HAL_GetTick>
 8009ae8:	0002      	movs	r2, r0
 8009aea:	69fb      	ldr	r3, [r7, #28]
 8009aec:	1ad3      	subs	r3, r2, r3
 8009aee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d802      	bhi.n	8009afa <HAL_SPI_TransmitReceive+0x33a>
 8009af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af6:	3301      	adds	r3, #1
 8009af8:	d102      	bne.n	8009b00 <HAL_SPI_TransmitReceive+0x340>
 8009afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d104      	bne.n	8009b0a <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8009b00:	2323      	movs	r3, #35	; 0x23
 8009b02:	18fb      	adds	r3, r7, r3
 8009b04:	2203      	movs	r2, #3
 8009b06:	701a      	strb	r2, [r3, #0]
        goto error;
 8009b08:	e01b      	b.n	8009b42 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d19d      	bne.n	8009a50 <HAL_SPI_TransmitReceive+0x290>
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2246      	movs	r2, #70	; 0x46
 8009b18:	5a9b      	ldrh	r3, [r3, r2]
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d197      	bne.n	8009a50 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009b20:	69fa      	ldr	r2, [r7, #28]
 8009b22:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	0018      	movs	r0, r3
 8009b28:	f000 fac6 	bl	800a0b8 <SPI_EndRxTxTransaction>
 8009b2c:	1e03      	subs	r3, r0, #0
 8009b2e:	d007      	beq.n	8009b40 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8009b30:	2323      	movs	r3, #35	; 0x23
 8009b32:	18fb      	adds	r3, r7, r3
 8009b34:	2201      	movs	r2, #1
 8009b36:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2220      	movs	r2, #32
 8009b3c:	661a      	str	r2, [r3, #96]	; 0x60
 8009b3e:	e000      	b.n	8009b42 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8009b40:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	225d      	movs	r2, #93	; 0x5d
 8009b46:	2101      	movs	r1, #1
 8009b48:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	225c      	movs	r2, #92	; 0x5c
 8009b4e:	2100      	movs	r1, #0
 8009b50:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009b52:	2323      	movs	r3, #35	; 0x23
 8009b54:	18fb      	adds	r3, r7, r3
 8009b56:	781b      	ldrb	r3, [r3, #0]
}
 8009b58:	0018      	movs	r0, r3
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	b00a      	add	sp, #40	; 0x28
 8009b5e:	bd80      	pop	{r7, pc}
 8009b60:	ffffefff 	.word	0xffffefff

08009b64 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b088      	sub	sp, #32
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	689b      	ldr	r3, [r3, #8]
 8009b7a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009b7c:	69bb      	ldr	r3, [r7, #24]
 8009b7e:	099b      	lsrs	r3, r3, #6
 8009b80:	001a      	movs	r2, r3
 8009b82:	2301      	movs	r3, #1
 8009b84:	4013      	ands	r3, r2
 8009b86:	d10f      	bne.n	8009ba8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b88:	69bb      	ldr	r3, [r7, #24]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009b8e:	d00b      	beq.n	8009ba8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b90:	69fb      	ldr	r3, [r7, #28]
 8009b92:	099b      	lsrs	r3, r3, #6
 8009b94:	001a      	movs	r2, r3
 8009b96:	2301      	movs	r3, #1
 8009b98:	4013      	ands	r3, r2
 8009b9a:	d005      	beq.n	8009ba8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	0010      	movs	r0, r2
 8009ba4:	4798      	blx	r3
    return;
 8009ba6:	e0d5      	b.n	8009d54 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	085b      	lsrs	r3, r3, #1
 8009bac:	001a      	movs	r2, r3
 8009bae:	2301      	movs	r3, #1
 8009bb0:	4013      	ands	r3, r2
 8009bb2:	d00b      	beq.n	8009bcc <HAL_SPI_IRQHandler+0x68>
 8009bb4:	69fb      	ldr	r3, [r7, #28]
 8009bb6:	09db      	lsrs	r3, r3, #7
 8009bb8:	001a      	movs	r2, r3
 8009bba:	2301      	movs	r3, #1
 8009bbc:	4013      	ands	r3, r2
 8009bbe:	d005      	beq.n	8009bcc <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bc4:	687a      	ldr	r2, [r7, #4]
 8009bc6:	0010      	movs	r0, r2
 8009bc8:	4798      	blx	r3
    return;
 8009bca:	e0c3      	b.n	8009d54 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009bcc:	69bb      	ldr	r3, [r7, #24]
 8009bce:	095b      	lsrs	r3, r3, #5
 8009bd0:	001a      	movs	r2, r3
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	d10c      	bne.n	8009bf2 <HAL_SPI_IRQHandler+0x8e>
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	099b      	lsrs	r3, r3, #6
 8009bdc:	001a      	movs	r2, r3
 8009bde:	2301      	movs	r3, #1
 8009be0:	4013      	ands	r3, r2
 8009be2:	d106      	bne.n	8009bf2 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009be4:	69bb      	ldr	r3, [r7, #24]
 8009be6:	0a1b      	lsrs	r3, r3, #8
 8009be8:	001a      	movs	r2, r3
 8009bea:	2301      	movs	r3, #1
 8009bec:	4013      	ands	r3, r2
 8009bee:	d100      	bne.n	8009bf2 <HAL_SPI_IRQHandler+0x8e>
 8009bf0:	e0b0      	b.n	8009d54 <HAL_SPI_IRQHandler+0x1f0>
 8009bf2:	69fb      	ldr	r3, [r7, #28]
 8009bf4:	095b      	lsrs	r3, r3, #5
 8009bf6:	001a      	movs	r2, r3
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	4013      	ands	r3, r2
 8009bfc:	d100      	bne.n	8009c00 <HAL_SPI_IRQHandler+0x9c>
 8009bfe:	e0a9      	b.n	8009d54 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009c00:	69bb      	ldr	r3, [r7, #24]
 8009c02:	099b      	lsrs	r3, r3, #6
 8009c04:	001a      	movs	r2, r3
 8009c06:	2301      	movs	r3, #1
 8009c08:	4013      	ands	r3, r2
 8009c0a:	d023      	beq.n	8009c54 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	225d      	movs	r2, #93	; 0x5d
 8009c10:	5c9b      	ldrb	r3, [r3, r2]
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	2b03      	cmp	r3, #3
 8009c16:	d011      	beq.n	8009c3c <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c1c:	2204      	movs	r2, #4
 8009c1e:	431a      	orrs	r2, r3
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c24:	2300      	movs	r3, #0
 8009c26:	617b      	str	r3, [r7, #20]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	617b      	str	r3, [r7, #20]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	689b      	ldr	r3, [r3, #8]
 8009c36:	617b      	str	r3, [r7, #20]
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	e00b      	b.n	8009c54 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	613b      	str	r3, [r7, #16]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	68db      	ldr	r3, [r3, #12]
 8009c46:	613b      	str	r3, [r7, #16]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	689b      	ldr	r3, [r3, #8]
 8009c4e:	613b      	str	r3, [r7, #16]
 8009c50:	693b      	ldr	r3, [r7, #16]
        return;
 8009c52:	e07f      	b.n	8009d54 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009c54:	69bb      	ldr	r3, [r7, #24]
 8009c56:	095b      	lsrs	r3, r3, #5
 8009c58:	001a      	movs	r2, r3
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	4013      	ands	r3, r2
 8009c5e:	d014      	beq.n	8009c8a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c64:	2201      	movs	r2, #1
 8009c66:	431a      	orrs	r2, r3
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	60fb      	str	r3, [r7, #12]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	60fb      	str	r3, [r7, #12]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	681a      	ldr	r2, [r3, #0]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	2140      	movs	r1, #64	; 0x40
 8009c84:	438a      	bics	r2, r1
 8009c86:	601a      	str	r2, [r3, #0]
 8009c88:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009c8a:	69bb      	ldr	r3, [r7, #24]
 8009c8c:	0a1b      	lsrs	r3, r3, #8
 8009c8e:	001a      	movs	r2, r3
 8009c90:	2301      	movs	r3, #1
 8009c92:	4013      	ands	r3, r2
 8009c94:	d00c      	beq.n	8009cb0 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c9a:	2208      	movs	r2, #8
 8009c9c:	431a      	orrs	r2, r3
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	60bb      	str	r3, [r7, #8]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	689b      	ldr	r3, [r3, #8]
 8009cac:	60bb      	str	r3, [r7, #8]
 8009cae:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d04c      	beq.n	8009d52 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	685a      	ldr	r2, [r3, #4]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	21e0      	movs	r1, #224	; 0xe0
 8009cc4:	438a      	bics	r2, r1
 8009cc6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	225d      	movs	r2, #93	; 0x5d
 8009ccc:	2101      	movs	r1, #1
 8009cce:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009cd0:	69fb      	ldr	r3, [r7, #28]
 8009cd2:	2202      	movs	r2, #2
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	d103      	bne.n	8009ce0 <HAL_SPI_IRQHandler+0x17c>
 8009cd8:	69fb      	ldr	r3, [r7, #28]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	4013      	ands	r3, r2
 8009cde:	d032      	beq.n	8009d46 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	685a      	ldr	r2, [r3, #4]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	2103      	movs	r1, #3
 8009cec:	438a      	bics	r2, r1
 8009cee:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d010      	beq.n	8009d1a <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cfc:	4a17      	ldr	r2, [pc, #92]	; (8009d5c <HAL_SPI_IRQHandler+0x1f8>)
 8009cfe:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d04:	0018      	movs	r0, r3
 8009d06:	f7fb fea3 	bl	8005a50 <HAL_DMA_Abort_IT>
 8009d0a:	1e03      	subs	r3, r0, #0
 8009d0c:	d005      	beq.n	8009d1a <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d12:	2240      	movs	r2, #64	; 0x40
 8009d14:	431a      	orrs	r2, r3
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d016      	beq.n	8009d50 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d26:	4a0d      	ldr	r2, [pc, #52]	; (8009d5c <HAL_SPI_IRQHandler+0x1f8>)
 8009d28:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d2e:	0018      	movs	r0, r3
 8009d30:	f7fb fe8e 	bl	8005a50 <HAL_DMA_Abort_IT>
 8009d34:	1e03      	subs	r3, r0, #0
 8009d36:	d00b      	beq.n	8009d50 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d3c:	2240      	movs	r2, #64	; 0x40
 8009d3e:	431a      	orrs	r2, r3
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009d44:	e004      	b.n	8009d50 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	0018      	movs	r0, r3
 8009d4a:	f000 f809 	bl	8009d60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009d4e:	e000      	b.n	8009d52 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8009d50:	46c0      	nop			; (mov r8, r8)
    return;
 8009d52:	46c0      	nop			; (mov r8, r8)
  }
}
 8009d54:	46bd      	mov	sp, r7
 8009d56:	b008      	add	sp, #32
 8009d58:	bd80      	pop	{r7, pc}
 8009d5a:	46c0      	nop			; (mov r8, r8)
 8009d5c:	08009d71 	.word	0x08009d71

08009d60 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b082      	sub	sp, #8
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009d68:	46c0      	nop			; (mov r8, r8)
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	b002      	add	sp, #8
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b084      	sub	sp, #16
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d7c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2246      	movs	r2, #70	; 0x46
 8009d82:	2100      	movs	r1, #0
 8009d84:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	0018      	movs	r0, r3
 8009d90:	f7ff ffe6 	bl	8009d60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009d94:	46c0      	nop			; (mov r8, r8)
 8009d96:	46bd      	mov	sp, r7
 8009d98:	b004      	add	sp, #16
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b088      	sub	sp, #32
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	603b      	str	r3, [r7, #0]
 8009da8:	1dfb      	adds	r3, r7, #7
 8009daa:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009dac:	f7fb f9be 	bl	800512c <HAL_GetTick>
 8009db0:	0002      	movs	r2, r0
 8009db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009db4:	1a9b      	subs	r3, r3, r2
 8009db6:	683a      	ldr	r2, [r7, #0]
 8009db8:	18d3      	adds	r3, r2, r3
 8009dba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009dbc:	f7fb f9b6 	bl	800512c <HAL_GetTick>
 8009dc0:	0003      	movs	r3, r0
 8009dc2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009dc4:	4b3a      	ldr	r3, [pc, #232]	; (8009eb0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	015b      	lsls	r3, r3, #5
 8009dca:	0d1b      	lsrs	r3, r3, #20
 8009dcc:	69fa      	ldr	r2, [r7, #28]
 8009dce:	4353      	muls	r3, r2
 8009dd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009dd2:	e058      	b.n	8009e86 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	d055      	beq.n	8009e86 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009dda:	f7fb f9a7 	bl	800512c <HAL_GetTick>
 8009dde:	0002      	movs	r2, r0
 8009de0:	69bb      	ldr	r3, [r7, #24]
 8009de2:	1ad3      	subs	r3, r2, r3
 8009de4:	69fa      	ldr	r2, [r7, #28]
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d902      	bls.n	8009df0 <SPI_WaitFlagStateUntilTimeout+0x54>
 8009dea:	69fb      	ldr	r3, [r7, #28]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d142      	bne.n	8009e76 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	685a      	ldr	r2, [r3, #4]
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	21e0      	movs	r1, #224	; 0xe0
 8009dfc:	438a      	bics	r2, r1
 8009dfe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	685a      	ldr	r2, [r3, #4]
 8009e04:	2382      	movs	r3, #130	; 0x82
 8009e06:	005b      	lsls	r3, r3, #1
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d113      	bne.n	8009e34 <SPI_WaitFlagStateUntilTimeout+0x98>
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	689a      	ldr	r2, [r3, #8]
 8009e10:	2380      	movs	r3, #128	; 0x80
 8009e12:	021b      	lsls	r3, r3, #8
 8009e14:	429a      	cmp	r2, r3
 8009e16:	d005      	beq.n	8009e24 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	689a      	ldr	r2, [r3, #8]
 8009e1c:	2380      	movs	r3, #128	; 0x80
 8009e1e:	00db      	lsls	r3, r3, #3
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d107      	bne.n	8009e34 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2140      	movs	r1, #64	; 0x40
 8009e30:	438a      	bics	r2, r1
 8009e32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e38:	2380      	movs	r3, #128	; 0x80
 8009e3a:	019b      	lsls	r3, r3, #6
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	d110      	bne.n	8009e62 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	681a      	ldr	r2, [r3, #0]
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	491a      	ldr	r1, [pc, #104]	; (8009eb4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8009e4c:	400a      	ands	r2, r1
 8009e4e:	601a      	str	r2, [r3, #0]
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2180      	movs	r1, #128	; 0x80
 8009e5c:	0189      	lsls	r1, r1, #6
 8009e5e:	430a      	orrs	r2, r1
 8009e60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	225d      	movs	r2, #93	; 0x5d
 8009e66:	2101      	movs	r1, #1
 8009e68:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	225c      	movs	r2, #92	; 0x5c
 8009e6e:	2100      	movs	r1, #0
 8009e70:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e017      	b.n	8009ea6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d101      	bne.n	8009e80 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	3b01      	subs	r3, #1
 8009e84:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	68ba      	ldr	r2, [r7, #8]
 8009e8e:	4013      	ands	r3, r2
 8009e90:	68ba      	ldr	r2, [r7, #8]
 8009e92:	1ad3      	subs	r3, r2, r3
 8009e94:	425a      	negs	r2, r3
 8009e96:	4153      	adcs	r3, r2
 8009e98:	b2db      	uxtb	r3, r3
 8009e9a:	001a      	movs	r2, r3
 8009e9c:	1dfb      	adds	r3, r7, #7
 8009e9e:	781b      	ldrb	r3, [r3, #0]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d197      	bne.n	8009dd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009ea4:	2300      	movs	r3, #0
}
 8009ea6:	0018      	movs	r0, r3
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	b008      	add	sp, #32
 8009eac:	bd80      	pop	{r7, pc}
 8009eae:	46c0      	nop			; (mov r8, r8)
 8009eb0:	20000068 	.word	0x20000068
 8009eb4:	ffffdfff 	.word	0xffffdfff

08009eb8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b08a      	sub	sp, #40	; 0x28
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
 8009ec4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009ec6:	2317      	movs	r3, #23
 8009ec8:	18fb      	adds	r3, r7, r3
 8009eca:	2200      	movs	r2, #0
 8009ecc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009ece:	f7fb f92d 	bl	800512c <HAL_GetTick>
 8009ed2:	0002      	movs	r2, r0
 8009ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ed6:	1a9b      	subs	r3, r3, r2
 8009ed8:	683a      	ldr	r2, [r7, #0]
 8009eda:	18d3      	adds	r3, r2, r3
 8009edc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009ede:	f7fb f925 	bl	800512c <HAL_GetTick>
 8009ee2:	0003      	movs	r3, r0
 8009ee4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	330c      	adds	r3, #12
 8009eec:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009eee:	4b41      	ldr	r3, [pc, #260]	; (8009ff4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	0013      	movs	r3, r2
 8009ef4:	009b      	lsls	r3, r3, #2
 8009ef6:	189b      	adds	r3, r3, r2
 8009ef8:	00da      	lsls	r2, r3, #3
 8009efa:	1ad3      	subs	r3, r2, r3
 8009efc:	0d1b      	lsrs	r3, r3, #20
 8009efe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f00:	4353      	muls	r3, r2
 8009f02:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009f04:	e068      	b.n	8009fd8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009f06:	68ba      	ldr	r2, [r7, #8]
 8009f08:	23c0      	movs	r3, #192	; 0xc0
 8009f0a:	00db      	lsls	r3, r3, #3
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d10a      	bne.n	8009f26 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d107      	bne.n	8009f26 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009f16:	69fb      	ldr	r3, [r7, #28]
 8009f18:	781b      	ldrb	r3, [r3, #0]
 8009f1a:	b2da      	uxtb	r2, r3
 8009f1c:	2117      	movs	r1, #23
 8009f1e:	187b      	adds	r3, r7, r1
 8009f20:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009f22:	187b      	adds	r3, r7, r1
 8009f24:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	d055      	beq.n	8009fd8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009f2c:	f7fb f8fe 	bl	800512c <HAL_GetTick>
 8009f30:	0002      	movs	r2, r0
 8009f32:	6a3b      	ldr	r3, [r7, #32]
 8009f34:	1ad3      	subs	r3, r2, r3
 8009f36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d902      	bls.n	8009f42 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d142      	bne.n	8009fc8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	685a      	ldr	r2, [r3, #4]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	21e0      	movs	r1, #224	; 0xe0
 8009f4e:	438a      	bics	r2, r1
 8009f50:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	685a      	ldr	r2, [r3, #4]
 8009f56:	2382      	movs	r3, #130	; 0x82
 8009f58:	005b      	lsls	r3, r3, #1
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d113      	bne.n	8009f86 <SPI_WaitFifoStateUntilTimeout+0xce>
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	689a      	ldr	r2, [r3, #8]
 8009f62:	2380      	movs	r3, #128	; 0x80
 8009f64:	021b      	lsls	r3, r3, #8
 8009f66:	429a      	cmp	r2, r3
 8009f68:	d005      	beq.n	8009f76 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	689a      	ldr	r2, [r3, #8]
 8009f6e:	2380      	movs	r3, #128	; 0x80
 8009f70:	00db      	lsls	r3, r3, #3
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d107      	bne.n	8009f86 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2140      	movs	r1, #64	; 0x40
 8009f82:	438a      	bics	r2, r1
 8009f84:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f8a:	2380      	movs	r3, #128	; 0x80
 8009f8c:	019b      	lsls	r3, r3, #6
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d110      	bne.n	8009fb4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	681a      	ldr	r2, [r3, #0]
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4916      	ldr	r1, [pc, #88]	; (8009ff8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8009f9e:	400a      	ands	r2, r1
 8009fa0:	601a      	str	r2, [r3, #0]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	681a      	ldr	r2, [r3, #0]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2180      	movs	r1, #128	; 0x80
 8009fae:	0189      	lsls	r1, r1, #6
 8009fb0:	430a      	orrs	r2, r1
 8009fb2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	225d      	movs	r2, #93	; 0x5d
 8009fb8:	2101      	movs	r1, #1
 8009fba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	225c      	movs	r2, #92	; 0x5c
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009fc4:	2303      	movs	r3, #3
 8009fc6:	e010      	b.n	8009fea <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009fc8:	69bb      	ldr	r3, [r7, #24]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d101      	bne.n	8009fd2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009fd2:	69bb      	ldr	r3, [r7, #24]
 8009fd4:	3b01      	subs	r3, #1
 8009fd6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	689b      	ldr	r3, [r3, #8]
 8009fde:	68ba      	ldr	r2, [r7, #8]
 8009fe0:	4013      	ands	r3, r2
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	d18e      	bne.n	8009f06 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	0018      	movs	r0, r3
 8009fec:	46bd      	mov	sp, r7
 8009fee:	b00a      	add	sp, #40	; 0x28
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	46c0      	nop			; (mov r8, r8)
 8009ff4:	20000068 	.word	0x20000068
 8009ff8:	ffffdfff 	.word	0xffffdfff

08009ffc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af02      	add	r7, sp, #8
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	685a      	ldr	r2, [r3, #4]
 800a00c:	2382      	movs	r3, #130	; 0x82
 800a00e:	005b      	lsls	r3, r3, #1
 800a010:	429a      	cmp	r2, r3
 800a012:	d113      	bne.n	800a03c <SPI_EndRxTransaction+0x40>
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	689a      	ldr	r2, [r3, #8]
 800a018:	2380      	movs	r3, #128	; 0x80
 800a01a:	021b      	lsls	r3, r3, #8
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d005      	beq.n	800a02c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	689a      	ldr	r2, [r3, #8]
 800a024:	2380      	movs	r3, #128	; 0x80
 800a026:	00db      	lsls	r3, r3, #3
 800a028:	429a      	cmp	r2, r3
 800a02a:	d107      	bne.n	800a03c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	681a      	ldr	r2, [r3, #0]
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	2140      	movs	r1, #64	; 0x40
 800a038:	438a      	bics	r2, r1
 800a03a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a03c:	68ba      	ldr	r2, [r7, #8]
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	9300      	str	r3, [sp, #0]
 800a044:	0013      	movs	r3, r2
 800a046:	2200      	movs	r2, #0
 800a048:	2180      	movs	r1, #128	; 0x80
 800a04a:	f7ff fea7 	bl	8009d9c <SPI_WaitFlagStateUntilTimeout>
 800a04e:	1e03      	subs	r3, r0, #0
 800a050:	d007      	beq.n	800a062 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a056:	2220      	movs	r2, #32
 800a058:	431a      	orrs	r2, r3
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a05e:	2303      	movs	r3, #3
 800a060:	e026      	b.n	800a0b0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	685a      	ldr	r2, [r3, #4]
 800a066:	2382      	movs	r3, #130	; 0x82
 800a068:	005b      	lsls	r3, r3, #1
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d11f      	bne.n	800a0ae <SPI_EndRxTransaction+0xb2>
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	689a      	ldr	r2, [r3, #8]
 800a072:	2380      	movs	r3, #128	; 0x80
 800a074:	021b      	lsls	r3, r3, #8
 800a076:	429a      	cmp	r2, r3
 800a078:	d005      	beq.n	800a086 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	689a      	ldr	r2, [r3, #8]
 800a07e:	2380      	movs	r3, #128	; 0x80
 800a080:	00db      	lsls	r3, r3, #3
 800a082:	429a      	cmp	r2, r3
 800a084:	d113      	bne.n	800a0ae <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a086:	68ba      	ldr	r2, [r7, #8]
 800a088:	23c0      	movs	r3, #192	; 0xc0
 800a08a:	00d9      	lsls	r1, r3, #3
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	9300      	str	r3, [sp, #0]
 800a092:	0013      	movs	r3, r2
 800a094:	2200      	movs	r2, #0
 800a096:	f7ff ff0f 	bl	8009eb8 <SPI_WaitFifoStateUntilTimeout>
 800a09a:	1e03      	subs	r3, r0, #0
 800a09c:	d007      	beq.n	800a0ae <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0a2:	2220      	movs	r2, #32
 800a0a4:	431a      	orrs	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800a0aa:	2303      	movs	r3, #3
 800a0ac:	e000      	b.n	800a0b0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800a0ae:	2300      	movs	r3, #0
}
 800a0b0:	0018      	movs	r0, r3
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	b004      	add	sp, #16
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b086      	sub	sp, #24
 800a0bc:	af02      	add	r7, sp, #8
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	60b9      	str	r1, [r7, #8]
 800a0c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a0c4:	68ba      	ldr	r2, [r7, #8]
 800a0c6:	23c0      	movs	r3, #192	; 0xc0
 800a0c8:	0159      	lsls	r1, r3, #5
 800a0ca:	68f8      	ldr	r0, [r7, #12]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	9300      	str	r3, [sp, #0]
 800a0d0:	0013      	movs	r3, r2
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f7ff fef0 	bl	8009eb8 <SPI_WaitFifoStateUntilTimeout>
 800a0d8:	1e03      	subs	r3, r0, #0
 800a0da:	d007      	beq.n	800a0ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0e0:	2220      	movs	r2, #32
 800a0e2:	431a      	orrs	r2, r3
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a0e8:	2303      	movs	r3, #3
 800a0ea:	e027      	b.n	800a13c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a0ec:	68ba      	ldr	r2, [r7, #8]
 800a0ee:	68f8      	ldr	r0, [r7, #12]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	9300      	str	r3, [sp, #0]
 800a0f4:	0013      	movs	r3, r2
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	2180      	movs	r1, #128	; 0x80
 800a0fa:	f7ff fe4f 	bl	8009d9c <SPI_WaitFlagStateUntilTimeout>
 800a0fe:	1e03      	subs	r3, r0, #0
 800a100:	d007      	beq.n	800a112 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a106:	2220      	movs	r2, #32
 800a108:	431a      	orrs	r2, r3
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a10e:	2303      	movs	r3, #3
 800a110:	e014      	b.n	800a13c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a112:	68ba      	ldr	r2, [r7, #8]
 800a114:	23c0      	movs	r3, #192	; 0xc0
 800a116:	00d9      	lsls	r1, r3, #3
 800a118:	68f8      	ldr	r0, [r7, #12]
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	9300      	str	r3, [sp, #0]
 800a11e:	0013      	movs	r3, r2
 800a120:	2200      	movs	r2, #0
 800a122:	f7ff fec9 	bl	8009eb8 <SPI_WaitFifoStateUntilTimeout>
 800a126:	1e03      	subs	r3, r0, #0
 800a128:	d007      	beq.n	800a13a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a12e:	2220      	movs	r2, #32
 800a130:	431a      	orrs	r2, r3
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a136:	2303      	movs	r3, #3
 800a138:	e000      	b.n	800a13c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a13a:	2300      	movs	r3, #0
}
 800a13c:	0018      	movs	r0, r3
 800a13e:	46bd      	mov	sp, r7
 800a140:	b004      	add	sp, #16
 800a142:	bd80      	pop	{r7, pc}

0800a144 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b082      	sub	sp, #8
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d101      	bne.n	800a156 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a152:	2301      	movs	r3, #1
 800a154:	e04a      	b.n	800a1ec <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	223d      	movs	r2, #61	; 0x3d
 800a15a:	5c9b      	ldrb	r3, [r3, r2]
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d107      	bne.n	800a172 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	223c      	movs	r2, #60	; 0x3c
 800a166:	2100      	movs	r1, #0
 800a168:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	0018      	movs	r0, r3
 800a16e:	f7fa fd41 	bl	8004bf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	223d      	movs	r2, #61	; 0x3d
 800a176:	2102      	movs	r1, #2
 800a178:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	3304      	adds	r3, #4
 800a182:	0019      	movs	r1, r3
 800a184:	0010      	movs	r0, r2
 800a186:	f000 fb55 	bl	800a834 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2248      	movs	r2, #72	; 0x48
 800a18e:	2101      	movs	r1, #1
 800a190:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	223e      	movs	r2, #62	; 0x3e
 800a196:	2101      	movs	r1, #1
 800a198:	5499      	strb	r1, [r3, r2]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	223f      	movs	r2, #63	; 0x3f
 800a19e:	2101      	movs	r1, #1
 800a1a0:	5499      	strb	r1, [r3, r2]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2240      	movs	r2, #64	; 0x40
 800a1a6:	2101      	movs	r1, #1
 800a1a8:	5499      	strb	r1, [r3, r2]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2241      	movs	r2, #65	; 0x41
 800a1ae:	2101      	movs	r1, #1
 800a1b0:	5499      	strb	r1, [r3, r2]
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2242      	movs	r2, #66	; 0x42
 800a1b6:	2101      	movs	r1, #1
 800a1b8:	5499      	strb	r1, [r3, r2]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2243      	movs	r2, #67	; 0x43
 800a1be:	2101      	movs	r1, #1
 800a1c0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2244      	movs	r2, #68	; 0x44
 800a1c6:	2101      	movs	r1, #1
 800a1c8:	5499      	strb	r1, [r3, r2]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2245      	movs	r2, #69	; 0x45
 800a1ce:	2101      	movs	r1, #1
 800a1d0:	5499      	strb	r1, [r3, r2]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2246      	movs	r2, #70	; 0x46
 800a1d6:	2101      	movs	r1, #1
 800a1d8:	5499      	strb	r1, [r3, r2]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2247      	movs	r2, #71	; 0x47
 800a1de:	2101      	movs	r1, #1
 800a1e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	223d      	movs	r2, #61	; 0x3d
 800a1e6:	2101      	movs	r1, #1
 800a1e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a1ea:	2300      	movs	r3, #0
}
 800a1ec:	0018      	movs	r0, r3
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	b002      	add	sp, #8
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b082      	sub	sp, #8
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d101      	bne.n	800a206 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a202:	2301      	movs	r3, #1
 800a204:	e04a      	b.n	800a29c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	223d      	movs	r2, #61	; 0x3d
 800a20a:	5c9b      	ldrb	r3, [r3, r2]
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d107      	bne.n	800a222 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	223c      	movs	r2, #60	; 0x3c
 800a216:	2100      	movs	r1, #0
 800a218:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	0018      	movs	r0, r3
 800a21e:	f000 f841 	bl	800a2a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	223d      	movs	r2, #61	; 0x3d
 800a226:	2102      	movs	r1, #2
 800a228:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	3304      	adds	r3, #4
 800a232:	0019      	movs	r1, r3
 800a234:	0010      	movs	r0, r2
 800a236:	f000 fafd 	bl	800a834 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2248      	movs	r2, #72	; 0x48
 800a23e:	2101      	movs	r1, #1
 800a240:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	223e      	movs	r2, #62	; 0x3e
 800a246:	2101      	movs	r1, #1
 800a248:	5499      	strb	r1, [r3, r2]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	223f      	movs	r2, #63	; 0x3f
 800a24e:	2101      	movs	r1, #1
 800a250:	5499      	strb	r1, [r3, r2]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2240      	movs	r2, #64	; 0x40
 800a256:	2101      	movs	r1, #1
 800a258:	5499      	strb	r1, [r3, r2]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2241      	movs	r2, #65	; 0x41
 800a25e:	2101      	movs	r1, #1
 800a260:	5499      	strb	r1, [r3, r2]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2242      	movs	r2, #66	; 0x42
 800a266:	2101      	movs	r1, #1
 800a268:	5499      	strb	r1, [r3, r2]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2243      	movs	r2, #67	; 0x43
 800a26e:	2101      	movs	r1, #1
 800a270:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2244      	movs	r2, #68	; 0x44
 800a276:	2101      	movs	r1, #1
 800a278:	5499      	strb	r1, [r3, r2]
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2245      	movs	r2, #69	; 0x45
 800a27e:	2101      	movs	r1, #1
 800a280:	5499      	strb	r1, [r3, r2]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2246      	movs	r2, #70	; 0x46
 800a286:	2101      	movs	r1, #1
 800a288:	5499      	strb	r1, [r3, r2]
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2247      	movs	r2, #71	; 0x47
 800a28e:	2101      	movs	r1, #1
 800a290:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	223d      	movs	r2, #61	; 0x3d
 800a296:	2101      	movs	r1, #1
 800a298:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a29a:	2300      	movs	r3, #0
}
 800a29c:	0018      	movs	r0, r3
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	b002      	add	sp, #8
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b082      	sub	sp, #8
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a2ac:	46c0      	nop			; (mov r8, r8)
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	b002      	add	sp, #8
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b084      	sub	sp, #16
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
 800a2bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d108      	bne.n	800a2d6 <HAL_TIM_PWM_Start+0x22>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	223e      	movs	r2, #62	; 0x3e
 800a2c8:	5c9b      	ldrb	r3, [r3, r2]
 800a2ca:	b2db      	uxtb	r3, r3
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	1e5a      	subs	r2, r3, #1
 800a2d0:	4193      	sbcs	r3, r2
 800a2d2:	b2db      	uxtb	r3, r3
 800a2d4:	e037      	b.n	800a346 <HAL_TIM_PWM_Start+0x92>
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	2b04      	cmp	r3, #4
 800a2da:	d108      	bne.n	800a2ee <HAL_TIM_PWM_Start+0x3a>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	223f      	movs	r2, #63	; 0x3f
 800a2e0:	5c9b      	ldrb	r3, [r3, r2]
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	1e5a      	subs	r2, r3, #1
 800a2e8:	4193      	sbcs	r3, r2
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	e02b      	b.n	800a346 <HAL_TIM_PWM_Start+0x92>
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	2b08      	cmp	r3, #8
 800a2f2:	d108      	bne.n	800a306 <HAL_TIM_PWM_Start+0x52>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2240      	movs	r2, #64	; 0x40
 800a2f8:	5c9b      	ldrb	r3, [r3, r2]
 800a2fa:	b2db      	uxtb	r3, r3
 800a2fc:	3b01      	subs	r3, #1
 800a2fe:	1e5a      	subs	r2, r3, #1
 800a300:	4193      	sbcs	r3, r2
 800a302:	b2db      	uxtb	r3, r3
 800a304:	e01f      	b.n	800a346 <HAL_TIM_PWM_Start+0x92>
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	2b0c      	cmp	r3, #12
 800a30a:	d108      	bne.n	800a31e <HAL_TIM_PWM_Start+0x6a>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2241      	movs	r2, #65	; 0x41
 800a310:	5c9b      	ldrb	r3, [r3, r2]
 800a312:	b2db      	uxtb	r3, r3
 800a314:	3b01      	subs	r3, #1
 800a316:	1e5a      	subs	r2, r3, #1
 800a318:	4193      	sbcs	r3, r2
 800a31a:	b2db      	uxtb	r3, r3
 800a31c:	e013      	b.n	800a346 <HAL_TIM_PWM_Start+0x92>
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	2b10      	cmp	r3, #16
 800a322:	d108      	bne.n	800a336 <HAL_TIM_PWM_Start+0x82>
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2242      	movs	r2, #66	; 0x42
 800a328:	5c9b      	ldrb	r3, [r3, r2]
 800a32a:	b2db      	uxtb	r3, r3
 800a32c:	3b01      	subs	r3, #1
 800a32e:	1e5a      	subs	r2, r3, #1
 800a330:	4193      	sbcs	r3, r2
 800a332:	b2db      	uxtb	r3, r3
 800a334:	e007      	b.n	800a346 <HAL_TIM_PWM_Start+0x92>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2243      	movs	r2, #67	; 0x43
 800a33a:	5c9b      	ldrb	r3, [r3, r2]
 800a33c:	b2db      	uxtb	r3, r3
 800a33e:	3b01      	subs	r3, #1
 800a340:	1e5a      	subs	r2, r3, #1
 800a342:	4193      	sbcs	r3, r2
 800a344:	b2db      	uxtb	r3, r3
 800a346:	2b00      	cmp	r3, #0
 800a348:	d001      	beq.n	800a34e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	e08b      	b.n	800a466 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d104      	bne.n	800a35e <HAL_TIM_PWM_Start+0xaa>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	223e      	movs	r2, #62	; 0x3e
 800a358:	2102      	movs	r1, #2
 800a35a:	5499      	strb	r1, [r3, r2]
 800a35c:	e023      	b.n	800a3a6 <HAL_TIM_PWM_Start+0xf2>
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	2b04      	cmp	r3, #4
 800a362:	d104      	bne.n	800a36e <HAL_TIM_PWM_Start+0xba>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	223f      	movs	r2, #63	; 0x3f
 800a368:	2102      	movs	r1, #2
 800a36a:	5499      	strb	r1, [r3, r2]
 800a36c:	e01b      	b.n	800a3a6 <HAL_TIM_PWM_Start+0xf2>
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	2b08      	cmp	r3, #8
 800a372:	d104      	bne.n	800a37e <HAL_TIM_PWM_Start+0xca>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2240      	movs	r2, #64	; 0x40
 800a378:	2102      	movs	r1, #2
 800a37a:	5499      	strb	r1, [r3, r2]
 800a37c:	e013      	b.n	800a3a6 <HAL_TIM_PWM_Start+0xf2>
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	2b0c      	cmp	r3, #12
 800a382:	d104      	bne.n	800a38e <HAL_TIM_PWM_Start+0xda>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2241      	movs	r2, #65	; 0x41
 800a388:	2102      	movs	r1, #2
 800a38a:	5499      	strb	r1, [r3, r2]
 800a38c:	e00b      	b.n	800a3a6 <HAL_TIM_PWM_Start+0xf2>
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	2b10      	cmp	r3, #16
 800a392:	d104      	bne.n	800a39e <HAL_TIM_PWM_Start+0xea>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2242      	movs	r2, #66	; 0x42
 800a398:	2102      	movs	r1, #2
 800a39a:	5499      	strb	r1, [r3, r2]
 800a39c:	e003      	b.n	800a3a6 <HAL_TIM_PWM_Start+0xf2>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2243      	movs	r2, #67	; 0x43
 800a3a2:	2102      	movs	r1, #2
 800a3a4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	6839      	ldr	r1, [r7, #0]
 800a3ac:	2201      	movs	r2, #1
 800a3ae:	0018      	movs	r0, r3
 800a3b0:	f000 fe20 	bl	800aff4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	4a2d      	ldr	r2, [pc, #180]	; (800a470 <HAL_TIM_PWM_Start+0x1bc>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d00e      	beq.n	800a3dc <HAL_TIM_PWM_Start+0x128>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4a2c      	ldr	r2, [pc, #176]	; (800a474 <HAL_TIM_PWM_Start+0x1c0>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d009      	beq.n	800a3dc <HAL_TIM_PWM_Start+0x128>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a2a      	ldr	r2, [pc, #168]	; (800a478 <HAL_TIM_PWM_Start+0x1c4>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d004      	beq.n	800a3dc <HAL_TIM_PWM_Start+0x128>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a29      	ldr	r2, [pc, #164]	; (800a47c <HAL_TIM_PWM_Start+0x1c8>)
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d101      	bne.n	800a3e0 <HAL_TIM_PWM_Start+0x12c>
 800a3dc:	2301      	movs	r3, #1
 800a3de:	e000      	b.n	800a3e2 <HAL_TIM_PWM_Start+0x12e>
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d008      	beq.n	800a3f8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	2180      	movs	r1, #128	; 0x80
 800a3f2:	0209      	lsls	r1, r1, #8
 800a3f4:	430a      	orrs	r2, r1
 800a3f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a1c      	ldr	r2, [pc, #112]	; (800a470 <HAL_TIM_PWM_Start+0x1bc>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d00f      	beq.n	800a422 <HAL_TIM_PWM_Start+0x16e>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681a      	ldr	r2, [r3, #0]
 800a406:	2380      	movs	r3, #128	; 0x80
 800a408:	05db      	lsls	r3, r3, #23
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d009      	beq.n	800a422 <HAL_TIM_PWM_Start+0x16e>
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	4a1b      	ldr	r2, [pc, #108]	; (800a480 <HAL_TIM_PWM_Start+0x1cc>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d004      	beq.n	800a422 <HAL_TIM_PWM_Start+0x16e>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4a15      	ldr	r2, [pc, #84]	; (800a474 <HAL_TIM_PWM_Start+0x1c0>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d116      	bne.n	800a450 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	689b      	ldr	r3, [r3, #8]
 800a428:	4a16      	ldr	r2, [pc, #88]	; (800a484 <HAL_TIM_PWM_Start+0x1d0>)
 800a42a:	4013      	ands	r3, r2
 800a42c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2b06      	cmp	r3, #6
 800a432:	d016      	beq.n	800a462 <HAL_TIM_PWM_Start+0x1ae>
 800a434:	68fa      	ldr	r2, [r7, #12]
 800a436:	2380      	movs	r3, #128	; 0x80
 800a438:	025b      	lsls	r3, r3, #9
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d011      	beq.n	800a462 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	681a      	ldr	r2, [r3, #0]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	2101      	movs	r1, #1
 800a44a:	430a      	orrs	r2, r1
 800a44c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a44e:	e008      	b.n	800a462 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	681a      	ldr	r2, [r3, #0]
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	2101      	movs	r1, #1
 800a45c:	430a      	orrs	r2, r1
 800a45e:	601a      	str	r2, [r3, #0]
 800a460:	e000      	b.n	800a464 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a462:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800a464:	2300      	movs	r3, #0
}
 800a466:	0018      	movs	r0, r3
 800a468:	46bd      	mov	sp, r7
 800a46a:	b004      	add	sp, #16
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	46c0      	nop			; (mov r8, r8)
 800a470:	40012c00 	.word	0x40012c00
 800a474:	40014000 	.word	0x40014000
 800a478:	40014400 	.word	0x40014400
 800a47c:	40014800 	.word	0x40014800
 800a480:	40000400 	.word	0x40000400
 800a484:	00010007 	.word	0x00010007

0800a488 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a494:	2317      	movs	r3, #23
 800a496:	18fb      	adds	r3, r7, r3
 800a498:	2200      	movs	r2, #0
 800a49a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	223c      	movs	r2, #60	; 0x3c
 800a4a0:	5c9b      	ldrb	r3, [r3, r2]
 800a4a2:	2b01      	cmp	r3, #1
 800a4a4:	d101      	bne.n	800a4aa <HAL_TIM_PWM_ConfigChannel+0x22>
 800a4a6:	2302      	movs	r3, #2
 800a4a8:	e0e5      	b.n	800a676 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	223c      	movs	r2, #60	; 0x3c
 800a4ae:	2101      	movs	r1, #1
 800a4b0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2b14      	cmp	r3, #20
 800a4b6:	d900      	bls.n	800a4ba <HAL_TIM_PWM_ConfigChannel+0x32>
 800a4b8:	e0d1      	b.n	800a65e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	009a      	lsls	r2, r3, #2
 800a4be:	4b70      	ldr	r3, [pc, #448]	; (800a680 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800a4c0:	18d3      	adds	r3, r2, r3
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	68ba      	ldr	r2, [r7, #8]
 800a4cc:	0011      	movs	r1, r2
 800a4ce:	0018      	movs	r0, r3
 800a4d0:	f000 fa30 	bl	800a934 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	699a      	ldr	r2, [r3, #24]
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	2108      	movs	r1, #8
 800a4e0:	430a      	orrs	r2, r1
 800a4e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	699a      	ldr	r2, [r3, #24]
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2104      	movs	r1, #4
 800a4f0:	438a      	bics	r2, r1
 800a4f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	6999      	ldr	r1, [r3, #24]
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	691a      	ldr	r2, [r3, #16]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	430a      	orrs	r2, r1
 800a504:	619a      	str	r2, [r3, #24]
      break;
 800a506:	e0af      	b.n	800a668 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	68ba      	ldr	r2, [r7, #8]
 800a50e:	0011      	movs	r1, r2
 800a510:	0018      	movs	r0, r3
 800a512:	f000 fa99 	bl	800aa48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	699a      	ldr	r2, [r3, #24]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	2180      	movs	r1, #128	; 0x80
 800a522:	0109      	lsls	r1, r1, #4
 800a524:	430a      	orrs	r2, r1
 800a526:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	699a      	ldr	r2, [r3, #24]
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4954      	ldr	r1, [pc, #336]	; (800a684 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a534:	400a      	ands	r2, r1
 800a536:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	6999      	ldr	r1, [r3, #24]
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	691b      	ldr	r3, [r3, #16]
 800a542:	021a      	lsls	r2, r3, #8
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	430a      	orrs	r2, r1
 800a54a:	619a      	str	r2, [r3, #24]
      break;
 800a54c:	e08c      	b.n	800a668 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	68ba      	ldr	r2, [r7, #8]
 800a554:	0011      	movs	r1, r2
 800a556:	0018      	movs	r0, r3
 800a558:	f000 fafa 	bl	800ab50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	69da      	ldr	r2, [r3, #28]
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2108      	movs	r1, #8
 800a568:	430a      	orrs	r2, r1
 800a56a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	69da      	ldr	r2, [r3, #28]
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	2104      	movs	r1, #4
 800a578:	438a      	bics	r2, r1
 800a57a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	69d9      	ldr	r1, [r3, #28]
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	691a      	ldr	r2, [r3, #16]
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	430a      	orrs	r2, r1
 800a58c:	61da      	str	r2, [r3, #28]
      break;
 800a58e:	e06b      	b.n	800a668 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	68ba      	ldr	r2, [r7, #8]
 800a596:	0011      	movs	r1, r2
 800a598:	0018      	movs	r0, r3
 800a59a:	f000 fb61 	bl	800ac60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	69da      	ldr	r2, [r3, #28]
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	2180      	movs	r1, #128	; 0x80
 800a5aa:	0109      	lsls	r1, r1, #4
 800a5ac:	430a      	orrs	r2, r1
 800a5ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	69da      	ldr	r2, [r3, #28]
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4932      	ldr	r1, [pc, #200]	; (800a684 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a5bc:	400a      	ands	r2, r1
 800a5be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	69d9      	ldr	r1, [r3, #28]
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	691b      	ldr	r3, [r3, #16]
 800a5ca:	021a      	lsls	r2, r3, #8
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	430a      	orrs	r2, r1
 800a5d2:	61da      	str	r2, [r3, #28]
      break;
 800a5d4:	e048      	b.n	800a668 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	68ba      	ldr	r2, [r7, #8]
 800a5dc:	0011      	movs	r1, r2
 800a5de:	0018      	movs	r0, r3
 800a5e0:	f000 fba8 	bl	800ad34 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	2108      	movs	r1, #8
 800a5f0:	430a      	orrs	r2, r1
 800a5f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	2104      	movs	r1, #4
 800a600:	438a      	bics	r2, r1
 800a602:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	691a      	ldr	r2, [r3, #16]
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	430a      	orrs	r2, r1
 800a614:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a616:	e027      	b.n	800a668 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	68ba      	ldr	r2, [r7, #8]
 800a61e:	0011      	movs	r1, r2
 800a620:	0018      	movs	r0, r3
 800a622:	f000 fbe7 	bl	800adf4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	2180      	movs	r1, #128	; 0x80
 800a632:	0109      	lsls	r1, r1, #4
 800a634:	430a      	orrs	r2, r1
 800a636:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4910      	ldr	r1, [pc, #64]	; (800a684 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a644:	400a      	ands	r2, r1
 800a646:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	021a      	lsls	r2, r3, #8
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	430a      	orrs	r2, r1
 800a65a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a65c:	e004      	b.n	800a668 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800a65e:	2317      	movs	r3, #23
 800a660:	18fb      	adds	r3, r7, r3
 800a662:	2201      	movs	r2, #1
 800a664:	701a      	strb	r2, [r3, #0]
      break;
 800a666:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	223c      	movs	r2, #60	; 0x3c
 800a66c:	2100      	movs	r1, #0
 800a66e:	5499      	strb	r1, [r3, r2]

  return status;
 800a670:	2317      	movs	r3, #23
 800a672:	18fb      	adds	r3, r7, r3
 800a674:	781b      	ldrb	r3, [r3, #0]
}
 800a676:	0018      	movs	r0, r3
 800a678:	46bd      	mov	sp, r7
 800a67a:	b006      	add	sp, #24
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	46c0      	nop			; (mov r8, r8)
 800a680:	080116f4 	.word	0x080116f4
 800a684:	fffffbff 	.word	0xfffffbff

0800a688 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a692:	230f      	movs	r3, #15
 800a694:	18fb      	adds	r3, r7, r3
 800a696:	2200      	movs	r2, #0
 800a698:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	223c      	movs	r2, #60	; 0x3c
 800a69e:	5c9b      	ldrb	r3, [r3, r2]
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d101      	bne.n	800a6a8 <HAL_TIM_ConfigClockSource+0x20>
 800a6a4:	2302      	movs	r3, #2
 800a6a6:	e0bc      	b.n	800a822 <HAL_TIM_ConfigClockSource+0x19a>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	223c      	movs	r2, #60	; 0x3c
 800a6ac:	2101      	movs	r1, #1
 800a6ae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	223d      	movs	r2, #61	; 0x3d
 800a6b4:	2102      	movs	r1, #2
 800a6b6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	689b      	ldr	r3, [r3, #8]
 800a6be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	4a5a      	ldr	r2, [pc, #360]	; (800a82c <HAL_TIM_ConfigClockSource+0x1a4>)
 800a6c4:	4013      	ands	r3, r2
 800a6c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	4a59      	ldr	r2, [pc, #356]	; (800a830 <HAL_TIM_ConfigClockSource+0x1a8>)
 800a6cc:	4013      	ands	r3, r2
 800a6ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	68ba      	ldr	r2, [r7, #8]
 800a6d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2280      	movs	r2, #128	; 0x80
 800a6de:	0192      	lsls	r2, r2, #6
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d040      	beq.n	800a766 <HAL_TIM_ConfigClockSource+0xde>
 800a6e4:	2280      	movs	r2, #128	; 0x80
 800a6e6:	0192      	lsls	r2, r2, #6
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d900      	bls.n	800a6ee <HAL_TIM_ConfigClockSource+0x66>
 800a6ec:	e088      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
 800a6ee:	2280      	movs	r2, #128	; 0x80
 800a6f0:	0152      	lsls	r2, r2, #5
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d100      	bne.n	800a6f8 <HAL_TIM_ConfigClockSource+0x70>
 800a6f6:	e088      	b.n	800a80a <HAL_TIM_ConfigClockSource+0x182>
 800a6f8:	2280      	movs	r2, #128	; 0x80
 800a6fa:	0152      	lsls	r2, r2, #5
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d900      	bls.n	800a702 <HAL_TIM_ConfigClockSource+0x7a>
 800a700:	e07e      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
 800a702:	2b70      	cmp	r3, #112	; 0x70
 800a704:	d018      	beq.n	800a738 <HAL_TIM_ConfigClockSource+0xb0>
 800a706:	d900      	bls.n	800a70a <HAL_TIM_ConfigClockSource+0x82>
 800a708:	e07a      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
 800a70a:	2b60      	cmp	r3, #96	; 0x60
 800a70c:	d04f      	beq.n	800a7ae <HAL_TIM_ConfigClockSource+0x126>
 800a70e:	d900      	bls.n	800a712 <HAL_TIM_ConfigClockSource+0x8a>
 800a710:	e076      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
 800a712:	2b50      	cmp	r3, #80	; 0x50
 800a714:	d03b      	beq.n	800a78e <HAL_TIM_ConfigClockSource+0x106>
 800a716:	d900      	bls.n	800a71a <HAL_TIM_ConfigClockSource+0x92>
 800a718:	e072      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
 800a71a:	2b40      	cmp	r3, #64	; 0x40
 800a71c:	d057      	beq.n	800a7ce <HAL_TIM_ConfigClockSource+0x146>
 800a71e:	d900      	bls.n	800a722 <HAL_TIM_ConfigClockSource+0x9a>
 800a720:	e06e      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
 800a722:	2b30      	cmp	r3, #48	; 0x30
 800a724:	d063      	beq.n	800a7ee <HAL_TIM_ConfigClockSource+0x166>
 800a726:	d86b      	bhi.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
 800a728:	2b20      	cmp	r3, #32
 800a72a:	d060      	beq.n	800a7ee <HAL_TIM_ConfigClockSource+0x166>
 800a72c:	d868      	bhi.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d05d      	beq.n	800a7ee <HAL_TIM_ConfigClockSource+0x166>
 800a732:	2b10      	cmp	r3, #16
 800a734:	d05b      	beq.n	800a7ee <HAL_TIM_ConfigClockSource+0x166>
 800a736:	e063      	b.n	800a800 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6818      	ldr	r0, [r3, #0]
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	6899      	ldr	r1, [r3, #8]
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	685a      	ldr	r2, [r3, #4]
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	68db      	ldr	r3, [r3, #12]
 800a748:	f000 fc34 	bl	800afb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a754:	68bb      	ldr	r3, [r7, #8]
 800a756:	2277      	movs	r2, #119	; 0x77
 800a758:	4313      	orrs	r3, r2
 800a75a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68ba      	ldr	r2, [r7, #8]
 800a762:	609a      	str	r2, [r3, #8]
      break;
 800a764:	e052      	b.n	800a80c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6818      	ldr	r0, [r3, #0]
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	6899      	ldr	r1, [r3, #8]
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	685a      	ldr	r2, [r3, #4]
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	68db      	ldr	r3, [r3, #12]
 800a776:	f000 fc1d 	bl	800afb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	689a      	ldr	r2, [r3, #8]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2180      	movs	r1, #128	; 0x80
 800a786:	01c9      	lsls	r1, r1, #7
 800a788:	430a      	orrs	r2, r1
 800a78a:	609a      	str	r2, [r3, #8]
      break;
 800a78c:	e03e      	b.n	800a80c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6818      	ldr	r0, [r3, #0]
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	6859      	ldr	r1, [r3, #4]
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	68db      	ldr	r3, [r3, #12]
 800a79a:	001a      	movs	r2, r3
 800a79c:	f000 fb8e 	bl	800aebc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	2150      	movs	r1, #80	; 0x50
 800a7a6:	0018      	movs	r0, r3
 800a7a8:	f000 fbe8 	bl	800af7c <TIM_ITRx_SetConfig>
      break;
 800a7ac:	e02e      	b.n	800a80c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6818      	ldr	r0, [r3, #0]
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	6859      	ldr	r1, [r3, #4]
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	68db      	ldr	r3, [r3, #12]
 800a7ba:	001a      	movs	r2, r3
 800a7bc:	f000 fbac 	bl	800af18 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2160      	movs	r1, #96	; 0x60
 800a7c6:	0018      	movs	r0, r3
 800a7c8:	f000 fbd8 	bl	800af7c <TIM_ITRx_SetConfig>
      break;
 800a7cc:	e01e      	b.n	800a80c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6818      	ldr	r0, [r3, #0]
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	6859      	ldr	r1, [r3, #4]
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	001a      	movs	r2, r3
 800a7dc:	f000 fb6e 	bl	800aebc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	2140      	movs	r1, #64	; 0x40
 800a7e6:	0018      	movs	r0, r3
 800a7e8:	f000 fbc8 	bl	800af7c <TIM_ITRx_SetConfig>
      break;
 800a7ec:	e00e      	b.n	800a80c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681a      	ldr	r2, [r3, #0]
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	0019      	movs	r1, r3
 800a7f8:	0010      	movs	r0, r2
 800a7fa:	f000 fbbf 	bl	800af7c <TIM_ITRx_SetConfig>
      break;
 800a7fe:	e005      	b.n	800a80c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800a800:	230f      	movs	r3, #15
 800a802:	18fb      	adds	r3, r7, r3
 800a804:	2201      	movs	r2, #1
 800a806:	701a      	strb	r2, [r3, #0]
      break;
 800a808:	e000      	b.n	800a80c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800a80a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	223d      	movs	r2, #61	; 0x3d
 800a810:	2101      	movs	r1, #1
 800a812:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	223c      	movs	r2, #60	; 0x3c
 800a818:	2100      	movs	r1, #0
 800a81a:	5499      	strb	r1, [r3, r2]

  return status;
 800a81c:	230f      	movs	r3, #15
 800a81e:	18fb      	adds	r3, r7, r3
 800a820:	781b      	ldrb	r3, [r3, #0]
}
 800a822:	0018      	movs	r0, r3
 800a824:	46bd      	mov	sp, r7
 800a826:	b004      	add	sp, #16
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	46c0      	nop			; (mov r8, r8)
 800a82c:	ffceff88 	.word	0xffceff88
 800a830:	ffff00ff 	.word	0xffff00ff

0800a834 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	4a34      	ldr	r2, [pc, #208]	; (800a918 <TIM_Base_SetConfig+0xe4>)
 800a848:	4293      	cmp	r3, r2
 800a84a:	d008      	beq.n	800a85e <TIM_Base_SetConfig+0x2a>
 800a84c:	687a      	ldr	r2, [r7, #4]
 800a84e:	2380      	movs	r3, #128	; 0x80
 800a850:	05db      	lsls	r3, r3, #23
 800a852:	429a      	cmp	r2, r3
 800a854:	d003      	beq.n	800a85e <TIM_Base_SetConfig+0x2a>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	4a30      	ldr	r2, [pc, #192]	; (800a91c <TIM_Base_SetConfig+0xe8>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d108      	bne.n	800a870 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2270      	movs	r2, #112	; 0x70
 800a862:	4393      	bics	r3, r2
 800a864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	68fa      	ldr	r2, [r7, #12]
 800a86c:	4313      	orrs	r3, r2
 800a86e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	4a29      	ldr	r2, [pc, #164]	; (800a918 <TIM_Base_SetConfig+0xe4>)
 800a874:	4293      	cmp	r3, r2
 800a876:	d018      	beq.n	800a8aa <TIM_Base_SetConfig+0x76>
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	2380      	movs	r3, #128	; 0x80
 800a87c:	05db      	lsls	r3, r3, #23
 800a87e:	429a      	cmp	r2, r3
 800a880:	d013      	beq.n	800a8aa <TIM_Base_SetConfig+0x76>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	4a25      	ldr	r2, [pc, #148]	; (800a91c <TIM_Base_SetConfig+0xe8>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d00f      	beq.n	800a8aa <TIM_Base_SetConfig+0x76>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	4a24      	ldr	r2, [pc, #144]	; (800a920 <TIM_Base_SetConfig+0xec>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d00b      	beq.n	800a8aa <TIM_Base_SetConfig+0x76>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	4a23      	ldr	r2, [pc, #140]	; (800a924 <TIM_Base_SetConfig+0xf0>)
 800a896:	4293      	cmp	r3, r2
 800a898:	d007      	beq.n	800a8aa <TIM_Base_SetConfig+0x76>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	4a22      	ldr	r2, [pc, #136]	; (800a928 <TIM_Base_SetConfig+0xf4>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d003      	beq.n	800a8aa <TIM_Base_SetConfig+0x76>
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	4a21      	ldr	r2, [pc, #132]	; (800a92c <TIM_Base_SetConfig+0xf8>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d108      	bne.n	800a8bc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	4a20      	ldr	r2, [pc, #128]	; (800a930 <TIM_Base_SetConfig+0xfc>)
 800a8ae:	4013      	ands	r3, r2
 800a8b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	68db      	ldr	r3, [r3, #12]
 800a8b6:	68fa      	ldr	r2, [r7, #12]
 800a8b8:	4313      	orrs	r3, r2
 800a8ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	2280      	movs	r2, #128	; 0x80
 800a8c0:	4393      	bics	r3, r2
 800a8c2:	001a      	movs	r2, r3
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	695b      	ldr	r3, [r3, #20]
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	68fa      	ldr	r2, [r7, #12]
 800a8d0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	689a      	ldr	r2, [r3, #8]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	681a      	ldr	r2, [r3, #0]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	4a0c      	ldr	r2, [pc, #48]	; (800a918 <TIM_Base_SetConfig+0xe4>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d00b      	beq.n	800a902 <TIM_Base_SetConfig+0xce>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	4a0d      	ldr	r2, [pc, #52]	; (800a924 <TIM_Base_SetConfig+0xf0>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d007      	beq.n	800a902 <TIM_Base_SetConfig+0xce>
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4a0c      	ldr	r2, [pc, #48]	; (800a928 <TIM_Base_SetConfig+0xf4>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d003      	beq.n	800a902 <TIM_Base_SetConfig+0xce>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	4a0b      	ldr	r2, [pc, #44]	; (800a92c <TIM_Base_SetConfig+0xf8>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d103      	bne.n	800a90a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	691a      	ldr	r2, [r3, #16]
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2201      	movs	r2, #1
 800a90e:	615a      	str	r2, [r3, #20]
}
 800a910:	46c0      	nop			; (mov r8, r8)
 800a912:	46bd      	mov	sp, r7
 800a914:	b004      	add	sp, #16
 800a916:	bd80      	pop	{r7, pc}
 800a918:	40012c00 	.word	0x40012c00
 800a91c:	40000400 	.word	0x40000400
 800a920:	40002000 	.word	0x40002000
 800a924:	40014000 	.word	0x40014000
 800a928:	40014400 	.word	0x40014400
 800a92c:	40014800 	.word	0x40014800
 800a930:	fffffcff 	.word	0xfffffcff

0800a934 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b086      	sub	sp, #24
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
 800a93c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6a1b      	ldr	r3, [r3, #32]
 800a942:	2201      	movs	r2, #1
 800a944:	4393      	bics	r3, r2
 800a946:	001a      	movs	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6a1b      	ldr	r3, [r3, #32]
 800a950:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	699b      	ldr	r3, [r3, #24]
 800a95c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	4a32      	ldr	r2, [pc, #200]	; (800aa2c <TIM_OC1_SetConfig+0xf8>)
 800a962:	4013      	ands	r3, r2
 800a964:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2203      	movs	r2, #3
 800a96a:	4393      	bics	r3, r2
 800a96c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	68fa      	ldr	r2, [r7, #12]
 800a974:	4313      	orrs	r3, r2
 800a976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	2202      	movs	r2, #2
 800a97c:	4393      	bics	r3, r2
 800a97e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	689b      	ldr	r3, [r3, #8]
 800a984:	697a      	ldr	r2, [r7, #20]
 800a986:	4313      	orrs	r3, r2
 800a988:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a28      	ldr	r2, [pc, #160]	; (800aa30 <TIM_OC1_SetConfig+0xfc>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d00b      	beq.n	800a9aa <TIM_OC1_SetConfig+0x76>
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	4a27      	ldr	r2, [pc, #156]	; (800aa34 <TIM_OC1_SetConfig+0x100>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d007      	beq.n	800a9aa <TIM_OC1_SetConfig+0x76>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4a26      	ldr	r2, [pc, #152]	; (800aa38 <TIM_OC1_SetConfig+0x104>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d003      	beq.n	800a9aa <TIM_OC1_SetConfig+0x76>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	4a25      	ldr	r2, [pc, #148]	; (800aa3c <TIM_OC1_SetConfig+0x108>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d10c      	bne.n	800a9c4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	2208      	movs	r2, #8
 800a9ae:	4393      	bics	r3, r2
 800a9b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	68db      	ldr	r3, [r3, #12]
 800a9b6:	697a      	ldr	r2, [r7, #20]
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	2204      	movs	r2, #4
 800a9c0:	4393      	bics	r3, r2
 800a9c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	4a1a      	ldr	r2, [pc, #104]	; (800aa30 <TIM_OC1_SetConfig+0xfc>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d00b      	beq.n	800a9e4 <TIM_OC1_SetConfig+0xb0>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	4a19      	ldr	r2, [pc, #100]	; (800aa34 <TIM_OC1_SetConfig+0x100>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d007      	beq.n	800a9e4 <TIM_OC1_SetConfig+0xb0>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	4a18      	ldr	r2, [pc, #96]	; (800aa38 <TIM_OC1_SetConfig+0x104>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d003      	beq.n	800a9e4 <TIM_OC1_SetConfig+0xb0>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a17      	ldr	r2, [pc, #92]	; (800aa3c <TIM_OC1_SetConfig+0x108>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d111      	bne.n	800aa08 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	4a16      	ldr	r2, [pc, #88]	; (800aa40 <TIM_OC1_SetConfig+0x10c>)
 800a9e8:	4013      	ands	r3, r2
 800a9ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	4a15      	ldr	r2, [pc, #84]	; (800aa44 <TIM_OC1_SetConfig+0x110>)
 800a9f0:	4013      	ands	r3, r2
 800a9f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	695b      	ldr	r3, [r3, #20]
 800a9f8:	693a      	ldr	r2, [r7, #16]
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	699b      	ldr	r3, [r3, #24]
 800aa02:	693a      	ldr	r2, [r7, #16]
 800aa04:	4313      	orrs	r3, r2
 800aa06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	693a      	ldr	r2, [r7, #16]
 800aa0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	68fa      	ldr	r2, [r7, #12]
 800aa12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	685a      	ldr	r2, [r3, #4]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	697a      	ldr	r2, [r7, #20]
 800aa20:	621a      	str	r2, [r3, #32]
}
 800aa22:	46c0      	nop			; (mov r8, r8)
 800aa24:	46bd      	mov	sp, r7
 800aa26:	b006      	add	sp, #24
 800aa28:	bd80      	pop	{r7, pc}
 800aa2a:	46c0      	nop			; (mov r8, r8)
 800aa2c:	fffeff8f 	.word	0xfffeff8f
 800aa30:	40012c00 	.word	0x40012c00
 800aa34:	40014000 	.word	0x40014000
 800aa38:	40014400 	.word	0x40014400
 800aa3c:	40014800 	.word	0x40014800
 800aa40:	fffffeff 	.word	0xfffffeff
 800aa44:	fffffdff 	.word	0xfffffdff

0800aa48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b086      	sub	sp, #24
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6a1b      	ldr	r3, [r3, #32]
 800aa56:	2210      	movs	r2, #16
 800aa58:	4393      	bics	r3, r2
 800aa5a:	001a      	movs	r2, r3
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6a1b      	ldr	r3, [r3, #32]
 800aa64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	699b      	ldr	r3, [r3, #24]
 800aa70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	4a2e      	ldr	r2, [pc, #184]	; (800ab30 <TIM_OC2_SetConfig+0xe8>)
 800aa76:	4013      	ands	r3, r2
 800aa78:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	4a2d      	ldr	r2, [pc, #180]	; (800ab34 <TIM_OC2_SetConfig+0xec>)
 800aa7e:	4013      	ands	r3, r2
 800aa80:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	021b      	lsls	r3, r3, #8
 800aa88:	68fa      	ldr	r2, [r7, #12]
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	2220      	movs	r2, #32
 800aa92:	4393      	bics	r3, r2
 800aa94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	689b      	ldr	r3, [r3, #8]
 800aa9a:	011b      	lsls	r3, r3, #4
 800aa9c:	697a      	ldr	r2, [r7, #20]
 800aa9e:	4313      	orrs	r3, r2
 800aaa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	4a24      	ldr	r2, [pc, #144]	; (800ab38 <TIM_OC2_SetConfig+0xf0>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d10d      	bne.n	800aac6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	2280      	movs	r2, #128	; 0x80
 800aaae:	4393      	bics	r3, r2
 800aab0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	68db      	ldr	r3, [r3, #12]
 800aab6:	011b      	lsls	r3, r3, #4
 800aab8:	697a      	ldr	r2, [r7, #20]
 800aaba:	4313      	orrs	r3, r2
 800aabc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	2240      	movs	r2, #64	; 0x40
 800aac2:	4393      	bics	r3, r2
 800aac4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	4a1b      	ldr	r2, [pc, #108]	; (800ab38 <TIM_OC2_SetConfig+0xf0>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d00b      	beq.n	800aae6 <TIM_OC2_SetConfig+0x9e>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	4a1a      	ldr	r2, [pc, #104]	; (800ab3c <TIM_OC2_SetConfig+0xf4>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d007      	beq.n	800aae6 <TIM_OC2_SetConfig+0x9e>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	4a19      	ldr	r2, [pc, #100]	; (800ab40 <TIM_OC2_SetConfig+0xf8>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d003      	beq.n	800aae6 <TIM_OC2_SetConfig+0x9e>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	4a18      	ldr	r2, [pc, #96]	; (800ab44 <TIM_OC2_SetConfig+0xfc>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d113      	bne.n	800ab0e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	4a17      	ldr	r2, [pc, #92]	; (800ab48 <TIM_OC2_SetConfig+0x100>)
 800aaea:	4013      	ands	r3, r2
 800aaec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	4a16      	ldr	r2, [pc, #88]	; (800ab4c <TIM_OC2_SetConfig+0x104>)
 800aaf2:	4013      	ands	r3, r2
 800aaf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	695b      	ldr	r3, [r3, #20]
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	693a      	ldr	r2, [r7, #16]
 800aafe:	4313      	orrs	r3, r2
 800ab00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	699b      	ldr	r3, [r3, #24]
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	693a      	ldr	r2, [r7, #16]
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	693a      	ldr	r2, [r7, #16]
 800ab12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	68fa      	ldr	r2, [r7, #12]
 800ab18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	685a      	ldr	r2, [r3, #4]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	697a      	ldr	r2, [r7, #20]
 800ab26:	621a      	str	r2, [r3, #32]
}
 800ab28:	46c0      	nop			; (mov r8, r8)
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	b006      	add	sp, #24
 800ab2e:	bd80      	pop	{r7, pc}
 800ab30:	feff8fff 	.word	0xfeff8fff
 800ab34:	fffffcff 	.word	0xfffffcff
 800ab38:	40012c00 	.word	0x40012c00
 800ab3c:	40014000 	.word	0x40014000
 800ab40:	40014400 	.word	0x40014400
 800ab44:	40014800 	.word	0x40014800
 800ab48:	fffffbff 	.word	0xfffffbff
 800ab4c:	fffff7ff 	.word	0xfffff7ff

0800ab50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b086      	sub	sp, #24
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6a1b      	ldr	r3, [r3, #32]
 800ab5e:	4a35      	ldr	r2, [pc, #212]	; (800ac34 <TIM_OC3_SetConfig+0xe4>)
 800ab60:	401a      	ands	r2, r3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6a1b      	ldr	r3, [r3, #32]
 800ab6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	69db      	ldr	r3, [r3, #28]
 800ab76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	4a2f      	ldr	r2, [pc, #188]	; (800ac38 <TIM_OC3_SetConfig+0xe8>)
 800ab7c:	4013      	ands	r3, r2
 800ab7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2203      	movs	r2, #3
 800ab84:	4393      	bics	r3, r2
 800ab86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	68fa      	ldr	r2, [r7, #12]
 800ab8e:	4313      	orrs	r3, r2
 800ab90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ab92:	697b      	ldr	r3, [r7, #20]
 800ab94:	4a29      	ldr	r2, [pc, #164]	; (800ac3c <TIM_OC3_SetConfig+0xec>)
 800ab96:	4013      	ands	r3, r2
 800ab98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	689b      	ldr	r3, [r3, #8]
 800ab9e:	021b      	lsls	r3, r3, #8
 800aba0:	697a      	ldr	r2, [r7, #20]
 800aba2:	4313      	orrs	r3, r2
 800aba4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a25      	ldr	r2, [pc, #148]	; (800ac40 <TIM_OC3_SetConfig+0xf0>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d10d      	bne.n	800abca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	4a24      	ldr	r2, [pc, #144]	; (800ac44 <TIM_OC3_SetConfig+0xf4>)
 800abb2:	4013      	ands	r3, r2
 800abb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	68db      	ldr	r3, [r3, #12]
 800abba:	021b      	lsls	r3, r3, #8
 800abbc:	697a      	ldr	r2, [r7, #20]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	4a20      	ldr	r2, [pc, #128]	; (800ac48 <TIM_OC3_SetConfig+0xf8>)
 800abc6:	4013      	ands	r3, r2
 800abc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4a1c      	ldr	r2, [pc, #112]	; (800ac40 <TIM_OC3_SetConfig+0xf0>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d00b      	beq.n	800abea <TIM_OC3_SetConfig+0x9a>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	4a1d      	ldr	r2, [pc, #116]	; (800ac4c <TIM_OC3_SetConfig+0xfc>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d007      	beq.n	800abea <TIM_OC3_SetConfig+0x9a>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	4a1c      	ldr	r2, [pc, #112]	; (800ac50 <TIM_OC3_SetConfig+0x100>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d003      	beq.n	800abea <TIM_OC3_SetConfig+0x9a>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	4a1b      	ldr	r2, [pc, #108]	; (800ac54 <TIM_OC3_SetConfig+0x104>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d113      	bne.n	800ac12 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800abea:	693b      	ldr	r3, [r7, #16]
 800abec:	4a1a      	ldr	r2, [pc, #104]	; (800ac58 <TIM_OC3_SetConfig+0x108>)
 800abee:	4013      	ands	r3, r2
 800abf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	4a19      	ldr	r2, [pc, #100]	; (800ac5c <TIM_OC3_SetConfig+0x10c>)
 800abf6:	4013      	ands	r3, r2
 800abf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	695b      	ldr	r3, [r3, #20]
 800abfe:	011b      	lsls	r3, r3, #4
 800ac00:	693a      	ldr	r2, [r7, #16]
 800ac02:	4313      	orrs	r3, r2
 800ac04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	699b      	ldr	r3, [r3, #24]
 800ac0a:	011b      	lsls	r3, r3, #4
 800ac0c:	693a      	ldr	r2, [r7, #16]
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	693a      	ldr	r2, [r7, #16]
 800ac16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	68fa      	ldr	r2, [r7, #12]
 800ac1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	685a      	ldr	r2, [r3, #4]
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	697a      	ldr	r2, [r7, #20]
 800ac2a:	621a      	str	r2, [r3, #32]
}
 800ac2c:	46c0      	nop			; (mov r8, r8)
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	b006      	add	sp, #24
 800ac32:	bd80      	pop	{r7, pc}
 800ac34:	fffffeff 	.word	0xfffffeff
 800ac38:	fffeff8f 	.word	0xfffeff8f
 800ac3c:	fffffdff 	.word	0xfffffdff
 800ac40:	40012c00 	.word	0x40012c00
 800ac44:	fffff7ff 	.word	0xfffff7ff
 800ac48:	fffffbff 	.word	0xfffffbff
 800ac4c:	40014000 	.word	0x40014000
 800ac50:	40014400 	.word	0x40014400
 800ac54:	40014800 	.word	0x40014800
 800ac58:	ffffefff 	.word	0xffffefff
 800ac5c:	ffffdfff 	.word	0xffffdfff

0800ac60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b086      	sub	sp, #24
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a1b      	ldr	r3, [r3, #32]
 800ac6e:	4a28      	ldr	r2, [pc, #160]	; (800ad10 <TIM_OC4_SetConfig+0xb0>)
 800ac70:	401a      	ands	r2, r3
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6a1b      	ldr	r3, [r3, #32]
 800ac7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	685b      	ldr	r3, [r3, #4]
 800ac80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	69db      	ldr	r3, [r3, #28]
 800ac86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	4a22      	ldr	r2, [pc, #136]	; (800ad14 <TIM_OC4_SetConfig+0xb4>)
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	4a21      	ldr	r2, [pc, #132]	; (800ad18 <TIM_OC4_SetConfig+0xb8>)
 800ac94:	4013      	ands	r3, r2
 800ac96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	021b      	lsls	r3, r3, #8
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	4313      	orrs	r3, r2
 800aca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	4a1d      	ldr	r2, [pc, #116]	; (800ad1c <TIM_OC4_SetConfig+0xbc>)
 800aca8:	4013      	ands	r3, r2
 800acaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	689b      	ldr	r3, [r3, #8]
 800acb0:	031b      	lsls	r3, r3, #12
 800acb2:	693a      	ldr	r2, [r7, #16]
 800acb4:	4313      	orrs	r3, r2
 800acb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	4a19      	ldr	r2, [pc, #100]	; (800ad20 <TIM_OC4_SetConfig+0xc0>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d00b      	beq.n	800acd8 <TIM_OC4_SetConfig+0x78>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	4a18      	ldr	r2, [pc, #96]	; (800ad24 <TIM_OC4_SetConfig+0xc4>)
 800acc4:	4293      	cmp	r3, r2
 800acc6:	d007      	beq.n	800acd8 <TIM_OC4_SetConfig+0x78>
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	4a17      	ldr	r2, [pc, #92]	; (800ad28 <TIM_OC4_SetConfig+0xc8>)
 800accc:	4293      	cmp	r3, r2
 800acce:	d003      	beq.n	800acd8 <TIM_OC4_SetConfig+0x78>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	4a16      	ldr	r2, [pc, #88]	; (800ad2c <TIM_OC4_SetConfig+0xcc>)
 800acd4:	4293      	cmp	r3, r2
 800acd6:	d109      	bne.n	800acec <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	4a15      	ldr	r2, [pc, #84]	; (800ad30 <TIM_OC4_SetConfig+0xd0>)
 800acdc:	4013      	ands	r3, r2
 800acde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	695b      	ldr	r3, [r3, #20]
 800ace4:	019b      	lsls	r3, r3, #6
 800ace6:	697a      	ldr	r2, [r7, #20]
 800ace8:	4313      	orrs	r3, r2
 800acea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	697a      	ldr	r2, [r7, #20]
 800acf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	68fa      	ldr	r2, [r7, #12]
 800acf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	685a      	ldr	r2, [r3, #4]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	693a      	ldr	r2, [r7, #16]
 800ad04:	621a      	str	r2, [r3, #32]
}
 800ad06:	46c0      	nop			; (mov r8, r8)
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	b006      	add	sp, #24
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	46c0      	nop			; (mov r8, r8)
 800ad10:	ffffefff 	.word	0xffffefff
 800ad14:	feff8fff 	.word	0xfeff8fff
 800ad18:	fffffcff 	.word	0xfffffcff
 800ad1c:	ffffdfff 	.word	0xffffdfff
 800ad20:	40012c00 	.word	0x40012c00
 800ad24:	40014000 	.word	0x40014000
 800ad28:	40014400 	.word	0x40014400
 800ad2c:	40014800 	.word	0x40014800
 800ad30:	ffffbfff 	.word	0xffffbfff

0800ad34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b086      	sub	sp, #24
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
 800ad3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6a1b      	ldr	r3, [r3, #32]
 800ad42:	4a25      	ldr	r2, [pc, #148]	; (800add8 <TIM_OC5_SetConfig+0xa4>)
 800ad44:	401a      	ands	r2, r3
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6a1b      	ldr	r3, [r3, #32]
 800ad4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	685b      	ldr	r3, [r3, #4]
 800ad54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	4a1f      	ldr	r2, [pc, #124]	; (800addc <TIM_OC5_SetConfig+0xa8>)
 800ad60:	4013      	ands	r3, r2
 800ad62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	4a1b      	ldr	r2, [pc, #108]	; (800ade0 <TIM_OC5_SetConfig+0xac>)
 800ad72:	4013      	ands	r3, r2
 800ad74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	689b      	ldr	r3, [r3, #8]
 800ad7a:	041b      	lsls	r3, r3, #16
 800ad7c:	693a      	ldr	r2, [r7, #16]
 800ad7e:	4313      	orrs	r3, r2
 800ad80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a17      	ldr	r2, [pc, #92]	; (800ade4 <TIM_OC5_SetConfig+0xb0>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d00b      	beq.n	800ada2 <TIM_OC5_SetConfig+0x6e>
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4a16      	ldr	r2, [pc, #88]	; (800ade8 <TIM_OC5_SetConfig+0xb4>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d007      	beq.n	800ada2 <TIM_OC5_SetConfig+0x6e>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	4a15      	ldr	r2, [pc, #84]	; (800adec <TIM_OC5_SetConfig+0xb8>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d003      	beq.n	800ada2 <TIM_OC5_SetConfig+0x6e>
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	4a14      	ldr	r2, [pc, #80]	; (800adf0 <TIM_OC5_SetConfig+0xbc>)
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d109      	bne.n	800adb6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	4a0c      	ldr	r2, [pc, #48]	; (800add8 <TIM_OC5_SetConfig+0xa4>)
 800ada6:	4013      	ands	r3, r2
 800ada8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	695b      	ldr	r3, [r3, #20]
 800adae:	021b      	lsls	r3, r3, #8
 800adb0:	697a      	ldr	r2, [r7, #20]
 800adb2:	4313      	orrs	r3, r2
 800adb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	697a      	ldr	r2, [r7, #20]
 800adba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	68fa      	ldr	r2, [r7, #12]
 800adc0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800adc2:	683b      	ldr	r3, [r7, #0]
 800adc4:	685a      	ldr	r2, [r3, #4]
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	693a      	ldr	r2, [r7, #16]
 800adce:	621a      	str	r2, [r3, #32]
}
 800add0:	46c0      	nop			; (mov r8, r8)
 800add2:	46bd      	mov	sp, r7
 800add4:	b006      	add	sp, #24
 800add6:	bd80      	pop	{r7, pc}
 800add8:	fffeffff 	.word	0xfffeffff
 800addc:	fffeff8f 	.word	0xfffeff8f
 800ade0:	fffdffff 	.word	0xfffdffff
 800ade4:	40012c00 	.word	0x40012c00
 800ade8:	40014000 	.word	0x40014000
 800adec:	40014400 	.word	0x40014400
 800adf0:	40014800 	.word	0x40014800

0800adf4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b086      	sub	sp, #24
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6a1b      	ldr	r3, [r3, #32]
 800ae02:	4a26      	ldr	r2, [pc, #152]	; (800ae9c <TIM_OC6_SetConfig+0xa8>)
 800ae04:	401a      	ands	r2, r3
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6a1b      	ldr	r3, [r3, #32]
 800ae0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	4a20      	ldr	r2, [pc, #128]	; (800aea0 <TIM_OC6_SetConfig+0xac>)
 800ae20:	4013      	ands	r3, r2
 800ae22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	021b      	lsls	r3, r3, #8
 800ae2a:	68fa      	ldr	r2, [r7, #12]
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ae30:	693b      	ldr	r3, [r7, #16]
 800ae32:	4a1c      	ldr	r2, [pc, #112]	; (800aea4 <TIM_OC6_SetConfig+0xb0>)
 800ae34:	4013      	ands	r3, r2
 800ae36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	689b      	ldr	r3, [r3, #8]
 800ae3c:	051b      	lsls	r3, r3, #20
 800ae3e:	693a      	ldr	r2, [r7, #16]
 800ae40:	4313      	orrs	r3, r2
 800ae42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	4a18      	ldr	r2, [pc, #96]	; (800aea8 <TIM_OC6_SetConfig+0xb4>)
 800ae48:	4293      	cmp	r3, r2
 800ae4a:	d00b      	beq.n	800ae64 <TIM_OC6_SetConfig+0x70>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	4a17      	ldr	r2, [pc, #92]	; (800aeac <TIM_OC6_SetConfig+0xb8>)
 800ae50:	4293      	cmp	r3, r2
 800ae52:	d007      	beq.n	800ae64 <TIM_OC6_SetConfig+0x70>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	4a16      	ldr	r2, [pc, #88]	; (800aeb0 <TIM_OC6_SetConfig+0xbc>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d003      	beq.n	800ae64 <TIM_OC6_SetConfig+0x70>
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	4a15      	ldr	r2, [pc, #84]	; (800aeb4 <TIM_OC6_SetConfig+0xc0>)
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d109      	bne.n	800ae78 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	4a14      	ldr	r2, [pc, #80]	; (800aeb8 <TIM_OC6_SetConfig+0xc4>)
 800ae68:	4013      	ands	r3, r2
 800ae6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	695b      	ldr	r3, [r3, #20]
 800ae70:	029b      	lsls	r3, r3, #10
 800ae72:	697a      	ldr	r2, [r7, #20]
 800ae74:	4313      	orrs	r3, r2
 800ae76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	697a      	ldr	r2, [r7, #20]
 800ae7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	68fa      	ldr	r2, [r7, #12]
 800ae82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	685a      	ldr	r2, [r3, #4]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	693a      	ldr	r2, [r7, #16]
 800ae90:	621a      	str	r2, [r3, #32]
}
 800ae92:	46c0      	nop			; (mov r8, r8)
 800ae94:	46bd      	mov	sp, r7
 800ae96:	b006      	add	sp, #24
 800ae98:	bd80      	pop	{r7, pc}
 800ae9a:	46c0      	nop			; (mov r8, r8)
 800ae9c:	ffefffff 	.word	0xffefffff
 800aea0:	feff8fff 	.word	0xfeff8fff
 800aea4:	ffdfffff 	.word	0xffdfffff
 800aea8:	40012c00 	.word	0x40012c00
 800aeac:	40014000 	.word	0x40014000
 800aeb0:	40014400 	.word	0x40014400
 800aeb4:	40014800 	.word	0x40014800
 800aeb8:	fffbffff 	.word	0xfffbffff

0800aebc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b086      	sub	sp, #24
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	60f8      	str	r0, [r7, #12]
 800aec4:	60b9      	str	r1, [r7, #8]
 800aec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	6a1b      	ldr	r3, [r3, #32]
 800aecc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	6a1b      	ldr	r3, [r3, #32]
 800aed2:	2201      	movs	r2, #1
 800aed4:	4393      	bics	r3, r2
 800aed6:	001a      	movs	r2, r3
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	699b      	ldr	r3, [r3, #24]
 800aee0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	22f0      	movs	r2, #240	; 0xf0
 800aee6:	4393      	bics	r3, r2
 800aee8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	011b      	lsls	r3, r3, #4
 800aeee:	693a      	ldr	r2, [r7, #16]
 800aef0:	4313      	orrs	r3, r2
 800aef2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aef4:	697b      	ldr	r3, [r7, #20]
 800aef6:	220a      	movs	r2, #10
 800aef8:	4393      	bics	r3, r2
 800aefa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800aefc:	697a      	ldr	r2, [r7, #20]
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	4313      	orrs	r3, r2
 800af02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	693a      	ldr	r2, [r7, #16]
 800af08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	697a      	ldr	r2, [r7, #20]
 800af0e:	621a      	str	r2, [r3, #32]
}
 800af10:	46c0      	nop			; (mov r8, r8)
 800af12:	46bd      	mov	sp, r7
 800af14:	b006      	add	sp, #24
 800af16:	bd80      	pop	{r7, pc}

0800af18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b086      	sub	sp, #24
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	6a1b      	ldr	r3, [r3, #32]
 800af28:	2210      	movs	r2, #16
 800af2a:	4393      	bics	r3, r2
 800af2c:	001a      	movs	r2, r3
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	699b      	ldr	r3, [r3, #24]
 800af36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	6a1b      	ldr	r3, [r3, #32]
 800af3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	4a0d      	ldr	r2, [pc, #52]	; (800af78 <TIM_TI2_ConfigInputStage+0x60>)
 800af42:	4013      	ands	r3, r2
 800af44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	031b      	lsls	r3, r3, #12
 800af4a:	697a      	ldr	r2, [r7, #20]
 800af4c:	4313      	orrs	r3, r2
 800af4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800af50:	693b      	ldr	r3, [r7, #16]
 800af52:	22a0      	movs	r2, #160	; 0xa0
 800af54:	4393      	bics	r3, r2
 800af56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	011b      	lsls	r3, r3, #4
 800af5c:	693a      	ldr	r2, [r7, #16]
 800af5e:	4313      	orrs	r3, r2
 800af60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	697a      	ldr	r2, [r7, #20]
 800af66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	693a      	ldr	r2, [r7, #16]
 800af6c:	621a      	str	r2, [r3, #32]
}
 800af6e:	46c0      	nop			; (mov r8, r8)
 800af70:	46bd      	mov	sp, r7
 800af72:	b006      	add	sp, #24
 800af74:	bd80      	pop	{r7, pc}
 800af76:	46c0      	nop			; (mov r8, r8)
 800af78:	ffff0fff 	.word	0xffff0fff

0800af7c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b084      	sub	sp, #16
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
 800af84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	689b      	ldr	r3, [r3, #8]
 800af8a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	4a08      	ldr	r2, [pc, #32]	; (800afb0 <TIM_ITRx_SetConfig+0x34>)
 800af90:	4013      	ands	r3, r2
 800af92:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800af94:	683a      	ldr	r2, [r7, #0]
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	4313      	orrs	r3, r2
 800af9a:	2207      	movs	r2, #7
 800af9c:	4313      	orrs	r3, r2
 800af9e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	68fa      	ldr	r2, [r7, #12]
 800afa4:	609a      	str	r2, [r3, #8]
}
 800afa6:	46c0      	nop			; (mov r8, r8)
 800afa8:	46bd      	mov	sp, r7
 800afaa:	b004      	add	sp, #16
 800afac:	bd80      	pop	{r7, pc}
 800afae:	46c0      	nop			; (mov r8, r8)
 800afb0:	ffcfff8f 	.word	0xffcfff8f

0800afb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b086      	sub	sp, #24
 800afb8:	af00      	add	r7, sp, #0
 800afba:	60f8      	str	r0, [r7, #12]
 800afbc:	60b9      	str	r1, [r7, #8]
 800afbe:	607a      	str	r2, [r7, #4]
 800afc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	689b      	ldr	r3, [r3, #8]
 800afc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	4a09      	ldr	r2, [pc, #36]	; (800aff0 <TIM_ETR_SetConfig+0x3c>)
 800afcc:	4013      	ands	r3, r2
 800afce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	021a      	lsls	r2, r3, #8
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	431a      	orrs	r2, r3
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	4313      	orrs	r3, r2
 800afdc:	697a      	ldr	r2, [r7, #20]
 800afde:	4313      	orrs	r3, r2
 800afe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	697a      	ldr	r2, [r7, #20]
 800afe6:	609a      	str	r2, [r3, #8]
}
 800afe8:	46c0      	nop			; (mov r8, r8)
 800afea:	46bd      	mov	sp, r7
 800afec:	b006      	add	sp, #24
 800afee:	bd80      	pop	{r7, pc}
 800aff0:	ffff00ff 	.word	0xffff00ff

0800aff4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b086      	sub	sp, #24
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	221f      	movs	r2, #31
 800b004:	4013      	ands	r3, r2
 800b006:	2201      	movs	r2, #1
 800b008:	409a      	lsls	r2, r3
 800b00a:	0013      	movs	r3, r2
 800b00c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	6a1b      	ldr	r3, [r3, #32]
 800b012:	697a      	ldr	r2, [r7, #20]
 800b014:	43d2      	mvns	r2, r2
 800b016:	401a      	ands	r2, r3
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	6a1a      	ldr	r2, [r3, #32]
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	211f      	movs	r1, #31
 800b024:	400b      	ands	r3, r1
 800b026:	6879      	ldr	r1, [r7, #4]
 800b028:	4099      	lsls	r1, r3
 800b02a:	000b      	movs	r3, r1
 800b02c:	431a      	orrs	r2, r3
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	621a      	str	r2, [r3, #32]
}
 800b032:	46c0      	nop			; (mov r8, r8)
 800b034:	46bd      	mov	sp, r7
 800b036:	b006      	add	sp, #24
 800b038:	bd80      	pop	{r7, pc}
	...

0800b03c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b084      	sub	sp, #16
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
 800b044:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	223c      	movs	r2, #60	; 0x3c
 800b04a:	5c9b      	ldrb	r3, [r3, r2]
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d101      	bne.n	800b054 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b050:	2302      	movs	r3, #2
 800b052:	e055      	b.n	800b100 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	223c      	movs	r2, #60	; 0x3c
 800b058:	2101      	movs	r1, #1
 800b05a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	223d      	movs	r2, #61	; 0x3d
 800b060:	2102      	movs	r1, #2
 800b062:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	689b      	ldr	r3, [r3, #8]
 800b072:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4a23      	ldr	r2, [pc, #140]	; (800b108 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d108      	bne.n	800b090 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	4a22      	ldr	r2, [pc, #136]	; (800b10c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b082:	4013      	ands	r3, r2
 800b084:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	685b      	ldr	r3, [r3, #4]
 800b08a:	68fa      	ldr	r2, [r7, #12]
 800b08c:	4313      	orrs	r3, r2
 800b08e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	2270      	movs	r2, #112	; 0x70
 800b094:	4393      	bics	r3, r2
 800b096:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	68fa      	ldr	r2, [r7, #12]
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	68fa      	ldr	r2, [r7, #12]
 800b0a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a16      	ldr	r2, [pc, #88]	; (800b108 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	d00f      	beq.n	800b0d4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	2380      	movs	r3, #128	; 0x80
 800b0ba:	05db      	lsls	r3, r3, #23
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d009      	beq.n	800b0d4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	4a12      	ldr	r2, [pc, #72]	; (800b110 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d004      	beq.n	800b0d4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a11      	ldr	r2, [pc, #68]	; (800b114 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d10c      	bne.n	800b0ee <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	2280      	movs	r2, #128	; 0x80
 800b0d8:	4393      	bics	r3, r2
 800b0da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	689b      	ldr	r3, [r3, #8]
 800b0e0:	68ba      	ldr	r2, [r7, #8]
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	68ba      	ldr	r2, [r7, #8]
 800b0ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	223d      	movs	r2, #61	; 0x3d
 800b0f2:	2101      	movs	r1, #1
 800b0f4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	223c      	movs	r2, #60	; 0x3c
 800b0fa:	2100      	movs	r1, #0
 800b0fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b0fe:	2300      	movs	r3, #0
}
 800b100:	0018      	movs	r0, r3
 800b102:	46bd      	mov	sp, r7
 800b104:	b004      	add	sp, #16
 800b106:	bd80      	pop	{r7, pc}
 800b108:	40012c00 	.word	0x40012c00
 800b10c:	ff0fffff 	.word	0xff0fffff
 800b110:	40000400 	.word	0x40000400
 800b114:	40014000 	.word	0x40014000

0800b118 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b084      	sub	sp, #16
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b122:	2300      	movs	r3, #0
 800b124:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	223c      	movs	r2, #60	; 0x3c
 800b12a:	5c9b      	ldrb	r3, [r3, r2]
 800b12c:	2b01      	cmp	r3, #1
 800b12e:	d101      	bne.n	800b134 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b130:	2302      	movs	r3, #2
 800b132:	e079      	b.n	800b228 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	223c      	movs	r2, #60	; 0x3c
 800b138:	2101      	movs	r1, #1
 800b13a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	22ff      	movs	r2, #255	; 0xff
 800b140:	4393      	bics	r3, r2
 800b142:	001a      	movs	r2, r3
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	68db      	ldr	r3, [r3, #12]
 800b148:	4313      	orrs	r3, r2
 800b14a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	4a38      	ldr	r2, [pc, #224]	; (800b230 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800b150:	401a      	ands	r2, r3
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	689b      	ldr	r3, [r3, #8]
 800b156:	4313      	orrs	r3, r2
 800b158:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	4a35      	ldr	r2, [pc, #212]	; (800b234 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b15e:	401a      	ands	r2, r3
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	685b      	ldr	r3, [r3, #4]
 800b164:	4313      	orrs	r3, r2
 800b166:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	4a33      	ldr	r2, [pc, #204]	; (800b238 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b16c:	401a      	ands	r2, r3
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	4313      	orrs	r3, r2
 800b174:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	4a30      	ldr	r2, [pc, #192]	; (800b23c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b17a:	401a      	ands	r2, r3
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	691b      	ldr	r3, [r3, #16]
 800b180:	4313      	orrs	r3, r2
 800b182:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	4a2e      	ldr	r2, [pc, #184]	; (800b240 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b188:	401a      	ands	r2, r3
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	695b      	ldr	r3, [r3, #20]
 800b18e:	4313      	orrs	r3, r2
 800b190:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	4a2b      	ldr	r2, [pc, #172]	; (800b244 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b196:	401a      	ands	r2, r3
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b19c:	4313      	orrs	r3, r2
 800b19e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	4a29      	ldr	r2, [pc, #164]	; (800b248 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b1a4:	401a      	ands	r2, r3
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	699b      	ldr	r3, [r3, #24]
 800b1aa:	041b      	lsls	r3, r3, #16
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	4a25      	ldr	r2, [pc, #148]	; (800b24c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d106      	bne.n	800b1c8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	4a24      	ldr	r2, [pc, #144]	; (800b250 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b1be:	401a      	ands	r2, r3
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	69db      	ldr	r3, [r3, #28]
 800b1c4:	4313      	orrs	r3, r2
 800b1c6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	4a1f      	ldr	r2, [pc, #124]	; (800b24c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d121      	bne.n	800b216 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	4a1f      	ldr	r2, [pc, #124]	; (800b254 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b1d6:	401a      	ands	r2, r3
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1dc:	051b      	lsls	r3, r3, #20
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	4a1c      	ldr	r2, [pc, #112]	; (800b258 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800b1e6:	401a      	ands	r2, r3
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	6a1b      	ldr	r3, [r3, #32]
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	4a1a      	ldr	r2, [pc, #104]	; (800b25c <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800b1f4:	401a      	ands	r2, r3
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4a12      	ldr	r2, [pc, #72]	; (800b24c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d106      	bne.n	800b216 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	4a15      	ldr	r2, [pc, #84]	; (800b260 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800b20c:	401a      	ands	r2, r3
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b212:	4313      	orrs	r3, r2
 800b214:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	68fa      	ldr	r2, [r7, #12]
 800b21c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	223c      	movs	r2, #60	; 0x3c
 800b222:	2100      	movs	r1, #0
 800b224:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b226:	2300      	movs	r3, #0
}
 800b228:	0018      	movs	r0, r3
 800b22a:	46bd      	mov	sp, r7
 800b22c:	b004      	add	sp, #16
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	fffffcff 	.word	0xfffffcff
 800b234:	fffffbff 	.word	0xfffffbff
 800b238:	fffff7ff 	.word	0xfffff7ff
 800b23c:	ffffefff 	.word	0xffffefff
 800b240:	ffffdfff 	.word	0xffffdfff
 800b244:	ffffbfff 	.word	0xffffbfff
 800b248:	fff0ffff 	.word	0xfff0ffff
 800b24c:	40012c00 	.word	0x40012c00
 800b250:	efffffff 	.word	0xefffffff
 800b254:	ff0fffff 	.word	0xff0fffff
 800b258:	feffffff 	.word	0xfeffffff
 800b25c:	fdffffff 	.word	0xfdffffff
 800b260:	dfffffff 	.word	0xdfffffff

0800b264 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800b264:	b580      	push	{r7, lr}
 800b266:	b08a      	sub	sp, #40	; 0x28
 800b268:	af00      	add	r7, sp, #0
 800b26a:	60f8      	str	r0, [r7, #12]
 800b26c:	60b9      	str	r1, [r7, #8]
 800b26e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b270:	2327      	movs	r3, #39	; 0x27
 800b272:	18fb      	adds	r3, r7, r3
 800b274:	2200      	movs	r2, #0
 800b276:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	223c      	movs	r2, #60	; 0x3c
 800b27c:	5c9b      	ldrb	r3, [r3, r2]
 800b27e:	2b01      	cmp	r3, #1
 800b280:	d101      	bne.n	800b286 <HAL_TIMEx_ConfigBreakInput+0x22>
 800b282:	2302      	movs	r3, #2
 800b284:	e095      	b.n	800b3b2 <HAL_TIMEx_ConfigBreakInput+0x14e>
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	223c      	movs	r2, #60	; 0x3c
 800b28a:	2101      	movs	r1, #1
 800b28c:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	2b04      	cmp	r3, #4
 800b294:	d019      	beq.n	800b2ca <HAL_TIMEx_ConfigBreakInput+0x66>
 800b296:	d822      	bhi.n	800b2de <HAL_TIMEx_ConfigBreakInput+0x7a>
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d002      	beq.n	800b2a2 <HAL_TIMEx_ConfigBreakInput+0x3e>
 800b29c:	2b02      	cmp	r3, #2
 800b29e:	d00a      	beq.n	800b2b6 <HAL_TIMEx_ConfigBreakInput+0x52>
 800b2a0:	e01d      	b.n	800b2de <HAL_TIMEx_ConfigBreakInput+0x7a>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800b2aa:	2380      	movs	r3, #128	; 0x80
 800b2ac:	009b      	lsls	r3, r3, #2
 800b2ae:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 800b2b0:	2309      	movs	r3, #9
 800b2b2:	617b      	str	r3, [r7, #20]
      break;
 800b2b4:	e01c      	b.n	800b2f0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 800b2b6:	2302      	movs	r3, #2
 800b2b8:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 800b2be:	2380      	movs	r3, #128	; 0x80
 800b2c0:	00db      	lsls	r3, r3, #3
 800b2c2:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 800b2c4:	230a      	movs	r3, #10
 800b2c6:	617b      	str	r3, [r7, #20]
      break;
 800b2c8:	e012      	b.n	800b2f0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 800b2ca:	2304      	movs	r3, #4
 800b2cc:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 800b2ce:	2302      	movs	r3, #2
 800b2d0:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 800b2d2:	2380      	movs	r3, #128	; 0x80
 800b2d4:	011b      	lsls	r3, r3, #4
 800b2d6:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 800b2d8:	230b      	movs	r3, #11
 800b2da:	617b      	str	r3, [r7, #20]
      break;
 800b2dc:	e008      	b.n	800b2f0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	617b      	str	r3, [r7, #20]
      break;
 800b2ee:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d003      	beq.n	800b2fe <HAL_TIMEx_ConfigBreakInput+0x9a>
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	2b02      	cmp	r3, #2
 800b2fa:	d027      	beq.n	800b34c <HAL_TIMEx_ConfigBreakInput+0xe8>
 800b2fc:	e04d      	b.n	800b39a <HAL_TIMEx_ConfigBreakInput+0x136>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b304:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b306:	6a3b      	ldr	r3, [r7, #32]
 800b308:	43da      	mvns	r2, r3
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	4013      	ands	r3, r2
 800b30e:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	685a      	ldr	r2, [r3, #4]
 800b314:	69bb      	ldr	r3, [r7, #24]
 800b316:	409a      	lsls	r2, r3
 800b318:	0013      	movs	r3, r2
 800b31a:	6a3a      	ldr	r2, [r7, #32]
 800b31c:	4013      	ands	r3, r2
 800b31e:	693a      	ldr	r2, [r7, #16]
 800b320:	4313      	orrs	r3, r2
 800b322:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b324:	69fb      	ldr	r3, [r7, #28]
 800b326:	43da      	mvns	r2, r3
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	4013      	ands	r3, r2
 800b32c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	689a      	ldr	r2, [r3, #8]
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	409a      	lsls	r2, r3
 800b336:	0013      	movs	r3, r2
 800b338:	69fa      	ldr	r2, [r7, #28]
 800b33a:	4013      	ands	r3, r2
 800b33c:	693a      	ldr	r2, [r7, #16]
 800b33e:	4313      	orrs	r3, r2
 800b340:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	693a      	ldr	r2, [r7, #16]
 800b348:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800b34a:	e02b      	b.n	800b3a4 <HAL_TIMEx_ConfigBreakInput+0x140>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b352:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b354:	6a3b      	ldr	r3, [r7, #32]
 800b356:	43da      	mvns	r2, r3
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	4013      	ands	r3, r2
 800b35c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	685a      	ldr	r2, [r3, #4]
 800b362:	69bb      	ldr	r3, [r7, #24]
 800b364:	409a      	lsls	r2, r3
 800b366:	0013      	movs	r3, r2
 800b368:	6a3a      	ldr	r2, [r7, #32]
 800b36a:	4013      	ands	r3, r2
 800b36c:	693a      	ldr	r2, [r7, #16]
 800b36e:	4313      	orrs	r3, r2
 800b370:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b372:	69fb      	ldr	r3, [r7, #28]
 800b374:	43da      	mvns	r2, r3
 800b376:	693b      	ldr	r3, [r7, #16]
 800b378:	4013      	ands	r3, r2
 800b37a:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	689a      	ldr	r2, [r3, #8]
 800b380:	697b      	ldr	r3, [r7, #20]
 800b382:	409a      	lsls	r2, r3
 800b384:	0013      	movs	r3, r2
 800b386:	69fa      	ldr	r2, [r7, #28]
 800b388:	4013      	ands	r3, r2
 800b38a:	693a      	ldr	r2, [r7, #16]
 800b38c:	4313      	orrs	r3, r2
 800b38e:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	693a      	ldr	r2, [r7, #16]
 800b396:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800b398:	e004      	b.n	800b3a4 <HAL_TIMEx_ConfigBreakInput+0x140>
    }
    default:
      status = HAL_ERROR;
 800b39a:	2327      	movs	r3, #39	; 0x27
 800b39c:	18fb      	adds	r3, r7, r3
 800b39e:	2201      	movs	r2, #1
 800b3a0:	701a      	strb	r2, [r3, #0]
      break;
 800b3a2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	223c      	movs	r2, #60	; 0x3c
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	5499      	strb	r1, [r3, r2]

  return status;
 800b3ac:	2327      	movs	r3, #39	; 0x27
 800b3ae:	18fb      	adds	r3, r7, r3
 800b3b0:	781b      	ldrb	r3, [r3, #0]
}
 800b3b2:	0018      	movs	r0, r3
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	b00a      	add	sp, #40	; 0x28
 800b3b8:	bd80      	pop	{r7, pc}
	...

0800b3bc <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b082      	sub	sp, #8
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d101      	bne.n	800b3ce <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	e03f      	b.n	800b44e <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2259      	movs	r2, #89	; 0x59
 800b3d2:	5c9b      	ldrb	r3, [r3, r2]
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d107      	bne.n	800b3ea <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	2258      	movs	r2, #88	; 0x58
 800b3de:	2100      	movs	r1, #0
 800b3e0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	0018      	movs	r0, r3
 800b3e6:	f7f9 fc79 	bl	8004cdc <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	2259      	movs	r2, #89	; 0x59
 800b3ee:	2102      	movs	r1, #2
 800b3f0:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	681a      	ldr	r2, [r3, #0]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	2101      	movs	r1, #1
 800b3fe:	438a      	bics	r2, r1
 800b400:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	0018      	movs	r0, r3
 800b406:	f000 fae3 	bl	800b9d0 <USART_SetConfig>
 800b40a:	0003      	movs	r3, r0
 800b40c:	2b01      	cmp	r3, #1
 800b40e:	d101      	bne.n	800b414 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 800b410:	2301      	movs	r3, #1
 800b412:	e01c      	b.n	800b44e <HAL_USART_Init+0x92>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	685a      	ldr	r2, [r3, #4]
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	490e      	ldr	r1, [pc, #56]	; (800b458 <HAL_USART_Init+0x9c>)
 800b420:	400a      	ands	r2, r1
 800b422:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	689a      	ldr	r2, [r3, #8]
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	212a      	movs	r1, #42	; 0x2a
 800b430:	438a      	bics	r2, r1
 800b432:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	681a      	ldr	r2, [r3, #0]
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	2101      	movs	r1, #1
 800b440:	430a      	orrs	r2, r1
 800b442:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	0018      	movs	r0, r3
 800b448:	f000 fd5e 	bl	800bf08 <USART_CheckIdleState>
 800b44c:	0003      	movs	r3, r0
}
 800b44e:	0018      	movs	r0, r3
 800b450:	46bd      	mov	sp, r7
 800b452:	b002      	add	sp, #8
 800b454:	bd80      	pop	{r7, pc}
 800b456:	46c0      	nop			; (mov r8, r8)
 800b458:	ffffbfff 	.word	0xffffbfff

0800b45c <HAL_USART_Transmit>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size,
                                     uint32_t Timeout)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b08a      	sub	sp, #40	; 0x28
 800b460:	af02      	add	r7, sp, #8
 800b462:	60f8      	str	r0, [r7, #12]
 800b464:	60b9      	str	r1, [r7, #8]
 800b466:	603b      	str	r3, [r7, #0]
 800b468:	1dbb      	adds	r3, r7, #6
 800b46a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2259      	movs	r2, #89	; 0x59
 800b470:	5c9b      	ldrb	r3, [r3, r2]
 800b472:	b2db      	uxtb	r3, r3
 800b474:	2b01      	cmp	r3, #1
 800b476:	d000      	beq.n	800b47a <HAL_USART_Transmit+0x1e>
 800b478:	e0a9      	b.n	800b5ce <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d003      	beq.n	800b488 <HAL_USART_Transmit+0x2c>
 800b480:	1dbb      	adds	r3, r7, #6
 800b482:	881b      	ldrh	r3, [r3, #0]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d101      	bne.n	800b48c <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b488:	2301      	movs	r3, #1
 800b48a:	e0a1      	b.n	800b5d0 <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	689a      	ldr	r2, [r3, #8]
 800b490:	2380      	movs	r3, #128	; 0x80
 800b492:	015b      	lsls	r3, r3, #5
 800b494:	429a      	cmp	r2, r3
 800b496:	d109      	bne.n	800b4ac <HAL_USART_Transmit+0x50>
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	691b      	ldr	r3, [r3, #16]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d105      	bne.n	800b4ac <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	4013      	ands	r3, r2
 800b4a6:	d001      	beq.n	800b4ac <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 800b4a8:	2301      	movs	r3, #1
 800b4aa:	e091      	b.n	800b5d0 <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	2258      	movs	r2, #88	; 0x58
 800b4b0:	5c9b      	ldrb	r3, [r3, r2]
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d101      	bne.n	800b4ba <HAL_USART_Transmit+0x5e>
 800b4b6:	2302      	movs	r3, #2
 800b4b8:	e08a      	b.n	800b5d0 <HAL_USART_Transmit+0x174>
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2258      	movs	r2, #88	; 0x58
 800b4be:	2101      	movs	r1, #1
 800b4c0:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2259      	movs	r2, #89	; 0x59
 800b4cc:	2112      	movs	r1, #18
 800b4ce:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b4d0:	f7f9 fe2c 	bl	800512c <HAL_GetTick>
 800b4d4:	0003      	movs	r3, r0
 800b4d6:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	1dba      	adds	r2, r7, #6
 800b4dc:	8812      	ldrh	r2, [r2, #0]
 800b4de:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	1dba      	adds	r2, r7, #6
 800b4e4:	8812      	ldrh	r2, [r2, #0]
 800b4e6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	689a      	ldr	r2, [r3, #8]
 800b4ec:	2380      	movs	r3, #128	; 0x80
 800b4ee:	015b      	lsls	r3, r3, #5
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d108      	bne.n	800b506 <HAL_USART_Transmit+0xaa>
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	691b      	ldr	r3, [r3, #16]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d104      	bne.n	800b506 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	61bb      	str	r3, [r7, #24]
 800b504:	e003      	b.n	800b50e <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 800b50a:	2300      	movs	r3, #0
 800b50c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800b50e:	e02a      	b.n	800b566 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b510:	697a      	ldr	r2, [r7, #20]
 800b512:	68f8      	ldr	r0, [r7, #12]
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	9300      	str	r3, [sp, #0]
 800b518:	0013      	movs	r3, r2
 800b51a:	2200      	movs	r2, #0
 800b51c:	2180      	movs	r1, #128	; 0x80
 800b51e:	f000 fa22 	bl	800b966 <USART_WaitOnFlagUntilTimeout>
 800b522:	1e03      	subs	r3, r0, #0
 800b524:	d001      	beq.n	800b52a <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800b526:	2303      	movs	r3, #3
 800b528:	e052      	b.n	800b5d0 <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 800b52a:	69fb      	ldr	r3, [r7, #28]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d10b      	bne.n	800b548 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800b530:	69bb      	ldr	r3, [r7, #24]
 800b532:	881b      	ldrh	r3, [r3, #0]
 800b534:	001a      	movs	r2, r3
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	05d2      	lsls	r2, r2, #23
 800b53c:	0dd2      	lsrs	r2, r2, #23
 800b53e:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 800b540:	69bb      	ldr	r3, [r7, #24]
 800b542:	3302      	adds	r3, #2
 800b544:	61bb      	str	r3, [r7, #24]
 800b546:	e007      	b.n	800b558 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800b548:	69fb      	ldr	r3, [r7, #28]
 800b54a:	781a      	ldrb	r2, [r3, #0]
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 800b552:	69fb      	ldr	r3, [r7, #28]
 800b554:	3301      	adds	r3, #1
 800b556:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b55c:	b29b      	uxth	r3, r3
 800b55e:	3b01      	subs	r3, #1
 800b560:	b29a      	uxth	r2, r3
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b56a:	b29b      	uxth	r3, r3
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d1cf      	bne.n	800b510 <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b570:	697a      	ldr	r2, [r7, #20]
 800b572:	68f8      	ldr	r0, [r7, #12]
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	9300      	str	r3, [sp, #0]
 800b578:	0013      	movs	r3, r2
 800b57a:	2200      	movs	r2, #0
 800b57c:	2140      	movs	r1, #64	; 0x40
 800b57e:	f000 f9f2 	bl	800b966 <USART_WaitOnFlagUntilTimeout>
 800b582:	1e03      	subs	r3, r0, #0
 800b584:	d001      	beq.n	800b58a <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 800b586:	2303      	movs	r3, #3
 800b588:	e022      	b.n	800b5d0 <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	2240      	movs	r2, #64	; 0x40
 800b590:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	2208      	movs	r2, #8
 800b598:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	699a      	ldr	r2, [r3, #24]
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	2108      	movs	r1, #8
 800b5a6:	430a      	orrs	r2, r1
 800b5a8:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	699a      	ldr	r2, [r3, #24]
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	2110      	movs	r1, #16
 800b5b6:	430a      	orrs	r2, r1
 800b5b8:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	2259      	movs	r2, #89	; 0x59
 800b5be:	2101      	movs	r1, #1
 800b5c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	2258      	movs	r2, #88	; 0x58
 800b5c6:	2100      	movs	r1, #0
 800b5c8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	e000      	b.n	800b5d0 <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b5ce:	2302      	movs	r3, #2
  }
}
 800b5d0:	0018      	movs	r0, r3
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	b008      	add	sp, #32
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b088      	sub	sp, #32
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	69db      	ldr	r3, [r3, #28]
 800b5e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	689b      	ldr	r3, [r3, #8]
 800b5f6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF |
 800b5f8:	69fb      	ldr	r3, [r7, #28]
 800b5fa:	4ab3      	ldr	r2, [pc, #716]	; (800b8c8 <HAL_USART_IRQHandler+0x2f0>)
 800b5fc:	4013      	ands	r3, r2
 800b5fe:	613b      	str	r3, [r7, #16]
                                      USART_ISR_UDR));
  if (errorflags == 0U)
 800b600:	693b      	ldr	r3, [r7, #16]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d117      	bne.n	800b636 <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b606:	69fb      	ldr	r3, [r7, #28]
 800b608:	2220      	movs	r2, #32
 800b60a:	4013      	ands	r3, r2
 800b60c:	d013      	beq.n	800b636 <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b60e:	69bb      	ldr	r3, [r7, #24]
 800b610:	2220      	movs	r2, #32
 800b612:	4013      	ands	r3, r2
 800b614:	d104      	bne.n	800b620 <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b616:	697a      	ldr	r2, [r7, #20]
 800b618:	2380      	movs	r3, #128	; 0x80
 800b61a:	055b      	lsls	r3, r3, #21
 800b61c:	4013      	ands	r3, r2
 800b61e:	d00a      	beq.n	800b636 <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b624:	2b00      	cmp	r3, #0
 800b626:	d100      	bne.n	800b62a <HAL_USART_IRQHandler+0x52>
 800b628:	e14a      	b.n	800b8c0 <HAL_USART_IRQHandler+0x2e8>
      {
        husart->RxISR(husart);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b62e:	687a      	ldr	r2, [r7, #4]
 800b630:	0010      	movs	r0, r2
 800b632:	4798      	blx	r3
      }
      return;
 800b634:	e144      	b.n	800b8c0 <HAL_USART_IRQHandler+0x2e8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b636:	693b      	ldr	r3, [r7, #16]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d100      	bne.n	800b63e <HAL_USART_IRQHandler+0x66>
 800b63c:	e100      	b.n	800b840 <HAL_USART_IRQHandler+0x268>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	4aa2      	ldr	r2, [pc, #648]	; (800b8cc <HAL_USART_IRQHandler+0x2f4>)
 800b642:	4013      	ands	r3, r2
 800b644:	d105      	bne.n	800b652 <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 800b646:	69ba      	ldr	r2, [r7, #24]
 800b648:	2390      	movs	r3, #144	; 0x90
 800b64a:	005b      	lsls	r3, r3, #1
 800b64c:	4013      	ands	r3, r2
 800b64e:	d100      	bne.n	800b652 <HAL_USART_IRQHandler+0x7a>
 800b650:	e0f6      	b.n	800b840 <HAL_USART_IRQHandler+0x268>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b652:	69fb      	ldr	r3, [r7, #28]
 800b654:	2201      	movs	r2, #1
 800b656:	4013      	ands	r3, r2
 800b658:	d00e      	beq.n	800b678 <HAL_USART_IRQHandler+0xa0>
 800b65a:	69ba      	ldr	r2, [r7, #24]
 800b65c:	2380      	movs	r3, #128	; 0x80
 800b65e:	005b      	lsls	r3, r3, #1
 800b660:	4013      	ands	r3, r2
 800b662:	d009      	beq.n	800b678 <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	2201      	movs	r2, #1
 800b66a:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b670:	2201      	movs	r2, #1
 800b672:	431a      	orrs	r2, r3
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b678:	69fb      	ldr	r3, [r7, #28]
 800b67a:	2202      	movs	r2, #2
 800b67c:	4013      	ands	r3, r2
 800b67e:	d00d      	beq.n	800b69c <HAL_USART_IRQHandler+0xc4>
 800b680:	697b      	ldr	r3, [r7, #20]
 800b682:	2201      	movs	r2, #1
 800b684:	4013      	ands	r3, r2
 800b686:	d009      	beq.n	800b69c <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	2202      	movs	r2, #2
 800b68e:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b694:	2204      	movs	r2, #4
 800b696:	431a      	orrs	r2, r3
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b69c:	69fb      	ldr	r3, [r7, #28]
 800b69e:	2204      	movs	r2, #4
 800b6a0:	4013      	ands	r3, r2
 800b6a2:	d00d      	beq.n	800b6c0 <HAL_USART_IRQHandler+0xe8>
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	2201      	movs	r2, #1
 800b6a8:	4013      	ands	r3, r2
 800b6aa:	d009      	beq.n	800b6c0 <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	2204      	movs	r2, #4
 800b6b2:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6b8:	2202      	movs	r2, #2
 800b6ba:	431a      	orrs	r2, r3
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b6c0:	69fb      	ldr	r3, [r7, #28]
 800b6c2:	2208      	movs	r2, #8
 800b6c4:	4013      	ands	r3, r2
 800b6c6:	d011      	beq.n	800b6ec <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b6c8:	69bb      	ldr	r3, [r7, #24]
 800b6ca:	2220      	movs	r2, #32
 800b6cc:	4013      	ands	r3, r2
 800b6ce:	d103      	bne.n	800b6d8 <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	4a7e      	ldr	r2, [pc, #504]	; (800b8cc <HAL_USART_IRQHandler+0x2f4>)
 800b6d4:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b6d6:	d009      	beq.n	800b6ec <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	2208      	movs	r2, #8
 800b6de:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6e4:	2208      	movs	r2, #8
 800b6e6:	431a      	orrs	r2, r3
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b6ec:	69fa      	ldr	r2, [r7, #28]
 800b6ee:	2380      	movs	r3, #128	; 0x80
 800b6f0:	011b      	lsls	r3, r3, #4
 800b6f2:	4013      	ands	r3, r2
 800b6f4:	d00f      	beq.n	800b716 <HAL_USART_IRQHandler+0x13e>
 800b6f6:	69ba      	ldr	r2, [r7, #24]
 800b6f8:	2380      	movs	r3, #128	; 0x80
 800b6fa:	04db      	lsls	r3, r3, #19
 800b6fc:	4013      	ands	r3, r2
 800b6fe:	d00a      	beq.n	800b716 <HAL_USART_IRQHandler+0x13e>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_RTOF);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	2280      	movs	r2, #128	; 0x80
 800b706:	0112      	lsls	r2, r2, #4
 800b708:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_RTO;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b70e:	2280      	movs	r2, #128	; 0x80
 800b710:	431a      	orrs	r2, r3
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b716:	69fa      	ldr	r2, [r7, #28]
 800b718:	2380      	movs	r3, #128	; 0x80
 800b71a:	019b      	lsls	r3, r3, #6
 800b71c:	4013      	ands	r3, r2
 800b71e:	d01a      	beq.n	800b756 <HAL_USART_IRQHandler+0x17e>
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	2201      	movs	r2, #1
 800b724:	4013      	ands	r3, r2
 800b726:	d016      	beq.n	800b756 <HAL_USART_IRQHandler+0x17e>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2259      	movs	r2, #89	; 0x59
 800b72c:	5c9b      	ldrb	r3, [r3, r2]
 800b72e:	b2db      	uxtb	r3, r3
 800b730:	2b22      	cmp	r3, #34	; 0x22
 800b732:	d105      	bne.n	800b740 <HAL_USART_IRQHandler+0x168>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	2280      	movs	r2, #128	; 0x80
 800b73a:	0192      	lsls	r2, r2, #6
 800b73c:	621a      	str	r2, [r3, #32]
        return;
 800b73e:	e0ca      	b.n	800b8d6 <HAL_USART_IRQHandler+0x2fe>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2280      	movs	r2, #128	; 0x80
 800b746:	0192      	lsls	r2, r2, #6
 800b748:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b74e:	2220      	movs	r2, #32
 800b750:	431a      	orrs	r2, r3
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d100      	bne.n	800b760 <HAL_USART_IRQHandler+0x188>
 800b75e:	e0b1      	b.n	800b8c4 <HAL_USART_IRQHandler+0x2ec>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b760:	69fb      	ldr	r3, [r7, #28]
 800b762:	2220      	movs	r2, #32
 800b764:	4013      	ands	r3, r2
 800b766:	d011      	beq.n	800b78c <HAL_USART_IRQHandler+0x1b4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b768:	69bb      	ldr	r3, [r7, #24]
 800b76a:	2220      	movs	r2, #32
 800b76c:	4013      	ands	r3, r2
 800b76e:	d104      	bne.n	800b77a <HAL_USART_IRQHandler+0x1a2>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b770:	697a      	ldr	r2, [r7, #20]
 800b772:	2380      	movs	r3, #128	; 0x80
 800b774:	055b      	lsls	r3, r3, #21
 800b776:	4013      	ands	r3, r2
 800b778:	d008      	beq.n	800b78c <HAL_USART_IRQHandler+0x1b4>
      {
        if (husart->RxISR != NULL)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d004      	beq.n	800b78c <HAL_USART_IRQHandler+0x1b4>
        {
          husart->RxISR(husart);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b786:	687a      	ldr	r2, [r7, #4]
 800b788:	0010      	movs	r0, r2
 800b78a:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b790:	2208      	movs	r2, #8
 800b792:	4013      	ands	r3, r2
 800b794:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	689b      	ldr	r3, [r3, #8]
 800b79c:	2240      	movs	r2, #64	; 0x40
 800b79e:	4013      	ands	r3, r2
 800b7a0:	2b40      	cmp	r3, #64	; 0x40
 800b7a2:	d002      	beq.n	800b7aa <HAL_USART_IRQHandler+0x1d2>
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d040      	beq.n	800b82c <HAL_USART_IRQHandler+0x254>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	0018      	movs	r0, r3
 800b7ae:	f000 f8a5 	bl	800b8fc <USART_EndTransfer>

        /* Abort the USART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	689b      	ldr	r3, [r3, #8]
 800b7b8:	2240      	movs	r2, #64	; 0x40
 800b7ba:	4013      	ands	r3, r2
 800b7bc:	2b40      	cmp	r3, #64	; 0x40
 800b7be:	d130      	bne.n	800b822 <HAL_USART_IRQHandler+0x24a>
        {
          /* Disable the USART DMA Rx request if enabled */
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	689a      	ldr	r2, [r3, #8]
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	2140      	movs	r1, #64	; 0x40
 800b7cc:	438a      	bics	r2, r1
 800b7ce:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d008      	beq.n	800b7ea <HAL_USART_IRQHandler+0x212>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7dc:	2200      	movs	r2, #0
 800b7de:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7e4:	0018      	movs	r0, r3
 800b7e6:	f7fa f933 	bl	8005a50 <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d012      	beq.n	800b818 <HAL_USART_IRQHandler+0x240>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7f6:	4a36      	ldr	r2, [pc, #216]	; (800b8d0 <HAL_USART_IRQHandler+0x2f8>)
 800b7f8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7fe:	0018      	movs	r0, r3
 800b800:	f7fa f926 	bl	8005a50 <HAL_DMA_Abort_IT>
 800b804:	1e03      	subs	r3, r0, #0
 800b806:	d019      	beq.n	800b83c <HAL_USART_IRQHandler+0x264>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b80c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b812:	0018      	movs	r0, r3
 800b814:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b816:	e011      	b.n	800b83c <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	0018      	movs	r0, r3
 800b81c:	f000 f866 	bl	800b8ec <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b820:	e00c      	b.n	800b83c <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	0018      	movs	r0, r3
 800b826:	f000 f861 	bl	800b8ec <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b82a:	e007      	b.n	800b83c <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	0018      	movs	r0, r3
 800b830:	f000 f85c 	bl	800b8ec <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2200      	movs	r2, #0
 800b838:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 800b83a:	e043      	b.n	800b8c4 <HAL_USART_IRQHandler+0x2ec>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b83c:	46c0      	nop			; (mov r8, r8)
    return;
 800b83e:	e041      	b.n	800b8c4 <HAL_USART_IRQHandler+0x2ec>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	2280      	movs	r2, #128	; 0x80
 800b844:	4013      	ands	r3, r2
 800b846:	d012      	beq.n	800b86e <HAL_USART_IRQHandler+0x296>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	2280      	movs	r2, #128	; 0x80
 800b84c:	4013      	ands	r3, r2
 800b84e:	d104      	bne.n	800b85a <HAL_USART_IRQHandler+0x282>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b850:	697a      	ldr	r2, [r7, #20]
 800b852:	2380      	movs	r3, #128	; 0x80
 800b854:	041b      	lsls	r3, r3, #16
 800b856:	4013      	ands	r3, r2
 800b858:	d009      	beq.n	800b86e <HAL_USART_IRQHandler+0x296>
  {
    if (husart->TxISR != NULL)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d038      	beq.n	800b8d4 <HAL_USART_IRQHandler+0x2fc>
    {
      husart->TxISR(husart);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	0010      	movs	r0, r2
 800b86a:	4798      	blx	r3
    }
    return;
 800b86c:	e032      	b.n	800b8d4 <HAL_USART_IRQHandler+0x2fc>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b86e:	69fb      	ldr	r3, [r7, #28]
 800b870:	2240      	movs	r2, #64	; 0x40
 800b872:	4013      	ands	r3, r2
 800b874:	d008      	beq.n	800b888 <HAL_USART_IRQHandler+0x2b0>
 800b876:	69bb      	ldr	r3, [r7, #24]
 800b878:	2240      	movs	r2, #64	; 0x40
 800b87a:	4013      	ands	r3, r2
 800b87c:	d004      	beq.n	800b888 <HAL_USART_IRQHandler+0x2b0>
  {
    USART_EndTransmit_IT(husart);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	0018      	movs	r0, r3
 800b882:	f000 fb85 	bl	800bf90 <USART_EndTransmit_IT>
    return;
 800b886:	e026      	b.n	800b8d6 <HAL_USART_IRQHandler+0x2fe>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b888:	69fa      	ldr	r2, [r7, #28]
 800b88a:	2380      	movs	r3, #128	; 0x80
 800b88c:	041b      	lsls	r3, r3, #16
 800b88e:	4013      	ands	r3, r2
 800b890:	d009      	beq.n	800b8a6 <HAL_USART_IRQHandler+0x2ce>
 800b892:	69ba      	ldr	r2, [r7, #24]
 800b894:	2380      	movs	r3, #128	; 0x80
 800b896:	05db      	lsls	r3, r3, #23
 800b898:	4013      	ands	r3, r2
 800b89a:	d004      	beq.n	800b8a6 <HAL_USART_IRQHandler+0x2ce>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	0018      	movs	r0, r3
 800b8a0:	f000 fbc1 	bl	800c026 <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b8a4:	e017      	b.n	800b8d6 <HAL_USART_IRQHandler+0x2fe>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b8a6:	69fa      	ldr	r2, [r7, #28]
 800b8a8:	2380      	movs	r3, #128	; 0x80
 800b8aa:	045b      	lsls	r3, r3, #17
 800b8ac:	4013      	ands	r3, r2
 800b8ae:	d012      	beq.n	800b8d6 <HAL_USART_IRQHandler+0x2fe>
 800b8b0:	69bb      	ldr	r3, [r7, #24]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	da0f      	bge.n	800b8d6 <HAL_USART_IRQHandler+0x2fe>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	0018      	movs	r0, r3
 800b8ba:	f000 fbac 	bl	800c016 <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b8be:	e00a      	b.n	800b8d6 <HAL_USART_IRQHandler+0x2fe>
      return;
 800b8c0:	46c0      	nop			; (mov r8, r8)
 800b8c2:	e008      	b.n	800b8d6 <HAL_USART_IRQHandler+0x2fe>
    return;
 800b8c4:	46c0      	nop			; (mov r8, r8)
 800b8c6:	e006      	b.n	800b8d6 <HAL_USART_IRQHandler+0x2fe>
 800b8c8:	0000280f 	.word	0x0000280f
 800b8cc:	10000001 	.word	0x10000001
 800b8d0:	0800b93d 	.word	0x0800b93d
    return;
 800b8d4:	46c0      	nop			; (mov r8, r8)
  }
}
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	b008      	add	sp, #32
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 800b8e4:	46c0      	nop			; (mov r8, r8)
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	b002      	add	sp, #8
 800b8ea:	bd80      	pop	{r7, pc}

0800b8ec <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b082      	sub	sp, #8
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 800b8f4:	46c0      	nop			; (mov r8, r8)
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	b002      	add	sp, #8
 800b8fa:	bd80      	pop	{r7, pc}

0800b8fc <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b082      	sub	sp, #8
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	681a      	ldr	r2, [r3, #0]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	4909      	ldr	r1, [pc, #36]	; (800b934 <USART_EndTransfer+0x38>)
 800b910:	400a      	ands	r2, r1
 800b912:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	689a      	ldr	r2, [r3, #8]
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	4906      	ldr	r1, [pc, #24]	; (800b938 <USART_EndTransfer+0x3c>)
 800b920:	400a      	ands	r2, r1
 800b922:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2259      	movs	r2, #89	; 0x59
 800b928:	2101      	movs	r1, #1
 800b92a:	5499      	strb	r1, [r3, r2]
}
 800b92c:	46c0      	nop			; (mov r8, r8)
 800b92e:	46bd      	mov	sp, r7
 800b930:	b002      	add	sp, #8
 800b932:	bd80      	pop	{r7, pc}
 800b934:	fffffe1f 	.word	0xfffffe1f
 800b938:	ef7ffffe 	.word	0xef7ffffe

0800b93c <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b084      	sub	sp, #16
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b948:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2200      	movs	r2, #0
 800b94e:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	2200      	movs	r2, #0
 800b954:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	0018      	movs	r0, r3
 800b95a:	f7ff ffc7 	bl	800b8ec <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800b95e:	46c0      	nop			; (mov r8, r8)
 800b960:	46bd      	mov	sp, r7
 800b962:	b004      	add	sp, #16
 800b964:	bd80      	pop	{r7, pc}

0800b966 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800b966:	b580      	push	{r7, lr}
 800b968:	b084      	sub	sp, #16
 800b96a:	af00      	add	r7, sp, #0
 800b96c:	60f8      	str	r0, [r7, #12]
 800b96e:	60b9      	str	r1, [r7, #8]
 800b970:	603b      	str	r3, [r7, #0]
 800b972:	1dfb      	adds	r3, r7, #7
 800b974:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800b976:	e017      	b.n	800b9a8 <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b978:	69bb      	ldr	r3, [r7, #24]
 800b97a:	3301      	adds	r3, #1
 800b97c:	d014      	beq.n	800b9a8 <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b97e:	f7f9 fbd5 	bl	800512c <HAL_GetTick>
 800b982:	0002      	movs	r2, r0
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	1ad3      	subs	r3, r2, r3
 800b988:	69ba      	ldr	r2, [r7, #24]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d302      	bcc.n	800b994 <USART_WaitOnFlagUntilTimeout+0x2e>
 800b98e:	69bb      	ldr	r3, [r7, #24]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d109      	bne.n	800b9a8 <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2259      	movs	r2, #89	; 0x59
 800b998:	2101      	movs	r1, #1
 800b99a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	2258      	movs	r2, #88	; 0x58
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b9a4:	2303      	movs	r3, #3
 800b9a6:	e00f      	b.n	800b9c8 <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	69db      	ldr	r3, [r3, #28]
 800b9ae:	68ba      	ldr	r2, [r7, #8]
 800b9b0:	4013      	ands	r3, r2
 800b9b2:	68ba      	ldr	r2, [r7, #8]
 800b9b4:	1ad3      	subs	r3, r2, r3
 800b9b6:	425a      	negs	r2, r3
 800b9b8:	4153      	adcs	r3, r2
 800b9ba:	b2db      	uxtb	r3, r3
 800b9bc:	001a      	movs	r2, r3
 800b9be:	1dfb      	adds	r3, r7, #7
 800b9c0:	781b      	ldrb	r3, [r3, #0]
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d0d8      	beq.n	800b978 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b9c6:	2300      	movs	r3, #0
}
 800b9c8:	0018      	movs	r0, r3
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	b004      	add	sp, #16
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b088      	sub	sp, #32
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 800b9d8:	231e      	movs	r3, #30
 800b9da:	18fb      	adds	r3, r7, r3
 800b9dc:	2200      	movs	r2, #0
 800b9de:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	689a      	ldr	r2, [r3, #8]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	691b      	ldr	r3, [r3, #16]
 800b9ec:	431a      	orrs	r2, r3
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	695b      	ldr	r3, [r3, #20]
 800b9f2:	4313      	orrs	r3, r2
 800b9f4:	2280      	movs	r2, #128	; 0x80
 800b9f6:	0212      	lsls	r2, r2, #8
 800b9f8:	4313      	orrs	r3, r2
 800b9fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	4ab1      	ldr	r2, [pc, #708]	; (800bcc8 <USART_SetConfig+0x2f8>)
 800ba04:	4013      	ands	r3, r2
 800ba06:	0019      	movs	r1, r3
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	697a      	ldr	r2, [r7, #20]
 800ba0e:	430a      	orrs	r2, r1
 800ba10:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 800ba12:	2380      	movs	r3, #128	; 0x80
 800ba14:	011b      	lsls	r3, r3, #4
 800ba16:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6a1b      	ldr	r3, [r3, #32]
 800ba1c:	697a      	ldr	r2, [r7, #20]
 800ba1e:	4313      	orrs	r3, r2
 800ba20:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	699a      	ldr	r2, [r3, #24]
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	69db      	ldr	r3, [r3, #28]
 800ba2a:	4313      	orrs	r3, r2
 800ba2c:	697a      	ldr	r2, [r7, #20]
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	68db      	ldr	r3, [r3, #12]
 800ba36:	697a      	ldr	r2, [r7, #20]
 800ba38:	4313      	orrs	r3, r2
 800ba3a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	685b      	ldr	r3, [r3, #4]
 800ba42:	4aa2      	ldr	r2, [pc, #648]	; (800bccc <USART_SetConfig+0x2fc>)
 800ba44:	4013      	ands	r3, r2
 800ba46:	0019      	movs	r1, r3
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	697a      	ldr	r2, [r7, #20]
 800ba4e:	430a      	orrs	r2, r1
 800ba50:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba58:	220f      	movs	r2, #15
 800ba5a:	4393      	bics	r3, r2
 800ba5c:	0019      	movs	r1, r3
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	430a      	orrs	r2, r1
 800ba68:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	4a98      	ldr	r2, [pc, #608]	; (800bcd0 <USART_SetConfig+0x300>)
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d127      	bne.n	800bac4 <USART_SetConfig+0xf4>
 800ba74:	4b97      	ldr	r3, [pc, #604]	; (800bcd4 <USART_SetConfig+0x304>)
 800ba76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba78:	2203      	movs	r2, #3
 800ba7a:	4013      	ands	r3, r2
 800ba7c:	2b03      	cmp	r3, #3
 800ba7e:	d017      	beq.n	800bab0 <USART_SetConfig+0xe0>
 800ba80:	d81b      	bhi.n	800baba <USART_SetConfig+0xea>
 800ba82:	2b02      	cmp	r3, #2
 800ba84:	d00a      	beq.n	800ba9c <USART_SetConfig+0xcc>
 800ba86:	d818      	bhi.n	800baba <USART_SetConfig+0xea>
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d002      	beq.n	800ba92 <USART_SetConfig+0xc2>
 800ba8c:	2b01      	cmp	r3, #1
 800ba8e:	d00a      	beq.n	800baa6 <USART_SetConfig+0xd6>
 800ba90:	e013      	b.n	800baba <USART_SetConfig+0xea>
 800ba92:	231f      	movs	r3, #31
 800ba94:	18fb      	adds	r3, r7, r3
 800ba96:	2200      	movs	r2, #0
 800ba98:	701a      	strb	r2, [r3, #0]
 800ba9a:	e058      	b.n	800bb4e <USART_SetConfig+0x17e>
 800ba9c:	231f      	movs	r3, #31
 800ba9e:	18fb      	adds	r3, r7, r3
 800baa0:	2202      	movs	r2, #2
 800baa2:	701a      	strb	r2, [r3, #0]
 800baa4:	e053      	b.n	800bb4e <USART_SetConfig+0x17e>
 800baa6:	231f      	movs	r3, #31
 800baa8:	18fb      	adds	r3, r7, r3
 800baaa:	2204      	movs	r2, #4
 800baac:	701a      	strb	r2, [r3, #0]
 800baae:	e04e      	b.n	800bb4e <USART_SetConfig+0x17e>
 800bab0:	231f      	movs	r3, #31
 800bab2:	18fb      	adds	r3, r7, r3
 800bab4:	2208      	movs	r2, #8
 800bab6:	701a      	strb	r2, [r3, #0]
 800bab8:	e049      	b.n	800bb4e <USART_SetConfig+0x17e>
 800baba:	231f      	movs	r3, #31
 800babc:	18fb      	adds	r3, r7, r3
 800babe:	2210      	movs	r2, #16
 800bac0:	701a      	strb	r2, [r3, #0]
 800bac2:	e044      	b.n	800bb4e <USART_SetConfig+0x17e>
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	4a83      	ldr	r2, [pc, #524]	; (800bcd8 <USART_SetConfig+0x308>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d127      	bne.n	800bb1e <USART_SetConfig+0x14e>
 800bace:	4b81      	ldr	r3, [pc, #516]	; (800bcd4 <USART_SetConfig+0x304>)
 800bad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bad2:	220c      	movs	r2, #12
 800bad4:	4013      	ands	r3, r2
 800bad6:	2b0c      	cmp	r3, #12
 800bad8:	d017      	beq.n	800bb0a <USART_SetConfig+0x13a>
 800bada:	d81b      	bhi.n	800bb14 <USART_SetConfig+0x144>
 800badc:	2b08      	cmp	r3, #8
 800bade:	d00a      	beq.n	800baf6 <USART_SetConfig+0x126>
 800bae0:	d818      	bhi.n	800bb14 <USART_SetConfig+0x144>
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d002      	beq.n	800baec <USART_SetConfig+0x11c>
 800bae6:	2b04      	cmp	r3, #4
 800bae8:	d00a      	beq.n	800bb00 <USART_SetConfig+0x130>
 800baea:	e013      	b.n	800bb14 <USART_SetConfig+0x144>
 800baec:	231f      	movs	r3, #31
 800baee:	18fb      	adds	r3, r7, r3
 800baf0:	2200      	movs	r2, #0
 800baf2:	701a      	strb	r2, [r3, #0]
 800baf4:	e02b      	b.n	800bb4e <USART_SetConfig+0x17e>
 800baf6:	231f      	movs	r3, #31
 800baf8:	18fb      	adds	r3, r7, r3
 800bafa:	2202      	movs	r2, #2
 800bafc:	701a      	strb	r2, [r3, #0]
 800bafe:	e026      	b.n	800bb4e <USART_SetConfig+0x17e>
 800bb00:	231f      	movs	r3, #31
 800bb02:	18fb      	adds	r3, r7, r3
 800bb04:	2204      	movs	r2, #4
 800bb06:	701a      	strb	r2, [r3, #0]
 800bb08:	e021      	b.n	800bb4e <USART_SetConfig+0x17e>
 800bb0a:	231f      	movs	r3, #31
 800bb0c:	18fb      	adds	r3, r7, r3
 800bb0e:	2208      	movs	r2, #8
 800bb10:	701a      	strb	r2, [r3, #0]
 800bb12:	e01c      	b.n	800bb4e <USART_SetConfig+0x17e>
 800bb14:	231f      	movs	r3, #31
 800bb16:	18fb      	adds	r3, r7, r3
 800bb18:	2210      	movs	r2, #16
 800bb1a:	701a      	strb	r2, [r3, #0]
 800bb1c:	e017      	b.n	800bb4e <USART_SetConfig+0x17e>
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	4a6e      	ldr	r2, [pc, #440]	; (800bcdc <USART_SetConfig+0x30c>)
 800bb24:	4293      	cmp	r3, r2
 800bb26:	d104      	bne.n	800bb32 <USART_SetConfig+0x162>
 800bb28:	231f      	movs	r3, #31
 800bb2a:	18fb      	adds	r3, r7, r3
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	701a      	strb	r2, [r3, #0]
 800bb30:	e00d      	b.n	800bb4e <USART_SetConfig+0x17e>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	4a6a      	ldr	r2, [pc, #424]	; (800bce0 <USART_SetConfig+0x310>)
 800bb38:	4293      	cmp	r3, r2
 800bb3a:	d104      	bne.n	800bb46 <USART_SetConfig+0x176>
 800bb3c:	231f      	movs	r3, #31
 800bb3e:	18fb      	adds	r3, r7, r3
 800bb40:	2200      	movs	r2, #0
 800bb42:	701a      	strb	r2, [r3, #0]
 800bb44:	e003      	b.n	800bb4e <USART_SetConfig+0x17e>
 800bb46:	231f      	movs	r3, #31
 800bb48:	18fb      	adds	r3, r7, r3
 800bb4a:	2210      	movs	r2, #16
 800bb4c:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 800bb4e:	231f      	movs	r3, #31
 800bb50:	18fb      	adds	r3, r7, r3
 800bb52:	781b      	ldrb	r3, [r3, #0]
 800bb54:	2b08      	cmp	r3, #8
 800bb56:	d100      	bne.n	800bb5a <USART_SetConfig+0x18a>
 800bb58:	e139      	b.n	800bdce <USART_SetConfig+0x3fe>
 800bb5a:	dd00      	ble.n	800bb5e <USART_SetConfig+0x18e>
 800bb5c:	e195      	b.n	800be8a <USART_SetConfig+0x4ba>
 800bb5e:	2b04      	cmp	r3, #4
 800bb60:	d100      	bne.n	800bb64 <USART_SetConfig+0x194>
 800bb62:	e0d3      	b.n	800bd0c <USART_SetConfig+0x33c>
 800bb64:	dd00      	ble.n	800bb68 <USART_SetConfig+0x198>
 800bb66:	e190      	b.n	800be8a <USART_SetConfig+0x4ba>
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d003      	beq.n	800bb74 <USART_SetConfig+0x1a4>
 800bb6c:	2b02      	cmp	r3, #2
 800bb6e:	d100      	bne.n	800bb72 <USART_SetConfig+0x1a2>
 800bb70:	e061      	b.n	800bc36 <USART_SetConfig+0x266>
 800bb72:	e18a      	b.n	800be8a <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800bb74:	f7fc fdb2 	bl	80086dc <HAL_RCC_GetPCLK1Freq>
 800bb78:	0003      	movs	r3, r0
 800bb7a:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d044      	beq.n	800bc0e <USART_SetConfig+0x23e>
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d03e      	beq.n	800bc0a <USART_SetConfig+0x23a>
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb90:	2b02      	cmp	r3, #2
 800bb92:	d038      	beq.n	800bc06 <USART_SetConfig+0x236>
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb98:	2b03      	cmp	r3, #3
 800bb9a:	d032      	beq.n	800bc02 <USART_SetConfig+0x232>
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bba0:	2b04      	cmp	r3, #4
 800bba2:	d02c      	beq.n	800bbfe <USART_SetConfig+0x22e>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bba8:	2b05      	cmp	r3, #5
 800bbaa:	d026      	beq.n	800bbfa <USART_SetConfig+0x22a>
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb0:	2b06      	cmp	r3, #6
 800bbb2:	d020      	beq.n	800bbf6 <USART_SetConfig+0x226>
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb8:	2b07      	cmp	r3, #7
 800bbba:	d01a      	beq.n	800bbf2 <USART_SetConfig+0x222>
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc0:	2b08      	cmp	r3, #8
 800bbc2:	d014      	beq.n	800bbee <USART_SetConfig+0x21e>
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc8:	2b09      	cmp	r3, #9
 800bbca:	d00e      	beq.n	800bbea <USART_SetConfig+0x21a>
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbd0:	2b0a      	cmp	r3, #10
 800bbd2:	d008      	beq.n	800bbe6 <USART_SetConfig+0x216>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbd8:	2b0b      	cmp	r3, #11
 800bbda:	d102      	bne.n	800bbe2 <USART_SetConfig+0x212>
 800bbdc:	2380      	movs	r3, #128	; 0x80
 800bbde:	005b      	lsls	r3, r3, #1
 800bbe0:	e016      	b.n	800bc10 <USART_SetConfig+0x240>
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e014      	b.n	800bc10 <USART_SetConfig+0x240>
 800bbe6:	2380      	movs	r3, #128	; 0x80
 800bbe8:	e012      	b.n	800bc10 <USART_SetConfig+0x240>
 800bbea:	2340      	movs	r3, #64	; 0x40
 800bbec:	e010      	b.n	800bc10 <USART_SetConfig+0x240>
 800bbee:	2320      	movs	r3, #32
 800bbf0:	e00e      	b.n	800bc10 <USART_SetConfig+0x240>
 800bbf2:	2310      	movs	r3, #16
 800bbf4:	e00c      	b.n	800bc10 <USART_SetConfig+0x240>
 800bbf6:	230c      	movs	r3, #12
 800bbf8:	e00a      	b.n	800bc10 <USART_SetConfig+0x240>
 800bbfa:	230a      	movs	r3, #10
 800bbfc:	e008      	b.n	800bc10 <USART_SetConfig+0x240>
 800bbfe:	2308      	movs	r3, #8
 800bc00:	e006      	b.n	800bc10 <USART_SetConfig+0x240>
 800bc02:	2306      	movs	r3, #6
 800bc04:	e004      	b.n	800bc10 <USART_SetConfig+0x240>
 800bc06:	2304      	movs	r3, #4
 800bc08:	e002      	b.n	800bc10 <USART_SetConfig+0x240>
 800bc0a:	2302      	movs	r3, #2
 800bc0c:	e000      	b.n	800bc10 <USART_SetConfig+0x240>
 800bc0e:	2301      	movs	r3, #1
 800bc10:	0019      	movs	r1, r3
 800bc12:	6938      	ldr	r0, [r7, #16]
 800bc14:	f7f4 fa76 	bl	8000104 <__udivsi3>
 800bc18:	0003      	movs	r3, r0
 800bc1a:	005a      	lsls	r2, r3, #1
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	085b      	lsrs	r3, r3, #1
 800bc22:	18d2      	adds	r2, r2, r3
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	685b      	ldr	r3, [r3, #4]
 800bc28:	0019      	movs	r1, r3
 800bc2a:	0010      	movs	r0, r2
 800bc2c:	f7f4 fa6a 	bl	8000104 <__udivsi3>
 800bc30:	0003      	movs	r3, r0
 800bc32:	61bb      	str	r3, [r7, #24]
      break;
 800bc34:	e12e      	b.n	800be94 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d052      	beq.n	800bce4 <USART_SetConfig+0x314>
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc42:	2b01      	cmp	r3, #1
 800bc44:	d03e      	beq.n	800bcc4 <USART_SetConfig+0x2f4>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc4a:	2b02      	cmp	r3, #2
 800bc4c:	d038      	beq.n	800bcc0 <USART_SetConfig+0x2f0>
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc52:	2b03      	cmp	r3, #3
 800bc54:	d032      	beq.n	800bcbc <USART_SetConfig+0x2ec>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc5a:	2b04      	cmp	r3, #4
 800bc5c:	d02c      	beq.n	800bcb8 <USART_SetConfig+0x2e8>
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc62:	2b05      	cmp	r3, #5
 800bc64:	d026      	beq.n	800bcb4 <USART_SetConfig+0x2e4>
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc6a:	2b06      	cmp	r3, #6
 800bc6c:	d020      	beq.n	800bcb0 <USART_SetConfig+0x2e0>
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc72:	2b07      	cmp	r3, #7
 800bc74:	d01a      	beq.n	800bcac <USART_SetConfig+0x2dc>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc7a:	2b08      	cmp	r3, #8
 800bc7c:	d014      	beq.n	800bca8 <USART_SetConfig+0x2d8>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc82:	2b09      	cmp	r3, #9
 800bc84:	d00e      	beq.n	800bca4 <USART_SetConfig+0x2d4>
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc8a:	2b0a      	cmp	r3, #10
 800bc8c:	d008      	beq.n	800bca0 <USART_SetConfig+0x2d0>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc92:	2b0b      	cmp	r3, #11
 800bc94:	d102      	bne.n	800bc9c <USART_SetConfig+0x2cc>
 800bc96:	2380      	movs	r3, #128	; 0x80
 800bc98:	005b      	lsls	r3, r3, #1
 800bc9a:	e024      	b.n	800bce6 <USART_SetConfig+0x316>
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	e022      	b.n	800bce6 <USART_SetConfig+0x316>
 800bca0:	2380      	movs	r3, #128	; 0x80
 800bca2:	e020      	b.n	800bce6 <USART_SetConfig+0x316>
 800bca4:	2340      	movs	r3, #64	; 0x40
 800bca6:	e01e      	b.n	800bce6 <USART_SetConfig+0x316>
 800bca8:	2320      	movs	r3, #32
 800bcaa:	e01c      	b.n	800bce6 <USART_SetConfig+0x316>
 800bcac:	2310      	movs	r3, #16
 800bcae:	e01a      	b.n	800bce6 <USART_SetConfig+0x316>
 800bcb0:	230c      	movs	r3, #12
 800bcb2:	e018      	b.n	800bce6 <USART_SetConfig+0x316>
 800bcb4:	230a      	movs	r3, #10
 800bcb6:	e016      	b.n	800bce6 <USART_SetConfig+0x316>
 800bcb8:	2308      	movs	r3, #8
 800bcba:	e014      	b.n	800bce6 <USART_SetConfig+0x316>
 800bcbc:	2306      	movs	r3, #6
 800bcbe:	e012      	b.n	800bce6 <USART_SetConfig+0x316>
 800bcc0:	2304      	movs	r3, #4
 800bcc2:	e010      	b.n	800bce6 <USART_SetConfig+0x316>
 800bcc4:	2302      	movs	r3, #2
 800bcc6:	e00e      	b.n	800bce6 <USART_SetConfig+0x316>
 800bcc8:	cfff69f3 	.word	0xcfff69f3
 800bccc:	ffffc0f6 	.word	0xffffc0f6
 800bcd0:	40013800 	.word	0x40013800
 800bcd4:	40021000 	.word	0x40021000
 800bcd8:	40004400 	.word	0x40004400
 800bcdc:	40004800 	.word	0x40004800
 800bce0:	40004c00 	.word	0x40004c00
 800bce4:	2301      	movs	r3, #1
 800bce6:	0019      	movs	r1, r3
 800bce8:	4886      	ldr	r0, [pc, #536]	; (800bf04 <USART_SetConfig+0x534>)
 800bcea:	f7f4 fa0b 	bl	8000104 <__udivsi3>
 800bcee:	0003      	movs	r3, r0
 800bcf0:	005a      	lsls	r2, r3, #1
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	685b      	ldr	r3, [r3, #4]
 800bcf6:	085b      	lsrs	r3, r3, #1
 800bcf8:	18d2      	adds	r2, r2, r3
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	685b      	ldr	r3, [r3, #4]
 800bcfe:	0019      	movs	r1, r3
 800bd00:	0010      	movs	r0, r2
 800bd02:	f7f4 f9ff 	bl	8000104 <__udivsi3>
 800bd06:	0003      	movs	r3, r0
 800bd08:	61bb      	str	r3, [r7, #24]
      break;
 800bd0a:	e0c3      	b.n	800be94 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800bd0c:	f7fc fc5a 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 800bd10:	0003      	movs	r3, r0
 800bd12:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d044      	beq.n	800bda6 <USART_SetConfig+0x3d6>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd20:	2b01      	cmp	r3, #1
 800bd22:	d03e      	beq.n	800bda2 <USART_SetConfig+0x3d2>
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd28:	2b02      	cmp	r3, #2
 800bd2a:	d038      	beq.n	800bd9e <USART_SetConfig+0x3ce>
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd30:	2b03      	cmp	r3, #3
 800bd32:	d032      	beq.n	800bd9a <USART_SetConfig+0x3ca>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd38:	2b04      	cmp	r3, #4
 800bd3a:	d02c      	beq.n	800bd96 <USART_SetConfig+0x3c6>
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd40:	2b05      	cmp	r3, #5
 800bd42:	d026      	beq.n	800bd92 <USART_SetConfig+0x3c2>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd48:	2b06      	cmp	r3, #6
 800bd4a:	d020      	beq.n	800bd8e <USART_SetConfig+0x3be>
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd50:	2b07      	cmp	r3, #7
 800bd52:	d01a      	beq.n	800bd8a <USART_SetConfig+0x3ba>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd58:	2b08      	cmp	r3, #8
 800bd5a:	d014      	beq.n	800bd86 <USART_SetConfig+0x3b6>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd60:	2b09      	cmp	r3, #9
 800bd62:	d00e      	beq.n	800bd82 <USART_SetConfig+0x3b2>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd68:	2b0a      	cmp	r3, #10
 800bd6a:	d008      	beq.n	800bd7e <USART_SetConfig+0x3ae>
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd70:	2b0b      	cmp	r3, #11
 800bd72:	d102      	bne.n	800bd7a <USART_SetConfig+0x3aa>
 800bd74:	2380      	movs	r3, #128	; 0x80
 800bd76:	005b      	lsls	r3, r3, #1
 800bd78:	e016      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	e014      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd7e:	2380      	movs	r3, #128	; 0x80
 800bd80:	e012      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd82:	2340      	movs	r3, #64	; 0x40
 800bd84:	e010      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd86:	2320      	movs	r3, #32
 800bd88:	e00e      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd8a:	2310      	movs	r3, #16
 800bd8c:	e00c      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd8e:	230c      	movs	r3, #12
 800bd90:	e00a      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd92:	230a      	movs	r3, #10
 800bd94:	e008      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd96:	2308      	movs	r3, #8
 800bd98:	e006      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd9a:	2306      	movs	r3, #6
 800bd9c:	e004      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bd9e:	2304      	movs	r3, #4
 800bda0:	e002      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bda2:	2302      	movs	r3, #2
 800bda4:	e000      	b.n	800bda8 <USART_SetConfig+0x3d8>
 800bda6:	2301      	movs	r3, #1
 800bda8:	0019      	movs	r1, r3
 800bdaa:	6938      	ldr	r0, [r7, #16]
 800bdac:	f7f4 f9aa 	bl	8000104 <__udivsi3>
 800bdb0:	0003      	movs	r3, r0
 800bdb2:	005a      	lsls	r2, r3, #1
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	685b      	ldr	r3, [r3, #4]
 800bdb8:	085b      	lsrs	r3, r3, #1
 800bdba:	18d2      	adds	r2, r2, r3
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	0019      	movs	r1, r3
 800bdc2:	0010      	movs	r0, r2
 800bdc4:	f7f4 f99e 	bl	8000104 <__udivsi3>
 800bdc8:	0003      	movs	r3, r0
 800bdca:	61bb      	str	r3, [r7, #24]
      break;
 800bdcc:	e062      	b.n	800be94 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d044      	beq.n	800be60 <USART_SetConfig+0x490>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d03e      	beq.n	800be5c <USART_SetConfig+0x48c>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bde2:	2b02      	cmp	r3, #2
 800bde4:	d038      	beq.n	800be58 <USART_SetConfig+0x488>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdea:	2b03      	cmp	r3, #3
 800bdec:	d032      	beq.n	800be54 <USART_SetConfig+0x484>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdf2:	2b04      	cmp	r3, #4
 800bdf4:	d02c      	beq.n	800be50 <USART_SetConfig+0x480>
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdfa:	2b05      	cmp	r3, #5
 800bdfc:	d026      	beq.n	800be4c <USART_SetConfig+0x47c>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be02:	2b06      	cmp	r3, #6
 800be04:	d020      	beq.n	800be48 <USART_SetConfig+0x478>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be0a:	2b07      	cmp	r3, #7
 800be0c:	d01a      	beq.n	800be44 <USART_SetConfig+0x474>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be12:	2b08      	cmp	r3, #8
 800be14:	d014      	beq.n	800be40 <USART_SetConfig+0x470>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1a:	2b09      	cmp	r3, #9
 800be1c:	d00e      	beq.n	800be3c <USART_SetConfig+0x46c>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be22:	2b0a      	cmp	r3, #10
 800be24:	d008      	beq.n	800be38 <USART_SetConfig+0x468>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be2a:	2b0b      	cmp	r3, #11
 800be2c:	d102      	bne.n	800be34 <USART_SetConfig+0x464>
 800be2e:	2380      	movs	r3, #128	; 0x80
 800be30:	005b      	lsls	r3, r3, #1
 800be32:	e016      	b.n	800be62 <USART_SetConfig+0x492>
 800be34:	2301      	movs	r3, #1
 800be36:	e014      	b.n	800be62 <USART_SetConfig+0x492>
 800be38:	2380      	movs	r3, #128	; 0x80
 800be3a:	e012      	b.n	800be62 <USART_SetConfig+0x492>
 800be3c:	2340      	movs	r3, #64	; 0x40
 800be3e:	e010      	b.n	800be62 <USART_SetConfig+0x492>
 800be40:	2320      	movs	r3, #32
 800be42:	e00e      	b.n	800be62 <USART_SetConfig+0x492>
 800be44:	2310      	movs	r3, #16
 800be46:	e00c      	b.n	800be62 <USART_SetConfig+0x492>
 800be48:	230c      	movs	r3, #12
 800be4a:	e00a      	b.n	800be62 <USART_SetConfig+0x492>
 800be4c:	230a      	movs	r3, #10
 800be4e:	e008      	b.n	800be62 <USART_SetConfig+0x492>
 800be50:	2308      	movs	r3, #8
 800be52:	e006      	b.n	800be62 <USART_SetConfig+0x492>
 800be54:	2306      	movs	r3, #6
 800be56:	e004      	b.n	800be62 <USART_SetConfig+0x492>
 800be58:	2304      	movs	r3, #4
 800be5a:	e002      	b.n	800be62 <USART_SetConfig+0x492>
 800be5c:	2302      	movs	r3, #2
 800be5e:	e000      	b.n	800be62 <USART_SetConfig+0x492>
 800be60:	2301      	movs	r3, #1
 800be62:	0019      	movs	r1, r3
 800be64:	2380      	movs	r3, #128	; 0x80
 800be66:	0218      	lsls	r0, r3, #8
 800be68:	f7f4 f94c 	bl	8000104 <__udivsi3>
 800be6c:	0003      	movs	r3, r0
 800be6e:	005a      	lsls	r2, r3, #1
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	685b      	ldr	r3, [r3, #4]
 800be74:	085b      	lsrs	r3, r3, #1
 800be76:	18d2      	adds	r2, r2, r3
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	685b      	ldr	r3, [r3, #4]
 800be7c:	0019      	movs	r1, r3
 800be7e:	0010      	movs	r0, r2
 800be80:	f7f4 f940 	bl	8000104 <__udivsi3>
 800be84:	0003      	movs	r3, r0
 800be86:	61bb      	str	r3, [r7, #24]
      break;
 800be88:	e004      	b.n	800be94 <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 800be8a:	231e      	movs	r3, #30
 800be8c:	18fb      	adds	r3, r7, r3
 800be8e:	2201      	movs	r2, #1
 800be90:	701a      	strb	r2, [r3, #0]
      break;
 800be92:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800be94:	69bb      	ldr	r3, [r7, #24]
 800be96:	2b0f      	cmp	r3, #15
 800be98:	d91c      	bls.n	800bed4 <USART_SetConfig+0x504>
 800be9a:	69ba      	ldr	r2, [r7, #24]
 800be9c:	2380      	movs	r3, #128	; 0x80
 800be9e:	025b      	lsls	r3, r3, #9
 800bea0:	429a      	cmp	r2, r3
 800bea2:	d217      	bcs.n	800bed4 <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bea4:	69bb      	ldr	r3, [r7, #24]
 800bea6:	b29a      	uxth	r2, r3
 800bea8:	200e      	movs	r0, #14
 800beaa:	183b      	adds	r3, r7, r0
 800beac:	210f      	movs	r1, #15
 800beae:	438a      	bics	r2, r1
 800beb0:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800beb2:	69bb      	ldr	r3, [r7, #24]
 800beb4:	085b      	lsrs	r3, r3, #1
 800beb6:	b29b      	uxth	r3, r3
 800beb8:	2207      	movs	r2, #7
 800beba:	4013      	ands	r3, r2
 800bebc:	b299      	uxth	r1, r3
 800bebe:	183b      	adds	r3, r7, r0
 800bec0:	183a      	adds	r2, r7, r0
 800bec2:	8812      	ldrh	r2, [r2, #0]
 800bec4:	430a      	orrs	r2, r1
 800bec6:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	183a      	adds	r2, r7, r0
 800bece:	8812      	ldrh	r2, [r2, #0]
 800bed0:	60da      	str	r2, [r3, #12]
 800bed2:	e003      	b.n	800bedc <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 800bed4:	231e      	movs	r3, #30
 800bed6:	18fb      	adds	r3, r7, r3
 800bed8:	2201      	movs	r2, #1
 800beda:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2201      	movs	r2, #1
 800bee0:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2201      	movs	r2, #1
 800bee6:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2200      	movs	r2, #0
 800beec:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	2200      	movs	r2, #0
 800bef2:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 800bef4:	231e      	movs	r3, #30
 800bef6:	18fb      	adds	r3, r7, r3
 800bef8:	781b      	ldrb	r3, [r3, #0]
}
 800befa:	0018      	movs	r0, r3
 800befc:	46bd      	mov	sp, r7
 800befe:	b008      	add	sp, #32
 800bf00:	bd80      	pop	{r7, pc}
 800bf02:	46c0      	nop			; (mov r8, r8)
 800bf04:	00f42400 	.word	0x00f42400

0800bf08 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b086      	sub	sp, #24
 800bf0c:	af02      	add	r7, sp, #8
 800bf0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2200      	movs	r2, #0
 800bf14:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bf16:	f7f9 f909 	bl	800512c <HAL_GetTick>
 800bf1a:	0003      	movs	r3, r0
 800bf1c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	2208      	movs	r2, #8
 800bf26:	4013      	ands	r3, r2
 800bf28:	2b08      	cmp	r3, #8
 800bf2a:	d10e      	bne.n	800bf4a <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800bf2c:	68fa      	ldr	r2, [r7, #12]
 800bf2e:	2380      	movs	r3, #128	; 0x80
 800bf30:	0399      	lsls	r1, r3, #14
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	23fa      	movs	r3, #250	; 0xfa
 800bf36:	009b      	lsls	r3, r3, #2
 800bf38:	9300      	str	r3, [sp, #0]
 800bf3a:	0013      	movs	r3, r2
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f7ff fd12 	bl	800b966 <USART_WaitOnFlagUntilTimeout>
 800bf42:	1e03      	subs	r3, r0, #0
 800bf44:	d001      	beq.n	800bf4a <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf46:	2303      	movs	r3, #3
 800bf48:	e01e      	b.n	800bf88 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	2204      	movs	r2, #4
 800bf52:	4013      	ands	r3, r2
 800bf54:	2b04      	cmp	r3, #4
 800bf56:	d10e      	bne.n	800bf76 <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800bf58:	68fa      	ldr	r2, [r7, #12]
 800bf5a:	2380      	movs	r3, #128	; 0x80
 800bf5c:	03d9      	lsls	r1, r3, #15
 800bf5e:	6878      	ldr	r0, [r7, #4]
 800bf60:	23fa      	movs	r3, #250	; 0xfa
 800bf62:	009b      	lsls	r3, r3, #2
 800bf64:	9300      	str	r3, [sp, #0]
 800bf66:	0013      	movs	r3, r2
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f7ff fcfc 	bl	800b966 <USART_WaitOnFlagUntilTimeout>
 800bf6e:	1e03      	subs	r3, r0, #0
 800bf70:	d001      	beq.n	800bf76 <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf72:	2303      	movs	r3, #3
 800bf74:	e008      	b.n	800bf88 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2259      	movs	r2, #89	; 0x59
 800bf7a:	2101      	movs	r1, #1
 800bf7c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2258      	movs	r2, #88	; 0x58
 800bf82:	2100      	movs	r1, #0
 800bf84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bf86:	2300      	movs	r3, #0
}
 800bf88:	0018      	movs	r0, r3
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	b004      	add	sp, #16
 800bf8e:	bd80      	pop	{r7, pc}

0800bf90 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b082      	sub	sp, #8
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	681a      	ldr	r2, [r3, #0]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	2140      	movs	r1, #64	; 0x40
 800bfa4:	438a      	bics	r2, r1
 800bfa6:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	689a      	ldr	r2, [r3, #8]
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	2101      	movs	r1, #1
 800bfb4:	438a      	bics	r2, r1
 800bfb6:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2259      	movs	r2, #89	; 0x59
 800bfc2:	5c9b      	ldrb	r3, [r3, r2]
 800bfc4:	b2db      	uxtb	r3, r3
 800bfc6:	2b12      	cmp	r3, #18
 800bfc8:	d114      	bne.n	800bff4 <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	2208      	movs	r2, #8
 800bfd0:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	699a      	ldr	r2, [r3, #24]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	2108      	movs	r1, #8
 800bfde:	430a      	orrs	r2, r1
 800bfe0:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2259      	movs	r2, #89	; 0x59
 800bfe6:	2101      	movs	r1, #1
 800bfe8:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	0018      	movs	r0, r3
 800bfee:	f7f7 f805 	bl	8002ffc <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800bff2:	e00c      	b.n	800c00e <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d107      	bne.n	800c00e <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2259      	movs	r2, #89	; 0x59
 800c002:	2101      	movs	r1, #1
 800c004:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	0018      	movs	r0, r3
 800c00a:	f7ff fc67 	bl	800b8dc <HAL_USART_TxRxCpltCallback>
}
 800c00e:	46c0      	nop			; (mov r8, r8)
 800c010:	46bd      	mov	sp, r7
 800c012:	b002      	add	sp, #8
 800c014:	bd80      	pop	{r7, pc}

0800c016 <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 800c016:	b580      	push	{r7, lr}
 800c018:	b082      	sub	sp, #8
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c01e:	46c0      	nop			; (mov r8, r8)
 800c020:	46bd      	mov	sp, r7
 800c022:	b002      	add	sp, #8
 800c024:	bd80      	pop	{r7, pc}

0800c026 <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 800c026:	b580      	push	{r7, lr}
 800c028:	b082      	sub	sp, #8
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c02e:	46c0      	nop			; (mov r8, r8)
 800c030:	46bd      	mov	sp, r7
 800c032:	b002      	add	sp, #8
 800c034:	bd80      	pop	{r7, pc}

0800c036 <LL_GPIO_SetPinMode>:
{
 800c036:	b580      	push	{r7, lr}
 800c038:	b084      	sub	sp, #16
 800c03a:	af00      	add	r7, sp, #0
 800c03c:	60f8      	str	r0, [r7, #12]
 800c03e:	60b9      	str	r1, [r7, #8]
 800c040:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	6819      	ldr	r1, [r3, #0]
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	435b      	muls	r3, r3
 800c04a:	001a      	movs	r2, r3
 800c04c:	0013      	movs	r3, r2
 800c04e:	005b      	lsls	r3, r3, #1
 800c050:	189b      	adds	r3, r3, r2
 800c052:	43db      	mvns	r3, r3
 800c054:	400b      	ands	r3, r1
 800c056:	001a      	movs	r2, r3
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	435b      	muls	r3, r3
 800c05c:	6879      	ldr	r1, [r7, #4]
 800c05e:	434b      	muls	r3, r1
 800c060:	431a      	orrs	r2, r3
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	601a      	str	r2, [r3, #0]
}
 800c066:	46c0      	nop			; (mov r8, r8)
 800c068:	46bd      	mov	sp, r7
 800c06a:	b004      	add	sp, #16
 800c06c:	bd80      	pop	{r7, pc}

0800c06e <LL_GPIO_SetPinOutputType>:
{
 800c06e:	b580      	push	{r7, lr}
 800c070:	b084      	sub	sp, #16
 800c072:	af00      	add	r7, sp, #0
 800c074:	60f8      	str	r0, [r7, #12]
 800c076:	60b9      	str	r1, [r7, #8]
 800c078:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	685b      	ldr	r3, [r3, #4]
 800c07e:	68ba      	ldr	r2, [r7, #8]
 800c080:	43d2      	mvns	r2, r2
 800c082:	401a      	ands	r2, r3
 800c084:	68bb      	ldr	r3, [r7, #8]
 800c086:	6879      	ldr	r1, [r7, #4]
 800c088:	434b      	muls	r3, r1
 800c08a:	431a      	orrs	r2, r3
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	605a      	str	r2, [r3, #4]
}
 800c090:	46c0      	nop			; (mov r8, r8)
 800c092:	46bd      	mov	sp, r7
 800c094:	b004      	add	sp, #16
 800c096:	bd80      	pop	{r7, pc}

0800c098 <LL_GPIO_SetPinSpeed>:
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b084      	sub	sp, #16
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	60f8      	str	r0, [r7, #12]
 800c0a0:	60b9      	str	r1, [r7, #8]
 800c0a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	6899      	ldr	r1, [r3, #8]
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	435b      	muls	r3, r3
 800c0ac:	001a      	movs	r2, r3
 800c0ae:	0013      	movs	r3, r2
 800c0b0:	005b      	lsls	r3, r3, #1
 800c0b2:	189b      	adds	r3, r3, r2
 800c0b4:	43db      	mvns	r3, r3
 800c0b6:	400b      	ands	r3, r1
 800c0b8:	001a      	movs	r2, r3
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	435b      	muls	r3, r3
 800c0be:	6879      	ldr	r1, [r7, #4]
 800c0c0:	434b      	muls	r3, r1
 800c0c2:	431a      	orrs	r2, r3
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	609a      	str	r2, [r3, #8]
}
 800c0c8:	46c0      	nop			; (mov r8, r8)
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	b004      	add	sp, #16
 800c0ce:	bd80      	pop	{r7, pc}

0800c0d0 <LL_GPIO_SetPinPull>:
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b084      	sub	sp, #16
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	60f8      	str	r0, [r7, #12]
 800c0d8:	60b9      	str	r1, [r7, #8]
 800c0da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	68d9      	ldr	r1, [r3, #12]
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	435b      	muls	r3, r3
 800c0e4:	001a      	movs	r2, r3
 800c0e6:	0013      	movs	r3, r2
 800c0e8:	005b      	lsls	r3, r3, #1
 800c0ea:	189b      	adds	r3, r3, r2
 800c0ec:	43db      	mvns	r3, r3
 800c0ee:	400b      	ands	r3, r1
 800c0f0:	001a      	movs	r2, r3
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	435b      	muls	r3, r3
 800c0f6:	6879      	ldr	r1, [r7, #4]
 800c0f8:	434b      	muls	r3, r1
 800c0fa:	431a      	orrs	r2, r3
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	60da      	str	r2, [r3, #12]
}
 800c100:	46c0      	nop			; (mov r8, r8)
 800c102:	46bd      	mov	sp, r7
 800c104:	b004      	add	sp, #16
 800c106:	bd80      	pop	{r7, pc}

0800c108 <LL_GPIO_SetAFPin_0_7>:
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	60f8      	str	r0, [r7, #12]
 800c110:	60b9      	str	r1, [r7, #8]
 800c112:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	6a19      	ldr	r1, [r3, #32]
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	435b      	muls	r3, r3
 800c11c:	68ba      	ldr	r2, [r7, #8]
 800c11e:	4353      	muls	r3, r2
 800c120:	68ba      	ldr	r2, [r7, #8]
 800c122:	435a      	muls	r2, r3
 800c124:	0013      	movs	r3, r2
 800c126:	011b      	lsls	r3, r3, #4
 800c128:	1a9b      	subs	r3, r3, r2
 800c12a:	43db      	mvns	r3, r3
 800c12c:	400b      	ands	r3, r1
 800c12e:	001a      	movs	r2, r3
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	435b      	muls	r3, r3
 800c134:	68b9      	ldr	r1, [r7, #8]
 800c136:	434b      	muls	r3, r1
 800c138:	68b9      	ldr	r1, [r7, #8]
 800c13a:	434b      	muls	r3, r1
 800c13c:	6879      	ldr	r1, [r7, #4]
 800c13e:	434b      	muls	r3, r1
 800c140:	431a      	orrs	r2, r3
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	621a      	str	r2, [r3, #32]
}
 800c146:	46c0      	nop			; (mov r8, r8)
 800c148:	46bd      	mov	sp, r7
 800c14a:	b004      	add	sp, #16
 800c14c:	bd80      	pop	{r7, pc}

0800c14e <LL_GPIO_SetAFPin_8_15>:
{
 800c14e:	b580      	push	{r7, lr}
 800c150:	b084      	sub	sp, #16
 800c152:	af00      	add	r7, sp, #0
 800c154:	60f8      	str	r0, [r7, #12]
 800c156:	60b9      	str	r1, [r7, #8]
 800c158:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	0a1b      	lsrs	r3, r3, #8
 800c162:	68ba      	ldr	r2, [r7, #8]
 800c164:	0a12      	lsrs	r2, r2, #8
 800c166:	4353      	muls	r3, r2
 800c168:	68ba      	ldr	r2, [r7, #8]
 800c16a:	0a12      	lsrs	r2, r2, #8
 800c16c:	4353      	muls	r3, r2
 800c16e:	68ba      	ldr	r2, [r7, #8]
 800c170:	0a12      	lsrs	r2, r2, #8
 800c172:	435a      	muls	r2, r3
 800c174:	0013      	movs	r3, r2
 800c176:	011b      	lsls	r3, r3, #4
 800c178:	1a9b      	subs	r3, r3, r2
 800c17a:	43db      	mvns	r3, r3
 800c17c:	400b      	ands	r3, r1
 800c17e:	001a      	movs	r2, r3
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	0a1b      	lsrs	r3, r3, #8
 800c184:	68b9      	ldr	r1, [r7, #8]
 800c186:	0a09      	lsrs	r1, r1, #8
 800c188:	434b      	muls	r3, r1
 800c18a:	68b9      	ldr	r1, [r7, #8]
 800c18c:	0a09      	lsrs	r1, r1, #8
 800c18e:	434b      	muls	r3, r1
 800c190:	68b9      	ldr	r1, [r7, #8]
 800c192:	0a09      	lsrs	r1, r1, #8
 800c194:	434b      	muls	r3, r1
 800c196:	6879      	ldr	r1, [r7, #4]
 800c198:	434b      	muls	r3, r1
 800c19a:	431a      	orrs	r2, r3
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c1a0:	46c0      	nop			; (mov r8, r8)
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	b004      	add	sp, #16
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b084      	sub	sp, #16
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
 800c1b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c1b6:	e047      	b.n	800c248 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	2101      	movs	r1, #1
 800c1be:	68fa      	ldr	r2, [r7, #12]
 800c1c0:	4091      	lsls	r1, r2
 800c1c2:	000a      	movs	r2, r1
 800c1c4:	4013      	ands	r3, r2
 800c1c6:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d039      	beq.n	800c242 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	685b      	ldr	r3, [r3, #4]
 800c1d2:	2b01      	cmp	r3, #1
 800c1d4:	d003      	beq.n	800c1de <LL_GPIO_Init+0x36>
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	685b      	ldr	r3, [r3, #4]
 800c1da:	2b02      	cmp	r3, #2
 800c1dc:	d10d      	bne.n	800c1fa <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	689a      	ldr	r2, [r3, #8]
 800c1e2:	68b9      	ldr	r1, [r7, #8]
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	0018      	movs	r0, r3
 800c1e8:	f7ff ff56 	bl	800c098 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	68da      	ldr	r2, [r3, #12]
 800c1f0:	68b9      	ldr	r1, [r7, #8]
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	0018      	movs	r0, r3
 800c1f6:	f7ff ff3a 	bl	800c06e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	691a      	ldr	r2, [r3, #16]
 800c1fe:	68b9      	ldr	r1, [r7, #8]
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	0018      	movs	r0, r3
 800c204:	f7ff ff64 	bl	800c0d0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	2b02      	cmp	r3, #2
 800c20e:	d111      	bne.n	800c234 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	2bff      	cmp	r3, #255	; 0xff
 800c214:	d807      	bhi.n	800c226 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	695a      	ldr	r2, [r3, #20]
 800c21a:	68b9      	ldr	r1, [r7, #8]
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	0018      	movs	r0, r3
 800c220:	f7ff ff72 	bl	800c108 <LL_GPIO_SetAFPin_0_7>
 800c224:	e006      	b.n	800c234 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	695a      	ldr	r2, [r3, #20]
 800c22a:	68b9      	ldr	r1, [r7, #8]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	0018      	movs	r0, r3
 800c230:	f7ff ff8d 	bl	800c14e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800c234:	683b      	ldr	r3, [r7, #0]
 800c236:	685a      	ldr	r2, [r3, #4]
 800c238:	68b9      	ldr	r1, [r7, #8]
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	0018      	movs	r0, r3
 800c23e:	f7ff fefa 	bl	800c036 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	3301      	adds	r3, #1
 800c246:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	681a      	ldr	r2, [r3, #0]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	40da      	lsrs	r2, r3
 800c250:	1e13      	subs	r3, r2, #0
 800c252:	d1b1      	bne.n	800c1b8 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800c254:	2300      	movs	r3, #0
}
 800c256:	0018      	movs	r0, r3
 800c258:	46bd      	mov	sp, r7
 800c25a:	b004      	add	sp, #16
 800c25c:	bd80      	pop	{r7, pc}
	...

0800c260 <LL_RCC_HSI_IsReady>:
{
 800c260:	b580      	push	{r7, lr}
 800c262:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800c264:	4b07      	ldr	r3, [pc, #28]	; (800c284 <LL_RCC_HSI_IsReady+0x24>)
 800c266:	681a      	ldr	r2, [r3, #0]
 800c268:	2380      	movs	r3, #128	; 0x80
 800c26a:	00db      	lsls	r3, r3, #3
 800c26c:	401a      	ands	r2, r3
 800c26e:	2380      	movs	r3, #128	; 0x80
 800c270:	00db      	lsls	r3, r3, #3
 800c272:	429a      	cmp	r2, r3
 800c274:	d101      	bne.n	800c27a <LL_RCC_HSI_IsReady+0x1a>
 800c276:	2301      	movs	r3, #1
 800c278:	e000      	b.n	800c27c <LL_RCC_HSI_IsReady+0x1c>
 800c27a:	2300      	movs	r3, #0
}
 800c27c:	0018      	movs	r0, r3
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}
 800c282:	46c0      	nop			; (mov r8, r8)
 800c284:	40021000 	.word	0x40021000

0800c288 <LL_RCC_LSE_IsReady>:
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c28c:	4b05      	ldr	r3, [pc, #20]	; (800c2a4 <LL_RCC_LSE_IsReady+0x1c>)
 800c28e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c290:	2202      	movs	r2, #2
 800c292:	4013      	ands	r3, r2
 800c294:	2b02      	cmp	r3, #2
 800c296:	d101      	bne.n	800c29c <LL_RCC_LSE_IsReady+0x14>
 800c298:	2301      	movs	r3, #1
 800c29a:	e000      	b.n	800c29e <LL_RCC_LSE_IsReady+0x16>
 800c29c:	2300      	movs	r3, #0
}
 800c29e:	0018      	movs	r0, r3
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}
 800c2a4:	40021000 	.word	0x40021000

0800c2a8 <LL_RCC_GetSysClkSource>:
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c2ac:	4b03      	ldr	r3, [pc, #12]	; (800c2bc <LL_RCC_GetSysClkSource+0x14>)
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	2238      	movs	r2, #56	; 0x38
 800c2b2:	4013      	ands	r3, r2
}
 800c2b4:	0018      	movs	r0, r3
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}
 800c2ba:	46c0      	nop			; (mov r8, r8)
 800c2bc:	40021000 	.word	0x40021000

0800c2c0 <LL_RCC_GetAHBPrescaler>:
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c2c4:	4b03      	ldr	r3, [pc, #12]	; (800c2d4 <LL_RCC_GetAHBPrescaler+0x14>)
 800c2c6:	689a      	ldr	r2, [r3, #8]
 800c2c8:	23f0      	movs	r3, #240	; 0xf0
 800c2ca:	011b      	lsls	r3, r3, #4
 800c2cc:	4013      	ands	r3, r2
}
 800c2ce:	0018      	movs	r0, r3
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}
 800c2d4:	40021000 	.word	0x40021000

0800c2d8 <LL_RCC_GetAPB1Prescaler>:
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800c2dc:	4b03      	ldr	r3, [pc, #12]	; (800c2ec <LL_RCC_GetAPB1Prescaler+0x14>)
 800c2de:	689a      	ldr	r2, [r3, #8]
 800c2e0:	23e0      	movs	r3, #224	; 0xe0
 800c2e2:	01db      	lsls	r3, r3, #7
 800c2e4:	4013      	ands	r3, r2
}
 800c2e6:	0018      	movs	r0, r3
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}
 800c2ec:	40021000 	.word	0x40021000

0800c2f0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b082      	sub	sp, #8
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800c2f8:	4b05      	ldr	r3, [pc, #20]	; (800c310 <LL_RCC_GetUSARTClockSource+0x20>)
 800c2fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2fc:	687a      	ldr	r2, [r7, #4]
 800c2fe:	401a      	ands	r2, r3
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	041b      	lsls	r3, r3, #16
 800c304:	4313      	orrs	r3, r2
}
 800c306:	0018      	movs	r0, r3
 800c308:	46bd      	mov	sp, r7
 800c30a:	b002      	add	sp, #8
 800c30c:	bd80      	pop	{r7, pc}
 800c30e:	46c0      	nop			; (mov r8, r8)
 800c310:	40021000 	.word	0x40021000

0800c314 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c318:	4b03      	ldr	r3, [pc, #12]	; (800c328 <LL_RCC_PLL_GetN+0x14>)
 800c31a:	68db      	ldr	r3, [r3, #12]
 800c31c:	0a1b      	lsrs	r3, r3, #8
 800c31e:	227f      	movs	r2, #127	; 0x7f
 800c320:	4013      	ands	r3, r2
}
 800c322:	0018      	movs	r0, r3
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	40021000 	.word	0x40021000

0800c32c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c330:	4b03      	ldr	r3, [pc, #12]	; (800c340 <LL_RCC_PLL_GetR+0x14>)
 800c332:	68db      	ldr	r3, [r3, #12]
 800c334:	0f5b      	lsrs	r3, r3, #29
 800c336:	075b      	lsls	r3, r3, #29
}
 800c338:	0018      	movs	r0, r3
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	46c0      	nop			; (mov r8, r8)
 800c340:	40021000 	.word	0x40021000

0800c344 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c348:	4b03      	ldr	r3, [pc, #12]	; (800c358 <LL_RCC_PLL_GetMainSource+0x14>)
 800c34a:	68db      	ldr	r3, [r3, #12]
 800c34c:	2203      	movs	r2, #3
 800c34e:	4013      	ands	r3, r2
}
 800c350:	0018      	movs	r0, r3
 800c352:	46bd      	mov	sp, r7
 800c354:	bd80      	pop	{r7, pc}
 800c356:	46c0      	nop			; (mov r8, r8)
 800c358:	40021000 	.word	0x40021000

0800c35c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c360:	4b03      	ldr	r3, [pc, #12]	; (800c370 <LL_RCC_PLL_GetDivider+0x14>)
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	2270      	movs	r2, #112	; 0x70
 800c366:	4013      	ands	r3, r2
}
 800c368:	0018      	movs	r0, r3
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	46c0      	nop			; (mov r8, r8)
 800c370:	40021000 	.word	0x40021000

0800c374 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b082      	sub	sp, #8
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800c37c:	f000 f8a8 	bl	800c4d0 <RCC_GetSystemClockFreq>
 800c380:	0002      	movs	r2, r0
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	0018      	movs	r0, r3
 800c38c:	f000 f8ce 	bl	800c52c <RCC_GetHCLKClockFreq>
 800c390:	0002      	movs	r2, r0
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	685b      	ldr	r3, [r3, #4]
 800c39a:	0018      	movs	r0, r3
 800c39c:	f000 f8de 	bl	800c55c <RCC_GetPCLK1ClockFreq>
 800c3a0:	0002      	movs	r2, r0
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	609a      	str	r2, [r3, #8]
}
 800c3a6:	46c0      	nop			; (mov r8, r8)
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	b002      	add	sp, #8
 800c3ac:	bd80      	pop	{r7, pc}
	...

0800c3b0 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b084      	sub	sp, #16
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2b03      	cmp	r3, #3
 800c3c0:	d134      	bne.n	800c42c <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	0018      	movs	r0, r3
 800c3c6:	f7ff ff93 	bl	800c2f0 <LL_RCC_GetUSARTClockSource>
 800c3ca:	0003      	movs	r3, r0
 800c3cc:	4a39      	ldr	r2, [pc, #228]	; (800c4b4 <LL_RCC_GetUSARTClockFreq+0x104>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d016      	beq.n	800c400 <LL_RCC_GetUSARTClockFreq+0x50>
 800c3d2:	4a38      	ldr	r2, [pc, #224]	; (800c4b4 <LL_RCC_GetUSARTClockFreq+0x104>)
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	d81c      	bhi.n	800c412 <LL_RCC_GetUSARTClockFreq+0x62>
 800c3d8:	4a37      	ldr	r2, [pc, #220]	; (800c4b8 <LL_RCC_GetUSARTClockFreq+0x108>)
 800c3da:	4293      	cmp	r3, r2
 800c3dc:	d003      	beq.n	800c3e6 <LL_RCC_GetUSARTClockFreq+0x36>
 800c3de:	4a37      	ldr	r2, [pc, #220]	; (800c4bc <LL_RCC_GetUSARTClockFreq+0x10c>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d005      	beq.n	800c3f0 <LL_RCC_GetUSARTClockFreq+0x40>
 800c3e4:	e015      	b.n	800c412 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c3e6:	f000 f873 	bl	800c4d0 <RCC_GetSystemClockFreq>
 800c3ea:	0003      	movs	r3, r0
 800c3ec:	60fb      	str	r3, [r7, #12]
        break;
 800c3ee:	e05c      	b.n	800c4aa <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c3f0:	f7ff ff36 	bl	800c260 <LL_RCC_HSI_IsReady>
 800c3f4:	0003      	movs	r3, r0
 800c3f6:	2b01      	cmp	r3, #1
 800c3f8:	d150      	bne.n	800c49c <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 800c3fa:	4b31      	ldr	r3, [pc, #196]	; (800c4c0 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c3fc:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c3fe:	e04d      	b.n	800c49c <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c400:	f7ff ff42 	bl	800c288 <LL_RCC_LSE_IsReady>
 800c404:	0003      	movs	r3, r0
 800c406:	2b01      	cmp	r3, #1
 800c408:	d14a      	bne.n	800c4a0 <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 800c40a:	2380      	movs	r3, #128	; 0x80
 800c40c:	021b      	lsls	r3, r3, #8
 800c40e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c410:	e046      	b.n	800c4a0 <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c412:	f000 f85d 	bl	800c4d0 <RCC_GetSystemClockFreq>
 800c416:	0003      	movs	r3, r0
 800c418:	0018      	movs	r0, r3
 800c41a:	f000 f887 	bl	800c52c <RCC_GetHCLKClockFreq>
 800c41e:	0003      	movs	r3, r0
 800c420:	0018      	movs	r0, r3
 800c422:	f000 f89b 	bl	800c55c <RCC_GetPCLK1ClockFreq>
 800c426:	0003      	movs	r3, r0
 800c428:	60fb      	str	r3, [r7, #12]
        break;
 800c42a:	e03e      	b.n	800c4aa <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	2b0c      	cmp	r3, #12
 800c430:	d13b      	bne.n	800c4aa <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	0018      	movs	r0, r3
 800c436:	f7ff ff5b 	bl	800c2f0 <LL_RCC_GetUSARTClockSource>
 800c43a:	0003      	movs	r3, r0
 800c43c:	4a21      	ldr	r2, [pc, #132]	; (800c4c4 <LL_RCC_GetUSARTClockFreq+0x114>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d016      	beq.n	800c470 <LL_RCC_GetUSARTClockFreq+0xc0>
 800c442:	4a20      	ldr	r2, [pc, #128]	; (800c4c4 <LL_RCC_GetUSARTClockFreq+0x114>)
 800c444:	4293      	cmp	r3, r2
 800c446:	d81c      	bhi.n	800c482 <LL_RCC_GetUSARTClockFreq+0xd2>
 800c448:	4a1f      	ldr	r2, [pc, #124]	; (800c4c8 <LL_RCC_GetUSARTClockFreq+0x118>)
 800c44a:	4293      	cmp	r3, r2
 800c44c:	d003      	beq.n	800c456 <LL_RCC_GetUSARTClockFreq+0xa6>
 800c44e:	4a1f      	ldr	r2, [pc, #124]	; (800c4cc <LL_RCC_GetUSARTClockFreq+0x11c>)
 800c450:	4293      	cmp	r3, r2
 800c452:	d005      	beq.n	800c460 <LL_RCC_GetUSARTClockFreq+0xb0>
 800c454:	e015      	b.n	800c482 <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c456:	f000 f83b 	bl	800c4d0 <RCC_GetSystemClockFreq>
 800c45a:	0003      	movs	r3, r0
 800c45c:	60fb      	str	r3, [r7, #12]
        break;
 800c45e:	e024      	b.n	800c4aa <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c460:	f7ff fefe 	bl	800c260 <LL_RCC_HSI_IsReady>
 800c464:	0003      	movs	r3, r0
 800c466:	2b01      	cmp	r3, #1
 800c468:	d11c      	bne.n	800c4a4 <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 800c46a:	4b15      	ldr	r3, [pc, #84]	; (800c4c0 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c46c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c46e:	e019      	b.n	800c4a4 <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c470:	f7ff ff0a 	bl	800c288 <LL_RCC_LSE_IsReady>
 800c474:	0003      	movs	r3, r0
 800c476:	2b01      	cmp	r3, #1
 800c478:	d116      	bne.n	800c4a8 <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 800c47a:	2380      	movs	r3, #128	; 0x80
 800c47c:	021b      	lsls	r3, r3, #8
 800c47e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c480:	e012      	b.n	800c4a8 <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c482:	f000 f825 	bl	800c4d0 <RCC_GetSystemClockFreq>
 800c486:	0003      	movs	r3, r0
 800c488:	0018      	movs	r0, r3
 800c48a:	f000 f84f 	bl	800c52c <RCC_GetHCLKClockFreq>
 800c48e:	0003      	movs	r3, r0
 800c490:	0018      	movs	r0, r3
 800c492:	f000 f863 	bl	800c55c <RCC_GetPCLK1ClockFreq>
 800c496:	0003      	movs	r3, r0
 800c498:	60fb      	str	r3, [r7, #12]
        break;
 800c49a:	e006      	b.n	800c4aa <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c49c:	46c0      	nop			; (mov r8, r8)
 800c49e:	e004      	b.n	800c4aa <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c4a0:	46c0      	nop			; (mov r8, r8)
 800c4a2:	e002      	b.n	800c4aa <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c4a4:	46c0      	nop			; (mov r8, r8)
 800c4a6:	e000      	b.n	800c4aa <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c4a8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
}
 800c4ac:	0018      	movs	r0, r3
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	b004      	add	sp, #16
 800c4b2:	bd80      	pop	{r7, pc}
 800c4b4:	00030003 	.word	0x00030003
 800c4b8:	00030001 	.word	0x00030001
 800c4bc:	00030002 	.word	0x00030002
 800c4c0:	00f42400 	.word	0x00f42400
 800c4c4:	000c000c 	.word	0x000c000c
 800c4c8:	000c0004 	.word	0x000c0004
 800c4cc:	000c0008 	.word	0x000c0008

0800c4d0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800c4d6:	f7ff fee7 	bl	800c2a8 <LL_RCC_GetSysClkSource>
 800c4da:	0003      	movs	r3, r0
 800c4dc:	2b08      	cmp	r3, #8
 800c4de:	d002      	beq.n	800c4e6 <RCC_GetSystemClockFreq+0x16>
 800c4e0:	2b10      	cmp	r3, #16
 800c4e2:	d003      	beq.n	800c4ec <RCC_GetSystemClockFreq+0x1c>
 800c4e4:	e007      	b.n	800c4f6 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800c4e6:	4b0e      	ldr	r3, [pc, #56]	; (800c520 <RCC_GetSystemClockFreq+0x50>)
 800c4e8:	607b      	str	r3, [r7, #4]
      break;
 800c4ea:	e014      	b.n	800c516 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800c4ec:	f000 f84c 	bl	800c588 <RCC_PLL_GetFreqDomain_SYS>
 800c4f0:	0003      	movs	r3, r0
 800c4f2:	607b      	str	r3, [r7, #4]
      break;
 800c4f4:	e00f      	b.n	800c516 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c4f6:	4b0b      	ldr	r3, [pc, #44]	; (800c524 <RCC_GetSystemClockFreq+0x54>)
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	0adb      	lsrs	r3, r3, #11
 800c4fc:	2207      	movs	r2, #7
 800c4fe:	4013      	ands	r3, r2
 800c500:	2201      	movs	r2, #1
 800c502:	409a      	lsls	r2, r3
 800c504:	0013      	movs	r3, r2
 800c506:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 800c508:	6839      	ldr	r1, [r7, #0]
 800c50a:	4807      	ldr	r0, [pc, #28]	; (800c528 <RCC_GetSystemClockFreq+0x58>)
 800c50c:	f7f3 fdfa 	bl	8000104 <__udivsi3>
 800c510:	0003      	movs	r3, r0
 800c512:	607b      	str	r3, [r7, #4]
      break;
 800c514:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800c516:	687b      	ldr	r3, [r7, #4]
}
 800c518:	0018      	movs	r0, r3
 800c51a:	46bd      	mov	sp, r7
 800c51c:	b002      	add	sp, #8
 800c51e:	bd80      	pop	{r7, pc}
 800c520:	007a1200 	.word	0x007a1200
 800c524:	40021000 	.word	0x40021000
 800c528:	00f42400 	.word	0x00f42400

0800c52c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b082      	sub	sp, #8
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800c534:	f7ff fec4 	bl	800c2c0 <LL_RCC_GetAHBPrescaler>
 800c538:	0003      	movs	r3, r0
 800c53a:	0a1b      	lsrs	r3, r3, #8
 800c53c:	220f      	movs	r2, #15
 800c53e:	401a      	ands	r2, r3
 800c540:	4b05      	ldr	r3, [pc, #20]	; (800c558 <RCC_GetHCLKClockFreq+0x2c>)
 800c542:	0092      	lsls	r2, r2, #2
 800c544:	58d3      	ldr	r3, [r2, r3]
 800c546:	221f      	movs	r2, #31
 800c548:	4013      	ands	r3, r2
 800c54a:	687a      	ldr	r2, [r7, #4]
 800c54c:	40da      	lsrs	r2, r3
 800c54e:	0013      	movs	r3, r2
}
 800c550:	0018      	movs	r0, r3
 800c552:	46bd      	mov	sp, r7
 800c554:	b002      	add	sp, #8
 800c556:	bd80      	pop	{r7, pc}
 800c558:	08011694 	.word	0x08011694

0800c55c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b082      	sub	sp, #8
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800c564:	f7ff feb8 	bl	800c2d8 <LL_RCC_GetAPB1Prescaler>
 800c568:	0003      	movs	r3, r0
 800c56a:	0b1a      	lsrs	r2, r3, #12
 800c56c:	4b05      	ldr	r3, [pc, #20]	; (800c584 <RCC_GetPCLK1ClockFreq+0x28>)
 800c56e:	0092      	lsls	r2, r2, #2
 800c570:	58d3      	ldr	r3, [r2, r3]
 800c572:	221f      	movs	r2, #31
 800c574:	4013      	ands	r3, r2
 800c576:	687a      	ldr	r2, [r7, #4]
 800c578:	40da      	lsrs	r2, r3
 800c57a:	0013      	movs	r3, r2
}
 800c57c:	0018      	movs	r0, r3
 800c57e:	46bd      	mov	sp, r7
 800c580:	b002      	add	sp, #8
 800c582:	bd80      	pop	{r7, pc}
 800c584:	080116d4 	.word	0x080116d4

0800c588 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800c588:	b590      	push	{r4, r7, lr}
 800c58a:	b083      	sub	sp, #12
 800c58c:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800c58e:	f7ff fed9 	bl	800c344 <LL_RCC_PLL_GetMainSource>
 800c592:	0003      	movs	r3, r0
 800c594:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	2b02      	cmp	r3, #2
 800c59a:	d003      	beq.n	800c5a4 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	2b03      	cmp	r3, #3
 800c5a0:	d003      	beq.n	800c5aa <RCC_PLL_GetFreqDomain_SYS+0x22>
 800c5a2:	e005      	b.n	800c5b0 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800c5a4:	4b13      	ldr	r3, [pc, #76]	; (800c5f4 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c5a6:	607b      	str	r3, [r7, #4]
      break;
 800c5a8:	e005      	b.n	800c5b6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800c5aa:	4b13      	ldr	r3, [pc, #76]	; (800c5f8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800c5ac:	607b      	str	r3, [r7, #4]
      break;
 800c5ae:	e002      	b.n	800c5b6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800c5b0:	4b10      	ldr	r3, [pc, #64]	; (800c5f4 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c5b2:	607b      	str	r3, [r7, #4]
      break;
 800c5b4:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800c5b6:	f7ff fead 	bl	800c314 <LL_RCC_PLL_GetN>
 800c5ba:	0002      	movs	r2, r0
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	4353      	muls	r3, r2
 800c5c0:	001c      	movs	r4, r3
 800c5c2:	f7ff fecb 	bl	800c35c <LL_RCC_PLL_GetDivider>
 800c5c6:	0003      	movs	r3, r0
 800c5c8:	091b      	lsrs	r3, r3, #4
 800c5ca:	3301      	adds	r3, #1
 800c5cc:	0019      	movs	r1, r3
 800c5ce:	0020      	movs	r0, r4
 800c5d0:	f7f3 fd98 	bl	8000104 <__udivsi3>
 800c5d4:	0003      	movs	r3, r0
 800c5d6:	001c      	movs	r4, r3
 800c5d8:	f7ff fea8 	bl	800c32c <LL_RCC_PLL_GetR>
 800c5dc:	0003      	movs	r3, r0
 800c5de:	0f5b      	lsrs	r3, r3, #29
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	0019      	movs	r1, r3
 800c5e4:	0020      	movs	r0, r4
 800c5e6:	f7f3 fd8d 	bl	8000104 <__udivsi3>
 800c5ea:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800c5ec:	0018      	movs	r0, r3
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	b003      	add	sp, #12
 800c5f2:	bd90      	pop	{r4, r7, pc}
 800c5f4:	00f42400 	.word	0x00f42400
 800c5f8:	007a1200 	.word	0x007a1200

0800c5fc <LL_USART_IsEnabled>:
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b082      	sub	sp, #8
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2201      	movs	r2, #1
 800c60a:	4013      	ands	r3, r2
 800c60c:	2b01      	cmp	r3, #1
 800c60e:	d101      	bne.n	800c614 <LL_USART_IsEnabled+0x18>
 800c610:	2301      	movs	r3, #1
 800c612:	e000      	b.n	800c616 <LL_USART_IsEnabled+0x1a>
 800c614:	2300      	movs	r3, #0
}
 800c616:	0018      	movs	r0, r3
 800c618:	46bd      	mov	sp, r7
 800c61a:	b002      	add	sp, #8
 800c61c:	bd80      	pop	{r7, pc}

0800c61e <LL_USART_SetPrescaler>:
{
 800c61e:	b580      	push	{r7, lr}
 800c620:	b082      	sub	sp, #8
 800c622:	af00      	add	r7, sp, #0
 800c624:	6078      	str	r0, [r7, #4]
 800c626:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c62c:	220f      	movs	r2, #15
 800c62e:	4393      	bics	r3, r2
 800c630:	683a      	ldr	r2, [r7, #0]
 800c632:	b292      	uxth	r2, r2
 800c634:	431a      	orrs	r2, r3
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800c63a:	46c0      	nop			; (mov r8, r8)
 800c63c:	46bd      	mov	sp, r7
 800c63e:	b002      	add	sp, #8
 800c640:	bd80      	pop	{r7, pc}
	...

0800c644 <LL_USART_SetStopBitsLength>:
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b082      	sub	sp, #8
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	685b      	ldr	r3, [r3, #4]
 800c652:	4a05      	ldr	r2, [pc, #20]	; (800c668 <LL_USART_SetStopBitsLength+0x24>)
 800c654:	401a      	ands	r2, r3
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	431a      	orrs	r2, r3
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	605a      	str	r2, [r3, #4]
}
 800c65e:	46c0      	nop			; (mov r8, r8)
 800c660:	46bd      	mov	sp, r7
 800c662:	b002      	add	sp, #8
 800c664:	bd80      	pop	{r7, pc}
 800c666:	46c0      	nop			; (mov r8, r8)
 800c668:	ffffcfff 	.word	0xffffcfff

0800c66c <LL_USART_SetHWFlowCtrl>:
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b082      	sub	sp, #8
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
 800c674:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	689b      	ldr	r3, [r3, #8]
 800c67a:	4a05      	ldr	r2, [pc, #20]	; (800c690 <LL_USART_SetHWFlowCtrl+0x24>)
 800c67c:	401a      	ands	r2, r3
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	431a      	orrs	r2, r3
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	609a      	str	r2, [r3, #8]
}
 800c686:	46c0      	nop			; (mov r8, r8)
 800c688:	46bd      	mov	sp, r7
 800c68a:	b002      	add	sp, #8
 800c68c:	bd80      	pop	{r7, pc}
 800c68e:	46c0      	nop			; (mov r8, r8)
 800c690:	fffffcff 	.word	0xfffffcff

0800c694 <LL_USART_SetBaudRate>:
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b086      	sub	sp, #24
 800c698:	af00      	add	r7, sp, #0
 800c69a:	60f8      	str	r0, [r7, #12]
 800c69c:	60b9      	str	r1, [r7, #8]
 800c69e:	607a      	str	r2, [r7, #4]
 800c6a0:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2b0b      	cmp	r3, #11
 800c6a6:	d846      	bhi.n	800c736 <LL_USART_SetBaudRate+0xa2>
  else if (BaudRate == 0U)
 800c6a8:	6a3b      	ldr	r3, [r7, #32]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d043      	beq.n	800c736 <LL_USART_SetBaudRate+0xa2>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800c6ae:	683a      	ldr	r2, [r7, #0]
 800c6b0:	2380      	movs	r3, #128	; 0x80
 800c6b2:	021b      	lsls	r3, r3, #8
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d126      	bne.n	800c706 <LL_USART_SetBaudRate+0x72>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	b2db      	uxtb	r3, r3
 800c6bc:	001a      	movs	r2, r3
 800c6be:	4b20      	ldr	r3, [pc, #128]	; (800c740 <LL_USART_SetBaudRate+0xac>)
 800c6c0:	0092      	lsls	r2, r2, #2
 800c6c2:	58d3      	ldr	r3, [r2, r3]
 800c6c4:	0019      	movs	r1, r3
 800c6c6:	68b8      	ldr	r0, [r7, #8]
 800c6c8:	f7f3 fd1c 	bl	8000104 <__udivsi3>
 800c6cc:	0003      	movs	r3, r0
 800c6ce:	005a      	lsls	r2, r3, #1
 800c6d0:	6a3b      	ldr	r3, [r7, #32]
 800c6d2:	085b      	lsrs	r3, r3, #1
 800c6d4:	18d3      	adds	r3, r2, r3
 800c6d6:	6a39      	ldr	r1, [r7, #32]
 800c6d8:	0018      	movs	r0, r3
 800c6da:	f7f3 fd13 	bl	8000104 <__udivsi3>
 800c6de:	0003      	movs	r3, r0
 800c6e0:	b29b      	uxth	r3, r3
 800c6e2:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800c6e4:	697b      	ldr	r3, [r7, #20]
 800c6e6:	4a17      	ldr	r2, [pc, #92]	; (800c744 <LL_USART_SetBaudRate+0xb0>)
 800c6e8:	4013      	ands	r3, r2
 800c6ea:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	085b      	lsrs	r3, r3, #1
 800c6f0:	b29b      	uxth	r3, r3
 800c6f2:	001a      	movs	r2, r3
 800c6f4:	2307      	movs	r3, #7
 800c6f6:	4013      	ands	r3, r2
 800c6f8:	693a      	ldr	r2, [r7, #16]
 800c6fa:	4313      	orrs	r3, r2
 800c6fc:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	693a      	ldr	r2, [r7, #16]
 800c702:	60da      	str	r2, [r3, #12]
}
 800c704:	e017      	b.n	800c736 <LL_USART_SetBaudRate+0xa2>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	b2db      	uxtb	r3, r3
 800c70a:	001a      	movs	r2, r3
 800c70c:	4b0c      	ldr	r3, [pc, #48]	; (800c740 <LL_USART_SetBaudRate+0xac>)
 800c70e:	0092      	lsls	r2, r2, #2
 800c710:	58d3      	ldr	r3, [r2, r3]
 800c712:	0019      	movs	r1, r3
 800c714:	68b8      	ldr	r0, [r7, #8]
 800c716:	f7f3 fcf5 	bl	8000104 <__udivsi3>
 800c71a:	0003      	movs	r3, r0
 800c71c:	001a      	movs	r2, r3
 800c71e:	6a3b      	ldr	r3, [r7, #32]
 800c720:	085b      	lsrs	r3, r3, #1
 800c722:	18d3      	adds	r3, r2, r3
 800c724:	6a39      	ldr	r1, [r7, #32]
 800c726:	0018      	movs	r0, r3
 800c728:	f7f3 fcec 	bl	8000104 <__udivsi3>
 800c72c:	0003      	movs	r3, r0
 800c72e:	b29b      	uxth	r3, r3
 800c730:	001a      	movs	r2, r3
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	60da      	str	r2, [r3, #12]
}
 800c736:	46c0      	nop			; (mov r8, r8)
 800c738:	46bd      	mov	sp, r7
 800c73a:	b006      	add	sp, #24
 800c73c:	bd80      	pop	{r7, pc}
 800c73e:	46c0      	nop			; (mov r8, r8)
 800c740:	08011748 	.word	0x08011748
 800c744:	0000fff0 	.word	0x0000fff0

0800c748 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800c748:	b590      	push	{r4, r7, lr}
 800c74a:	b08b      	sub	sp, #44	; 0x2c
 800c74c:	af02      	add	r7, sp, #8
 800c74e:	6078      	str	r0, [r7, #4]
 800c750:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800c752:	231f      	movs	r3, #31
 800c754:	18fb      	adds	r3, r7, r3
 800c756:	2201      	movs	r2, #1
 800c758:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800c75a:	2300      	movs	r3, #0
 800c75c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	0018      	movs	r0, r3
 800c762:	f7ff ff4b 	bl	800c5fc <LL_USART_IsEnabled>
 800c766:	1e03      	subs	r3, r0, #0
 800c768:	d16a      	bne.n	800c840 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	4a38      	ldr	r2, [pc, #224]	; (800c850 <LL_USART_Init+0x108>)
 800c770:	401a      	ands	r2, r3
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	6899      	ldr	r1, [r3, #8]
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	691b      	ldr	r3, [r3, #16]
 800c77a:	4319      	orrs	r1, r3
 800c77c:	683b      	ldr	r3, [r7, #0]
 800c77e:	695b      	ldr	r3, [r3, #20]
 800c780:	4319      	orrs	r1, r3
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	69db      	ldr	r3, [r3, #28]
 800c786:	430b      	orrs	r3, r1
 800c788:	431a      	orrs	r2, r3
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	68da      	ldr	r2, [r3, #12]
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	0011      	movs	r1, r2
 800c796:	0018      	movs	r0, r3
 800c798:	f7ff ff54 	bl	800c644 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	699a      	ldr	r2, [r3, #24]
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	0011      	movs	r1, r2
 800c7a4:	0018      	movs	r0, r3
 800c7a6:	f7ff ff61 	bl	800c66c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	4a29      	ldr	r2, [pc, #164]	; (800c854 <LL_USART_Init+0x10c>)
 800c7ae:	4293      	cmp	r3, r2
 800c7b0:	d105      	bne.n	800c7be <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800c7b2:	2003      	movs	r0, #3
 800c7b4:	f7ff fdfc 	bl	800c3b0 <LL_RCC_GetUSARTClockFreq>
 800c7b8:	0003      	movs	r3, r0
 800c7ba:	61bb      	str	r3, [r7, #24]
 800c7bc:	e022      	b.n	800c804 <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	4a25      	ldr	r2, [pc, #148]	; (800c858 <LL_USART_Init+0x110>)
 800c7c2:	4293      	cmp	r3, r2
 800c7c4:	d105      	bne.n	800c7d2 <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800c7c6:	200c      	movs	r0, #12
 800c7c8:	f7ff fdf2 	bl	800c3b0 <LL_RCC_GetUSARTClockFreq>
 800c7cc:	0003      	movs	r3, r0
 800c7ce:	61bb      	str	r3, [r7, #24]
 800c7d0:	e018      	b.n	800c804 <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* USART2 Clock selector flag */
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	4a21      	ldr	r2, [pc, #132]	; (800c85c <LL_USART_Init+0x114>)
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	d108      	bne.n	800c7ec <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c7da:	240c      	movs	r4, #12
 800c7dc:	193b      	adds	r3, r7, r4
 800c7de:	0018      	movs	r0, r3
 800c7e0:	f7ff fdc8 	bl	800c374 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c7e4:	193b      	adds	r3, r7, r4
 800c7e6:	689b      	ldr	r3, [r3, #8]
 800c7e8:	61bb      	str	r3, [r7, #24]
 800c7ea:	e00b      	b.n	800c804 <LL_USART_Init+0xbc>
#endif /* USART3 Clock selector flag */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	4a1c      	ldr	r2, [pc, #112]	; (800c860 <LL_USART_Init+0x118>)
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d107      	bne.n	800c804 <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c7f4:	240c      	movs	r4, #12
 800c7f6:	193b      	adds	r3, r7, r4
 800c7f8:	0018      	movs	r0, r3
 800c7fa:	f7ff fdbb 	bl	800c374 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c7fe:	193b      	adds	r3, r7, r4
 800c800:	689b      	ldr	r3, [r3, #8]
 800c802:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800c804:	69bb      	ldr	r3, [r7, #24]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d013      	beq.n	800c832 <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	685b      	ldr	r3, [r3, #4]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d00f      	beq.n	800c832 <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 800c812:	231f      	movs	r3, #31
 800c814:	18fb      	adds	r3, r7, r3
 800c816:	2200      	movs	r2, #0
 800c818:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	681a      	ldr	r2, [r3, #0]
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	69dc      	ldr	r4, [r3, #28]
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	685b      	ldr	r3, [r3, #4]
 800c826:	69b9      	ldr	r1, [r7, #24]
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	9300      	str	r3, [sp, #0]
 800c82c:	0023      	movs	r3, r4
 800c82e:	f7ff ff31 	bl	800c694 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	681a      	ldr	r2, [r3, #0]
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	0011      	movs	r1, r2
 800c83a:	0018      	movs	r0, r3
 800c83c:	f7ff feef 	bl	800c61e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800c840:	231f      	movs	r3, #31
 800c842:	18fb      	adds	r3, r7, r3
 800c844:	781b      	ldrb	r3, [r3, #0]
}
 800c846:	0018      	movs	r0, r3
 800c848:	46bd      	mov	sp, r7
 800c84a:	b009      	add	sp, #36	; 0x24
 800c84c:	bd90      	pop	{r4, r7, pc}
 800c84e:	46c0      	nop			; (mov r8, r8)
 800c850:	efff69f3 	.word	0xefff69f3
 800c854:	40013800 	.word	0x40013800
 800c858:	40004400 	.word	0x40004400
 800c85c:	40004800 	.word	0x40004800
 800c860:	40004c00 	.word	0x40004c00

0800c864 <__libc_init_array>:
 800c864:	b570      	push	{r4, r5, r6, lr}
 800c866:	2600      	movs	r6, #0
 800c868:	4d0c      	ldr	r5, [pc, #48]	; (800c89c <__libc_init_array+0x38>)
 800c86a:	4c0d      	ldr	r4, [pc, #52]	; (800c8a0 <__libc_init_array+0x3c>)
 800c86c:	1b64      	subs	r4, r4, r5
 800c86e:	10a4      	asrs	r4, r4, #2
 800c870:	42a6      	cmp	r6, r4
 800c872:	d109      	bne.n	800c888 <__libc_init_array+0x24>
 800c874:	2600      	movs	r6, #0
 800c876:	f001 f82f 	bl	800d8d8 <_init>
 800c87a:	4d0a      	ldr	r5, [pc, #40]	; (800c8a4 <__libc_init_array+0x40>)
 800c87c:	4c0a      	ldr	r4, [pc, #40]	; (800c8a8 <__libc_init_array+0x44>)
 800c87e:	1b64      	subs	r4, r4, r5
 800c880:	10a4      	asrs	r4, r4, #2
 800c882:	42a6      	cmp	r6, r4
 800c884:	d105      	bne.n	800c892 <__libc_init_array+0x2e>
 800c886:	bd70      	pop	{r4, r5, r6, pc}
 800c888:	00b3      	lsls	r3, r6, #2
 800c88a:	58eb      	ldr	r3, [r5, r3]
 800c88c:	4798      	blx	r3
 800c88e:	3601      	adds	r6, #1
 800c890:	e7ee      	b.n	800c870 <__libc_init_array+0xc>
 800c892:	00b3      	lsls	r3, r6, #2
 800c894:	58eb      	ldr	r3, [r5, r3]
 800c896:	4798      	blx	r3
 800c898:	3601      	adds	r6, #1
 800c89a:	e7f2      	b.n	800c882 <__libc_init_array+0x1e>
 800c89c:	08011950 	.word	0x08011950
 800c8a0:	08011950 	.word	0x08011950
 800c8a4:	08011950 	.word	0x08011950
 800c8a8:	08011954 	.word	0x08011954

0800c8ac <memset>:
 800c8ac:	0003      	movs	r3, r0
 800c8ae:	1882      	adds	r2, r0, r2
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d100      	bne.n	800c8b6 <memset+0xa>
 800c8b4:	4770      	bx	lr
 800c8b6:	7019      	strb	r1, [r3, #0]
 800c8b8:	3301      	adds	r3, #1
 800c8ba:	e7f9      	b.n	800c8b0 <memset+0x4>

0800c8bc <sin>:
 800c8bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8be:	4a20      	ldr	r2, [pc, #128]	; (800c940 <sin+0x84>)
 800c8c0:	004b      	lsls	r3, r1, #1
 800c8c2:	b087      	sub	sp, #28
 800c8c4:	085b      	lsrs	r3, r3, #1
 800c8c6:	4293      	cmp	r3, r2
 800c8c8:	dc06      	bgt.n	800c8d8 <sin+0x1c>
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	9300      	str	r3, [sp, #0]
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	f000 fe53 	bl	800d57c <__kernel_sin>
 800c8d6:	e006      	b.n	800c8e6 <sin+0x2a>
 800c8d8:	4a1a      	ldr	r2, [pc, #104]	; (800c944 <sin+0x88>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	dd05      	ble.n	800c8ea <sin+0x2e>
 800c8de:	0002      	movs	r2, r0
 800c8e0:	000b      	movs	r3, r1
 800c8e2:	f7f4 ff6d 	bl	80017c0 <__aeabi_dsub>
 800c8e6:	b007      	add	sp, #28
 800c8e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8ea:	aa02      	add	r2, sp, #8
 800c8ec:	f000 f82c 	bl	800c948 <__ieee754_rem_pio2>
 800c8f0:	9c04      	ldr	r4, [sp, #16]
 800c8f2:	9d05      	ldr	r5, [sp, #20]
 800c8f4:	2303      	movs	r3, #3
 800c8f6:	4003      	ands	r3, r0
 800c8f8:	2b01      	cmp	r3, #1
 800c8fa:	d00a      	beq.n	800c912 <sin+0x56>
 800c8fc:	9802      	ldr	r0, [sp, #8]
 800c8fe:	9903      	ldr	r1, [sp, #12]
 800c900:	2b02      	cmp	r3, #2
 800c902:	d00d      	beq.n	800c920 <sin+0x64>
 800c904:	2b00      	cmp	r3, #0
 800c906:	d115      	bne.n	800c934 <sin+0x78>
 800c908:	3301      	adds	r3, #1
 800c90a:	9300      	str	r3, [sp, #0]
 800c90c:	0022      	movs	r2, r4
 800c90e:	002b      	movs	r3, r5
 800c910:	e7df      	b.n	800c8d2 <sin+0x16>
 800c912:	0022      	movs	r2, r4
 800c914:	9802      	ldr	r0, [sp, #8]
 800c916:	9903      	ldr	r1, [sp, #12]
 800c918:	002b      	movs	r3, r5
 800c91a:	f000 fa05 	bl	800cd28 <__kernel_cos>
 800c91e:	e7e2      	b.n	800c8e6 <sin+0x2a>
 800c920:	2301      	movs	r3, #1
 800c922:	0022      	movs	r2, r4
 800c924:	9300      	str	r3, [sp, #0]
 800c926:	002b      	movs	r3, r5
 800c928:	f000 fe28 	bl	800d57c <__kernel_sin>
 800c92c:	2380      	movs	r3, #128	; 0x80
 800c92e:	061b      	lsls	r3, r3, #24
 800c930:	18c9      	adds	r1, r1, r3
 800c932:	e7d8      	b.n	800c8e6 <sin+0x2a>
 800c934:	0022      	movs	r2, r4
 800c936:	002b      	movs	r3, r5
 800c938:	f000 f9f6 	bl	800cd28 <__kernel_cos>
 800c93c:	e7f6      	b.n	800c92c <sin+0x70>
 800c93e:	46c0      	nop			; (mov r8, r8)
 800c940:	3fe921fb 	.word	0x3fe921fb
 800c944:	7fefffff 	.word	0x7fefffff

0800c948 <__ieee754_rem_pio2>:
 800c948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c94a:	004b      	lsls	r3, r1, #1
 800c94c:	b091      	sub	sp, #68	; 0x44
 800c94e:	085b      	lsrs	r3, r3, #1
 800c950:	9302      	str	r3, [sp, #8]
 800c952:	0017      	movs	r7, r2
 800c954:	4bb6      	ldr	r3, [pc, #728]	; (800cc30 <__ieee754_rem_pio2+0x2e8>)
 800c956:	9a02      	ldr	r2, [sp, #8]
 800c958:	0004      	movs	r4, r0
 800c95a:	000d      	movs	r5, r1
 800c95c:	9109      	str	r1, [sp, #36]	; 0x24
 800c95e:	429a      	cmp	r2, r3
 800c960:	dc09      	bgt.n	800c976 <__ieee754_rem_pio2+0x2e>
 800c962:	0002      	movs	r2, r0
 800c964:	000b      	movs	r3, r1
 800c966:	603a      	str	r2, [r7, #0]
 800c968:	607b      	str	r3, [r7, #4]
 800c96a:	2200      	movs	r2, #0
 800c96c:	2300      	movs	r3, #0
 800c96e:	60ba      	str	r2, [r7, #8]
 800c970:	60fb      	str	r3, [r7, #12]
 800c972:	2600      	movs	r6, #0
 800c974:	e025      	b.n	800c9c2 <__ieee754_rem_pio2+0x7a>
 800c976:	4baf      	ldr	r3, [pc, #700]	; (800cc34 <__ieee754_rem_pio2+0x2ec>)
 800c978:	9a02      	ldr	r2, [sp, #8]
 800c97a:	429a      	cmp	r2, r3
 800c97c:	dd00      	ble.n	800c980 <__ieee754_rem_pio2+0x38>
 800c97e:	e06e      	b.n	800ca5e <__ieee754_rem_pio2+0x116>
 800c980:	4ead      	ldr	r6, [pc, #692]	; (800cc38 <__ieee754_rem_pio2+0x2f0>)
 800c982:	4aae      	ldr	r2, [pc, #696]	; (800cc3c <__ieee754_rem_pio2+0x2f4>)
 800c984:	2d00      	cmp	r5, #0
 800c986:	dd35      	ble.n	800c9f4 <__ieee754_rem_pio2+0xac>
 800c988:	0020      	movs	r0, r4
 800c98a:	0029      	movs	r1, r5
 800c98c:	4baa      	ldr	r3, [pc, #680]	; (800cc38 <__ieee754_rem_pio2+0x2f0>)
 800c98e:	f7f4 ff17 	bl	80017c0 <__aeabi_dsub>
 800c992:	9b02      	ldr	r3, [sp, #8]
 800c994:	0004      	movs	r4, r0
 800c996:	000d      	movs	r5, r1
 800c998:	42b3      	cmp	r3, r6
 800c99a:	d015      	beq.n	800c9c8 <__ieee754_rem_pio2+0x80>
 800c99c:	4aa8      	ldr	r2, [pc, #672]	; (800cc40 <__ieee754_rem_pio2+0x2f8>)
 800c99e:	4ba9      	ldr	r3, [pc, #676]	; (800cc44 <__ieee754_rem_pio2+0x2fc>)
 800c9a0:	f7f4 ff0e 	bl	80017c0 <__aeabi_dsub>
 800c9a4:	0002      	movs	r2, r0
 800c9a6:	000b      	movs	r3, r1
 800c9a8:	0020      	movs	r0, r4
 800c9aa:	603a      	str	r2, [r7, #0]
 800c9ac:	607b      	str	r3, [r7, #4]
 800c9ae:	0029      	movs	r1, r5
 800c9b0:	f7f4 ff06 	bl	80017c0 <__aeabi_dsub>
 800c9b4:	4aa2      	ldr	r2, [pc, #648]	; (800cc40 <__ieee754_rem_pio2+0x2f8>)
 800c9b6:	4ba3      	ldr	r3, [pc, #652]	; (800cc44 <__ieee754_rem_pio2+0x2fc>)
 800c9b8:	f7f4 ff02 	bl	80017c0 <__aeabi_dsub>
 800c9bc:	2601      	movs	r6, #1
 800c9be:	60b8      	str	r0, [r7, #8]
 800c9c0:	60f9      	str	r1, [r7, #12]
 800c9c2:	0030      	movs	r0, r6
 800c9c4:	b011      	add	sp, #68	; 0x44
 800c9c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9c8:	22d3      	movs	r2, #211	; 0xd3
 800c9ca:	4b9e      	ldr	r3, [pc, #632]	; (800cc44 <__ieee754_rem_pio2+0x2fc>)
 800c9cc:	0552      	lsls	r2, r2, #21
 800c9ce:	f7f4 fef7 	bl	80017c0 <__aeabi_dsub>
 800c9d2:	4a9d      	ldr	r2, [pc, #628]	; (800cc48 <__ieee754_rem_pio2+0x300>)
 800c9d4:	4b9d      	ldr	r3, [pc, #628]	; (800cc4c <__ieee754_rem_pio2+0x304>)
 800c9d6:	0004      	movs	r4, r0
 800c9d8:	000d      	movs	r5, r1
 800c9da:	f7f4 fef1 	bl	80017c0 <__aeabi_dsub>
 800c9de:	0002      	movs	r2, r0
 800c9e0:	000b      	movs	r3, r1
 800c9e2:	0020      	movs	r0, r4
 800c9e4:	603a      	str	r2, [r7, #0]
 800c9e6:	607b      	str	r3, [r7, #4]
 800c9e8:	0029      	movs	r1, r5
 800c9ea:	f7f4 fee9 	bl	80017c0 <__aeabi_dsub>
 800c9ee:	4a96      	ldr	r2, [pc, #600]	; (800cc48 <__ieee754_rem_pio2+0x300>)
 800c9f0:	4b96      	ldr	r3, [pc, #600]	; (800cc4c <__ieee754_rem_pio2+0x304>)
 800c9f2:	e7e1      	b.n	800c9b8 <__ieee754_rem_pio2+0x70>
 800c9f4:	0020      	movs	r0, r4
 800c9f6:	0029      	movs	r1, r5
 800c9f8:	4b8f      	ldr	r3, [pc, #572]	; (800cc38 <__ieee754_rem_pio2+0x2f0>)
 800c9fa:	f7f3 fd37 	bl	800046c <__aeabi_dadd>
 800c9fe:	9b02      	ldr	r3, [sp, #8]
 800ca00:	0004      	movs	r4, r0
 800ca02:	000d      	movs	r5, r1
 800ca04:	42b3      	cmp	r3, r6
 800ca06:	d014      	beq.n	800ca32 <__ieee754_rem_pio2+0xea>
 800ca08:	4a8d      	ldr	r2, [pc, #564]	; (800cc40 <__ieee754_rem_pio2+0x2f8>)
 800ca0a:	4b8e      	ldr	r3, [pc, #568]	; (800cc44 <__ieee754_rem_pio2+0x2fc>)
 800ca0c:	f7f3 fd2e 	bl	800046c <__aeabi_dadd>
 800ca10:	0002      	movs	r2, r0
 800ca12:	000b      	movs	r3, r1
 800ca14:	0020      	movs	r0, r4
 800ca16:	603a      	str	r2, [r7, #0]
 800ca18:	607b      	str	r3, [r7, #4]
 800ca1a:	0029      	movs	r1, r5
 800ca1c:	f7f4 fed0 	bl	80017c0 <__aeabi_dsub>
 800ca20:	4a87      	ldr	r2, [pc, #540]	; (800cc40 <__ieee754_rem_pio2+0x2f8>)
 800ca22:	4b88      	ldr	r3, [pc, #544]	; (800cc44 <__ieee754_rem_pio2+0x2fc>)
 800ca24:	f7f3 fd22 	bl	800046c <__aeabi_dadd>
 800ca28:	2601      	movs	r6, #1
 800ca2a:	60b8      	str	r0, [r7, #8]
 800ca2c:	60f9      	str	r1, [r7, #12]
 800ca2e:	4276      	negs	r6, r6
 800ca30:	e7c7      	b.n	800c9c2 <__ieee754_rem_pio2+0x7a>
 800ca32:	22d3      	movs	r2, #211	; 0xd3
 800ca34:	4b83      	ldr	r3, [pc, #524]	; (800cc44 <__ieee754_rem_pio2+0x2fc>)
 800ca36:	0552      	lsls	r2, r2, #21
 800ca38:	f7f3 fd18 	bl	800046c <__aeabi_dadd>
 800ca3c:	4a82      	ldr	r2, [pc, #520]	; (800cc48 <__ieee754_rem_pio2+0x300>)
 800ca3e:	4b83      	ldr	r3, [pc, #524]	; (800cc4c <__ieee754_rem_pio2+0x304>)
 800ca40:	0004      	movs	r4, r0
 800ca42:	000d      	movs	r5, r1
 800ca44:	f7f3 fd12 	bl	800046c <__aeabi_dadd>
 800ca48:	0002      	movs	r2, r0
 800ca4a:	000b      	movs	r3, r1
 800ca4c:	0020      	movs	r0, r4
 800ca4e:	603a      	str	r2, [r7, #0]
 800ca50:	607b      	str	r3, [r7, #4]
 800ca52:	0029      	movs	r1, r5
 800ca54:	f7f4 feb4 	bl	80017c0 <__aeabi_dsub>
 800ca58:	4a7b      	ldr	r2, [pc, #492]	; (800cc48 <__ieee754_rem_pio2+0x300>)
 800ca5a:	4b7c      	ldr	r3, [pc, #496]	; (800cc4c <__ieee754_rem_pio2+0x304>)
 800ca5c:	e7e2      	b.n	800ca24 <__ieee754_rem_pio2+0xdc>
 800ca5e:	4b7c      	ldr	r3, [pc, #496]	; (800cc50 <__ieee754_rem_pio2+0x308>)
 800ca60:	9a02      	ldr	r2, [sp, #8]
 800ca62:	429a      	cmp	r2, r3
 800ca64:	dd00      	ble.n	800ca68 <__ieee754_rem_pio2+0x120>
 800ca66:	e0d3      	b.n	800cc10 <__ieee754_rem_pio2+0x2c8>
 800ca68:	0020      	movs	r0, r4
 800ca6a:	0029      	movs	r1, r5
 800ca6c:	f000 fe32 	bl	800d6d4 <fabs>
 800ca70:	4a78      	ldr	r2, [pc, #480]	; (800cc54 <__ieee754_rem_pio2+0x30c>)
 800ca72:	4b79      	ldr	r3, [pc, #484]	; (800cc58 <__ieee754_rem_pio2+0x310>)
 800ca74:	0004      	movs	r4, r0
 800ca76:	000d      	movs	r5, r1
 800ca78:	f7f4 fc36 	bl	80012e8 <__aeabi_dmul>
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	4b77      	ldr	r3, [pc, #476]	; (800cc5c <__ieee754_rem_pio2+0x314>)
 800ca80:	f7f3 fcf4 	bl	800046c <__aeabi_dadd>
 800ca84:	f7f5 fa2e 	bl	8001ee4 <__aeabi_d2iz>
 800ca88:	0006      	movs	r6, r0
 800ca8a:	f7f5 fa61 	bl	8001f50 <__aeabi_i2d>
 800ca8e:	4a6b      	ldr	r2, [pc, #428]	; (800cc3c <__ieee754_rem_pio2+0x2f4>)
 800ca90:	4b69      	ldr	r3, [pc, #420]	; (800cc38 <__ieee754_rem_pio2+0x2f0>)
 800ca92:	9006      	str	r0, [sp, #24]
 800ca94:	9107      	str	r1, [sp, #28]
 800ca96:	f7f4 fc27 	bl	80012e8 <__aeabi_dmul>
 800ca9a:	0002      	movs	r2, r0
 800ca9c:	000b      	movs	r3, r1
 800ca9e:	0020      	movs	r0, r4
 800caa0:	0029      	movs	r1, r5
 800caa2:	f7f4 fe8d 	bl	80017c0 <__aeabi_dsub>
 800caa6:	4a66      	ldr	r2, [pc, #408]	; (800cc40 <__ieee754_rem_pio2+0x2f8>)
 800caa8:	9004      	str	r0, [sp, #16]
 800caaa:	9105      	str	r1, [sp, #20]
 800caac:	9806      	ldr	r0, [sp, #24]
 800caae:	9907      	ldr	r1, [sp, #28]
 800cab0:	4b64      	ldr	r3, [pc, #400]	; (800cc44 <__ieee754_rem_pio2+0x2fc>)
 800cab2:	f7f4 fc19 	bl	80012e8 <__aeabi_dmul>
 800cab6:	0004      	movs	r4, r0
 800cab8:	000d      	movs	r5, r1
 800caba:	2e1f      	cmp	r6, #31
 800cabc:	dc0f      	bgt.n	800cade <__ieee754_rem_pio2+0x196>
 800cabe:	4a68      	ldr	r2, [pc, #416]	; (800cc60 <__ieee754_rem_pio2+0x318>)
 800cac0:	1e73      	subs	r3, r6, #1
 800cac2:	009b      	lsls	r3, r3, #2
 800cac4:	589b      	ldr	r3, [r3, r2]
 800cac6:	9a02      	ldr	r2, [sp, #8]
 800cac8:	4293      	cmp	r3, r2
 800caca:	d008      	beq.n	800cade <__ieee754_rem_pio2+0x196>
 800cacc:	9804      	ldr	r0, [sp, #16]
 800cace:	9905      	ldr	r1, [sp, #20]
 800cad0:	0022      	movs	r2, r4
 800cad2:	002b      	movs	r3, r5
 800cad4:	f7f4 fe74 	bl	80017c0 <__aeabi_dsub>
 800cad8:	6038      	str	r0, [r7, #0]
 800cada:	6079      	str	r1, [r7, #4]
 800cadc:	e012      	b.n	800cb04 <__ieee754_rem_pio2+0x1bc>
 800cade:	0022      	movs	r2, r4
 800cae0:	9804      	ldr	r0, [sp, #16]
 800cae2:	9905      	ldr	r1, [sp, #20]
 800cae4:	002b      	movs	r3, r5
 800cae6:	f7f4 fe6b 	bl	80017c0 <__aeabi_dsub>
 800caea:	9b02      	ldr	r3, [sp, #8]
 800caec:	151b      	asrs	r3, r3, #20
 800caee:	9308      	str	r3, [sp, #32]
 800caf0:	9a08      	ldr	r2, [sp, #32]
 800caf2:	004b      	lsls	r3, r1, #1
 800caf4:	0d5b      	lsrs	r3, r3, #21
 800caf6:	1ad3      	subs	r3, r2, r3
 800caf8:	2b10      	cmp	r3, #16
 800cafa:	dc21      	bgt.n	800cb40 <__ieee754_rem_pio2+0x1f8>
 800cafc:	0002      	movs	r2, r0
 800cafe:	000b      	movs	r3, r1
 800cb00:	603a      	str	r2, [r7, #0]
 800cb02:	607b      	str	r3, [r7, #4]
 800cb04:	9804      	ldr	r0, [sp, #16]
 800cb06:	9905      	ldr	r1, [sp, #20]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	683a      	ldr	r2, [r7, #0]
 800cb0c:	9302      	str	r3, [sp, #8]
 800cb0e:	9b02      	ldr	r3, [sp, #8]
 800cb10:	f7f4 fe56 	bl	80017c0 <__aeabi_dsub>
 800cb14:	0022      	movs	r2, r4
 800cb16:	002b      	movs	r3, r5
 800cb18:	f7f4 fe52 	bl	80017c0 <__aeabi_dsub>
 800cb1c:	000b      	movs	r3, r1
 800cb1e:	0002      	movs	r2, r0
 800cb20:	60ba      	str	r2, [r7, #8]
 800cb22:	60fb      	str	r3, [r7, #12]
 800cb24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	db00      	blt.n	800cb2c <__ieee754_rem_pio2+0x1e4>
 800cb2a:	e74a      	b.n	800c9c2 <__ieee754_rem_pio2+0x7a>
 800cb2c:	2380      	movs	r3, #128	; 0x80
 800cb2e:	061b      	lsls	r3, r3, #24
 800cb30:	469c      	mov	ip, r3
 800cb32:	9c02      	ldr	r4, [sp, #8]
 800cb34:	18c9      	adds	r1, r1, r3
 800cb36:	4464      	add	r4, ip
 800cb38:	607c      	str	r4, [r7, #4]
 800cb3a:	60b8      	str	r0, [r7, #8]
 800cb3c:	60f9      	str	r1, [r7, #12]
 800cb3e:	e776      	b.n	800ca2e <__ieee754_rem_pio2+0xe6>
 800cb40:	22d3      	movs	r2, #211	; 0xd3
 800cb42:	9806      	ldr	r0, [sp, #24]
 800cb44:	9907      	ldr	r1, [sp, #28]
 800cb46:	4b3f      	ldr	r3, [pc, #252]	; (800cc44 <__ieee754_rem_pio2+0x2fc>)
 800cb48:	0552      	lsls	r2, r2, #21
 800cb4a:	f7f4 fbcd 	bl	80012e8 <__aeabi_dmul>
 800cb4e:	0004      	movs	r4, r0
 800cb50:	000d      	movs	r5, r1
 800cb52:	0002      	movs	r2, r0
 800cb54:	000b      	movs	r3, r1
 800cb56:	9804      	ldr	r0, [sp, #16]
 800cb58:	9905      	ldr	r1, [sp, #20]
 800cb5a:	f7f4 fe31 	bl	80017c0 <__aeabi_dsub>
 800cb5e:	0002      	movs	r2, r0
 800cb60:	000b      	movs	r3, r1
 800cb62:	9002      	str	r0, [sp, #8]
 800cb64:	9103      	str	r1, [sp, #12]
 800cb66:	9804      	ldr	r0, [sp, #16]
 800cb68:	9905      	ldr	r1, [sp, #20]
 800cb6a:	f7f4 fe29 	bl	80017c0 <__aeabi_dsub>
 800cb6e:	0022      	movs	r2, r4
 800cb70:	002b      	movs	r3, r5
 800cb72:	f7f4 fe25 	bl	80017c0 <__aeabi_dsub>
 800cb76:	0004      	movs	r4, r0
 800cb78:	000d      	movs	r5, r1
 800cb7a:	9806      	ldr	r0, [sp, #24]
 800cb7c:	9907      	ldr	r1, [sp, #28]
 800cb7e:	4a32      	ldr	r2, [pc, #200]	; (800cc48 <__ieee754_rem_pio2+0x300>)
 800cb80:	4b32      	ldr	r3, [pc, #200]	; (800cc4c <__ieee754_rem_pio2+0x304>)
 800cb82:	f7f4 fbb1 	bl	80012e8 <__aeabi_dmul>
 800cb86:	0022      	movs	r2, r4
 800cb88:	002b      	movs	r3, r5
 800cb8a:	f7f4 fe19 	bl	80017c0 <__aeabi_dsub>
 800cb8e:	0002      	movs	r2, r0
 800cb90:	000b      	movs	r3, r1
 800cb92:	0004      	movs	r4, r0
 800cb94:	000d      	movs	r5, r1
 800cb96:	9802      	ldr	r0, [sp, #8]
 800cb98:	9903      	ldr	r1, [sp, #12]
 800cb9a:	f7f4 fe11 	bl	80017c0 <__aeabi_dsub>
 800cb9e:	9a08      	ldr	r2, [sp, #32]
 800cba0:	004b      	lsls	r3, r1, #1
 800cba2:	0d5b      	lsrs	r3, r3, #21
 800cba4:	1ad3      	subs	r3, r2, r3
 800cba6:	2b31      	cmp	r3, #49	; 0x31
 800cba8:	dc08      	bgt.n	800cbbc <__ieee754_rem_pio2+0x274>
 800cbaa:	0002      	movs	r2, r0
 800cbac:	000b      	movs	r3, r1
 800cbae:	603a      	str	r2, [r7, #0]
 800cbb0:	607b      	str	r3, [r7, #4]
 800cbb2:	9a02      	ldr	r2, [sp, #8]
 800cbb4:	9b03      	ldr	r3, [sp, #12]
 800cbb6:	9204      	str	r2, [sp, #16]
 800cbb8:	9305      	str	r3, [sp, #20]
 800cbba:	e7a3      	b.n	800cb04 <__ieee754_rem_pio2+0x1bc>
 800cbbc:	22b8      	movs	r2, #184	; 0xb8
 800cbbe:	9806      	ldr	r0, [sp, #24]
 800cbc0:	9907      	ldr	r1, [sp, #28]
 800cbc2:	4b22      	ldr	r3, [pc, #136]	; (800cc4c <__ieee754_rem_pio2+0x304>)
 800cbc4:	0592      	lsls	r2, r2, #22
 800cbc6:	f7f4 fb8f 	bl	80012e8 <__aeabi_dmul>
 800cbca:	0004      	movs	r4, r0
 800cbcc:	000d      	movs	r5, r1
 800cbce:	0002      	movs	r2, r0
 800cbd0:	000b      	movs	r3, r1
 800cbd2:	9802      	ldr	r0, [sp, #8]
 800cbd4:	9903      	ldr	r1, [sp, #12]
 800cbd6:	f7f4 fdf3 	bl	80017c0 <__aeabi_dsub>
 800cbda:	0002      	movs	r2, r0
 800cbdc:	000b      	movs	r3, r1
 800cbde:	9004      	str	r0, [sp, #16]
 800cbe0:	9105      	str	r1, [sp, #20]
 800cbe2:	9802      	ldr	r0, [sp, #8]
 800cbe4:	9903      	ldr	r1, [sp, #12]
 800cbe6:	f7f4 fdeb 	bl	80017c0 <__aeabi_dsub>
 800cbea:	0022      	movs	r2, r4
 800cbec:	002b      	movs	r3, r5
 800cbee:	f7f4 fde7 	bl	80017c0 <__aeabi_dsub>
 800cbf2:	0004      	movs	r4, r0
 800cbf4:	000d      	movs	r5, r1
 800cbf6:	9806      	ldr	r0, [sp, #24]
 800cbf8:	9907      	ldr	r1, [sp, #28]
 800cbfa:	4a1a      	ldr	r2, [pc, #104]	; (800cc64 <__ieee754_rem_pio2+0x31c>)
 800cbfc:	4b1a      	ldr	r3, [pc, #104]	; (800cc68 <__ieee754_rem_pio2+0x320>)
 800cbfe:	f7f4 fb73 	bl	80012e8 <__aeabi_dmul>
 800cc02:	0022      	movs	r2, r4
 800cc04:	002b      	movs	r3, r5
 800cc06:	f7f4 fddb 	bl	80017c0 <__aeabi_dsub>
 800cc0a:	0004      	movs	r4, r0
 800cc0c:	000d      	movs	r5, r1
 800cc0e:	e75d      	b.n	800cacc <__ieee754_rem_pio2+0x184>
 800cc10:	4b16      	ldr	r3, [pc, #88]	; (800cc6c <__ieee754_rem_pio2+0x324>)
 800cc12:	9a02      	ldr	r2, [sp, #8]
 800cc14:	429a      	cmp	r2, r3
 800cc16:	dd2b      	ble.n	800cc70 <__ieee754_rem_pio2+0x328>
 800cc18:	0022      	movs	r2, r4
 800cc1a:	002b      	movs	r3, r5
 800cc1c:	0020      	movs	r0, r4
 800cc1e:	0029      	movs	r1, r5
 800cc20:	f7f4 fdce 	bl	80017c0 <__aeabi_dsub>
 800cc24:	60b8      	str	r0, [r7, #8]
 800cc26:	60f9      	str	r1, [r7, #12]
 800cc28:	6038      	str	r0, [r7, #0]
 800cc2a:	6079      	str	r1, [r7, #4]
 800cc2c:	e6a1      	b.n	800c972 <__ieee754_rem_pio2+0x2a>
 800cc2e:	46c0      	nop			; (mov r8, r8)
 800cc30:	3fe921fb 	.word	0x3fe921fb
 800cc34:	4002d97b 	.word	0x4002d97b
 800cc38:	3ff921fb 	.word	0x3ff921fb
 800cc3c:	54400000 	.word	0x54400000
 800cc40:	1a626331 	.word	0x1a626331
 800cc44:	3dd0b461 	.word	0x3dd0b461
 800cc48:	2e037073 	.word	0x2e037073
 800cc4c:	3ba3198a 	.word	0x3ba3198a
 800cc50:	413921fb 	.word	0x413921fb
 800cc54:	6dc9c883 	.word	0x6dc9c883
 800cc58:	3fe45f30 	.word	0x3fe45f30
 800cc5c:	3fe00000 	.word	0x3fe00000
 800cc60:	08011778 	.word	0x08011778
 800cc64:	252049c1 	.word	0x252049c1
 800cc68:	397b839a 	.word	0x397b839a
 800cc6c:	7fefffff 	.word	0x7fefffff
 800cc70:	9a02      	ldr	r2, [sp, #8]
 800cc72:	0020      	movs	r0, r4
 800cc74:	1516      	asrs	r6, r2, #20
 800cc76:	4a29      	ldr	r2, [pc, #164]	; (800cd1c <__ieee754_rem_pio2+0x3d4>)
 800cc78:	18b6      	adds	r6, r6, r2
 800cc7a:	9a02      	ldr	r2, [sp, #8]
 800cc7c:	0533      	lsls	r3, r6, #20
 800cc7e:	1ad5      	subs	r5, r2, r3
 800cc80:	0029      	movs	r1, r5
 800cc82:	f7f5 f92f 	bl	8001ee4 <__aeabi_d2iz>
 800cc86:	f7f5 f963 	bl	8001f50 <__aeabi_i2d>
 800cc8a:	0002      	movs	r2, r0
 800cc8c:	000b      	movs	r3, r1
 800cc8e:	0020      	movs	r0, r4
 800cc90:	0029      	movs	r1, r5
 800cc92:	920a      	str	r2, [sp, #40]	; 0x28
 800cc94:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc96:	f7f4 fd93 	bl	80017c0 <__aeabi_dsub>
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	4b20      	ldr	r3, [pc, #128]	; (800cd20 <__ieee754_rem_pio2+0x3d8>)
 800cc9e:	f7f4 fb23 	bl	80012e8 <__aeabi_dmul>
 800cca2:	000d      	movs	r5, r1
 800cca4:	0004      	movs	r4, r0
 800cca6:	f7f5 f91d 	bl	8001ee4 <__aeabi_d2iz>
 800ccaa:	f7f5 f951 	bl	8001f50 <__aeabi_i2d>
 800ccae:	0002      	movs	r2, r0
 800ccb0:	000b      	movs	r3, r1
 800ccb2:	0020      	movs	r0, r4
 800ccb4:	0029      	movs	r1, r5
 800ccb6:	920c      	str	r2, [sp, #48]	; 0x30
 800ccb8:	930d      	str	r3, [sp, #52]	; 0x34
 800ccba:	f7f4 fd81 	bl	80017c0 <__aeabi_dsub>
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	4b17      	ldr	r3, [pc, #92]	; (800cd20 <__ieee754_rem_pio2+0x3d8>)
 800ccc2:	f7f4 fb11 	bl	80012e8 <__aeabi_dmul>
 800ccc6:	2503      	movs	r5, #3
 800ccc8:	900e      	str	r0, [sp, #56]	; 0x38
 800ccca:	910f      	str	r1, [sp, #60]	; 0x3c
 800cccc:	ac0a      	add	r4, sp, #40	; 0x28
 800ccce:	2200      	movs	r2, #0
 800ccd0:	6920      	ldr	r0, [r4, #16]
 800ccd2:	6961      	ldr	r1, [r4, #20]
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	9502      	str	r5, [sp, #8]
 800ccd8:	3c08      	subs	r4, #8
 800ccda:	3d01      	subs	r5, #1
 800ccdc:	f7f3 fb98 	bl	8000410 <__aeabi_dcmpeq>
 800cce0:	2800      	cmp	r0, #0
 800cce2:	d1f4      	bne.n	800ccce <__ieee754_rem_pio2+0x386>
 800cce4:	4b0f      	ldr	r3, [pc, #60]	; (800cd24 <__ieee754_rem_pio2+0x3dc>)
 800cce6:	0032      	movs	r2, r6
 800cce8:	9301      	str	r3, [sp, #4]
 800ccea:	2302      	movs	r3, #2
 800ccec:	0039      	movs	r1, r7
 800ccee:	9300      	str	r3, [sp, #0]
 800ccf0:	a80a      	add	r0, sp, #40	; 0x28
 800ccf2:	9b02      	ldr	r3, [sp, #8]
 800ccf4:	f000 f8d8 	bl	800cea8 <__kernel_rem_pio2>
 800ccf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccfa:	0006      	movs	r6, r0
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	db00      	blt.n	800cd02 <__ieee754_rem_pio2+0x3ba>
 800cd00:	e65f      	b.n	800c9c2 <__ieee754_rem_pio2+0x7a>
 800cd02:	2180      	movs	r1, #128	; 0x80
 800cd04:	6878      	ldr	r0, [r7, #4]
 800cd06:	683a      	ldr	r2, [r7, #0]
 800cd08:	0609      	lsls	r1, r1, #24
 800cd0a:	1843      	adds	r3, r0, r1
 800cd0c:	68f8      	ldr	r0, [r7, #12]
 800cd0e:	603a      	str	r2, [r7, #0]
 800cd10:	607b      	str	r3, [r7, #4]
 800cd12:	68ba      	ldr	r2, [r7, #8]
 800cd14:	1843      	adds	r3, r0, r1
 800cd16:	60ba      	str	r2, [r7, #8]
 800cd18:	60fb      	str	r3, [r7, #12]
 800cd1a:	e688      	b.n	800ca2e <__ieee754_rem_pio2+0xe6>
 800cd1c:	fffffbea 	.word	0xfffffbea
 800cd20:	41700000 	.word	0x41700000
 800cd24:	080117f8 	.word	0x080117f8

0800cd28 <__kernel_cos>:
 800cd28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd2a:	b087      	sub	sp, #28
 800cd2c:	9204      	str	r2, [sp, #16]
 800cd2e:	9305      	str	r3, [sp, #20]
 800cd30:	004b      	lsls	r3, r1, #1
 800cd32:	085b      	lsrs	r3, r3, #1
 800cd34:	9300      	str	r3, [sp, #0]
 800cd36:	23f9      	movs	r3, #249	; 0xf9
 800cd38:	9a00      	ldr	r2, [sp, #0]
 800cd3a:	0007      	movs	r7, r0
 800cd3c:	000e      	movs	r6, r1
 800cd3e:	059b      	lsls	r3, r3, #22
 800cd40:	429a      	cmp	r2, r3
 800cd42:	da04      	bge.n	800cd4e <__kernel_cos+0x26>
 800cd44:	f7f5 f8ce 	bl	8001ee4 <__aeabi_d2iz>
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	d100      	bne.n	800cd4e <__kernel_cos+0x26>
 800cd4c:	e084      	b.n	800ce58 <__kernel_cos+0x130>
 800cd4e:	003a      	movs	r2, r7
 800cd50:	0033      	movs	r3, r6
 800cd52:	0038      	movs	r0, r7
 800cd54:	0031      	movs	r1, r6
 800cd56:	f7f4 fac7 	bl	80012e8 <__aeabi_dmul>
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	4b40      	ldr	r3, [pc, #256]	; (800ce60 <__kernel_cos+0x138>)
 800cd5e:	0004      	movs	r4, r0
 800cd60:	000d      	movs	r5, r1
 800cd62:	f7f4 fac1 	bl	80012e8 <__aeabi_dmul>
 800cd66:	4a3f      	ldr	r2, [pc, #252]	; (800ce64 <__kernel_cos+0x13c>)
 800cd68:	9002      	str	r0, [sp, #8]
 800cd6a:	9103      	str	r1, [sp, #12]
 800cd6c:	4b3e      	ldr	r3, [pc, #248]	; (800ce68 <__kernel_cos+0x140>)
 800cd6e:	0020      	movs	r0, r4
 800cd70:	0029      	movs	r1, r5
 800cd72:	f7f4 fab9 	bl	80012e8 <__aeabi_dmul>
 800cd76:	4a3d      	ldr	r2, [pc, #244]	; (800ce6c <__kernel_cos+0x144>)
 800cd78:	4b3d      	ldr	r3, [pc, #244]	; (800ce70 <__kernel_cos+0x148>)
 800cd7a:	f7f3 fb77 	bl	800046c <__aeabi_dadd>
 800cd7e:	0022      	movs	r2, r4
 800cd80:	002b      	movs	r3, r5
 800cd82:	f7f4 fab1 	bl	80012e8 <__aeabi_dmul>
 800cd86:	4a3b      	ldr	r2, [pc, #236]	; (800ce74 <__kernel_cos+0x14c>)
 800cd88:	4b3b      	ldr	r3, [pc, #236]	; (800ce78 <__kernel_cos+0x150>)
 800cd8a:	f7f4 fd19 	bl	80017c0 <__aeabi_dsub>
 800cd8e:	0022      	movs	r2, r4
 800cd90:	002b      	movs	r3, r5
 800cd92:	f7f4 faa9 	bl	80012e8 <__aeabi_dmul>
 800cd96:	4a39      	ldr	r2, [pc, #228]	; (800ce7c <__kernel_cos+0x154>)
 800cd98:	4b39      	ldr	r3, [pc, #228]	; (800ce80 <__kernel_cos+0x158>)
 800cd9a:	f7f3 fb67 	bl	800046c <__aeabi_dadd>
 800cd9e:	0022      	movs	r2, r4
 800cda0:	002b      	movs	r3, r5
 800cda2:	f7f4 faa1 	bl	80012e8 <__aeabi_dmul>
 800cda6:	4a37      	ldr	r2, [pc, #220]	; (800ce84 <__kernel_cos+0x15c>)
 800cda8:	4b37      	ldr	r3, [pc, #220]	; (800ce88 <__kernel_cos+0x160>)
 800cdaa:	f7f4 fd09 	bl	80017c0 <__aeabi_dsub>
 800cdae:	0022      	movs	r2, r4
 800cdb0:	002b      	movs	r3, r5
 800cdb2:	f7f4 fa99 	bl	80012e8 <__aeabi_dmul>
 800cdb6:	4a35      	ldr	r2, [pc, #212]	; (800ce8c <__kernel_cos+0x164>)
 800cdb8:	4b35      	ldr	r3, [pc, #212]	; (800ce90 <__kernel_cos+0x168>)
 800cdba:	f7f3 fb57 	bl	800046c <__aeabi_dadd>
 800cdbe:	0022      	movs	r2, r4
 800cdc0:	002b      	movs	r3, r5
 800cdc2:	f7f4 fa91 	bl	80012e8 <__aeabi_dmul>
 800cdc6:	0022      	movs	r2, r4
 800cdc8:	002b      	movs	r3, r5
 800cdca:	f7f4 fa8d 	bl	80012e8 <__aeabi_dmul>
 800cdce:	9a04      	ldr	r2, [sp, #16]
 800cdd0:	9b05      	ldr	r3, [sp, #20]
 800cdd2:	0004      	movs	r4, r0
 800cdd4:	000d      	movs	r5, r1
 800cdd6:	0038      	movs	r0, r7
 800cdd8:	0031      	movs	r1, r6
 800cdda:	f7f4 fa85 	bl	80012e8 <__aeabi_dmul>
 800cdde:	0002      	movs	r2, r0
 800cde0:	000b      	movs	r3, r1
 800cde2:	0020      	movs	r0, r4
 800cde4:	0029      	movs	r1, r5
 800cde6:	f7f4 fceb 	bl	80017c0 <__aeabi_dsub>
 800cdea:	4b2a      	ldr	r3, [pc, #168]	; (800ce94 <__kernel_cos+0x16c>)
 800cdec:	9a00      	ldr	r2, [sp, #0]
 800cdee:	0004      	movs	r4, r0
 800cdf0:	000d      	movs	r5, r1
 800cdf2:	429a      	cmp	r2, r3
 800cdf4:	dc0d      	bgt.n	800ce12 <__kernel_cos+0xea>
 800cdf6:	0002      	movs	r2, r0
 800cdf8:	000b      	movs	r3, r1
 800cdfa:	9802      	ldr	r0, [sp, #8]
 800cdfc:	9903      	ldr	r1, [sp, #12]
 800cdfe:	f7f4 fcdf 	bl	80017c0 <__aeabi_dsub>
 800ce02:	0002      	movs	r2, r0
 800ce04:	2000      	movs	r0, #0
 800ce06:	000b      	movs	r3, r1
 800ce08:	4923      	ldr	r1, [pc, #140]	; (800ce98 <__kernel_cos+0x170>)
 800ce0a:	f7f4 fcd9 	bl	80017c0 <__aeabi_dsub>
 800ce0e:	b007      	add	sp, #28
 800ce10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce12:	4b22      	ldr	r3, [pc, #136]	; (800ce9c <__kernel_cos+0x174>)
 800ce14:	9a00      	ldr	r2, [sp, #0]
 800ce16:	2600      	movs	r6, #0
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	dc1b      	bgt.n	800ce54 <__kernel_cos+0x12c>
 800ce1c:	0013      	movs	r3, r2
 800ce1e:	4a20      	ldr	r2, [pc, #128]	; (800cea0 <__kernel_cos+0x178>)
 800ce20:	4694      	mov	ip, r2
 800ce22:	4463      	add	r3, ip
 800ce24:	001f      	movs	r7, r3
 800ce26:	0032      	movs	r2, r6
 800ce28:	003b      	movs	r3, r7
 800ce2a:	2000      	movs	r0, #0
 800ce2c:	491a      	ldr	r1, [pc, #104]	; (800ce98 <__kernel_cos+0x170>)
 800ce2e:	f7f4 fcc7 	bl	80017c0 <__aeabi_dsub>
 800ce32:	0032      	movs	r2, r6
 800ce34:	003b      	movs	r3, r7
 800ce36:	9000      	str	r0, [sp, #0]
 800ce38:	9101      	str	r1, [sp, #4]
 800ce3a:	9802      	ldr	r0, [sp, #8]
 800ce3c:	9903      	ldr	r1, [sp, #12]
 800ce3e:	f7f4 fcbf 	bl	80017c0 <__aeabi_dsub>
 800ce42:	0022      	movs	r2, r4
 800ce44:	002b      	movs	r3, r5
 800ce46:	f7f4 fcbb 	bl	80017c0 <__aeabi_dsub>
 800ce4a:	0002      	movs	r2, r0
 800ce4c:	000b      	movs	r3, r1
 800ce4e:	9800      	ldr	r0, [sp, #0]
 800ce50:	9901      	ldr	r1, [sp, #4]
 800ce52:	e7da      	b.n	800ce0a <__kernel_cos+0xe2>
 800ce54:	4f13      	ldr	r7, [pc, #76]	; (800cea4 <__kernel_cos+0x17c>)
 800ce56:	e7e6      	b.n	800ce26 <__kernel_cos+0xfe>
 800ce58:	2000      	movs	r0, #0
 800ce5a:	490f      	ldr	r1, [pc, #60]	; (800ce98 <__kernel_cos+0x170>)
 800ce5c:	e7d7      	b.n	800ce0e <__kernel_cos+0xe6>
 800ce5e:	46c0      	nop			; (mov r8, r8)
 800ce60:	3fe00000 	.word	0x3fe00000
 800ce64:	be8838d4 	.word	0xbe8838d4
 800ce68:	bda8fae9 	.word	0xbda8fae9
 800ce6c:	bdb4b1c4 	.word	0xbdb4b1c4
 800ce70:	3e21ee9e 	.word	0x3e21ee9e
 800ce74:	809c52ad 	.word	0x809c52ad
 800ce78:	3e927e4f 	.word	0x3e927e4f
 800ce7c:	19cb1590 	.word	0x19cb1590
 800ce80:	3efa01a0 	.word	0x3efa01a0
 800ce84:	16c15177 	.word	0x16c15177
 800ce88:	3f56c16c 	.word	0x3f56c16c
 800ce8c:	5555554c 	.word	0x5555554c
 800ce90:	3fa55555 	.word	0x3fa55555
 800ce94:	3fd33332 	.word	0x3fd33332
 800ce98:	3ff00000 	.word	0x3ff00000
 800ce9c:	3fe90000 	.word	0x3fe90000
 800cea0:	ffe00000 	.word	0xffe00000
 800cea4:	3fd20000 	.word	0x3fd20000

0800cea8 <__kernel_rem_pio2>:
 800cea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ceaa:	4ccb      	ldr	r4, [pc, #812]	; (800d1d8 <__kernel_rem_pio2+0x330>)
 800ceac:	44a5      	add	sp, r4
 800ceae:	930d      	str	r3, [sp, #52]	; 0x34
 800ceb0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800ceb2:	0014      	movs	r4, r2
 800ceb4:	009a      	lsls	r2, r3, #2
 800ceb6:	4bc9      	ldr	r3, [pc, #804]	; (800d1dc <__kernel_rem_pio2+0x334>)
 800ceb8:	900e      	str	r0, [sp, #56]	; 0x38
 800ceba:	58d3      	ldr	r3, [r2, r3]
 800cebc:	9107      	str	r1, [sp, #28]
 800cebe:	930a      	str	r3, [sp, #40]	; 0x28
 800cec0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cec2:	3b01      	subs	r3, #1
 800cec4:	930c      	str	r3, [sp, #48]	; 0x30
 800cec6:	2300      	movs	r3, #0
 800cec8:	9300      	str	r3, [sp, #0]
 800ceca:	0023      	movs	r3, r4
 800cecc:	3314      	adds	r3, #20
 800cece:	db04      	blt.n	800ceda <__kernel_rem_pio2+0x32>
 800ced0:	2118      	movs	r1, #24
 800ced2:	1ee0      	subs	r0, r4, #3
 800ced4:	f7f3 f9a0 	bl	8000218 <__divsi3>
 800ced8:	9000      	str	r0, [sp, #0]
 800ceda:	2218      	movs	r2, #24
 800cedc:	9b00      	ldr	r3, [sp, #0]
 800cede:	4252      	negs	r2, r2
 800cee0:	3301      	adds	r3, #1
 800cee2:	435a      	muls	r2, r3
 800cee4:	1913      	adds	r3, r2, r4
 800cee6:	9302      	str	r3, [sp, #8]
 800cee8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ceea:	9b00      	ldr	r3, [sp, #0]
 800ceec:	ae26      	add	r6, sp, #152	; 0x98
 800ceee:	1a9d      	subs	r5, r3, r2
 800cef0:	002c      	movs	r4, r5
 800cef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cef4:	189f      	adds	r7, r3, r2
 800cef6:	1b63      	subs	r3, r4, r5
 800cef8:	429f      	cmp	r7, r3
 800cefa:	da0f      	bge.n	800cf1c <__kernel_rem_pio2+0x74>
 800cefc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800cefe:	af76      	add	r7, sp, #472	; 0x1d8
 800cf00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cf02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf04:	1af3      	subs	r3, r6, r3
 800cf06:	429a      	cmp	r2, r3
 800cf08:	db30      	blt.n	800cf6c <__kernel_rem_pio2+0xc4>
 800cf0a:	ab26      	add	r3, sp, #152	; 0x98
 800cf0c:	00f4      	lsls	r4, r6, #3
 800cf0e:	2200      	movs	r2, #0
 800cf10:	18e4      	adds	r4, r4, r3
 800cf12:	2300      	movs	r3, #0
 800cf14:	2500      	movs	r5, #0
 800cf16:	9204      	str	r2, [sp, #16]
 800cf18:	9305      	str	r3, [sp, #20]
 800cf1a:	e01e      	b.n	800cf5a <__kernel_rem_pio2+0xb2>
 800cf1c:	2c00      	cmp	r4, #0
 800cf1e:	db07      	blt.n	800cf30 <__kernel_rem_pio2+0x88>
 800cf20:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 800cf22:	00a3      	lsls	r3, r4, #2
 800cf24:	58d0      	ldr	r0, [r2, r3]
 800cf26:	f7f5 f813 	bl	8001f50 <__aeabi_i2d>
 800cf2a:	c603      	stmia	r6!, {r0, r1}
 800cf2c:	3401      	adds	r4, #1
 800cf2e:	e7e2      	b.n	800cef6 <__kernel_rem_pio2+0x4e>
 800cf30:	2000      	movs	r0, #0
 800cf32:	2100      	movs	r1, #0
 800cf34:	e7f9      	b.n	800cf2a <__kernel_rem_pio2+0x82>
 800cf36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf38:	00e9      	lsls	r1, r5, #3
 800cf3a:	1859      	adds	r1, r3, r1
 800cf3c:	6808      	ldr	r0, [r1, #0]
 800cf3e:	6849      	ldr	r1, [r1, #4]
 800cf40:	6822      	ldr	r2, [r4, #0]
 800cf42:	6863      	ldr	r3, [r4, #4]
 800cf44:	f7f4 f9d0 	bl	80012e8 <__aeabi_dmul>
 800cf48:	0002      	movs	r2, r0
 800cf4a:	000b      	movs	r3, r1
 800cf4c:	9804      	ldr	r0, [sp, #16]
 800cf4e:	9905      	ldr	r1, [sp, #20]
 800cf50:	f7f3 fa8c 	bl	800046c <__aeabi_dadd>
 800cf54:	9004      	str	r0, [sp, #16]
 800cf56:	9105      	str	r1, [sp, #20]
 800cf58:	3501      	adds	r5, #1
 800cf5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cf5c:	3c08      	subs	r4, #8
 800cf5e:	429d      	cmp	r5, r3
 800cf60:	dde9      	ble.n	800cf36 <__kernel_rem_pio2+0x8e>
 800cf62:	9b04      	ldr	r3, [sp, #16]
 800cf64:	9c05      	ldr	r4, [sp, #20]
 800cf66:	3601      	adds	r6, #1
 800cf68:	c718      	stmia	r7!, {r3, r4}
 800cf6a:	e7c9      	b.n	800cf00 <__kernel_rem_pio2+0x58>
 800cf6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf6e:	aa12      	add	r2, sp, #72	; 0x48
 800cf70:	009b      	lsls	r3, r3, #2
 800cf72:	189b      	adds	r3, r3, r2
 800cf74:	9310      	str	r3, [sp, #64]	; 0x40
 800cf76:	9b00      	ldr	r3, [sp, #0]
 800cf78:	0098      	lsls	r0, r3, #2
 800cf7a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800cf7c:	181b      	adds	r3, r3, r0
 800cf7e:	930f      	str	r3, [sp, #60]	; 0x3c
 800cf80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf82:	9304      	str	r3, [sp, #16]
 800cf84:	9b04      	ldr	r3, [sp, #16]
 800cf86:	aa76      	add	r2, sp, #472	; 0x1d8
 800cf88:	00db      	lsls	r3, r3, #3
 800cf8a:	18d3      	adds	r3, r2, r3
 800cf8c:	681c      	ldr	r4, [r3, #0]
 800cf8e:	685d      	ldr	r5, [r3, #4]
 800cf90:	ab12      	add	r3, sp, #72	; 0x48
 800cf92:	9300      	str	r3, [sp, #0]
 800cf94:	9309      	str	r3, [sp, #36]	; 0x24
 800cf96:	9b04      	ldr	r3, [sp, #16]
 800cf98:	9211      	str	r2, [sp, #68]	; 0x44
 800cf9a:	9308      	str	r3, [sp, #32]
 800cf9c:	9b08      	ldr	r3, [sp, #32]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	dc74      	bgt.n	800d08c <__kernel_rem_pio2+0x1e4>
 800cfa2:	0020      	movs	r0, r4
 800cfa4:	0029      	movs	r1, r5
 800cfa6:	9a02      	ldr	r2, [sp, #8]
 800cfa8:	f000 fc22 	bl	800d7f0 <scalbn>
 800cfac:	23ff      	movs	r3, #255	; 0xff
 800cfae:	2200      	movs	r2, #0
 800cfb0:	059b      	lsls	r3, r3, #22
 800cfb2:	0004      	movs	r4, r0
 800cfb4:	000d      	movs	r5, r1
 800cfb6:	f7f4 f997 	bl	80012e8 <__aeabi_dmul>
 800cfba:	f000 fb8f 	bl	800d6dc <floor>
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	4b87      	ldr	r3, [pc, #540]	; (800d1e0 <__kernel_rem_pio2+0x338>)
 800cfc2:	f7f4 f991 	bl	80012e8 <__aeabi_dmul>
 800cfc6:	0002      	movs	r2, r0
 800cfc8:	000b      	movs	r3, r1
 800cfca:	0020      	movs	r0, r4
 800cfcc:	0029      	movs	r1, r5
 800cfce:	f7f4 fbf7 	bl	80017c0 <__aeabi_dsub>
 800cfd2:	000d      	movs	r5, r1
 800cfd4:	0004      	movs	r4, r0
 800cfd6:	f7f4 ff85 	bl	8001ee4 <__aeabi_d2iz>
 800cfda:	9009      	str	r0, [sp, #36]	; 0x24
 800cfdc:	f7f4 ffb8 	bl	8001f50 <__aeabi_i2d>
 800cfe0:	000b      	movs	r3, r1
 800cfe2:	0002      	movs	r2, r0
 800cfe4:	0029      	movs	r1, r5
 800cfe6:	0020      	movs	r0, r4
 800cfe8:	f7f4 fbea 	bl	80017c0 <__aeabi_dsub>
 800cfec:	9b02      	ldr	r3, [sp, #8]
 800cfee:	0006      	movs	r6, r0
 800cff0:	000f      	movs	r7, r1
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	dd74      	ble.n	800d0e0 <__kernel_rem_pio2+0x238>
 800cff6:	2118      	movs	r1, #24
 800cff8:	9b04      	ldr	r3, [sp, #16]
 800cffa:	aa12      	add	r2, sp, #72	; 0x48
 800cffc:	3b01      	subs	r3, #1
 800cffe:	009b      	lsls	r3, r3, #2
 800d000:	589a      	ldr	r2, [r3, r2]
 800d002:	9802      	ldr	r0, [sp, #8]
 800d004:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d006:	1a09      	subs	r1, r1, r0
 800d008:	0010      	movs	r0, r2
 800d00a:	4108      	asrs	r0, r1
 800d00c:	1824      	adds	r4, r4, r0
 800d00e:	4088      	lsls	r0, r1
 800d010:	a912      	add	r1, sp, #72	; 0x48
 800d012:	1a12      	subs	r2, r2, r0
 800d014:	505a      	str	r2, [r3, r1]
 800d016:	2317      	movs	r3, #23
 800d018:	9902      	ldr	r1, [sp, #8]
 800d01a:	9409      	str	r4, [sp, #36]	; 0x24
 800d01c:	1a5b      	subs	r3, r3, r1
 800d01e:	411a      	asrs	r2, r3
 800d020:	9208      	str	r2, [sp, #32]
 800d022:	9b08      	ldr	r3, [sp, #32]
 800d024:	2b00      	cmp	r3, #0
 800d026:	dd6d      	ble.n	800d104 <__kernel_rem_pio2+0x25c>
 800d028:	2200      	movs	r2, #0
 800d02a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d02c:	2080      	movs	r0, #128	; 0x80
 800d02e:	3301      	adds	r3, #1
 800d030:	9309      	str	r3, [sp, #36]	; 0x24
 800d032:	4b6c      	ldr	r3, [pc, #432]	; (800d1e4 <__kernel_rem_pio2+0x33c>)
 800d034:	0014      	movs	r4, r2
 800d036:	469c      	mov	ip, r3
 800d038:	2501      	movs	r5, #1
 800d03a:	0440      	lsls	r0, r0, #17
 800d03c:	9b04      	ldr	r3, [sp, #16]
 800d03e:	4293      	cmp	r3, r2
 800d040:	dd00      	ble.n	800d044 <__kernel_rem_pio2+0x19c>
 800d042:	e099      	b.n	800d178 <__kernel_rem_pio2+0x2d0>
 800d044:	9b02      	ldr	r3, [sp, #8]
 800d046:	2b00      	cmp	r3, #0
 800d048:	dd05      	ble.n	800d056 <__kernel_rem_pio2+0x1ae>
 800d04a:	2b01      	cmp	r3, #1
 800d04c:	d100      	bne.n	800d050 <__kernel_rem_pio2+0x1a8>
 800d04e:	e0a9      	b.n	800d1a4 <__kernel_rem_pio2+0x2fc>
 800d050:	2b02      	cmp	r3, #2
 800d052:	d100      	bne.n	800d056 <__kernel_rem_pio2+0x1ae>
 800d054:	e0b1      	b.n	800d1ba <__kernel_rem_pio2+0x312>
 800d056:	9b08      	ldr	r3, [sp, #32]
 800d058:	2b02      	cmp	r3, #2
 800d05a:	d153      	bne.n	800d104 <__kernel_rem_pio2+0x25c>
 800d05c:	0032      	movs	r2, r6
 800d05e:	003b      	movs	r3, r7
 800d060:	2000      	movs	r0, #0
 800d062:	4961      	ldr	r1, [pc, #388]	; (800d1e8 <__kernel_rem_pio2+0x340>)
 800d064:	f7f4 fbac 	bl	80017c0 <__aeabi_dsub>
 800d068:	0006      	movs	r6, r0
 800d06a:	000f      	movs	r7, r1
 800d06c:	2c00      	cmp	r4, #0
 800d06e:	d049      	beq.n	800d104 <__kernel_rem_pio2+0x25c>
 800d070:	9a02      	ldr	r2, [sp, #8]
 800d072:	2000      	movs	r0, #0
 800d074:	495c      	ldr	r1, [pc, #368]	; (800d1e8 <__kernel_rem_pio2+0x340>)
 800d076:	f000 fbbb 	bl	800d7f0 <scalbn>
 800d07a:	0002      	movs	r2, r0
 800d07c:	000b      	movs	r3, r1
 800d07e:	0030      	movs	r0, r6
 800d080:	0039      	movs	r1, r7
 800d082:	f7f4 fb9d 	bl	80017c0 <__aeabi_dsub>
 800d086:	0006      	movs	r6, r0
 800d088:	000f      	movs	r7, r1
 800d08a:	e03b      	b.n	800d104 <__kernel_rem_pio2+0x25c>
 800d08c:	2200      	movs	r2, #0
 800d08e:	4b57      	ldr	r3, [pc, #348]	; (800d1ec <__kernel_rem_pio2+0x344>)
 800d090:	0020      	movs	r0, r4
 800d092:	0029      	movs	r1, r5
 800d094:	f7f4 f928 	bl	80012e8 <__aeabi_dmul>
 800d098:	f7f4 ff24 	bl	8001ee4 <__aeabi_d2iz>
 800d09c:	f7f4 ff58 	bl	8001f50 <__aeabi_i2d>
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	4b53      	ldr	r3, [pc, #332]	; (800d1f0 <__kernel_rem_pio2+0x348>)
 800d0a4:	0006      	movs	r6, r0
 800d0a6:	000f      	movs	r7, r1
 800d0a8:	f7f4 f91e 	bl	80012e8 <__aeabi_dmul>
 800d0ac:	0002      	movs	r2, r0
 800d0ae:	000b      	movs	r3, r1
 800d0b0:	0020      	movs	r0, r4
 800d0b2:	0029      	movs	r1, r5
 800d0b4:	f7f4 fb84 	bl	80017c0 <__aeabi_dsub>
 800d0b8:	f7f4 ff14 	bl	8001ee4 <__aeabi_d2iz>
 800d0bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0be:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d0c0:	c301      	stmia	r3!, {r0}
 800d0c2:	9309      	str	r3, [sp, #36]	; 0x24
 800d0c4:	9b08      	ldr	r3, [sp, #32]
 800d0c6:	0030      	movs	r0, r6
 800d0c8:	3b01      	subs	r3, #1
 800d0ca:	9308      	str	r3, [sp, #32]
 800d0cc:	00db      	lsls	r3, r3, #3
 800d0ce:	18d3      	adds	r3, r2, r3
 800d0d0:	0039      	movs	r1, r7
 800d0d2:	681a      	ldr	r2, [r3, #0]
 800d0d4:	685b      	ldr	r3, [r3, #4]
 800d0d6:	f7f3 f9c9 	bl	800046c <__aeabi_dadd>
 800d0da:	0004      	movs	r4, r0
 800d0dc:	000d      	movs	r5, r1
 800d0de:	e75d      	b.n	800cf9c <__kernel_rem_pio2+0xf4>
 800d0e0:	9b02      	ldr	r3, [sp, #8]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d107      	bne.n	800d0f6 <__kernel_rem_pio2+0x24e>
 800d0e6:	9b04      	ldr	r3, [sp, #16]
 800d0e8:	aa12      	add	r2, sp, #72	; 0x48
 800d0ea:	3b01      	subs	r3, #1
 800d0ec:	009b      	lsls	r3, r3, #2
 800d0ee:	5898      	ldr	r0, [r3, r2]
 800d0f0:	15c3      	asrs	r3, r0, #23
 800d0f2:	9308      	str	r3, [sp, #32]
 800d0f4:	e795      	b.n	800d022 <__kernel_rem_pio2+0x17a>
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	4b3e      	ldr	r3, [pc, #248]	; (800d1f4 <__kernel_rem_pio2+0x34c>)
 800d0fa:	f7f3 f9ad 	bl	8000458 <__aeabi_dcmpge>
 800d0fe:	2800      	cmp	r0, #0
 800d100:	d137      	bne.n	800d172 <__kernel_rem_pio2+0x2ca>
 800d102:	9008      	str	r0, [sp, #32]
 800d104:	2200      	movs	r2, #0
 800d106:	2300      	movs	r3, #0
 800d108:	0030      	movs	r0, r6
 800d10a:	0039      	movs	r1, r7
 800d10c:	f7f3 f980 	bl	8000410 <__aeabi_dcmpeq>
 800d110:	2800      	cmp	r0, #0
 800d112:	d100      	bne.n	800d116 <__kernel_rem_pio2+0x26e>
 800d114:	e0b9      	b.n	800d28a <__kernel_rem_pio2+0x3e2>
 800d116:	2200      	movs	r2, #0
 800d118:	9b04      	ldr	r3, [sp, #16]
 800d11a:	3b01      	subs	r3, #1
 800d11c:	9300      	str	r3, [sp, #0]
 800d11e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d120:	428b      	cmp	r3, r1
 800d122:	da53      	bge.n	800d1cc <__kernel_rem_pio2+0x324>
 800d124:	2a00      	cmp	r2, #0
 800d126:	d100      	bne.n	800d12a <__kernel_rem_pio2+0x282>
 800d128:	e095      	b.n	800d256 <__kernel_rem_pio2+0x3ae>
 800d12a:	9b02      	ldr	r3, [sp, #8]
 800d12c:	aa12      	add	r2, sp, #72	; 0x48
 800d12e:	3b18      	subs	r3, #24
 800d130:	9302      	str	r3, [sp, #8]
 800d132:	9b00      	ldr	r3, [sp, #0]
 800d134:	009b      	lsls	r3, r3, #2
 800d136:	589b      	ldr	r3, [r3, r2]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d100      	bne.n	800d13e <__kernel_rem_pio2+0x296>
 800d13c:	e0a1      	b.n	800d282 <__kernel_rem_pio2+0x3da>
 800d13e:	2000      	movs	r0, #0
 800d140:	9a02      	ldr	r2, [sp, #8]
 800d142:	4929      	ldr	r1, [pc, #164]	; (800d1e8 <__kernel_rem_pio2+0x340>)
 800d144:	f000 fb54 	bl	800d7f0 <scalbn>
 800d148:	0006      	movs	r6, r0
 800d14a:	000f      	movs	r7, r1
 800d14c:	9c00      	ldr	r4, [sp, #0]
 800d14e:	2c00      	cmp	r4, #0
 800d150:	db00      	blt.n	800d154 <__kernel_rem_pio2+0x2ac>
 800d152:	e0d9      	b.n	800d308 <__kernel_rem_pio2+0x460>
 800d154:	9c00      	ldr	r4, [sp, #0]
 800d156:	2c00      	cmp	r4, #0
 800d158:	da00      	bge.n	800d15c <__kernel_rem_pio2+0x2b4>
 800d15a:	e10c      	b.n	800d376 <__kernel_rem_pio2+0x4ce>
 800d15c:	ab76      	add	r3, sp, #472	; 0x1d8
 800d15e:	00e6      	lsls	r6, r4, #3
 800d160:	2200      	movs	r2, #0
 800d162:	18f6      	adds	r6, r6, r3
 800d164:	2300      	movs	r3, #0
 800d166:	9202      	str	r2, [sp, #8]
 800d168:	9303      	str	r3, [sp, #12]
 800d16a:	9b00      	ldr	r3, [sp, #0]
 800d16c:	2500      	movs	r5, #0
 800d16e:	1b1f      	subs	r7, r3, r4
 800d170:	e0f3      	b.n	800d35a <__kernel_rem_pio2+0x4b2>
 800d172:	2302      	movs	r3, #2
 800d174:	9308      	str	r3, [sp, #32]
 800d176:	e757      	b.n	800d028 <__kernel_rem_pio2+0x180>
 800d178:	9b00      	ldr	r3, [sp, #0]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	2c00      	cmp	r4, #0
 800d17e:	d10b      	bne.n	800d198 <__kernel_rem_pio2+0x2f0>
 800d180:	2b00      	cmp	r3, #0
 800d182:	d003      	beq.n	800d18c <__kernel_rem_pio2+0x2e4>
 800d184:	9c00      	ldr	r4, [sp, #0]
 800d186:	1ac3      	subs	r3, r0, r3
 800d188:	6023      	str	r3, [r4, #0]
 800d18a:	002b      	movs	r3, r5
 800d18c:	9c00      	ldr	r4, [sp, #0]
 800d18e:	3201      	adds	r2, #1
 800d190:	3404      	adds	r4, #4
 800d192:	9400      	str	r4, [sp, #0]
 800d194:	001c      	movs	r4, r3
 800d196:	e751      	b.n	800d03c <__kernel_rem_pio2+0x194>
 800d198:	4661      	mov	r1, ip
 800d19a:	1acb      	subs	r3, r1, r3
 800d19c:	9900      	ldr	r1, [sp, #0]
 800d19e:	600b      	str	r3, [r1, #0]
 800d1a0:	0023      	movs	r3, r4
 800d1a2:	e7f3      	b.n	800d18c <__kernel_rem_pio2+0x2e4>
 800d1a4:	9b04      	ldr	r3, [sp, #16]
 800d1a6:	aa12      	add	r2, sp, #72	; 0x48
 800d1a8:	3b01      	subs	r3, #1
 800d1aa:	009b      	lsls	r3, r3, #2
 800d1ac:	589a      	ldr	r2, [r3, r2]
 800d1ae:	9200      	str	r2, [sp, #0]
 800d1b0:	0252      	lsls	r2, r2, #9
 800d1b2:	0a52      	lsrs	r2, r2, #9
 800d1b4:	a912      	add	r1, sp, #72	; 0x48
 800d1b6:	505a      	str	r2, [r3, r1]
 800d1b8:	e74d      	b.n	800d056 <__kernel_rem_pio2+0x1ae>
 800d1ba:	9b04      	ldr	r3, [sp, #16]
 800d1bc:	aa12      	add	r2, sp, #72	; 0x48
 800d1be:	3b01      	subs	r3, #1
 800d1c0:	009b      	lsls	r3, r3, #2
 800d1c2:	589a      	ldr	r2, [r3, r2]
 800d1c4:	9200      	str	r2, [sp, #0]
 800d1c6:	0292      	lsls	r2, r2, #10
 800d1c8:	0a92      	lsrs	r2, r2, #10
 800d1ca:	e7f3      	b.n	800d1b4 <__kernel_rem_pio2+0x30c>
 800d1cc:	0099      	lsls	r1, r3, #2
 800d1ce:	a812      	add	r0, sp, #72	; 0x48
 800d1d0:	5809      	ldr	r1, [r1, r0]
 800d1d2:	3b01      	subs	r3, #1
 800d1d4:	430a      	orrs	r2, r1
 800d1d6:	e7a2      	b.n	800d11e <__kernel_rem_pio2+0x276>
 800d1d8:	fffffd84 	.word	0xfffffd84
 800d1dc:	08011940 	.word	0x08011940
 800d1e0:	40200000 	.word	0x40200000
 800d1e4:	00ffffff 	.word	0x00ffffff
 800d1e8:	3ff00000 	.word	0x3ff00000
 800d1ec:	3e700000 	.word	0x3e700000
 800d1f0:	41700000 	.word	0x41700000
 800d1f4:	3fe00000 	.word	0x3fe00000
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d1fc:	009a      	lsls	r2, r3, #2
 800d1fe:	4252      	negs	r2, r2
 800d200:	588a      	ldr	r2, [r1, r2]
 800d202:	2a00      	cmp	r2, #0
 800d204:	d0f8      	beq.n	800d1f8 <__kernel_rem_pio2+0x350>
 800d206:	9a04      	ldr	r2, [sp, #16]
 800d208:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d20a:	1c57      	adds	r7, r2, #1
 800d20c:	1854      	adds	r4, r2, r1
 800d20e:	00e4      	lsls	r4, r4, #3
 800d210:	aa26      	add	r2, sp, #152	; 0x98
 800d212:	1914      	adds	r4, r2, r4
 800d214:	9a04      	ldr	r2, [sp, #16]
 800d216:	18d3      	adds	r3, r2, r3
 800d218:	9304      	str	r3, [sp, #16]
 800d21a:	9b04      	ldr	r3, [sp, #16]
 800d21c:	42bb      	cmp	r3, r7
 800d21e:	da00      	bge.n	800d222 <__kernel_rem_pio2+0x37a>
 800d220:	e6b0      	b.n	800cf84 <__kernel_rem_pio2+0xdc>
 800d222:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d224:	00bb      	lsls	r3, r7, #2
 800d226:	58d0      	ldr	r0, [r2, r3]
 800d228:	f7f4 fe92 	bl	8001f50 <__aeabi_i2d>
 800d22c:	2200      	movs	r2, #0
 800d22e:	2300      	movs	r3, #0
 800d230:	0026      	movs	r6, r4
 800d232:	2500      	movs	r5, #0
 800d234:	6020      	str	r0, [r4, #0]
 800d236:	6061      	str	r1, [r4, #4]
 800d238:	9200      	str	r2, [sp, #0]
 800d23a:	9301      	str	r3, [sp, #4]
 800d23c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d23e:	429d      	cmp	r5, r3
 800d240:	dd0b      	ble.n	800d25a <__kernel_rem_pio2+0x3b2>
 800d242:	00fb      	lsls	r3, r7, #3
 800d244:	aa76      	add	r2, sp, #472	; 0x1d8
 800d246:	18d3      	adds	r3, r2, r3
 800d248:	3701      	adds	r7, #1
 800d24a:	9900      	ldr	r1, [sp, #0]
 800d24c:	9a01      	ldr	r2, [sp, #4]
 800d24e:	3408      	adds	r4, #8
 800d250:	6019      	str	r1, [r3, #0]
 800d252:	605a      	str	r2, [r3, #4]
 800d254:	e7e1      	b.n	800d21a <__kernel_rem_pio2+0x372>
 800d256:	2301      	movs	r3, #1
 800d258:	e7cf      	b.n	800d1fa <__kernel_rem_pio2+0x352>
 800d25a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d25c:	00e9      	lsls	r1, r5, #3
 800d25e:	1859      	adds	r1, r3, r1
 800d260:	6808      	ldr	r0, [r1, #0]
 800d262:	6849      	ldr	r1, [r1, #4]
 800d264:	6832      	ldr	r2, [r6, #0]
 800d266:	6873      	ldr	r3, [r6, #4]
 800d268:	f7f4 f83e 	bl	80012e8 <__aeabi_dmul>
 800d26c:	0002      	movs	r2, r0
 800d26e:	000b      	movs	r3, r1
 800d270:	9800      	ldr	r0, [sp, #0]
 800d272:	9901      	ldr	r1, [sp, #4]
 800d274:	f7f3 f8fa 	bl	800046c <__aeabi_dadd>
 800d278:	3501      	adds	r5, #1
 800d27a:	9000      	str	r0, [sp, #0]
 800d27c:	9101      	str	r1, [sp, #4]
 800d27e:	3e08      	subs	r6, #8
 800d280:	e7dc      	b.n	800d23c <__kernel_rem_pio2+0x394>
 800d282:	9b00      	ldr	r3, [sp, #0]
 800d284:	3b01      	subs	r3, #1
 800d286:	9300      	str	r3, [sp, #0]
 800d288:	e74f      	b.n	800d12a <__kernel_rem_pio2+0x282>
 800d28a:	9b02      	ldr	r3, [sp, #8]
 800d28c:	0030      	movs	r0, r6
 800d28e:	425a      	negs	r2, r3
 800d290:	0039      	movs	r1, r7
 800d292:	f000 faad 	bl	800d7f0 <scalbn>
 800d296:	2200      	movs	r2, #0
 800d298:	4bb5      	ldr	r3, [pc, #724]	; (800d570 <__kernel_rem_pio2+0x6c8>)
 800d29a:	0004      	movs	r4, r0
 800d29c:	000d      	movs	r5, r1
 800d29e:	f7f3 f8db 	bl	8000458 <__aeabi_dcmpge>
 800d2a2:	2800      	cmp	r0, #0
 800d2a4:	d025      	beq.n	800d2f2 <__kernel_rem_pio2+0x44a>
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	4bb2      	ldr	r3, [pc, #712]	; (800d574 <__kernel_rem_pio2+0x6cc>)
 800d2aa:	0020      	movs	r0, r4
 800d2ac:	0029      	movs	r1, r5
 800d2ae:	f7f4 f81b 	bl	80012e8 <__aeabi_dmul>
 800d2b2:	f7f4 fe17 	bl	8001ee4 <__aeabi_d2iz>
 800d2b6:	9b04      	ldr	r3, [sp, #16]
 800d2b8:	0006      	movs	r6, r0
 800d2ba:	009f      	lsls	r7, r3, #2
 800d2bc:	f7f4 fe48 	bl	8001f50 <__aeabi_i2d>
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	4bab      	ldr	r3, [pc, #684]	; (800d570 <__kernel_rem_pio2+0x6c8>)
 800d2c4:	f7f4 f810 	bl	80012e8 <__aeabi_dmul>
 800d2c8:	0002      	movs	r2, r0
 800d2ca:	000b      	movs	r3, r1
 800d2cc:	0020      	movs	r0, r4
 800d2ce:	0029      	movs	r1, r5
 800d2d0:	f7f4 fa76 	bl	80017c0 <__aeabi_dsub>
 800d2d4:	f7f4 fe06 	bl	8001ee4 <__aeabi_d2iz>
 800d2d8:	ab12      	add	r3, sp, #72	; 0x48
 800d2da:	51d8      	str	r0, [r3, r7]
 800d2dc:	9b04      	ldr	r3, [sp, #16]
 800d2de:	aa12      	add	r2, sp, #72	; 0x48
 800d2e0:	3301      	adds	r3, #1
 800d2e2:	9300      	str	r3, [sp, #0]
 800d2e4:	9b02      	ldr	r3, [sp, #8]
 800d2e6:	3318      	adds	r3, #24
 800d2e8:	9302      	str	r3, [sp, #8]
 800d2ea:	9b00      	ldr	r3, [sp, #0]
 800d2ec:	009b      	lsls	r3, r3, #2
 800d2ee:	509e      	str	r6, [r3, r2]
 800d2f0:	e725      	b.n	800d13e <__kernel_rem_pio2+0x296>
 800d2f2:	9b04      	ldr	r3, [sp, #16]
 800d2f4:	0020      	movs	r0, r4
 800d2f6:	0029      	movs	r1, r5
 800d2f8:	009e      	lsls	r6, r3, #2
 800d2fa:	f7f4 fdf3 	bl	8001ee4 <__aeabi_d2iz>
 800d2fe:	ab12      	add	r3, sp, #72	; 0x48
 800d300:	5198      	str	r0, [r3, r6]
 800d302:	9b04      	ldr	r3, [sp, #16]
 800d304:	9300      	str	r3, [sp, #0]
 800d306:	e71a      	b.n	800d13e <__kernel_rem_pio2+0x296>
 800d308:	00e5      	lsls	r5, r4, #3
 800d30a:	ab76      	add	r3, sp, #472	; 0x1d8
 800d30c:	aa12      	add	r2, sp, #72	; 0x48
 800d30e:	195d      	adds	r5, r3, r5
 800d310:	00a3      	lsls	r3, r4, #2
 800d312:	5898      	ldr	r0, [r3, r2]
 800d314:	f7f4 fe1c 	bl	8001f50 <__aeabi_i2d>
 800d318:	0032      	movs	r2, r6
 800d31a:	003b      	movs	r3, r7
 800d31c:	f7f3 ffe4 	bl	80012e8 <__aeabi_dmul>
 800d320:	2200      	movs	r2, #0
 800d322:	6028      	str	r0, [r5, #0]
 800d324:	6069      	str	r1, [r5, #4]
 800d326:	4b93      	ldr	r3, [pc, #588]	; (800d574 <__kernel_rem_pio2+0x6cc>)
 800d328:	0030      	movs	r0, r6
 800d32a:	0039      	movs	r1, r7
 800d32c:	f7f3 ffdc 	bl	80012e8 <__aeabi_dmul>
 800d330:	3c01      	subs	r4, #1
 800d332:	0006      	movs	r6, r0
 800d334:	000f      	movs	r7, r1
 800d336:	e70a      	b.n	800d14e <__kernel_rem_pio2+0x2a6>
 800d338:	4b8f      	ldr	r3, [pc, #572]	; (800d578 <__kernel_rem_pio2+0x6d0>)
 800d33a:	00e9      	lsls	r1, r5, #3
 800d33c:	1859      	adds	r1, r3, r1
 800d33e:	6808      	ldr	r0, [r1, #0]
 800d340:	6849      	ldr	r1, [r1, #4]
 800d342:	ce0c      	ldmia	r6!, {r2, r3}
 800d344:	f7f3 ffd0 	bl	80012e8 <__aeabi_dmul>
 800d348:	0002      	movs	r2, r0
 800d34a:	000b      	movs	r3, r1
 800d34c:	9802      	ldr	r0, [sp, #8]
 800d34e:	9903      	ldr	r1, [sp, #12]
 800d350:	f7f3 f88c 	bl	800046c <__aeabi_dadd>
 800d354:	9002      	str	r0, [sp, #8]
 800d356:	9103      	str	r1, [sp, #12]
 800d358:	3501      	adds	r5, #1
 800d35a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d35c:	429d      	cmp	r5, r3
 800d35e:	dc01      	bgt.n	800d364 <__kernel_rem_pio2+0x4bc>
 800d360:	42bd      	cmp	r5, r7
 800d362:	dde9      	ble.n	800d338 <__kernel_rem_pio2+0x490>
 800d364:	ab4e      	add	r3, sp, #312	; 0x138
 800d366:	00ff      	lsls	r7, r7, #3
 800d368:	19df      	adds	r7, r3, r7
 800d36a:	3c01      	subs	r4, #1
 800d36c:	9a02      	ldr	r2, [sp, #8]
 800d36e:	9b03      	ldr	r3, [sp, #12]
 800d370:	603a      	str	r2, [r7, #0]
 800d372:	607b      	str	r3, [r7, #4]
 800d374:	e6ef      	b.n	800d156 <__kernel_rem_pio2+0x2ae>
 800d376:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d378:	2b02      	cmp	r3, #2
 800d37a:	dc0e      	bgt.n	800d39a <__kernel_rem_pio2+0x4f2>
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	dd00      	ble.n	800d382 <__kernel_rem_pio2+0x4da>
 800d380:	e08c      	b.n	800d49c <__kernel_rem_pio2+0x5f4>
 800d382:	2500      	movs	r5, #0
 800d384:	002c      	movs	r4, r5
 800d386:	42ab      	cmp	r3, r5
 800d388:	d046      	beq.n	800d418 <__kernel_rem_pio2+0x570>
 800d38a:	2007      	movs	r0, #7
 800d38c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d38e:	4003      	ands	r3, r0
 800d390:	0018      	movs	r0, r3
 800d392:	239f      	movs	r3, #159	; 0x9f
 800d394:	009b      	lsls	r3, r3, #2
 800d396:	449d      	add	sp, r3
 800d398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d39a:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d39c:	2b03      	cmp	r3, #3
 800d39e:	d1f4      	bne.n	800d38a <__kernel_rem_pio2+0x4e2>
 800d3a0:	9b00      	ldr	r3, [sp, #0]
 800d3a2:	00dc      	lsls	r4, r3, #3
 800d3a4:	ab4e      	add	r3, sp, #312	; 0x138
 800d3a6:	191c      	adds	r4, r3, r4
 800d3a8:	0025      	movs	r5, r4
 800d3aa:	9b00      	ldr	r3, [sp, #0]
 800d3ac:	9302      	str	r3, [sp, #8]
 800d3ae:	9b02      	ldr	r3, [sp, #8]
 800d3b0:	3d08      	subs	r5, #8
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	dd00      	ble.n	800d3b8 <__kernel_rem_pio2+0x510>
 800d3b6:	e07f      	b.n	800d4b8 <__kernel_rem_pio2+0x610>
 800d3b8:	9d00      	ldr	r5, [sp, #0]
 800d3ba:	3c08      	subs	r4, #8
 800d3bc:	2d01      	cmp	r5, #1
 800d3be:	dd00      	ble.n	800d3c2 <__kernel_rem_pio2+0x51a>
 800d3c0:	e09c      	b.n	800d4fc <__kernel_rem_pio2+0x654>
 800d3c2:	2400      	movs	r4, #0
 800d3c4:	0021      	movs	r1, r4
 800d3c6:	9b00      	ldr	r3, [sp, #0]
 800d3c8:	2b01      	cmp	r3, #1
 800d3ca:	dd00      	ble.n	800d3ce <__kernel_rem_pio2+0x526>
 800d3cc:	e0b4      	b.n	800d538 <__kernel_rem_pio2+0x690>
 800d3ce:	9b08      	ldr	r3, [sp, #32]
 800d3d0:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 800d3d2:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 800d3d4:	9d50      	ldr	r5, [sp, #320]	; 0x140
 800d3d6:	9851      	ldr	r0, [sp, #324]	; 0x144
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d000      	beq.n	800d3de <__kernel_rem_pio2+0x536>
 800d3dc:	e0ba      	b.n	800d554 <__kernel_rem_pio2+0x6ac>
 800d3de:	0033      	movs	r3, r6
 800d3e0:	003a      	movs	r2, r7
 800d3e2:	9e07      	ldr	r6, [sp, #28]
 800d3e4:	6032      	str	r2, [r6, #0]
 800d3e6:	6073      	str	r3, [r6, #4]
 800d3e8:	002a      	movs	r2, r5
 800d3ea:	0003      	movs	r3, r0
 800d3ec:	60b2      	str	r2, [r6, #8]
 800d3ee:	60f3      	str	r3, [r6, #12]
 800d3f0:	0022      	movs	r2, r4
 800d3f2:	000b      	movs	r3, r1
 800d3f4:	6132      	str	r2, [r6, #16]
 800d3f6:	6173      	str	r3, [r6, #20]
 800d3f8:	e7c7      	b.n	800d38a <__kernel_rem_pio2+0x4e2>
 800d3fa:	9b00      	ldr	r3, [sp, #0]
 800d3fc:	aa4e      	add	r2, sp, #312	; 0x138
 800d3fe:	00db      	lsls	r3, r3, #3
 800d400:	18d3      	adds	r3, r2, r3
 800d402:	0028      	movs	r0, r5
 800d404:	681a      	ldr	r2, [r3, #0]
 800d406:	685b      	ldr	r3, [r3, #4]
 800d408:	0021      	movs	r1, r4
 800d40a:	f7f3 f82f 	bl	800046c <__aeabi_dadd>
 800d40e:	0005      	movs	r5, r0
 800d410:	000c      	movs	r4, r1
 800d412:	9b00      	ldr	r3, [sp, #0]
 800d414:	3b01      	subs	r3, #1
 800d416:	9300      	str	r3, [sp, #0]
 800d418:	9b00      	ldr	r3, [sp, #0]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	daed      	bge.n	800d3fa <__kernel_rem_pio2+0x552>
 800d41e:	9b08      	ldr	r3, [sp, #32]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d002      	beq.n	800d42a <__kernel_rem_pio2+0x582>
 800d424:	2380      	movs	r3, #128	; 0x80
 800d426:	061b      	lsls	r3, r3, #24
 800d428:	18e4      	adds	r4, r4, r3
 800d42a:	002a      	movs	r2, r5
 800d42c:	0023      	movs	r3, r4
 800d42e:	9907      	ldr	r1, [sp, #28]
 800d430:	600a      	str	r2, [r1, #0]
 800d432:	604b      	str	r3, [r1, #4]
 800d434:	e7a9      	b.n	800d38a <__kernel_rem_pio2+0x4e2>
 800d436:	00e3      	lsls	r3, r4, #3
 800d438:	aa4e      	add	r2, sp, #312	; 0x138
 800d43a:	18d3      	adds	r3, r2, r3
 800d43c:	0030      	movs	r0, r6
 800d43e:	681a      	ldr	r2, [r3, #0]
 800d440:	685b      	ldr	r3, [r3, #4]
 800d442:	0029      	movs	r1, r5
 800d444:	f7f3 f812 	bl	800046c <__aeabi_dadd>
 800d448:	0006      	movs	r6, r0
 800d44a:	000d      	movs	r5, r1
 800d44c:	3c01      	subs	r4, #1
 800d44e:	2c00      	cmp	r4, #0
 800d450:	daf1      	bge.n	800d436 <__kernel_rem_pio2+0x58e>
 800d452:	9b08      	ldr	r3, [sp, #32]
 800d454:	0029      	movs	r1, r5
 800d456:	2b00      	cmp	r3, #0
 800d458:	d002      	beq.n	800d460 <__kernel_rem_pio2+0x5b8>
 800d45a:	2380      	movs	r3, #128	; 0x80
 800d45c:	061b      	lsls	r3, r3, #24
 800d45e:	18e9      	adds	r1, r5, r3
 800d460:	0032      	movs	r2, r6
 800d462:	000b      	movs	r3, r1
 800d464:	9907      	ldr	r1, [sp, #28]
 800d466:	2401      	movs	r4, #1
 800d468:	600a      	str	r2, [r1, #0]
 800d46a:	604b      	str	r3, [r1, #4]
 800d46c:	984e      	ldr	r0, [sp, #312]	; 0x138
 800d46e:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800d470:	002b      	movs	r3, r5
 800d472:	f7f4 f9a5 	bl	80017c0 <__aeabi_dsub>
 800d476:	0007      	movs	r7, r0
 800d478:	000e      	movs	r6, r1
 800d47a:	ad4e      	add	r5, sp, #312	; 0x138
 800d47c:	9b00      	ldr	r3, [sp, #0]
 800d47e:	3508      	adds	r5, #8
 800d480:	42a3      	cmp	r3, r4
 800d482:	da0f      	bge.n	800d4a4 <__kernel_rem_pio2+0x5fc>
 800d484:	9b08      	ldr	r3, [sp, #32]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d002      	beq.n	800d490 <__kernel_rem_pio2+0x5e8>
 800d48a:	2380      	movs	r3, #128	; 0x80
 800d48c:	061b      	lsls	r3, r3, #24
 800d48e:	18f6      	adds	r6, r6, r3
 800d490:	003a      	movs	r2, r7
 800d492:	0033      	movs	r3, r6
 800d494:	9907      	ldr	r1, [sp, #28]
 800d496:	608a      	str	r2, [r1, #8]
 800d498:	60cb      	str	r3, [r1, #12]
 800d49a:	e776      	b.n	800d38a <__kernel_rem_pio2+0x4e2>
 800d49c:	2600      	movs	r6, #0
 800d49e:	9c00      	ldr	r4, [sp, #0]
 800d4a0:	0035      	movs	r5, r6
 800d4a2:	e7d4      	b.n	800d44e <__kernel_rem_pio2+0x5a6>
 800d4a4:	0038      	movs	r0, r7
 800d4a6:	682a      	ldr	r2, [r5, #0]
 800d4a8:	686b      	ldr	r3, [r5, #4]
 800d4aa:	0031      	movs	r1, r6
 800d4ac:	f7f2 ffde 	bl	800046c <__aeabi_dadd>
 800d4b0:	3401      	adds	r4, #1
 800d4b2:	0007      	movs	r7, r0
 800d4b4:	000e      	movs	r6, r1
 800d4b6:	e7e1      	b.n	800d47c <__kernel_rem_pio2+0x5d4>
 800d4b8:	9b02      	ldr	r3, [sp, #8]
 800d4ba:	68ae      	ldr	r6, [r5, #8]
 800d4bc:	68ef      	ldr	r7, [r5, #12]
 800d4be:	3b01      	subs	r3, #1
 800d4c0:	9302      	str	r3, [sp, #8]
 800d4c2:	682a      	ldr	r2, [r5, #0]
 800d4c4:	686b      	ldr	r3, [r5, #4]
 800d4c6:	9204      	str	r2, [sp, #16]
 800d4c8:	9305      	str	r3, [sp, #20]
 800d4ca:	9804      	ldr	r0, [sp, #16]
 800d4cc:	9905      	ldr	r1, [sp, #20]
 800d4ce:	0032      	movs	r2, r6
 800d4d0:	003b      	movs	r3, r7
 800d4d2:	f7f2 ffcb 	bl	800046c <__aeabi_dadd>
 800d4d6:	0002      	movs	r2, r0
 800d4d8:	000b      	movs	r3, r1
 800d4da:	900a      	str	r0, [sp, #40]	; 0x28
 800d4dc:	910b      	str	r1, [sp, #44]	; 0x2c
 800d4de:	9804      	ldr	r0, [sp, #16]
 800d4e0:	9905      	ldr	r1, [sp, #20]
 800d4e2:	f7f4 f96d 	bl	80017c0 <__aeabi_dsub>
 800d4e6:	0032      	movs	r2, r6
 800d4e8:	003b      	movs	r3, r7
 800d4ea:	f7f2 ffbf 	bl	800046c <__aeabi_dadd>
 800d4ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d4f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4f2:	60a8      	str	r0, [r5, #8]
 800d4f4:	60e9      	str	r1, [r5, #12]
 800d4f6:	602a      	str	r2, [r5, #0]
 800d4f8:	606b      	str	r3, [r5, #4]
 800d4fa:	e758      	b.n	800d3ae <__kernel_rem_pio2+0x506>
 800d4fc:	6826      	ldr	r6, [r4, #0]
 800d4fe:	6867      	ldr	r7, [r4, #4]
 800d500:	68a2      	ldr	r2, [r4, #8]
 800d502:	68e3      	ldr	r3, [r4, #12]
 800d504:	0030      	movs	r0, r6
 800d506:	0039      	movs	r1, r7
 800d508:	9202      	str	r2, [sp, #8]
 800d50a:	9303      	str	r3, [sp, #12]
 800d50c:	f7f2 ffae 	bl	800046c <__aeabi_dadd>
 800d510:	0002      	movs	r2, r0
 800d512:	000b      	movs	r3, r1
 800d514:	9004      	str	r0, [sp, #16]
 800d516:	9105      	str	r1, [sp, #20]
 800d518:	0030      	movs	r0, r6
 800d51a:	0039      	movs	r1, r7
 800d51c:	f7f4 f950 	bl	80017c0 <__aeabi_dsub>
 800d520:	9a02      	ldr	r2, [sp, #8]
 800d522:	9b03      	ldr	r3, [sp, #12]
 800d524:	f7f2 ffa2 	bl	800046c <__aeabi_dadd>
 800d528:	9a04      	ldr	r2, [sp, #16]
 800d52a:	9b05      	ldr	r3, [sp, #20]
 800d52c:	60a0      	str	r0, [r4, #8]
 800d52e:	60e1      	str	r1, [r4, #12]
 800d530:	6022      	str	r2, [r4, #0]
 800d532:	6063      	str	r3, [r4, #4]
 800d534:	3d01      	subs	r5, #1
 800d536:	e740      	b.n	800d3ba <__kernel_rem_pio2+0x512>
 800d538:	9b00      	ldr	r3, [sp, #0]
 800d53a:	aa4e      	add	r2, sp, #312	; 0x138
 800d53c:	00db      	lsls	r3, r3, #3
 800d53e:	18d3      	adds	r3, r2, r3
 800d540:	0020      	movs	r0, r4
 800d542:	681a      	ldr	r2, [r3, #0]
 800d544:	685b      	ldr	r3, [r3, #4]
 800d546:	f7f2 ff91 	bl	800046c <__aeabi_dadd>
 800d54a:	9b00      	ldr	r3, [sp, #0]
 800d54c:	0004      	movs	r4, r0
 800d54e:	3b01      	subs	r3, #1
 800d550:	9300      	str	r3, [sp, #0]
 800d552:	e738      	b.n	800d3c6 <__kernel_rem_pio2+0x51e>
 800d554:	9b07      	ldr	r3, [sp, #28]
 800d556:	9a07      	ldr	r2, [sp, #28]
 800d558:	601f      	str	r7, [r3, #0]
 800d55a:	2380      	movs	r3, #128	; 0x80
 800d55c:	061b      	lsls	r3, r3, #24
 800d55e:	18f6      	adds	r6, r6, r3
 800d560:	18c0      	adds	r0, r0, r3
 800d562:	18c9      	adds	r1, r1, r3
 800d564:	6056      	str	r6, [r2, #4]
 800d566:	6095      	str	r5, [r2, #8]
 800d568:	60d0      	str	r0, [r2, #12]
 800d56a:	6114      	str	r4, [r2, #16]
 800d56c:	6151      	str	r1, [r2, #20]
 800d56e:	e70c      	b.n	800d38a <__kernel_rem_pio2+0x4e2>
 800d570:	41700000 	.word	0x41700000
 800d574:	3e700000 	.word	0x3e700000
 800d578:	08011900 	.word	0x08011900

0800d57c <__kernel_sin>:
 800d57c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d57e:	b089      	sub	sp, #36	; 0x24
 800d580:	9202      	str	r2, [sp, #8]
 800d582:	9303      	str	r3, [sp, #12]
 800d584:	22f9      	movs	r2, #249	; 0xf9
 800d586:	004b      	lsls	r3, r1, #1
 800d588:	0007      	movs	r7, r0
 800d58a:	000e      	movs	r6, r1
 800d58c:	085b      	lsrs	r3, r3, #1
 800d58e:	0592      	lsls	r2, r2, #22
 800d590:	4293      	cmp	r3, r2
 800d592:	da03      	bge.n	800d59c <__kernel_sin+0x20>
 800d594:	f7f4 fca6 	bl	8001ee4 <__aeabi_d2iz>
 800d598:	2800      	cmp	r0, #0
 800d59a:	d04c      	beq.n	800d636 <__kernel_sin+0xba>
 800d59c:	003a      	movs	r2, r7
 800d59e:	0033      	movs	r3, r6
 800d5a0:	0038      	movs	r0, r7
 800d5a2:	0031      	movs	r1, r6
 800d5a4:	f7f3 fea0 	bl	80012e8 <__aeabi_dmul>
 800d5a8:	0004      	movs	r4, r0
 800d5aa:	000d      	movs	r5, r1
 800d5ac:	0002      	movs	r2, r0
 800d5ae:	000b      	movs	r3, r1
 800d5b0:	0038      	movs	r0, r7
 800d5b2:	0031      	movs	r1, r6
 800d5b4:	f7f3 fe98 	bl	80012e8 <__aeabi_dmul>
 800d5b8:	4a39      	ldr	r2, [pc, #228]	; (800d6a0 <__kernel_sin+0x124>)
 800d5ba:	9000      	str	r0, [sp, #0]
 800d5bc:	9101      	str	r1, [sp, #4]
 800d5be:	4b39      	ldr	r3, [pc, #228]	; (800d6a4 <__kernel_sin+0x128>)
 800d5c0:	0020      	movs	r0, r4
 800d5c2:	0029      	movs	r1, r5
 800d5c4:	f7f3 fe90 	bl	80012e8 <__aeabi_dmul>
 800d5c8:	4a37      	ldr	r2, [pc, #220]	; (800d6a8 <__kernel_sin+0x12c>)
 800d5ca:	4b38      	ldr	r3, [pc, #224]	; (800d6ac <__kernel_sin+0x130>)
 800d5cc:	f7f4 f8f8 	bl	80017c0 <__aeabi_dsub>
 800d5d0:	0022      	movs	r2, r4
 800d5d2:	002b      	movs	r3, r5
 800d5d4:	f7f3 fe88 	bl	80012e8 <__aeabi_dmul>
 800d5d8:	4a35      	ldr	r2, [pc, #212]	; (800d6b0 <__kernel_sin+0x134>)
 800d5da:	4b36      	ldr	r3, [pc, #216]	; (800d6b4 <__kernel_sin+0x138>)
 800d5dc:	f7f2 ff46 	bl	800046c <__aeabi_dadd>
 800d5e0:	0022      	movs	r2, r4
 800d5e2:	002b      	movs	r3, r5
 800d5e4:	f7f3 fe80 	bl	80012e8 <__aeabi_dmul>
 800d5e8:	4a33      	ldr	r2, [pc, #204]	; (800d6b8 <__kernel_sin+0x13c>)
 800d5ea:	4b34      	ldr	r3, [pc, #208]	; (800d6bc <__kernel_sin+0x140>)
 800d5ec:	f7f4 f8e8 	bl	80017c0 <__aeabi_dsub>
 800d5f0:	0022      	movs	r2, r4
 800d5f2:	002b      	movs	r3, r5
 800d5f4:	f7f3 fe78 	bl	80012e8 <__aeabi_dmul>
 800d5f8:	4b31      	ldr	r3, [pc, #196]	; (800d6c0 <__kernel_sin+0x144>)
 800d5fa:	4a32      	ldr	r2, [pc, #200]	; (800d6c4 <__kernel_sin+0x148>)
 800d5fc:	f7f2 ff36 	bl	800046c <__aeabi_dadd>
 800d600:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d602:	9004      	str	r0, [sp, #16]
 800d604:	9105      	str	r1, [sp, #20]
 800d606:	2b00      	cmp	r3, #0
 800d608:	d119      	bne.n	800d63e <__kernel_sin+0xc2>
 800d60a:	0002      	movs	r2, r0
 800d60c:	000b      	movs	r3, r1
 800d60e:	0020      	movs	r0, r4
 800d610:	0029      	movs	r1, r5
 800d612:	f7f3 fe69 	bl	80012e8 <__aeabi_dmul>
 800d616:	4a2c      	ldr	r2, [pc, #176]	; (800d6c8 <__kernel_sin+0x14c>)
 800d618:	4b2c      	ldr	r3, [pc, #176]	; (800d6cc <__kernel_sin+0x150>)
 800d61a:	f7f4 f8d1 	bl	80017c0 <__aeabi_dsub>
 800d61e:	9a00      	ldr	r2, [sp, #0]
 800d620:	9b01      	ldr	r3, [sp, #4]
 800d622:	f7f3 fe61 	bl	80012e8 <__aeabi_dmul>
 800d626:	0002      	movs	r2, r0
 800d628:	000b      	movs	r3, r1
 800d62a:	0038      	movs	r0, r7
 800d62c:	0031      	movs	r1, r6
 800d62e:	f7f2 ff1d 	bl	800046c <__aeabi_dadd>
 800d632:	0007      	movs	r7, r0
 800d634:	000e      	movs	r6, r1
 800d636:	0038      	movs	r0, r7
 800d638:	0031      	movs	r1, r6
 800d63a:	b009      	add	sp, #36	; 0x24
 800d63c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d63e:	2200      	movs	r2, #0
 800d640:	9802      	ldr	r0, [sp, #8]
 800d642:	9903      	ldr	r1, [sp, #12]
 800d644:	4b22      	ldr	r3, [pc, #136]	; (800d6d0 <__kernel_sin+0x154>)
 800d646:	f7f3 fe4f 	bl	80012e8 <__aeabi_dmul>
 800d64a:	9a04      	ldr	r2, [sp, #16]
 800d64c:	9b05      	ldr	r3, [sp, #20]
 800d64e:	9006      	str	r0, [sp, #24]
 800d650:	9107      	str	r1, [sp, #28]
 800d652:	9800      	ldr	r0, [sp, #0]
 800d654:	9901      	ldr	r1, [sp, #4]
 800d656:	f7f3 fe47 	bl	80012e8 <__aeabi_dmul>
 800d65a:	0002      	movs	r2, r0
 800d65c:	000b      	movs	r3, r1
 800d65e:	9806      	ldr	r0, [sp, #24]
 800d660:	9907      	ldr	r1, [sp, #28]
 800d662:	f7f4 f8ad 	bl	80017c0 <__aeabi_dsub>
 800d666:	0022      	movs	r2, r4
 800d668:	002b      	movs	r3, r5
 800d66a:	f7f3 fe3d 	bl	80012e8 <__aeabi_dmul>
 800d66e:	9a02      	ldr	r2, [sp, #8]
 800d670:	9b03      	ldr	r3, [sp, #12]
 800d672:	f7f4 f8a5 	bl	80017c0 <__aeabi_dsub>
 800d676:	4a14      	ldr	r2, [pc, #80]	; (800d6c8 <__kernel_sin+0x14c>)
 800d678:	0004      	movs	r4, r0
 800d67a:	000d      	movs	r5, r1
 800d67c:	9800      	ldr	r0, [sp, #0]
 800d67e:	9901      	ldr	r1, [sp, #4]
 800d680:	4b12      	ldr	r3, [pc, #72]	; (800d6cc <__kernel_sin+0x150>)
 800d682:	f7f3 fe31 	bl	80012e8 <__aeabi_dmul>
 800d686:	0002      	movs	r2, r0
 800d688:	000b      	movs	r3, r1
 800d68a:	0020      	movs	r0, r4
 800d68c:	0029      	movs	r1, r5
 800d68e:	f7f2 feed 	bl	800046c <__aeabi_dadd>
 800d692:	0002      	movs	r2, r0
 800d694:	000b      	movs	r3, r1
 800d696:	0038      	movs	r0, r7
 800d698:	0031      	movs	r1, r6
 800d69a:	f7f4 f891 	bl	80017c0 <__aeabi_dsub>
 800d69e:	e7c8      	b.n	800d632 <__kernel_sin+0xb6>
 800d6a0:	5acfd57c 	.word	0x5acfd57c
 800d6a4:	3de5d93a 	.word	0x3de5d93a
 800d6a8:	8a2b9ceb 	.word	0x8a2b9ceb
 800d6ac:	3e5ae5e6 	.word	0x3e5ae5e6
 800d6b0:	57b1fe7d 	.word	0x57b1fe7d
 800d6b4:	3ec71de3 	.word	0x3ec71de3
 800d6b8:	19c161d5 	.word	0x19c161d5
 800d6bc:	3f2a01a0 	.word	0x3f2a01a0
 800d6c0:	3f811111 	.word	0x3f811111
 800d6c4:	1110f8a6 	.word	0x1110f8a6
 800d6c8:	55555549 	.word	0x55555549
 800d6cc:	3fc55555 	.word	0x3fc55555
 800d6d0:	3fe00000 	.word	0x3fe00000

0800d6d4 <fabs>:
 800d6d4:	004b      	lsls	r3, r1, #1
 800d6d6:	0859      	lsrs	r1, r3, #1
 800d6d8:	4770      	bx	lr
	...

0800d6dc <floor>:
 800d6dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6de:	004b      	lsls	r3, r1, #1
 800d6e0:	4a3d      	ldr	r2, [pc, #244]	; (800d7d8 <floor+0xfc>)
 800d6e2:	0d5b      	lsrs	r3, r3, #21
 800d6e4:	189f      	adds	r7, r3, r2
 800d6e6:	4684      	mov	ip, r0
 800d6e8:	000e      	movs	r6, r1
 800d6ea:	000d      	movs	r5, r1
 800d6ec:	0004      	movs	r4, r0
 800d6ee:	9001      	str	r0, [sp, #4]
 800d6f0:	2f13      	cmp	r7, #19
 800d6f2:	dc34      	bgt.n	800d75e <floor+0x82>
 800d6f4:	2f00      	cmp	r7, #0
 800d6f6:	da16      	bge.n	800d726 <floor+0x4a>
 800d6f8:	4a38      	ldr	r2, [pc, #224]	; (800d7dc <floor+0x100>)
 800d6fa:	4b39      	ldr	r3, [pc, #228]	; (800d7e0 <floor+0x104>)
 800d6fc:	4660      	mov	r0, ip
 800d6fe:	0031      	movs	r1, r6
 800d700:	f7f2 feb4 	bl	800046c <__aeabi_dadd>
 800d704:	2200      	movs	r2, #0
 800d706:	2300      	movs	r3, #0
 800d708:	f7f2 fe9c 	bl	8000444 <__aeabi_dcmpgt>
 800d70c:	2800      	cmp	r0, #0
 800d70e:	d007      	beq.n	800d720 <floor+0x44>
 800d710:	2e00      	cmp	r6, #0
 800d712:	da5d      	bge.n	800d7d0 <floor+0xf4>
 800d714:	0073      	lsls	r3, r6, #1
 800d716:	085b      	lsrs	r3, r3, #1
 800d718:	431c      	orrs	r4, r3
 800d71a:	d001      	beq.n	800d720 <floor+0x44>
 800d71c:	2400      	movs	r4, #0
 800d71e:	4d31      	ldr	r5, [pc, #196]	; (800d7e4 <floor+0x108>)
 800d720:	46a4      	mov	ip, r4
 800d722:	002e      	movs	r6, r5
 800d724:	e029      	b.n	800d77a <floor+0x9e>
 800d726:	4b30      	ldr	r3, [pc, #192]	; (800d7e8 <floor+0x10c>)
 800d728:	413b      	asrs	r3, r7
 800d72a:	9300      	str	r3, [sp, #0]
 800d72c:	400b      	ands	r3, r1
 800d72e:	4303      	orrs	r3, r0
 800d730:	d023      	beq.n	800d77a <floor+0x9e>
 800d732:	4a2a      	ldr	r2, [pc, #168]	; (800d7dc <floor+0x100>)
 800d734:	4b2a      	ldr	r3, [pc, #168]	; (800d7e0 <floor+0x104>)
 800d736:	4660      	mov	r0, ip
 800d738:	0031      	movs	r1, r6
 800d73a:	f7f2 fe97 	bl	800046c <__aeabi_dadd>
 800d73e:	2200      	movs	r2, #0
 800d740:	2300      	movs	r3, #0
 800d742:	f7f2 fe7f 	bl	8000444 <__aeabi_dcmpgt>
 800d746:	2800      	cmp	r0, #0
 800d748:	d0ea      	beq.n	800d720 <floor+0x44>
 800d74a:	2e00      	cmp	r6, #0
 800d74c:	da03      	bge.n	800d756 <floor+0x7a>
 800d74e:	2380      	movs	r3, #128	; 0x80
 800d750:	035b      	lsls	r3, r3, #13
 800d752:	413b      	asrs	r3, r7
 800d754:	18f5      	adds	r5, r6, r3
 800d756:	9b00      	ldr	r3, [sp, #0]
 800d758:	2400      	movs	r4, #0
 800d75a:	439d      	bics	r5, r3
 800d75c:	e7e0      	b.n	800d720 <floor+0x44>
 800d75e:	2f33      	cmp	r7, #51	; 0x33
 800d760:	dd0f      	ble.n	800d782 <floor+0xa6>
 800d762:	2380      	movs	r3, #128	; 0x80
 800d764:	00db      	lsls	r3, r3, #3
 800d766:	429f      	cmp	r7, r3
 800d768:	d107      	bne.n	800d77a <floor+0x9e>
 800d76a:	0002      	movs	r2, r0
 800d76c:	000b      	movs	r3, r1
 800d76e:	4660      	mov	r0, ip
 800d770:	0031      	movs	r1, r6
 800d772:	f7f2 fe7b 	bl	800046c <__aeabi_dadd>
 800d776:	4684      	mov	ip, r0
 800d778:	000e      	movs	r6, r1
 800d77a:	4660      	mov	r0, ip
 800d77c:	0031      	movs	r1, r6
 800d77e:	b003      	add	sp, #12
 800d780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d782:	4a1a      	ldr	r2, [pc, #104]	; (800d7ec <floor+0x110>)
 800d784:	189b      	adds	r3, r3, r2
 800d786:	2201      	movs	r2, #1
 800d788:	4252      	negs	r2, r2
 800d78a:	40da      	lsrs	r2, r3
 800d78c:	9200      	str	r2, [sp, #0]
 800d78e:	4210      	tst	r0, r2
 800d790:	d0f3      	beq.n	800d77a <floor+0x9e>
 800d792:	4a12      	ldr	r2, [pc, #72]	; (800d7dc <floor+0x100>)
 800d794:	4b12      	ldr	r3, [pc, #72]	; (800d7e0 <floor+0x104>)
 800d796:	4660      	mov	r0, ip
 800d798:	0031      	movs	r1, r6
 800d79a:	f7f2 fe67 	bl	800046c <__aeabi_dadd>
 800d79e:	2200      	movs	r2, #0
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	f7f2 fe4f 	bl	8000444 <__aeabi_dcmpgt>
 800d7a6:	2800      	cmp	r0, #0
 800d7a8:	d0ba      	beq.n	800d720 <floor+0x44>
 800d7aa:	2e00      	cmp	r6, #0
 800d7ac:	da02      	bge.n	800d7b4 <floor+0xd8>
 800d7ae:	2f14      	cmp	r7, #20
 800d7b0:	d103      	bne.n	800d7ba <floor+0xde>
 800d7b2:	3501      	adds	r5, #1
 800d7b4:	9b00      	ldr	r3, [sp, #0]
 800d7b6:	439c      	bics	r4, r3
 800d7b8:	e7b2      	b.n	800d720 <floor+0x44>
 800d7ba:	2334      	movs	r3, #52	; 0x34
 800d7bc:	1bdf      	subs	r7, r3, r7
 800d7be:	3b33      	subs	r3, #51	; 0x33
 800d7c0:	40bb      	lsls	r3, r7
 800d7c2:	18e4      	adds	r4, r4, r3
 800d7c4:	9b01      	ldr	r3, [sp, #4]
 800d7c6:	429c      	cmp	r4, r3
 800d7c8:	419b      	sbcs	r3, r3
 800d7ca:	425b      	negs	r3, r3
 800d7cc:	18f5      	adds	r5, r6, r3
 800d7ce:	e7f1      	b.n	800d7b4 <floor+0xd8>
 800d7d0:	2400      	movs	r4, #0
 800d7d2:	0025      	movs	r5, r4
 800d7d4:	e7a4      	b.n	800d720 <floor+0x44>
 800d7d6:	46c0      	nop			; (mov r8, r8)
 800d7d8:	fffffc01 	.word	0xfffffc01
 800d7dc:	8800759c 	.word	0x8800759c
 800d7e0:	7e37e43c 	.word	0x7e37e43c
 800d7e4:	bff00000 	.word	0xbff00000
 800d7e8:	000fffff 	.word	0x000fffff
 800d7ec:	fffffbed 	.word	0xfffffbed

0800d7f0 <scalbn>:
 800d7f0:	004b      	lsls	r3, r1, #1
 800d7f2:	b570      	push	{r4, r5, r6, lr}
 800d7f4:	0d5b      	lsrs	r3, r3, #21
 800d7f6:	0014      	movs	r4, r2
 800d7f8:	000a      	movs	r2, r1
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d10d      	bne.n	800d81a <scalbn+0x2a>
 800d7fe:	004b      	lsls	r3, r1, #1
 800d800:	085b      	lsrs	r3, r3, #1
 800d802:	4303      	orrs	r3, r0
 800d804:	d010      	beq.n	800d828 <scalbn+0x38>
 800d806:	4b27      	ldr	r3, [pc, #156]	; (800d8a4 <scalbn+0xb4>)
 800d808:	2200      	movs	r2, #0
 800d80a:	f7f3 fd6d 	bl	80012e8 <__aeabi_dmul>
 800d80e:	4b26      	ldr	r3, [pc, #152]	; (800d8a8 <scalbn+0xb8>)
 800d810:	429c      	cmp	r4, r3
 800d812:	da0a      	bge.n	800d82a <scalbn+0x3a>
 800d814:	4a25      	ldr	r2, [pc, #148]	; (800d8ac <scalbn+0xbc>)
 800d816:	4b26      	ldr	r3, [pc, #152]	; (800d8b0 <scalbn+0xc0>)
 800d818:	e019      	b.n	800d84e <scalbn+0x5e>
 800d81a:	4d26      	ldr	r5, [pc, #152]	; (800d8b4 <scalbn+0xc4>)
 800d81c:	42ab      	cmp	r3, r5
 800d81e:	d108      	bne.n	800d832 <scalbn+0x42>
 800d820:	0002      	movs	r2, r0
 800d822:	000b      	movs	r3, r1
 800d824:	f7f2 fe22 	bl	800046c <__aeabi_dadd>
 800d828:	bd70      	pop	{r4, r5, r6, pc}
 800d82a:	000a      	movs	r2, r1
 800d82c:	004b      	lsls	r3, r1, #1
 800d82e:	0d5b      	lsrs	r3, r3, #21
 800d830:	3b36      	subs	r3, #54	; 0x36
 800d832:	4d21      	ldr	r5, [pc, #132]	; (800d8b8 <scalbn+0xc8>)
 800d834:	18e3      	adds	r3, r4, r3
 800d836:	42ab      	cmp	r3, r5
 800d838:	dd0c      	ble.n	800d854 <scalbn+0x64>
 800d83a:	4c20      	ldr	r4, [pc, #128]	; (800d8bc <scalbn+0xcc>)
 800d83c:	4d20      	ldr	r5, [pc, #128]	; (800d8c0 <scalbn+0xd0>)
 800d83e:	2900      	cmp	r1, #0
 800d840:	da01      	bge.n	800d846 <scalbn+0x56>
 800d842:	4c1e      	ldr	r4, [pc, #120]	; (800d8bc <scalbn+0xcc>)
 800d844:	4d1f      	ldr	r5, [pc, #124]	; (800d8c4 <scalbn+0xd4>)
 800d846:	0020      	movs	r0, r4
 800d848:	0029      	movs	r1, r5
 800d84a:	4a1c      	ldr	r2, [pc, #112]	; (800d8bc <scalbn+0xcc>)
 800d84c:	4b1c      	ldr	r3, [pc, #112]	; (800d8c0 <scalbn+0xd0>)
 800d84e:	f7f3 fd4b 	bl	80012e8 <__aeabi_dmul>
 800d852:	e7e9      	b.n	800d828 <scalbn+0x38>
 800d854:	2b00      	cmp	r3, #0
 800d856:	dd05      	ble.n	800d864 <scalbn+0x74>
 800d858:	4c1b      	ldr	r4, [pc, #108]	; (800d8c8 <scalbn+0xd8>)
 800d85a:	051b      	lsls	r3, r3, #20
 800d85c:	4022      	ands	r2, r4
 800d85e:	431a      	orrs	r2, r3
 800d860:	0011      	movs	r1, r2
 800d862:	e7e1      	b.n	800d828 <scalbn+0x38>
 800d864:	001d      	movs	r5, r3
 800d866:	3535      	adds	r5, #53	; 0x35
 800d868:	da13      	bge.n	800d892 <scalbn+0xa2>
 800d86a:	4a18      	ldr	r2, [pc, #96]	; (800d8cc <scalbn+0xdc>)
 800d86c:	0fcb      	lsrs	r3, r1, #31
 800d86e:	4294      	cmp	r4, r2
 800d870:	dd08      	ble.n	800d884 <scalbn+0x94>
 800d872:	4812      	ldr	r0, [pc, #72]	; (800d8bc <scalbn+0xcc>)
 800d874:	4912      	ldr	r1, [pc, #72]	; (800d8c0 <scalbn+0xd0>)
 800d876:	2b00      	cmp	r3, #0
 800d878:	d001      	beq.n	800d87e <scalbn+0x8e>
 800d87a:	4810      	ldr	r0, [pc, #64]	; (800d8bc <scalbn+0xcc>)
 800d87c:	4911      	ldr	r1, [pc, #68]	; (800d8c4 <scalbn+0xd4>)
 800d87e:	4a0f      	ldr	r2, [pc, #60]	; (800d8bc <scalbn+0xcc>)
 800d880:	4b0f      	ldr	r3, [pc, #60]	; (800d8c0 <scalbn+0xd0>)
 800d882:	e7e4      	b.n	800d84e <scalbn+0x5e>
 800d884:	4809      	ldr	r0, [pc, #36]	; (800d8ac <scalbn+0xbc>)
 800d886:	490a      	ldr	r1, [pc, #40]	; (800d8b0 <scalbn+0xc0>)
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d0c3      	beq.n	800d814 <scalbn+0x24>
 800d88c:	4807      	ldr	r0, [pc, #28]	; (800d8ac <scalbn+0xbc>)
 800d88e:	4910      	ldr	r1, [pc, #64]	; (800d8d0 <scalbn+0xe0>)
 800d890:	e7c0      	b.n	800d814 <scalbn+0x24>
 800d892:	4c0d      	ldr	r4, [pc, #52]	; (800d8c8 <scalbn+0xd8>)
 800d894:	3336      	adds	r3, #54	; 0x36
 800d896:	4022      	ands	r2, r4
 800d898:	051b      	lsls	r3, r3, #20
 800d89a:	4313      	orrs	r3, r2
 800d89c:	0019      	movs	r1, r3
 800d89e:	2200      	movs	r2, #0
 800d8a0:	4b0c      	ldr	r3, [pc, #48]	; (800d8d4 <scalbn+0xe4>)
 800d8a2:	e7d4      	b.n	800d84e <scalbn+0x5e>
 800d8a4:	43500000 	.word	0x43500000
 800d8a8:	ffff3cb0 	.word	0xffff3cb0
 800d8ac:	c2f8f359 	.word	0xc2f8f359
 800d8b0:	01a56e1f 	.word	0x01a56e1f
 800d8b4:	000007ff 	.word	0x000007ff
 800d8b8:	000007fe 	.word	0x000007fe
 800d8bc:	8800759c 	.word	0x8800759c
 800d8c0:	7e37e43c 	.word	0x7e37e43c
 800d8c4:	fe37e43c 	.word	0xfe37e43c
 800d8c8:	800fffff 	.word	0x800fffff
 800d8cc:	0000c350 	.word	0x0000c350
 800d8d0:	81a56e1f 	.word	0x81a56e1f
 800d8d4:	3c900000 	.word	0x3c900000

0800d8d8 <_init>:
 800d8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8da:	46c0      	nop			; (mov r8, r8)
 800d8dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8de:	bc08      	pop	{r3}
 800d8e0:	469e      	mov	lr, r3
 800d8e2:	4770      	bx	lr

0800d8e4 <_fini>:
 800d8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8e6:	46c0      	nop			; (mov r8, r8)
 800d8e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8ea:	bc08      	pop	{r3}
 800d8ec:	469e      	mov	lr, r3
 800d8ee:	4770      	bx	lr
