# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Register Bank.srcs/sources_1/imports/Documents/nanoprocessor/component/D_FF/D_FF.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Register Bank.srcs/sources_1/imports/Documents/labs/Lab 8 _7/Lab 8 _7.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Register Bank.srcs/sources_1/new/register_bank.vhd" \
"../../../../Register Bank.srcs/sim_1/new/TB_register_bank.vhd" \

# Do not sort compile order
nosort
