// Seed: 721631242
module module_0 ();
  wire id_1;
endmodule
program module_1 #(
    parameter id_11 = 32'd6,
    parameter id_15 = 32'd97,
    parameter id_19 = 32'd20,
    parameter id_23 = 32'd84,
    parameter id_28 = 32'd8,
    parameter id_7  = 32'd34,
    parameter id_8  = 32'd98
) (
    output uwire id_0,
    output wor id_1,
    output logic id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    input wor _id_7,
    input wire _id_8,
    output tri0 id_9,
    output logic id_10,
    input wor _id_11,
    input wand id_12,
    input wand id_13,
    input supply0 id_14,
    input tri1 _id_15[id_11 : id_8],
    output wor id_16[id_7 : id_7],
    input supply0 id_17,
    input supply1 id_18[id_23 : -1],
    input wire _id_19,
    input supply1 void id_20,
    input supply0 id_21,
    input tri1 id_22,
    input uwire _id_23,
    output wire id_24,
    output logic id_25
);
  wire [id_19  -  -1 : id_19  %  -1] id_27;
  _id_28 :
  assert property (@(id_5) id_28)
    if (1) id_2 <= 1'h0;
    else begin : LABEL_0
      id_25 <= -1'b0;
    end
  wire [id_7 : id_15] id_29;
  always @(posedge (id_19)) id_10 <= -1;
  assign id_1 = -1;
  id_30 :
  assert property (@(posedge 1'b0) id_14) begin : LABEL_1
    id_30 = id_29;
  end
  wire id_31;
  wire [-1 : -1 'b0] id_32;
  always $unsigned(81);
  ;
  logic id_33;
  localparam id_34 = 1;
  module_0 modCall_1 ();
  generate
    logic id_35;
    wire [!  id_28 : -1] id_36, id_37;
  endgenerate
  tranif0 (.id_0(-1), .id_1(id_6), .id_2(id_23));
  logic id_38;
  localparam id_39 = 1;
endprogram
