;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	MOV -207, <-120
	SUB #72, @220
	SUB @127, 106
	SLT @121, 106
	SPL 10, 9
	MOV -1, <-21
	SLT @121, 106
	ADD 210, 60
	SUB 210, 60
	SUB @0, @2
	SUB 20, @10
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-21
	CMP -207, <-120
	SPL 0, #9
	SPL 10, 9
	SUB 100, 320
	SLT -7, <-20
	MOV -1, <-20
	SUB @0, @2
	SLT -7, <-20
	JMP -1, @-20
	JMP -1, @-20
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD 30, 9
	SUB @-127, 100
	SPL -100, -602
	ADD 210, 60
	MOV -4, <-20
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	MOV -4, <-20
	SPL 0, <402
	ADD 210, 60
	SUB @121, 106
	CMP <-297, <120
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	MOV -4, <-20
