`define LB_HI 13
`define ADDR_HIT_cav4_mech_noise_couple_k_out (clk2x_addr[`LB_HI:10]==0) // cav4_mech bitwidth: 10, base_addr: 0
`define ADDR_HIT_cav4_mech_resonator_prop_const (clk2x_addr[`LB_HI:10]==1) // cav4_mech bitwidth: 10, base_addr: 1024
`define ADDR_HIT_cavity_0_cav4_elec_dot_0_k_out (clk2x_addr[`LB_HI:10]==2) // station bitwidth: 10, base_addr: 2048
`define ADDR_HIT_cavity_0_cav4_elec_dot_1_k_out (clk2x_addr[`LB_HI:10]==3) // station bitwidth: 10, base_addr: 3072
`define ADDR_HIT_cavity_0_cav4_elec_dot_2_k_out (clk2x_addr[`LB_HI:10]==4) // station bitwidth: 10, base_addr: 4096
`define ADDR_HIT_cavity_0_cav4_elec_outer_prod_0_k_out (clk2x_addr[`LB_HI:10]==5) // station bitwidth: 10, base_addr: 5120
`define ADDR_HIT_cavity_0_cav4_elec_outer_prod_1_k_out (clk2x_addr[`LB_HI:10]==6) // station bitwidth: 10, base_addr: 6144
`define ADDR_HIT_cavity_0_cav4_elec_outer_prod_2_k_out (clk2x_addr[`LB_HI:10]==7) // station bitwidth: 10, base_addr: 7168
`define ADDR_HIT_cavity_0_piezo_couple_k_out (clk2x_addr[`LB_HI:10]==8) // station bitwidth: 10, base_addr: 8192
`define ADDR_HIT_cavity_1_cav4_elec_dot_0_k_out (clk2x_addr[`LB_HI:10]==9) // station bitwidth: 10, base_addr: 9216
`define ADDR_HIT_cavity_1_cav4_elec_dot_1_k_out (clk2x_addr[`LB_HI:10]==10) // station bitwidth: 10, base_addr: 10240
`define ADDR_HIT_cavity_1_cav4_elec_dot_2_k_out (clk2x_addr[`LB_HI:10]==11) // station bitwidth: 10, base_addr: 11264
`define ADDR_HIT_cavity_1_cav4_elec_outer_prod_0_k_out (clk2x_addr[`LB_HI:10]==12) // station bitwidth: 10, base_addr: 12288
`define ADDR_HIT_cavity_1_cav4_elec_outer_prod_1_k_out (clk2x_addr[`LB_HI:10]==13) // station bitwidth: 10, base_addr: 13312
`define ADDR_HIT_cavity_1_cav4_elec_outer_prod_2_k_out (clk2x_addr[`LB_HI:10]==14) // station bitwidth: 10, base_addr: 14336
`define ADDR_HIT_cavity_1_piezo_couple_k_out (clk2x_addr[`LB_HI:10]==15) // station bitwidth: 10, base_addr: 15360
`define ADDR_HIT_tgen_0_delay_pc_XXX (clk1x_addr[`LB_HI:10]==16) // tgen bitwidth: 10, base_addr: 16384
`define ADDR_HIT_tgen_1_delay_pc_XXX (clk1x_addr[`LB_HI:10]==17) // tgen bitwidth: 10, base_addr: 17408
`define ADDR_HIT_llrf_0_dsp_piezo_trace_en (lb2_addr[0][`LB_HI:7]==144) // llrf_shell bitwidth: 7, base_addr: 18432
`define ADDR_HIT_llrf_1_dsp_piezo_trace_en (lb2_addr[1][`LB_HI:7]==145) // llrf_shell bitwidth: 7, base_addr: 18560
`define MIRROR_WIDTH 8
`define ADDR_HIT_MIRROR (lb_addr[`LB_HI:`MIRROR_WIDTH]==73)
`define ADDR_HIT_llrf_0_dsp_piezo_sf_consts (lb2_addr[0][`LB_HI:3]==2336) // llrf_shell bitwidth: 3, base_addr: 18688
`define ADDR_HIT_llrf_1_dsp_piezo_sf_consts (lb2_addr[1][`LB_HI:3]==2337) // llrf_shell bitwidth: 3, base_addr: 18696
`define ADDR_HIT_llrf_0_dsp_fdbk_core_mp_proc_coeff (lb2_addr[0][`LB_HI:2]==4676) // llrf_shell bitwidth: 2, base_addr: 18704
`define ADDR_HIT_llrf_0_dsp_fdbk_core_mp_proc_lim (lb2_addr[0][`LB_HI:2]==4677) // llrf_shell bitwidth: 2, base_addr: 18708
`define ADDR_HIT_llrf_0_dsp_fdbk_core_mp_proc_setmp (lb2_addr[0][`LB_HI:2]==4678) // llrf_shell bitwidth: 2, base_addr: 18712
`define ADDR_HIT_llrf_1_dsp_fdbk_core_mp_proc_coeff (lb2_addr[1][`LB_HI:2]==4679) // llrf_shell bitwidth: 2, base_addr: 18716
`define ADDR_HIT_llrf_1_dsp_fdbk_core_mp_proc_lim (lb2_addr[1][`LB_HI:2]==4680) // llrf_shell bitwidth: 2, base_addr: 18720
`define ADDR_HIT_llrf_1_dsp_fdbk_core_mp_proc_setmp (lb2_addr[1][`LB_HI:2]==4681) // llrf_shell bitwidth: 2, base_addr: 18724
`define ADDR_HIT_cavity_0_cav4_elec_drive_couple_out_coupling (clk2x_addr[`LB_HI:1]==9364) // station bitwidth: 1, base_addr: 18728
`define ADDR_HIT_cavity_0_cav4_elec_drive_couple_out_phase_offset (clk2x_addr[`LB_HI:1]==9365) // station bitwidth: 1, base_addr: 18730
`define ADDR_HIT_cavity_0_cav4_elec_mode_0_out_couple_out_coupling (clk2x_addr[`LB_HI:1]==9366) // station bitwidth: 1, base_addr: 18732
`define ADDR_HIT_cavity_0_cav4_elec_mode_0_out_couple_out_phase_offset (clk2x_addr[`LB_HI:1]==9367) // station bitwidth: 1, base_addr: 18734
`define ADDR_HIT_cavity_0_cav4_elec_mode_1_out_couple_out_coupling (clk2x_addr[`LB_HI:1]==9368) // station bitwidth: 1, base_addr: 18736
`define ADDR_HIT_cavity_0_cav4_elec_mode_1_out_couple_out_phase_offset (clk2x_addr[`LB_HI:1]==9369) // station bitwidth: 1, base_addr: 18738
`define ADDR_HIT_cavity_0_cav4_elec_mode_2_out_couple_out_coupling (clk2x_addr[`LB_HI:1]==9370) // station bitwidth: 1, base_addr: 18740
`define ADDR_HIT_cavity_0_cav4_elec_mode_2_out_couple_out_phase_offset (clk2x_addr[`LB_HI:1]==9371) // station bitwidth: 1, base_addr: 18742
`define ADDR_HIT_cavity_1_cav4_elec_drive_couple_out_coupling (clk2x_addr[`LB_HI:1]==9372) // station bitwidth: 1, base_addr: 18744
`define ADDR_HIT_cavity_1_cav4_elec_drive_couple_out_phase_offset (clk2x_addr[`LB_HI:1]==9373) // station bitwidth: 1, base_addr: 18746
`define ADDR_HIT_cavity_1_cav4_elec_mode_0_out_couple_out_coupling (clk2x_addr[`LB_HI:1]==9374) // station bitwidth: 1, base_addr: 18748
`define ADDR_HIT_cavity_1_cav4_elec_mode_0_out_couple_out_phase_offset (clk2x_addr[`LB_HI:1]==9375) // station bitwidth: 1, base_addr: 18750
`define ADDR_HIT_cavity_1_cav4_elec_mode_1_out_couple_out_coupling (clk2x_addr[`LB_HI:1]==9376) // station bitwidth: 1, base_addr: 18752
`define ADDR_HIT_cavity_1_cav4_elec_mode_1_out_couple_out_phase_offset (clk2x_addr[`LB_HI:1]==9377) // station bitwidth: 1, base_addr: 18754
`define ADDR_HIT_cavity_1_cav4_elec_mode_2_out_couple_out_coupling (clk2x_addr[`LB_HI:1]==9378) // station bitwidth: 1, base_addr: 18756
`define ADDR_HIT_cavity_1_cav4_elec_mode_2_out_couple_out_phase_offset (clk2x_addr[`LB_HI:1]==9379) // station bitwidth: 1, base_addr: 18758
`define ADDR_HIT_llrf_0_dsp_lp_notch_lp1a_kx (lb2_addr[0][`LB_HI:1]==9380) // llrf_shell bitwidth: 1, base_addr: 18760
`define ADDR_HIT_llrf_0_dsp_lp_notch_lp1a_ky (lb2_addr[0][`LB_HI:1]==9381) // llrf_shell bitwidth: 1, base_addr: 18762
`define ADDR_HIT_llrf_0_dsp_lp_notch_lp1b_kx (lb2_addr[0][`LB_HI:1]==9382) // llrf_shell bitwidth: 1, base_addr: 18764
`define ADDR_HIT_llrf_0_dsp_lp_notch_lp1b_ky (lb2_addr[0][`LB_HI:1]==9383) // llrf_shell bitwidth: 1, base_addr: 18766
`define ADDR_HIT_llrf_1_dsp_lp_notch_lp1a_kx (lb2_addr[1][`LB_HI:1]==9384) // llrf_shell bitwidth: 1, base_addr: 18768
`define ADDR_HIT_llrf_1_dsp_lp_notch_lp1a_ky (lb2_addr[1][`LB_HI:1]==9385) // llrf_shell bitwidth: 1, base_addr: 18770
`define ADDR_HIT_llrf_1_dsp_lp_notch_lp1b_kx (lb2_addr[1][`LB_HI:1]==9386) // llrf_shell bitwidth: 1, base_addr: 18772
`define ADDR_HIT_llrf_1_dsp_lp_notch_lp1b_ky (lb2_addr[1][`LB_HI:1]==9387) // llrf_shell bitwidth: 1, base_addr: 18774
`define ADDR_HIT_beam_0_modulo (clk2x_addr[`LB_HI:0]==18776) // beam1 bitwidth: 0, base_addr: 18776
`define ADDR_HIT_beam_0_phase_init (clk2x_addr[`LB_HI:0]==18777) // beam1 bitwidth: 0, base_addr: 18777
`define ADDR_HIT_beam_0_phase_step (clk2x_addr[`LB_HI:0]==18778) // beam1 bitwidth: 0, base_addr: 18778
`define ADDR_HIT_beam_1_modulo (clk2x_addr[`LB_HI:0]==18779) // beam1 bitwidth: 0, base_addr: 18779
`define ADDR_HIT_beam_1_phase_init (clk2x_addr[`LB_HI:0]==18780) // beam1 bitwidth: 0, base_addr: 18780
`define ADDR_HIT_beam_1_phase_step (clk2x_addr[`LB_HI:0]==18781) // beam1 bitwidth: 0, base_addr: 18781
`define ADDR_HIT_cav4_mech_prng_iva (clk2x_addr[`LB_HI:0]==18782) // cav4_mech bitwidth: 0, base_addr: 18782
`define ADDR_HIT_cav4_mech_prng_ivb (clk2x_addr[`LB_HI:0]==18783) // cav4_mech bitwidth: 0, base_addr: 18783
`define ADDR_HIT_cav4_mech_prng_random_run (clk2x_addr[`LB_HI:0]==18784) // cav4_mech bitwidth: 0, base_addr: 18784
`define ADDR_HIT_cavity_0_a_cav_offset (clk2x_addr[`LB_HI:0]==18785) // station bitwidth: 0, base_addr: 18785
`define ADDR_HIT_cavity_0_a_for_offset (clk2x_addr[`LB_HI:0]==18786) // station bitwidth: 0, base_addr: 18786
`define ADDR_HIT_cavity_0_a_rfl_offset (clk2x_addr[`LB_HI:0]==18787) // station bitwidth: 0, base_addr: 18787
`define ADDR_HIT_cavity_0_amp_lp_bw (clk2x_addr[`LB_HI:0]==18788) // station bitwidth: 0, base_addr: 18788
`define ADDR_HIT_cavity_0_cav4_elec_freq_0_coarse_freq (clk2x_addr[`LB_HI:0]==18789) // station bitwidth: 0, base_addr: 18789
`define ADDR_HIT_cavity_0_cav4_elec_freq_1_coarse_freq (clk2x_addr[`LB_HI:0]==18790) // station bitwidth: 0, base_addr: 18790
`define ADDR_HIT_cavity_0_cav4_elec_freq_2_coarse_freq (clk2x_addr[`LB_HI:0]==18791) // station bitwidth: 0, base_addr: 18791
`define ADDR_HIT_cavity_0_cav4_elec_mode_0_beam_coupling (clk2x_addr[`LB_HI:0]==18792) // station bitwidth: 0, base_addr: 18792
`define ADDR_HIT_cavity_0_cav4_elec_mode_0_bw (clk2x_addr[`LB_HI:0]==18793) // station bitwidth: 0, base_addr: 18793
`define ADDR_HIT_cavity_0_cav4_elec_mode_0_drive_coupling (clk2x_addr[`LB_HI:0]==18794) // station bitwidth: 0, base_addr: 18794
`define ADDR_HIT_cavity_0_cav4_elec_mode_1_beam_coupling (clk2x_addr[`LB_HI:0]==18795) // station bitwidth: 0, base_addr: 18795
`define ADDR_HIT_cavity_0_cav4_elec_mode_1_bw (clk2x_addr[`LB_HI:0]==18796) // station bitwidth: 0, base_addr: 18796
`define ADDR_HIT_cavity_0_cav4_elec_mode_1_drive_coupling (clk2x_addr[`LB_HI:0]==18797) // station bitwidth: 0, base_addr: 18797
`define ADDR_HIT_cavity_0_cav4_elec_mode_2_beam_coupling (clk2x_addr[`LB_HI:0]==18798) // station bitwidth: 0, base_addr: 18798
`define ADDR_HIT_cavity_0_cav4_elec_mode_2_bw (clk2x_addr[`LB_HI:0]==18799) // station bitwidth: 0, base_addr: 18799
`define ADDR_HIT_cavity_0_cav4_elec_mode_2_drive_coupling (clk2x_addr[`LB_HI:0]==18800) // station bitwidth: 0, base_addr: 18800
`define ADDR_HIT_cavity_0_cav4_elec_modulo (clk2x_addr[`LB_HI:0]==18801) // station bitwidth: 0, base_addr: 18801
`define ADDR_HIT_cavity_0_cav4_elec_phase_step (clk2x_addr[`LB_HI:0]==18802) // station bitwidth: 0, base_addr: 18802
`define ADDR_HIT_cavity_0_compr_sat_ctl (clk2x_addr[`LB_HI:0]==18803) // station bitwidth: 0, base_addr: 18803
`define ADDR_HIT_cavity_0_prng_iva (clk2x_addr[`LB_HI:0]==18804) // station bitwidth: 0, base_addr: 18804
`define ADDR_HIT_cavity_0_prng_ivb (clk2x_addr[`LB_HI:0]==18805) // station bitwidth: 0, base_addr: 18805
`define ADDR_HIT_cavity_0_prng_random_run (clk2x_addr[`LB_HI:0]==18806) // station bitwidth: 0, base_addr: 18806
`define ADDR_HIT_cavity_1_a_cav_offset (clk2x_addr[`LB_HI:0]==18807) // station bitwidth: 0, base_addr: 18807
`define ADDR_HIT_cavity_1_a_for_offset (clk2x_addr[`LB_HI:0]==18808) // station bitwidth: 0, base_addr: 18808
`define ADDR_HIT_cavity_1_a_rfl_offset (clk2x_addr[`LB_HI:0]==18809) // station bitwidth: 0, base_addr: 18809
`define ADDR_HIT_cavity_1_amp_lp_bw (clk2x_addr[`LB_HI:0]==18810) // station bitwidth: 0, base_addr: 18810
`define ADDR_HIT_cavity_1_cav4_elec_freq_0_coarse_freq (clk2x_addr[`LB_HI:0]==18811) // station bitwidth: 0, base_addr: 18811
`define ADDR_HIT_cavity_1_cav4_elec_freq_1_coarse_freq (clk2x_addr[`LB_HI:0]==18812) // station bitwidth: 0, base_addr: 18812
`define ADDR_HIT_cavity_1_cav4_elec_freq_2_coarse_freq (clk2x_addr[`LB_HI:0]==18813) // station bitwidth: 0, base_addr: 18813
`define ADDR_HIT_cavity_1_cav4_elec_mode_0_beam_coupling (clk2x_addr[`LB_HI:0]==18814) // station bitwidth: 0, base_addr: 18814
`define ADDR_HIT_cavity_1_cav4_elec_mode_0_bw (clk2x_addr[`LB_HI:0]==18815) // station bitwidth: 0, base_addr: 18815
`define ADDR_HIT_cavity_1_cav4_elec_mode_0_drive_coupling (clk2x_addr[`LB_HI:0]==18816) // station bitwidth: 0, base_addr: 18816
`define ADDR_HIT_cavity_1_cav4_elec_mode_1_beam_coupling (clk2x_addr[`LB_HI:0]==18817) // station bitwidth: 0, base_addr: 18817
`define ADDR_HIT_cavity_1_cav4_elec_mode_1_bw (clk2x_addr[`LB_HI:0]==18818) // station bitwidth: 0, base_addr: 18818
`define ADDR_HIT_cavity_1_cav4_elec_mode_1_drive_coupling (clk2x_addr[`LB_HI:0]==18819) // station bitwidth: 0, base_addr: 18819
`define ADDR_HIT_cavity_1_cav4_elec_mode_2_beam_coupling (clk2x_addr[`LB_HI:0]==18820) // station bitwidth: 0, base_addr: 18820
`define ADDR_HIT_cavity_1_cav4_elec_mode_2_bw (clk2x_addr[`LB_HI:0]==18821) // station bitwidth: 0, base_addr: 18821
`define ADDR_HIT_cavity_1_cav4_elec_mode_2_drive_coupling (clk2x_addr[`LB_HI:0]==18822) // station bitwidth: 0, base_addr: 18822
`define ADDR_HIT_cavity_1_cav4_elec_modulo (clk2x_addr[`LB_HI:0]==18823) // station bitwidth: 0, base_addr: 18823
`define ADDR_HIT_cavity_1_cav4_elec_phase_step (clk2x_addr[`LB_HI:0]==18824) // station bitwidth: 0, base_addr: 18824
`define ADDR_HIT_cavity_1_compr_sat_ctl (clk2x_addr[`LB_HI:0]==18825) // station bitwidth: 0, base_addr: 18825
`define ADDR_HIT_cavity_1_prng_iva (clk2x_addr[`LB_HI:0]==18826) // station bitwidth: 0, base_addr: 18826
`define ADDR_HIT_cavity_1_prng_ivb (clk2x_addr[`LB_HI:0]==18827) // station bitwidth: 0, base_addr: 18827
`define ADDR_HIT_cavity_1_prng_random_run (clk2x_addr[`LB_HI:0]==18828) // station bitwidth: 0, base_addr: 18828
`define ADDR_HIT_llrf_0_dsp_chan_keep (lb2_addr[0][`LB_HI:0]==18829) // llrf_shell bitwidth: 0, base_addr: 18829
`define ADDR_HIT_llrf_0_dsp_ctlr_ph_reset (lb2_addr[0][`LB_HI:0]==18830) // llrf_shell bitwidth: 0, base_addr: 18830
`define ADDR_HIT_llrf_0_dsp_fdbk_core_coarse_scale (lb2_addr[0][`LB_HI:0]==18831) // llrf_shell bitwidth: 0, base_addr: 18831
`define ADDR_HIT_llrf_0_dsp_fdbk_core_mp_proc_ph_offset (lb2_addr[0][`LB_HI:0]==18832) // llrf_shell bitwidth: 0, base_addr: 18832
`define ADDR_HIT_llrf_0_dsp_fdbk_core_mp_proc_sel_en (lb2_addr[0][`LB_HI:0]==18833) // llrf_shell bitwidth: 0, base_addr: 18833
`define ADDR_HIT_llrf_0_dsp_fdbk_core_mp_proc_sel_thresh (lb2_addr[0][`LB_HI:0]==18834) // llrf_shell bitwidth: 0, base_addr: 18834
`define ADDR_HIT_llrf_0_dsp_modulo (lb2_addr[0][`LB_HI:0]==18835) // llrf_shell bitwidth: 0, base_addr: 18835
`define ADDR_HIT_llrf_0_dsp_phase_step (lb2_addr[0][`LB_HI:0]==18836) // llrf_shell bitwidth: 0, base_addr: 18836
`define ADDR_HIT_llrf_0_dsp_piezo_piezo_dc (lb2_addr[0][`LB_HI:0]==18837) // llrf_shell bitwidth: 0, base_addr: 18837
`define ADDR_HIT_llrf_0_dsp_tag (lb2_addr[0][`LB_HI:0]==18838) // llrf_shell bitwidth: 0, base_addr: 18838
`define ADDR_HIT_llrf_0_dsp_use_fiber_iq (lb2_addr[0][`LB_HI:0]==18839) // llrf_shell bitwidth: 0, base_addr: 18839
`define ADDR_HIT_llrf_0_dsp_wave_samp_per (lb2_addr[0][`LB_HI:0]==18840) // llrf_shell bitwidth: 0, base_addr: 18840
`define ADDR_HIT_llrf_0_dsp_wave_shift (lb2_addr[0][`LB_HI:0]==18841) // llrf_shell bitwidth: 0, base_addr: 18841
`define ADDR_HIT_llrf_1_dsp_chan_keep (lb2_addr[1][`LB_HI:0]==18842) // llrf_shell bitwidth: 0, base_addr: 18842
`define ADDR_HIT_llrf_1_dsp_ctlr_ph_reset (lb2_addr[1][`LB_HI:0]==18843) // llrf_shell bitwidth: 0, base_addr: 18843
`define ADDR_HIT_llrf_1_dsp_fdbk_core_coarse_scale (lb2_addr[1][`LB_HI:0]==18844) // llrf_shell bitwidth: 0, base_addr: 18844
`define ADDR_HIT_llrf_1_dsp_fdbk_core_mp_proc_ph_offset (lb2_addr[1][`LB_HI:0]==18845) // llrf_shell bitwidth: 0, base_addr: 18845
`define ADDR_HIT_llrf_1_dsp_fdbk_core_mp_proc_sel_en (lb2_addr[1][`LB_HI:0]==18846) // llrf_shell bitwidth: 0, base_addr: 18846
`define ADDR_HIT_llrf_1_dsp_fdbk_core_mp_proc_sel_thresh (lb2_addr[1][`LB_HI:0]==18847) // llrf_shell bitwidth: 0, base_addr: 18847
`define ADDR_HIT_llrf_1_dsp_modulo (lb2_addr[1][`LB_HI:0]==18848) // llrf_shell bitwidth: 0, base_addr: 18848
`define ADDR_HIT_llrf_1_dsp_phase_step (lb2_addr[1][`LB_HI:0]==18849) // llrf_shell bitwidth: 0, base_addr: 18849
`define ADDR_HIT_llrf_1_dsp_piezo_piezo_dc (lb2_addr[1][`LB_HI:0]==18850) // llrf_shell bitwidth: 0, base_addr: 18850
`define ADDR_HIT_llrf_1_dsp_tag (lb2_addr[1][`LB_HI:0]==18851) // llrf_shell bitwidth: 0, base_addr: 18851
`define ADDR_HIT_llrf_1_dsp_use_fiber_iq (lb2_addr[1][`LB_HI:0]==18852) // llrf_shell bitwidth: 0, base_addr: 18852
`define ADDR_HIT_llrf_1_dsp_wave_samp_per (lb2_addr[1][`LB_HI:0]==18853) // llrf_shell bitwidth: 0, base_addr: 18853
`define ADDR_HIT_llrf_1_dsp_wave_shift (lb2_addr[1][`LB_HI:0]==18854) // llrf_shell bitwidth: 0, base_addr: 18854
`define ADDR_HIT_tgen_0_bank_next (clk1x_addr[`LB_HI:0]==18855) // tgen bitwidth: 0, base_addr: 18855
`define ADDR_HIT_tgen_1_bank_next (clk1x_addr[`LB_HI:0]==18856) // tgen bitwidth: 0, base_addr: 18856
