read -sv run_verilog_mid/adder_32b_9_93_29a8761a162fc4ece74987cb0e5119dd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_29a8761a162fc4ece74987cb0e5119dd_yosys.v
