

================================================================
== Vivado HLS Report for 'video_mandelbrot_generator'
================================================================
* Date:           Tue Feb  4 23:56:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.666|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outer           |    ?|    ?|         ?|          -|          -|   600|    no    |
        | + inner          |    ?|    ?|         ?|          -|          -|   800|    no    |
        |  ++ mandel_calc  |    ?|    ?|         5|          -|          -|     ?|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.74>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %VIDEO_OUT_V_data_V), !map !157"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_keep_V), !map !161"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_strb_V), !map !165"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_user_V), !map !169"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_last_V), !map !173"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_id_V), !map !177"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_dest_V), !map !181"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %re_V), !map !185"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %im_V), !map !191"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %zoom_factor_V), !map !195"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([27 x i8]* @video_mandelbrot_gen) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%zoom_factor_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %zoom_factor_V)"   --->   Operation 25 'read' 'zoom_factor_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%im_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %im_V)"   --->   Operation 26 'read' 'im_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%re_V_read = call i18 @_ssdm_op_Read.s_axilite.i18(i18 %re_V)"   --->   Operation 27 'read' 're_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %re_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:8]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %im_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:9]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %zoom_factor_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:10]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:11]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %zoom_factor_V_read, i17 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 34 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i35 %shl_ln1118_2 to i36" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 35 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %zoom_factor_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 36 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i33 %shl_ln1118_3 to i36" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 37 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.76ns)   --->   "%r_V_14 = sub i36 %sext_ln1118, %sext_ln1118_3" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 38 'sub' 'r_V_14' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 39 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_14, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 40 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 41 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_14, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 42 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%xor_ln779 = xor i1 %tmp_6, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 43 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_11, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 44 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rhs_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %re_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 45 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i33 %rhs_V to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 46 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %zoom_factor_V_read, i16 0)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 47 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i34 %shl_ln1118_4 to i35" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 48 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.74ns)   --->   "%r_V_16 = sub i35 0, %sext_ln1118_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 49 'sub' 'r_V_16' <Predicate = true> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 50 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 51 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 52 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%xor_ln779_1 = xor i1 %tmp_11, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 53 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%xor_ln785_2 = xor i1 %p_Result_18, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 54 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i18 %im_V_read to i19" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 55 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.66ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_1 = phi i10 [ 0, %0 ], [ %row, %outer_end ]"   --->   Operation 57 'phi' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %0 ], [ %add_ln25, %outer_end ]" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 58 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.14ns)   --->   "%add_ln25 = add i15 %phi_mul, 54" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 59 'add' 'add_ln25' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.70ns)   --->   "%icmp_ln25 = icmp eq i10 %tmp_V_1, -424" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 60 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.12ns)   --->   "%row = add i10 %tmp_V_1, 1" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 62 'add' 'row' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %3, label %outer_begin" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 65 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.70ns)   --->   "%tmp_last_V = icmp eq i10 %tmp_V_1, -225" [src/cpp/video_mandelbrot_generator.cpp:36]   --->   Operation 66 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln25)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.99ns)   --->   "%ret_V_13 = xor i15 %phi_mul, -16384" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 67 'xor' 'ret_V_13' <Predicate = (!icmp_ln25)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %phi_mul, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 68 'bitselect' 'tmp_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%p_Result_17 = xor i1 %tmp_13, true" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 69 'xor' 'p_Result_17' <Predicate = (!icmp_ln25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i15 %ret_V_13 to i18" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 70 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.66ns)   --->   "br label %2" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 71 'br' <Predicate = (!icmp_ln25)> <Delay = 1.66>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [src/cpp/video_mandelbrot_generator.cpp:81]   --->   Operation 72 'ret' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.31>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_V = phi i10 [ 0, %outer_begin ], [ %col, %inner_end ]"   --->   Operation 73 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.70ns)   --->   "%icmp_ln27 = icmp eq i10 %tmp_V, -224" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 74 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 75 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.12ns)   --->   "%col = add i10 %tmp_V, 1" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 76 'add' 'col' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %outer_end, label %inner_begin" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln30 = or i10 %tmp_V, %tmp_V_1" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 78 'or' 'or_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.70ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %or_ln30, 0" [src/cpp/video_mandelbrot_generator.cpp:30]   --->   Operation 79 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln27)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i36 %r_V_14 to i14" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 80 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.15ns)   --->   "%icmp_ln414 = icmp ne i14 %trunc_ln718, 0" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 81 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln27)> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%and_ln414 = and i1 %p_Result_11, %icmp_ln414" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 82 'and' 'and_ln414' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln415 = zext i1 %and_ln414 to i18" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 83 'zext' 'zext_ln415' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_5 = add i18 %zext_ln415, %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 84 'add' 'p_Val2_5' <Predicate = (!icmp_ln27)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 85 'bitselect' 'tmp_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_17, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 86 'xor' 'xor_ln416' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_12, %xor_ln416" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 87 'and' 'carry_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_5, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 88 'bitselect' 'p_Result_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_1 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_14, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 89 'partselect' 'p_Result_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.93ns)   --->   "%Range2_all_ones = icmp eq i2 %p_Result_1, -1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 90 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln27)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_2 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_14, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 91 'partselect' 'p_Result_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.18ns)   --->   "%Range1_all_ones = icmp eq i3 %p_Result_2, -1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 92 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln27)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.18ns)   --->   "%Range1_all_zeros = icmp eq i3 %p_Result_2, 0" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 93 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln27)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 94 'select' 'deleted_zeros' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 95 'and' 'and_ln779' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 96 'select' 'deleted_ones' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 97 'and' 'and_ln781' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785_1 = xor i1 %deleted_zeros, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 98 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785_1 = or i1 %p_Result_13, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 99 'or' 'or_ln785_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%overflow_1 = and i1 %or_ln785_1, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 100 'and' 'overflow_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_13, %deleted_ones" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 101 'and' 'and_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 102 'or' 'or_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 103 'xor' 'xor_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_11, %xor_ln786" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 104 'and' 'underflow_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %underflow_1, %overflow_1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 105 'or' 'or_ln340_2' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_13, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 106 'bitselect' 'tmp_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_2 = xor i1 %tmp_24, true" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 107 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%underflow_3 = and i1 %p_Result_17, %xor_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 108 'and' 'underflow_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%xor_ln340 = xor i1 %tmp_24, %p_Result_17" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 109 'xor' 'xor_ln340' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_8 = or i1 %tmp_24, %tmp_13" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 110 'or' 'or_ln340_8' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%select_ln340_3 = select i1 %xor_ln340, i18 131071, i18 %sext_ln703_1" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 111 'select' 'select_ln340_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %underflow_3, i18 -131072, i18 %sext_ln703_1" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 112 'select' 'select_ln388_3' <Predicate = (!icmp_ln27)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.34ns) (out node of the LUT)   --->   "%imag_top_V = select i1 %or_ln340_8, i18 %select_ln340_3, i18 %select_ln388_3" [src/cpp/video_mandelbrot_generator.cpp:46]   --->   Operation 113 'select' 'imag_top_V' <Predicate = (!icmp_ln27)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i35 %r_V_16 to i14" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 114 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.15ns)   --->   "%icmp_ln414_2 = icmp ne i14 %trunc_ln718_1, 0" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 115 'icmp' 'icmp_ln414_2' <Predicate = (!icmp_ln27)> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln414_1 = and i1 %p_Result_18, %icmp_ln414_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 116 'and' 'and_ln414_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_4 = call i17 @_ssdm_op_PartSelect.i17.i35.i32.i32(i35 %r_V_16, i32 16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 117 'partselect' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_4, i1 %and_ln414_1)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 118 'bitconcatenate' 'p_Val2_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node carry_5)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 119 'bitselect' 'tmp_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node carry_5)   --->   "%xor_ln416_2 = xor i1 %tmp_25, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 120 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_5 = and i1 %p_Result_19, %xor_ln416_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 121 'and' 'carry_5' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 122 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%Range2_all_ones_2 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_16, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 123 'bitselect' 'Range2_all_ones_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %r_V_16, i32 33, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 124 'partselect' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.93ns)   --->   "%Range1_all_ones_2 = icmp eq i2 %tmp_s, -1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 125 'icmp' 'Range1_all_ones_2' <Predicate = (!icmp_ln27)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.93ns)   --->   "%Range1_all_zeros_2 = icmp eq i2 %tmp_s, 0" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 126 'icmp' 'Range1_all_zeros_2' <Predicate = (!icmp_ln27)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 127 'select' 'deleted_zeros_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_2, %xor_ln779_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 128 'and' 'and_ln779_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%deleted_ones_2 = select i1 %carry_5, i1 %and_ln779_2, i1 %Range1_all_ones_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 129 'select' 'deleted_ones_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_5, %Range1_all_ones_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 130 'and' 'and_ln781_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_5 = xor i1 %deleted_zeros_2, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 131 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_3 = or i1 %p_Result_20, %xor_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 132 'or' 'or_ln785_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%overflow_3 = and i1 %or_ln785_3, %xor_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 133 'and' 'overflow_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %p_Result_20, %deleted_ones_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 134 'and' 'and_ln786_5' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_4 = or i1 %and_ln781_2, %and_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 135 'or' 'or_ln786_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_3 = xor i1 %or_ln786_4, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 136 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_18, %xor_ln786_3" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 137 'and' 'underflow_4' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %underflow_4, %overflow_3" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 138 'or' 'or_ln340_9' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_10 = or i1 %and_ln786_5, %xor_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 139 'or' 'or_ln340_10' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_11 = or i1 %or_ln340_10, %and_ln781_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 140 'or' 'or_ln340_11' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_9, i18 131071, i18 %p_Val2_12" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 141 'select' 'select_ln340_4' <Predicate = (!icmp_ln27)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%select_ln388_4 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_12" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 142 'select' 'select_ln388_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (1.34ns) (out node of the LUT)   --->   "%imag_btm_V = select i1 %or_ln340_11, i18 %select_ln340_4, i18 %select_ln388_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 143 'select' 'imag_btm_V' <Predicate = (!icmp_ln27)> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp)" [src/cpp/video_mandelbrot_generator.cpp:80]   --->   Operation 144 'specregionend' 'empty_13' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:25]   --->   Operation 145 'br' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.77>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_V, i5 0)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 146 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_V, i3 0)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 147 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i13 %shl_ln1118_1 to i15" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 148 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (2.14ns)   --->   "%r_V_13 = add i15 %shl_ln, %zext_ln1118" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 149 'add' 'r_V_13' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.99ns)   --->   "%ret_V_11 = xor i15 %r_V_13, -16384" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 150 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %r_V_13, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 151 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln = call i15 @_ssdm_op_BitConcatenate.i15.i2.i10.i3(i2 -2, i10 %tmp_V, i3 0)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 152 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (2.14ns)   --->   "%p_Val2_2 = add i15 %shl_ln, %or_ln" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 153 'add' 'p_Val2_2' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i15 %p_Val2_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 154 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 155 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_11, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 156 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %p_Result_s, %tmp_16" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 157 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow = and i1 %or_ln785, %tmp_14" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 158 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.97ns)   --->   "%and_ln786_1 = and i1 %tmp_16, %p_Result_s" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 159 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln786_9 = or i1 %tmp_14, %and_ln786_1" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 160 'or' 'or_ln786_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%underflow = xor i1 %or_ln786_9, true" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 161 'xor' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %overflow, %underflow" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 162 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%or_ln340_1 = or i1 %and_ln786_1, %tmp_14" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 163 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18 131071, i18 %sext_ln703_2" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 164 'select' 'select_ln340' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%select_ln388 = select i1 %or_ln786_9, i18 %sext_ln703_2, i18 -131072" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 165 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (1.34ns) (out node of the LUT)   --->   "%real_top_V = select i1 %or_ln340_1, i18 %select_ln340, i18 %select_ln388" [src/cpp/video_mandelbrot_generator.cpp:42]   --->   Operation 166 'select' 'real_top_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_4 = or i1 %and_ln786, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 167 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_3 = or i1 %or_ln340_4, %and_ln781" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 168 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_2, i18 131071, i18 %p_Val2_5" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 169 'select' 'select_ln340_1' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%select_ln388_1 = select i1 %underflow_1, i18 -131072, i18 %p_Val2_5" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 170 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (1.34ns) (out node of the LUT)   --->   "%real_btm_V = select i1 %or_ln340_3, i18 %select_ln340_1, i18 %select_ln388_1" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 171 'select' 'real_btm_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%r_V_5 = sext i18 %imag_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 172 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %imag_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 173 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_17 = mul nsw i36 %sext_ln1118_2, %r_V_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 174 'mul' 'r_V_17' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 175 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i36 %r_V_17 to i15" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 176 'trunc' 'trunc_ln414_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_3 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_17, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 177 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_4 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_17, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 178 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.42>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%r_V = sext i18 %real_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 179 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %real_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 180 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_15 = mul nsw i36 %sext_ln1118_1, %r_V" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 181 'mul' 'r_V_15' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i36 %r_V_15 to i15" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 182 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%p_Val2_14 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_17, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 183 'partselect' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node carry_7)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 184 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (2.26ns)   --->   "%icmp_ln414_3 = icmp ne i15 %trunc_ln414_1, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 185 'icmp' 'icmp_ln414_3' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%and_ln700_1 = and i1 %p_Result_21, %icmp_ln414_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 186 'and' 'and_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15)   --->   "%zext_ln415_2 = zext i1 %and_ln700_1 to i18" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 187 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_15 = add i18 %zext_ln415_2, %p_Val2_14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 188 'add' 'p_Val2_15' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node carry_7)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 189 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node carry_7)   --->   "%xor_ln416_3 = xor i1 %tmp_30, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 190 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_7 = and i1 %p_Result_22, %xor_ln416_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 191 'and' 'carry_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 192 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.93ns)   --->   "%Range2_all_ones_3 = icmp eq i2 %p_Result_3, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 193 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (1.18ns)   --->   "%Range1_all_ones_3 = icmp eq i3 %p_Result_4, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 194 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (1.18ns)   --->   "%Range1_all_zeros_3 = icmp eq i3 %p_Result_4, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 195 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%deleted_zeros_3 = select i1 %carry_7, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 196 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 197 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_3 = xor i1 %tmp_32, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 198 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_3, %xor_ln779_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 199 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_3 = select i1 %carry_7, i1 %and_ln779_3, i1 %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 200 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_7, %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 201 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_3, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 202 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_4 = or i1 %p_Result_23, %xor_ln785_6" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 203 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.97ns)   --->   "%xor_ln785_7 = xor i1 %p_Result_21, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 204 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%overflow_4 = and i1 %or_ln785_4, %xor_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 205 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_23, %deleted_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 206 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%or_ln786_5 = or i1 %and_ln781_3, %and_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 207 'or' 'or_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%xor_ln786_4 = xor i1 %or_ln786_5, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 208 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_5 = and i1 %p_Result_21, %xor_ln786_4" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 209 'and' 'underflow_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %underflow_5, %overflow_4" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 210 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 211 [1/1] (2.79ns)   --->   "%ret_V_12 = add i36 %r_V_15, %sext_ln728" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 211 'add' 'ret_V_12' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 212 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_8 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %ret_V_12, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 213 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 214 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (2.26ns)   --->   "%icmp_ln414_1 = icmp ne i15 %trunc_ln414, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 215 'icmp' 'icmp_ln414_1' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%and_ln700 = and i1 %p_Result_14, %icmp_ln414_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 216 'and' 'and_ln700' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln415_1 = zext i1 %and_ln700 to i18" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 217 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_9 = add i18 %zext_ln415_1, %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 218 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 219 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_1 = xor i1 %tmp_21, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 220 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_15, %xor_ln416_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 221 'and' 'carry_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 222 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %ret_V_12, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 223 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.93ns)   --->   "%Range2_all_ones_1 = icmp eq i2 %tmp_5, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 224 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %ret_V_12, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 225 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (1.18ns)   --->   "%Range1_all_ones_1 = icmp eq i3 %tmp_7, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 226 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (1.18ns)   --->   "%Range1_all_zeros_1 = icmp eq i3 %tmp_7, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 227 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_12, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 228 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_23, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 229 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 230 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%deleted_ones_1 = select i1 %carry_3, i1 %and_ln779_1, i1 %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 231 'select' 'deleted_ones_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %p_Result_16, %deleted_ones_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 232 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln340_13 = or i1 %and_ln786_7, %xor_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 233 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln340_14 = or i1 %or_ln340_13, %and_ln781_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 234 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_12, i18 131071, i18 %p_Val2_15" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 235 'select' 'select_ln340_5' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%select_ln388_5 = select i1 %underflow_5, i18 -131072, i18 %p_Val2_15" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 236 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (1.34ns) (out node of the LUT)   --->   "%p_Val2_16 = select i1 %or_ln340_14, i18 %select_ln340_5, i18 %select_ln388_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 237 'select' 'p_Val2_16' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_16 to i19" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 238 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (2.21ns)   --->   "%ret_V_14 = add nsw i19 %lhs_V, %rhs_V_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 239 'add' 'ret_V_14' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_14, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 240 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (2.21ns)   --->   "%p_Val2_18 = add i18 %p_Val2_16, %im_V_read" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 241 'add' 'p_Val2_18' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_18, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 242 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_5 = xor i1 %p_Result_25, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 243 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%underflow_6 = and i1 %p_Result_24, %xor_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 244 'and' 'underflow_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_24, %p_Result_25" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 245 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340_2 = xor i1 %p_Result_24, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 246 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%or_ln340_15 = or i1 %p_Result_25, %xor_ln340_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 247 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%select_ln340_6 = select i1 %xor_ln340_1, i18 131071, i18 %p_Val2_18" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 248 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %underflow_6, i18 -131072, i18 %p_Val2_18" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 249 'select' 'select_ln388_6' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (1.34ns) (out node of the LUT)   --->   "%y0_V = select i1 %or_ln340_15, i18 %select_ln340_6, i18 %select_ln388_6" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 250 'select' 'y0_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.63>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 251 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7)" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 252 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 253 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_3, %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 254 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%xor_ln785_3 = xor i1 %deleted_zeros_1, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 255 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%or_ln785_2 = or i1 %p_Result_16, %xor_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 256 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.97ns)   --->   "%xor_ln785_4 = xor i1 %p_Result_14, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 257 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%overflow_2 = and i1 %or_ln785_2, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 258 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 259 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_1 = xor i1 %or_ln786_1, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 260 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_14, %xor_ln786_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 261 'and' 'underflow_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_5 = or i1 %underflow_2, %overflow_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 262 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_7 = or i1 %and_ln786_2, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 263 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_6 = or i1 %or_ln340_7, %and_ln781_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 264 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_5, i18 131071, i18 %p_Val2_9" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 265 'select' 'select_ln340_2' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%select_ln388_2 = select i1 %underflow_2, i18 -131072, i18 %p_Val2_9" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 266 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (1.34ns) (out node of the LUT)   --->   "%x0_V = select i1 %or_ln340_6, i18 %select_ln340_2, i18 %select_ln388_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 267 'select' 'x0_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i18 %x0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 268 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i18 %y0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 269 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (1.66ns)   --->   "br label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 270 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 7> <Delay = 8.66>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%p_Val2_19 = phi i18 [ 0, %inner_begin ], [ %rsquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]"   --->   Operation 271 'phi' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%p_Val2_20 = phi i18 [ 0, %inner_begin ], [ %isquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]"   --->   Operation 272 'phi' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%p_Val2_25 = phi i18 [ 0, %inner_begin ], [ %zsquare_V, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]"   --->   Operation 273 'phi' 'p_Val2_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%pixel_R = phi i8 [ 0, %inner_begin ], [ %iter, %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv ]"   --->   Operation 274 'phi' 'pixel_R' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i18 %p_Val2_19 to i19" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 275 'sext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i18 %p_Val2_20 to i19" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 276 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (2.21ns)   --->   "%ret_V = add nsw i19 %rhs_V_2, %lhs_V_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 277 'add' 'ret_V' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (2.39ns)   --->   "%icmp_ln1495 = icmp slt i19 %ret_V, 131071" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 278 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (1.47ns)   --->   "%icmp_ln61 = icmp ne i8 %pixel_R, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 279 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.97ns)   --->   "%and_ln61 = and i1 %icmp_ln1495, %icmp_ln61" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 280 'and' 'and_ln61' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (2.11ns)   --->   "%iter = add i8 %pixel_R, 1" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 281 'add' 'iter' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %and_ln61, label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i284_ifconv, label %inner_end" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (2.21ns)   --->   "%ret_V_15 = sub i19 %lhs_V_6, %rhs_V_2" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 283 'sub' 'ret_V_15' <Predicate = (and_ln61)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i19 %ret_V_15 to i20" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 284 'sext' 'lhs_V_2' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %ret_V_15 to i18" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 285 'trunc' 'trunc_ln1192' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (2.25ns)   --->   "%ret_V_16 = add nsw i20 %rhs_V_3, %lhs_V_2" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 286 'add' 'ret_V_16' <Predicate = (and_ln61)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_16, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 287 'bitselect' 'p_Result_26' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (2.21ns)   --->   "%p_Val2_24 = add i18 %trunc_ln1192, %x0_V" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 288 'add' 'p_Val2_24' <Predicate = (and_ln61)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_24, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 289 'bitselect' 'p_Result_27' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_5 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_16, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 290 'partselect' 'p_Result_5' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.93ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_5, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 291 'icmp' 'icmp_ln785' <Predicate = (and_ln61)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%or_ln785_5 = or i1 %p_Result_27, %icmp_ln785" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 292 'or' 'or_ln785_5' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln785_8 = xor i1 %p_Result_26, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 293 'xor' 'xor_ln785_8' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_5 = and i1 %or_ln785_5, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 294 'and' 'overflow_5' <Predicate = (and_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%xor_ln786_6 = xor i1 %p_Result_27, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 295 'xor' 'xor_ln786_6' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (0.93ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_5, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 296 'icmp' 'icmp_ln786' <Predicate = (and_ln61)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%or_ln786_2 = or i1 %icmp_ln786, %xor_ln786_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 297 'or' 'or_ln786_2' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7 = and i1 %or_ln786_2, %p_Result_26" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 298 'and' 'underflow_7' <Predicate = (and_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i18 %p_Val2_25 to i19" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 299 'sext' 'lhs_V_3' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (2.21ns)   --->   "%ret_V_17 = sub i19 %lhs_V_3, %lhs_V_6" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 300 'sub' 'ret_V_17' <Predicate = (and_ln61)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i19 %ret_V_17 to i20" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 301 'sext' 'lhs_V_4' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i18 %p_Val2_20 to i20" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 302 'sext' 'rhs_V_5' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (2.25ns)   --->   "%ret_V_18 = sub i20 %lhs_V_4, %rhs_V_5" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 303 'sub' 'ret_V_18' <Predicate = (and_ln61)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i20 %ret_V_18 to i18" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 304 'trunc' 'trunc_ln1192_1' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (2.28ns)   --->   "%ret_V_19 = add i20 %sext_ln61, %ret_V_18" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 305 'add' 'ret_V_19' <Predicate = (and_ln61)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_19, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 306 'bitselect' 'p_Result_28' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (2.21ns)   --->   "%p_Val2_30 = add i18 %trunc_ln1192_1, %y0_V" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 307 'add' 'p_Val2_30' <Predicate = (and_ln61)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_30, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 308 'bitselect' 'p_Result_29' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_2 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_19, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 309 'partselect' 'tmp_2' <Predicate = (and_ln61)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.93ns)   --->   "%icmp_ln785_1 = icmp ne i2 %tmp_2, 0" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 310 'icmp' 'icmp_ln785_1' <Predicate = (and_ln61)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%or_ln785_6 = or i1 %p_Result_29, %icmp_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 311 'or' 'or_ln785_6' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%xor_ln785_9 = xor i1 %p_Result_28, true" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 312 'xor' 'xor_ln785_9' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_6 = and i1 %or_ln785_6, %xor_ln785_9" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 313 'and' 'overflow_6' <Predicate = (and_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%xor_ln786_7 = xor i1 %p_Result_29, true" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 314 'xor' 'xor_ln786_7' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.93ns)   --->   "%icmp_ln786_1 = icmp ne i2 %tmp_2, -1" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 315 'icmp' 'icmp_ln786_1' <Predicate = (and_ln61)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%or_ln786_3 = or i1 %icmp_ln786_1, %xor_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 316 'or' 'or_ln786_3' <Predicate = (and_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_8 = and i1 %or_ln786_3, %p_Result_28" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 317 'and' 'underflow_8' <Predicate = (and_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%pixel_out_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %pixel_R, i8 %pixel_R, i8 -1)" [src/cpp/video_mandelbrot_generator.cpp:87->src/cpp/video_mandelbrot_generator.cpp:75]   --->   Operation 318 'bitconcatenate' 'pixel_out_V' <Predicate = (!and_ln61)> <Delay = 0.00>
ST_8 : Operation 319 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, i24 %pixel_out_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_mandelbrot_generator.cpp:78]   --->   Operation 319 'write' <Predicate = (!and_ln61)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 4.90>
ST_9 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_16 = or i1 %underflow_7, %overflow_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 320 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340_3 = xor i1 %underflow_7, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 321 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340_17 = or i1 %overflow_5, %xor_ln340_3" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 322 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_16, i18 131071, i18 %p_Val2_24" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 323 'select' 'select_ln340_7' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln388_7 = select i1 %underflow_7, i18 -131072, i18 %p_Val2_24" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 324 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (1.34ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340_17, i18 %select_ln340_7, i18 %select_ln388_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 325 'select' 'x_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340_18 = or i1 %underflow_8, %overflow_6" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 326 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_4 = xor i1 %underflow_8, true" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 327 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_19 = or i1 %overflow_6, %xor_ln340_4" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 328 'or' 'or_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_18, i18 131071, i18 %p_Val2_30" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 329 'select' 'select_ln340_8' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln388_8 = select i1 %underflow_8, i18 -131072, i18 %p_Val2_30" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 330 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 331 [1/1] (1.34ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340_19, i18 %select_ln340_8, i18 %select_ln388_8" [src/cpp/video_mandelbrot_generator.cpp:63]   --->   Operation 331 'select' 'y_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i18 %x_V to i19" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 332 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i18 %y_V to i19" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 333 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (2.21ns)   --->   "%ret_V_10 = add nsw i19 %rhs_V_6, %lhs_V_5" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 334 'add' 'ret_V_10' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.18>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%r_V_7 = sext i18 %x_V to i36" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 335 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_18 = mul nsw i36 %r_V_7, %r_V_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 336 'mul' 'r_V_18' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 337 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i36 %r_V_18 to i15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 338 'trunc' 'trunc_ln414_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_18, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 339 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_s_11 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_18, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 340 'partselect' 'p_Result_s_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%r_V_9 = sext i18 %y_V to i36" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 341 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_19 = mul nsw i36 %r_V_9, %r_V_9" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 342 'mul' 'r_V_19' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 343 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i36 %r_V_19 to i15" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 344 'trunc' 'trunc_ln414_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_6 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_19, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 345 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_8 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_19, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 346 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%r_V_11 = sext i19 %ret_V_10 to i38" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 347 'sext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_20 = mul nsw i38 %r_V_11, %r_V_11" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 348 'mul' 'r_V_20' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%p_Result_36 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 349 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i38 %r_V_20 to i15" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 350 'trunc' 'trunc_ln414_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %r_V_20, i32 34, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 351 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_10 = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %r_V_20, i32 33, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 352 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.42>
ST_11 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%p_Val2_32 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_18, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 353 'partselect' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 354 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (2.26ns)   --->   "%icmp_ln414_4 = icmp ne i15 %trunc_ln414_2, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 355 'icmp' 'icmp_ln414_4' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%and_ln700_2 = and i1 %p_Result_30, %icmp_ln414_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 356 'and' 'and_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%zext_ln415_3 = zext i1 %and_ln700_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 357 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_33 = add i18 %zext_ln415_3, %p_Val2_32" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 358 'add' 'p_Val2_33' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 359 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node carry_9)   --->   "%xor_ln416_4 = xor i1 %tmp_41, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 360 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_9 = and i1 %p_Result_31, %xor_ln416_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 361 'and' 'carry_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 362 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.93ns)   --->   "%Range2_all_ones_4 = icmp eq i2 %p_Result_9, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 363 'icmp' 'Range2_all_ones_4' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [1/1] (1.18ns)   --->   "%Range1_all_ones_5 = icmp eq i3 %p_Result_s_11, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 364 'icmp' 'Range1_all_ones_5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [1/1] (1.18ns)   --->   "%Range1_all_zeros_4 = icmp eq i3 %p_Result_s_11, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 365 'icmp' 'Range1_all_zeros_4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%deleted_zeros_4 = select i1 %carry_9, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 366 'select' 'deleted_zeros_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_18, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 367 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_4 = xor i1 %tmp_43, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 368 'xor' 'xor_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_4 = and i1 %Range2_all_ones_4, %xor_ln779_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 369 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%deleted_ones_5 = select i1 %carry_9, i1 %and_ln779_4, i1 %Range1_all_ones_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 370 'select' 'deleted_ones_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 371 [1/1] (0.97ns)   --->   "%and_ln781_4 = and i1 %carry_9, %Range1_all_ones_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 371 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%xor_ln785_10 = xor i1 %deleted_zeros_4, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 372 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%or_ln785_7 = or i1 %p_Result_32, %xor_ln785_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 373 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.97ns)   --->   "%xor_ln785_11 = xor i1 %p_Result_30, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 374 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%overflow_7 = and i1 %or_ln785_7, %xor_ln785_11" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 375 'and' 'overflow_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %p_Result_32, %deleted_ones_5" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 376 'and' 'and_ln786_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%or_ln786_6 = or i1 %and_ln781_4, %and_ln786_12" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 377 'or' 'or_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%xor_ln786_8 = xor i1 %or_ln786_6, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 378 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_9 = and i1 %p_Result_30, %xor_ln786_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 379 'and' 'underflow_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_20 = or i1 %underflow_9, %overflow_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 380 'or' 'or_ln340_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%p_Val2_35 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_19, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 381 'partselect' 'p_Val2_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node carry_11)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 382 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (2.26ns)   --->   "%icmp_ln414_5 = icmp ne i15 %trunc_ln414_3, 0" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 383 'icmp' 'icmp_ln414_5' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%and_ln700_3 = and i1 %p_Result_33, %icmp_ln414_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 384 'and' 'and_ln700_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%zext_ln415_4 = zext i1 %and_ln700_3 to i18" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 385 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_36 = add i18 %zext_ln415_4, %p_Val2_35" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 386 'add' 'p_Val2_36' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node carry_11)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_36, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 387 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node carry_11)   --->   "%xor_ln416_5 = xor i1 %tmp_46, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 388 'xor' 'xor_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_11 = and i1 %p_Result_34, %xor_ln416_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 389 'and' 'carry_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_36, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 390 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.93ns)   --->   "%Range2_all_ones_5 = icmp eq i2 %p_Result_6, -1" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 391 'icmp' 'Range2_all_ones_5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (1.18ns)   --->   "%Range1_all_ones_6 = icmp eq i3 %p_Result_8, -1" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 392 'icmp' 'Range1_all_ones_6' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (1.18ns)   --->   "%Range1_all_zeros_5 = icmp eq i3 %p_Result_8, 0" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 393 'icmp' 'Range1_all_zeros_5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%deleted_zeros_5 = select i1 %carry_11, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 394 'select' 'deleted_zeros_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_19, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 395 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_5 = xor i1 %tmp_48, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 396 'xor' 'xor_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_5 = and i1 %Range2_all_ones_5, %xor_ln779_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 397 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%deleted_ones_6 = select i1 %carry_11, i1 %and_ln779_5, i1 %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 398 'select' 'deleted_ones_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (0.97ns)   --->   "%and_ln781_5 = and i1 %carry_11, %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 399 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%xor_ln785_12 = xor i1 %deleted_zeros_5, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 400 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%or_ln785_8 = or i1 %p_Result_35, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 401 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.97ns)   --->   "%xor_ln785_13 = xor i1 %p_Result_33, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 402 'xor' 'xor_ln785_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%overflow_8 = and i1 %or_ln785_8, %xor_ln785_13" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 403 'and' 'overflow_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %p_Result_35, %deleted_ones_6" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 404 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%or_ln786_7 = or i1 %and_ln781_5, %and_ln786_14" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 405 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%xor_ln786_9 = xor i1 %or_ln786_7, true" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 406 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_10 = and i1 %p_Result_33, %xor_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 407 'and' 'underflow_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_23 = or i1 %underflow_10, %overflow_8" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 408 'or' 'or_ln340_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%p_Val2_40 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %r_V_20, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 409 'partselect' 'p_Val2_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node carry_13)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 410 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (2.26ns)   --->   "%icmp_ln414_6 = icmp ne i15 %trunc_ln414_4, 0" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 411 'icmp' 'icmp_ln414_6' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%and_ln700_4 = and i1 %p_Result_36, %icmp_ln414_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 412 'and' 'and_ln700_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_41)   --->   "%zext_ln415_5 = zext i1 %and_ln700_4 to i18" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 413 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_41 = add i18 %zext_ln415_5, %p_Val2_40" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 414 'add' 'p_Val2_41' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node carry_13)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 415 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node carry_13)   --->   "%xor_ln416_6 = xor i1 %tmp_51, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 416 'xor' 'xor_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_13 = and i1 %p_Result_37, %xor_ln416_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 417 'and' 'carry_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 418 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (1.44ns)   --->   "%Range2_all_ones_6 = icmp eq i4 %p_Result_7, -1" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 419 'icmp' 'Range2_all_ones_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 420 [1/1] (1.44ns)   --->   "%Range1_all_ones_7 = icmp eq i5 %p_Result_10, -1" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 420 'icmp' 'Range1_all_ones_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 421 [1/1] (1.44ns)   --->   "%Range1_all_zeros_6 = icmp eq i5 %p_Result_10, 0" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 421 'icmp' 'Range1_all_zeros_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%deleted_zeros_6 = select i1 %carry_13, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 422 'select' 'deleted_zeros_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_20, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 423 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_6 = xor i1 %tmp_53, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 424 'xor' 'xor_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_6 = and i1 %Range2_all_ones_6, %xor_ln779_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 425 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%deleted_ones_7 = select i1 %carry_13, i1 %and_ln779_6, i1 %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 426 'select' 'deleted_ones_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 427 [1/1] (0.97ns)   --->   "%and_ln781_6 = and i1 %carry_13, %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 427 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%xor_ln785_14 = xor i1 %deleted_zeros_6, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 428 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%or_ln785_9 = or i1 %p_Result_38, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 429 'or' 'or_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 430 [1/1] (0.97ns)   --->   "%xor_ln785_15 = xor i1 %p_Result_36, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 430 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%overflow_9 = and i1 %or_ln785_9, %xor_ln785_15" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 431 'and' 'overflow_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %p_Result_38, %deleted_ones_7" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 432 'and' 'and_ln786_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node underflow_11)   --->   "%or_ln786_8 = or i1 %and_ln781_6, %and_ln786_16" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 433 'or' 'or_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node underflow_11)   --->   "%xor_ln786_10 = xor i1 %or_ln786_8, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 434 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_11 = and i1 %p_Result_36, %xor_ln786_10" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 435 'and' 'underflow_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_26 = or i1 %underflow_11, %overflow_9" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 436 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.68>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 437 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_21 = or i1 %and_ln786_12, %xor_ln785_11" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 438 'or' 'or_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_22 = or i1 %or_ln340_21, %and_ln781_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 439 'or' 'or_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_20, i18 131071, i18 %p_Val2_33" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 440 'select' 'select_ln340_9' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%select_ln388_9 = select i1 %underflow_9, i18 -131072, i18 %p_Val2_33" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 441 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 442 [1/1] (1.34ns) (out node of the LUT)   --->   "%rsquare_V = select i1 %or_ln340_22, i18 %select_ln340_9, i18 %select_ln388_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 442 'select' 'rsquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_24 = or i1 %and_ln786_14, %xor_ln785_13" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 443 'or' 'or_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_25 = or i1 %or_ln340_24, %and_ln781_5" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 444 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_23, i18 131071, i18 %p_Val2_36" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 445 'select' 'select_ln340_10' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%select_ln388_10 = select i1 %underflow_10, i18 -131072, i18 %p_Val2_36" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 446 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 447 [1/1] (1.34ns) (out node of the LUT)   --->   "%isquare_V = select i1 %or_ln340_25, i18 %select_ln340_10, i18 %select_ln388_10" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 447 'select' 'isquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_27 = or i1 %and_ln786_16, %xor_ln785_15" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 448 'or' 'or_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_28 = or i1 %or_ln340_27, %and_ln781_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 449 'or' 'or_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 450 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_26, i18 131071, i18 %p_Val2_41" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 450 'select' 'select_ln340_11' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%select_ln388_11 = select i1 %underflow_11, i18 -131072, i18 %p_Val2_41" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 451 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (1.34ns) (out node of the LUT)   --->   "%zsquare_V = select i1 %or_ln340_28, i18 %select_ln340_11, i18 %select_ln388_11" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 452 'select' 'zsquare_V' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338" [src/cpp/video_mandelbrot_generator.cpp:68]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 454 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, i24 %pixel_out_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_mandelbrot_generator.cpp:78]   --->   Operation 454 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_1)" [src/cpp/video_mandelbrot_generator.cpp:79]   --->   Operation 455 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "br label %2" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.75ns
The critical path consists of the following:
	s_axi read on port 'zoom_factor_V' [22]  (1 ns)
	'sub' operation ('r.V', src/cpp/video_mandelbrot_generator.cpp:43) [35]  (2.77 ns)
	'xor' operation ('xor_ln779', src/cpp/video_mandelbrot_generator.cpp:43) [40]  (0.978 ns)

 <State 2>: 2.14ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/cpp/video_mandelbrot_generator.cpp:25) with incoming values : ('add_ln25', src/cpp/video_mandelbrot_generator.cpp:25) [56]  (0 ns)
	'add' operation ('add_ln25', src/cpp/video_mandelbrot_generator.cpp:25) [57]  (2.14 ns)

 <State 3>: 8.31ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414', src/cpp/video_mandelbrot_generator.cpp:43) [104]  (2.15 ns)
	'and' operation ('qb', src/cpp/video_mandelbrot_generator.cpp:43) [105]  (0 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:43) [107]  (2.22 ns)
	'xor' operation ('xor_ln416', src/cpp/video_mandelbrot_generator.cpp:43) [109]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:43) [110]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:43) [119]  (0 ns)
	'and' operation ('and_ln786', src/cpp/video_mandelbrot_generator.cpp:43) [124]  (0.993 ns)
	'or' operation ('or_ln786', src/cpp/video_mandelbrot_generator.cpp:43) [125]  (0 ns)
	'xor' operation ('xor_ln786', src/cpp/video_mandelbrot_generator.cpp:43) [126]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:43) [127]  (0.978 ns)
	'or' operation ('or_ln340_2', src/cpp/video_mandelbrot_generator.cpp:43) [128]  (0.993 ns)

 <State 4>: 7.78ns
The critical path consists of the following:
	'add' operation ('r.V', src/cpp/video_mandelbrot_generator.cpp:42) [85]  (2.14 ns)
	'xor' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:42) [86]  (0.991 ns)
	'and' operation ('and_ln786_1', src/cpp/video_mandelbrot_generator.cpp:42) [95]  (0.978 ns)
	'or' operation ('or_ln786_9', src/cpp/video_mandelbrot_generator.cpp:42) [96]  (0.978 ns)
	'xor' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:42) [97]  (0 ns)
	'or' operation ('or_ln340', src/cpp/video_mandelbrot_generator.cpp:42) [98]  (0 ns)
	'select' operation ('select_ln340', src/cpp/video_mandelbrot_generator.cpp:42) [100]  (1.34 ns)
	'select' operation ('real_top.V', src/cpp/video_mandelbrot_generator.cpp:42) [102]  (1.34 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_3', src/cpp/video_mandelbrot_generator.cpp:48) [220]  (2.27 ns)
	'and' operation ('qb', src/cpp/video_mandelbrot_generator.cpp:48) [221]  (0 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:48) [223]  (2.22 ns)
	'xor' operation ('xor_ln416_3', src/cpp/video_mandelbrot_generator.cpp:48) [225]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:48) [226]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:48) [237]  (0 ns)
	'and' operation ('and_ln786_7', src/cpp/video_mandelbrot_generator.cpp:48) [243]  (0.993 ns)
	'or' operation ('or_ln786_5', src/cpp/video_mandelbrot_generator.cpp:48) [244]  (0 ns)
	'xor' operation ('xor_ln786_4', src/cpp/video_mandelbrot_generator.cpp:48) [245]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:48) [246]  (0.978 ns)
	'or' operation ('or_ln340_12', src/cpp/video_mandelbrot_generator.cpp:48) [247]  (0.993 ns)

 <State 6>: 7.59ns
The critical path consists of the following:
	'select' operation ('select_ln340_5', src/cpp/video_mandelbrot_generator.cpp:48) [250]  (1.34 ns)
	'select' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:48) [252]  (1.34 ns)
	'add' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:48) [254]  (2.22 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:48) [259]  (0 ns)
	'select' operation ('select_ln388_6', src/cpp/video_mandelbrot_generator.cpp:48) [264]  (1.34 ns)
	'select' operation ('y0.V', src/cpp/video_mandelbrot_generator.cpp:48) [265]  (1.34 ns)

 <State 7>: 5.64ns
The critical path consists of the following:
	'and' operation ('and_ln781_1', src/cpp/video_mandelbrot_generator.cpp:44) [160]  (0.978 ns)
	'or' operation ('or_ln786_1', src/cpp/video_mandelbrot_generator.cpp:44) [166]  (0 ns)
	'xor' operation ('xor_ln786_1', src/cpp/video_mandelbrot_generator.cpp:44) [167]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:44) [168]  (0.978 ns)
	'or' operation ('or_ln340_5', src/cpp/video_mandelbrot_generator.cpp:44) [169]  (0.993 ns)
	'select' operation ('select_ln340_2', src/cpp/video_mandelbrot_generator.cpp:44) [172]  (1.34 ns)
	'select' operation ('x0.V', src/cpp/video_mandelbrot_generator.cpp:44) [174]  (1.34 ns)

 <State 8>: 8.67ns
The critical path consists of the following:
	'phi' operation ('rsquare.V') with incoming values : ('rsquare.V', src/cpp/video_mandelbrot_generator.cpp:64) [270]  (0 ns)
	'sub' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:63) [307]  (2.22 ns)
	'sub' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:63) [310]  (2.25 ns)
	'add' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:63) [312]  (2.29 ns)
	'icmp' operation ('icmp_ln785_1', src/cpp/video_mandelbrot_generator.cpp:63) [317]  (0.937 ns)
	'or' operation ('or_ln785_6', src/cpp/video_mandelbrot_generator.cpp:63) [318]  (0 ns)
	'and' operation ('overflow', src/cpp/video_mandelbrot_generator.cpp:63) [320]  (0.978 ns)

 <State 9>: 4.9ns
The critical path consists of the following:
	'or' operation ('or_ln340_16', src/cpp/video_mandelbrot_generator.cpp:62) [300]  (0 ns)
	'select' operation ('select_ln340_7', src/cpp/video_mandelbrot_generator.cpp:62) [303]  (1.34 ns)
	'select' operation ('x.V', src/cpp/video_mandelbrot_generator.cpp:62) [305]  (1.34 ns)
	'add' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:66) [411]  (2.22 ns)

 <State 10>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[332] ('r.V', src/cpp/video_mandelbrot_generator.cpp:64) [332]  (7.18 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_4', src/cpp/video_mandelbrot_generator.cpp:64) [337]  (2.27 ns)
	'and' operation ('qb', src/cpp/video_mandelbrot_generator.cpp:64) [338]  (0 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:64) [340]  (2.22 ns)
	'xor' operation ('xor_ln416_4', src/cpp/video_mandelbrot_generator.cpp:64) [342]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:64) [343]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:64) [354]  (0 ns)
	'and' operation ('and_ln786_12', src/cpp/video_mandelbrot_generator.cpp:64) [360]  (0.993 ns)
	'or' operation ('or_ln786_6', src/cpp/video_mandelbrot_generator.cpp:64) [361]  (0 ns)
	'xor' operation ('xor_ln786_8', src/cpp/video_mandelbrot_generator.cpp:64) [362]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:64) [363]  (0.978 ns)
	'or' operation ('or_ln340_20', src/cpp/video_mandelbrot_generator.cpp:64) [364]  (0.993 ns)

 <State 12>: 2.69ns
The critical path consists of the following:
	'select' operation ('select_ln340_9', src/cpp/video_mandelbrot_generator.cpp:64) [367]  (1.34 ns)
	'select' operation ('rsquare.V', src/cpp/video_mandelbrot_generator.cpp:64) [369]  (1.34 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
