<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=windows-1252">
<META NAME="Generator" CONTENT="Microsoft Word 97">
<TITLE>Recent Publications</TITLE>
<META NAME="Template" CONTENT="C:\Program Files\Microsoft Office\Office\html.dot">
</HEAD>
<BODY LINK="#0000ff" VLINK="#800080">

<P><!DOCTYPE HTML SYSTEM "html.dtd"></P>
<FONT COLOR="#808080"><H2 ALIGN="CENTER">Selected Publications </H2>

</FONT><H3 ALIGN="left">2013 </H3>
"On the Determination of Inlining Vectors for Program Optimization." <br>
Rosario Cammarota, Alexandru Nicolau, Alexander V. Veidenbaum, Arun Kejariwal, Debora Donato, Mukund Madhugiri. <br>
Compiler Construction (CC), pp. 164-183
<br>
<br>
"Temperature aware thread migration in 3D architecture with stacked DRAM." <br>
Dali Zhao, Houman Homayoun, Alexander V. Veidenbaum. <br>
Intl. Symposium on Quality Electronic Design (ISQED), pp. 80-87

</FONT><H3 ALIGN="left">2012 </H3>
"Compiler-Assisted, Selective Out-Of-Order Commit". <br>
Nam Duong and Alexander V. Veidenbaum. <br>
Computer Architecture Letters. <br>
<br>
"Improving Cache Management Policies Using Dynamic Reuse Distances". <br>
Nam Duong, Dali Zhao, Taesu Kim, Rosario Cammarota,  Alexander V. Veidenbaum, and Mateo Valero. <br>
Intl. Symposium on Microarchitecture (Micro-45). 
<br>
<br>
"Revisiting level-0 caches in embedded processors." <br>
Nam Duong, Taesu Kim, Dali Zhao, Alexander V. Veidenbaum.
Compiler, Architectures, and Synthesis for Embedded Systems (CASES). pp. 171-180
</p>

</FONT><H3 ALIGN="left">2011 </H3>
<P>
"Pruning hardware evaluation space via correlation-driven application similarity analysis," <br>
Rosario Cammarota, Arun Kejariwal, Paolo D'Alberto, Sapan Panigrahi, Alexander V. Veidenbaum, Alexandru Nicolau <br>
ACM Intl. Conf. on Computing Frontiers 2011
</p>


</FONT><H3 ALIGN="left">2010 </H3>
<P>
"RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor," <br>
Houman Homayoun, Aseem Gupta, Alexander V. Veidenbaum, Avesta Sasan, Fadi J. Kurdahi, Nikil Dutt, <br>
HiPEAC 2010: 216-231
</p>

<p>
"Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks," <br>
Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, Alexander V. Veidenbaum, Fadi J. Kurdahi <br>
ISQED 2010: 499-507
</p>

<p>
"On the efficacy of call graph-level thread-level speculation," <br>
Arun Kejariwal, Milind Girkar, Xinmin Tian, Hideki Saito, Alexandru Nicolau, Alexander V. Veidenbaum, Utpal Banerjee, Constantine D. Polychronopoulos. <br>
WOSP/SIPEW 2010: 247-248
</p>

<p>
"Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units," <br>
Houman Homayoun, Avesta Sasan, Aseem Gupta, Alexander V. Veidenbaum, Fadi J. Kurdahi, Nikil Dutt. <br>
ACM Intl. Conf. Computing Frontiers 2010. 
</p>


</FONT><H3 ALIGN="left">2009 </H3>

<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1542275.1542303&coll=ACM&dl=ACM&CFID=61454666&CFTOKEN=81578146">
"Synchronization optimizations for efficient execution on multi-cores," </a> <br>
Alexandru Nicolau, Guangqiang Li, Alexander V. Veidenbaum, Arun Kejariwal <br>
Proc. of the 23th ACM International Conference on Supercomputing (ICS09), June 2009, pp.  169-180
</p>

<P>
<A HREF="http://www.computer.org/portal/web/csdl/doi/10.1109/IPDPS.2009.5160973">
"Power-aware load balancing of large scale MPI applications," </a> <br>
Maja Etinski, Julita Corbalan, Jesus Labarta, Mateo Valero, Alexander V. Veidenbaum <br>
IEEE International Symposium on Parallel&Distributed Processing (IPDPS 2009) pp. 1-8
</p>

<P>
<A HREF="http://www.springerlink.com/content/2515n22l17283456/">
"Performance Characterization of Itanium 2-Based Montecito Processor," </a> <br>
Darshan Desai, Gerolf Hoflehner, Arun Kejariwal, Daniel M. Lavery, Alexandru Nicolau, Alexander V. Veidenbaum, Cameron McNairy <br>
SPEC Benchmark Workshop 2009, Springer LNCS Volume 5419/2009, pp. 36-56
</p>

<P>
<A HREF="">
"Efficient Scheduling of Nested Parallel Loops on Multi-Core Systems," </a> <br>
Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum, Constantine D. Polychronopoulos <br>
The 38th International Conference On Parallel Processing (ICPP-2009), pp.74-83 
</p>

<P>
<A HREF="http://www.springerlink.com/content/p84617p5w0111g65/">
"Brain Derived Vision Algorithm on High Performance Architectures," </a> <br>
Jayram Moorkanikara Nageswaran , Andrew Felch , Ashok Chandrasekhar , Nikil Dutt , Richard Granger , Alex Nicolau  and Alex Veidenbaum <br>
International Jounral of Parallel Programming, Volume 37, Number 4 / August, 2009, pp.345-369

<P>
<A HREF=" ">
"A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors," </a> <br>
Jayram Moorkanikara Nageswaran, Nikil D. Dutt, Jeffrey L. Krichmar, Alex Nicolau, Alexander V. Veidenbaum <br>
Neural Networks 22(5-6): 791-800 (2009)
</p>

<P>
<A HREF="http://portal.acm.org/citation.cfm?doid=1457255.1457257">
"On the exploitation of loop-level parallelism in embedded applications," </a> <br>
Arun Kejariwal, Alexander V. Veidenbaum, Alexandru Nicolau, Milind Girkar, Xinmin Tian, Hideki Saito <br>
ACM Trans. Embedded Computer Syst. 8(2) 2009 
</P>


</FONT><H3 ALIGN="left">2008 </H3>
<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1521747.1521815">
"A Distributed Processor State Management Architecture for Large-Window Processors," </a>
<br>
Isidro Gonzalez, Marco Galluzzi, Alex Veidenbaum, Marco A. Ramrirez, Adrian Cristal, Mateo Valero
<br>
Intl. Symposium on Microarchitecture (Micro-41).
</P>

<P>
<a href="http://portal.acm.org/citation.cfm?id=1450095.1450125">
"Multiple sleep mode leakage control for cache peripheral circuits in embedded processors," </a> <br>
Houman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum. <br>
ACM Intl Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES) 2008: 197-206 
</P>

<p>
<a href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751917">
"Adaptive techniques for leakage power management in L2 cache peripheral circuits," </a> <br>
Houman Homayoun, Alexander V. Veidenbaum, Jean-Luc Gaudiot.   IEEE Intl Conference Computer Design (ICCD) 2008: 563-569
</P>

<p>
<a href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751937">
"ZZ-HVS: Zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip SRAM peripheral circuits," </a> <br>
Houman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum. 
ICCD 2008: 699-706
</P>

<P>
<a href="http://portal.acm.org/citation.cfm?id=1382171">
"A Two-Level Load/Store Queue based on Execution Locality," </a> <br>
Miquel Pericas, Adrian Cristal, Francisco J. Cazorla, Ruden Gonzalez, <br>
Alex Veidenbaum, Daniel A. Jimenez, and Mateo Valero. Proc. 35th ACM International Symposium on Computer Architecture (ISCA)
June 2008
</P>

</P>
<a href="http://portal.acm.org/citation.cfm?id=1375661">
"Impact of JVM superoperators on energy consumption in resource-constrained embedded systems," </a> <br>
Carmen Badea, Alexandru Nicolau, and Alexander V. Veidenbaum.  <br>
Proc. of the ACM SIGPLAN-SIGBED conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), 2008.
</P>

<P>
<a href="http://portal.acm.org/citation.cfm?id=1391469.1391488">
"Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency," </a><br>
Houman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, and Alexander V. Veidenbaum. 
Proc. of the ACM/IEEE Design Automation Cinference (DAC) 2008.
</P>

<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1347375.1347377">
"Improving SDRAM access energy efficiency for low-power embedded systems," </a> <br>
Jelena Trajkovic, Alexander V. Veidenbaum, and Arun Kejariwal. <br>
ACM Transactions on Embedded Computer Systems, Vol. 7, No.3, 2008
</P>

<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1345250"> "Cache-aware iteration space partitioning," </a> <br>
Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum, Constantine D. Polychronopoulos. <br>
Proc. of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPOPP) 2008.
</P>


</FONT><H3 ALIGN="left">2007 </H3>
<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1289881.1289920">
"A Simplified Java Bytecode Compilation System for Resource-Constrained Embedded Processors," </a> <br>
Carmen Badea, Alexandru Nicolau, Alexander V. Veidenbaum. <br>  Proc. of the ACM Intl. Conference on Compilers,
Architecture, and Synthesis for Embedded Systems, Salzburg, Austria, Oct. 2007
</P>

<P>
<A HREF="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4601907">
"Reducing Power Consumption in Peripheral Circuits of L2 caches," </a> <br>
Houman Homayoun and Alexander V. Veidenbaum.  Proc. IEEE Intl. Conference on Computer Design,
Lake Tahoe, Oct. 2007
</P>

<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1229475">
"Tight analysis of the performance potential of thread speculation using spec CPU 2006," </a> <br>
Arun Kejariwal, Xinmin Tian, Milind Girkar, Wei Li, Sergey Kozhukhov, Utpal Banerjee,
Alexander Nicolau, Alexander V. Veidenbaum, Constantine D. Polychronopoulos, <br>
Proc. of the 12th ACM SIGPLAN Symposium on Principles and practice of parallel programming,
Pages: 215 - 225, March 2007  
</P>

</FONT><H3 ALIGN="left">2006 </H3>
<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1176298">
"Challenges in Exploitation of Loop Parallelism in Embedded Applications," </a> <br>
Arun Kejariwal, Alex Veidenbaum, Alex Nicolau, Milind Girkar, Xinmin Tian, and Hideki Saito. <br>
Proc. IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, October 2006
</P>
<P>
<A HREF="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=04380801">
"Fast Speculative Address Generation and Way Caching for Reducing L1 Data Cache Energy," </a> <br>
Dan Nicolaescu, Babak Salamat, Alexander Veidenbaum, and Mateo Valero. <br> Proceedings of IEEE International Conference on Computer Design (ICCD'06), Oct. 2006
</p>
<P>
<A HREF="http://www.springerlink.com/content/38t63224l3575562">
"Probablistic Self-Scheduling: A Novel Scheduling Approach for Multiprogrammed Environments," </a> <br>
Arun Kejariwal, Milind Girkar, Hideki Saito, Xinmin Tian, Alexandru Nicolau, Alexander Veidenbaum, Constantine Polychronopoulos. <br> Proceedings of  Europar'06, August 2006
</p>
<p>
<A HREF="http://portal.acm.org/citation.cfm?id=1183407">
"On the Performance Potential of Different Types of Speculative Thread-Level Parallelism," </a> <br>
Arun Kejariwal, Xinmin Tian, Wei Li, Milind Girkar, Sergey Kozhukhov,  Hideki Saito, Utpal Banerjee, Alexandru Nicolau, Alexander V. Veidenbaum, Constantine D. Polychronopoulos. <br>
Proc. of the 20th ACM International Conference on Supercomputing (ICS06), June 2006
</P>

</FONT><H3 ALIGN="left">2005 </H3>
<P>
<A HREF="http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=32585&arnumber=1524220&count=110&index=99">
"A New Pointer-based Instruction Queue Design
and Its Power-Performance Evaluation, " </a> <br>
Marco A. Ramirez, Adrian Cristal, Alexander V. Veidenbaum, Luis Villa, Mateo Valero. <br> 
Proc. of the IEEE Int'l Conference on Computer Design (ICCD-2005),  San Jose,  Oct. 2005 </p>

<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1086240">
"High-Performance Annotation-Aware JVM for Java Cards,"</a> <br>
Ana Azevedo, Arun Kejariwal, Alex Viedenbaum, Alexander Nicolau <br>
Proc. of the 5th ACM International Conference on Embedded software (EMSOFT05), Sept. 2005. </p>

<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1088149.1088158">
"An Asymmetric Clustered Processor based on Value Content, " </A> <br>
R. Gonzalez, A. Cristal, A. Veidenbaum, and M. Valero.   <br>
Proc. of the 19th ACM International Conference on Supercomputing (ICS05), Boston, June 2005. </p>

</FONT><H3 ALIGN="left">2004 </H3>
<P>
<A HREF="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1347942">
"Low Energy, Highly-Associative Cache Design for Embedded Processors," </a> <br>
Alex Veidenbaum and Dan Nicolaescu, <br> Int'l Symposium on Computer Design (ICCD-2004),  San Jose,  Oct. 2004 </p>

<P>
<A HREF="http://portal.acm.org/citation.cfm?id=1028176.1006727">
"A Content Aware Register File Organization", </A> <br>
R. Gonzalez, A. Cristal, A. Veidenbaum, and M. Valero,  <br>
Proc. 31st International Symposium on Computer Architecture (ISCA04), Munich, Germany, June 2004. </p>

<p>
<A HREF="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=01269095">
"Energy-Efficient Design for Highly Associative Instruction Caches in Next-Generation Embedded Processors," </a> <br>
J. L. Aragon, Dan Nicolaescu, Alex Veidenbaum, Ana-Maria Badulescu, <br>
Design Automation and Test Europe (DATE04): 1374-1375, March 2004 </p>

<P>
<A HREF="Papers/04/iwia04.pdf">"Direct Instruction Wakeup for Out-Of-Order Processors," </A> <br>
M. Ramirez, A. Cristal, A. Veidenbaum, L. Villa, and M. Valero, <br> Int'l Workshop on Innovative
Archtecture (IWIA'04), Jan. 2004 </p>

</FONT><H3 ALIGN="left">2003 </H3>
<P>
<A HREF="http://www.springerlink.com/content/9grbyayah2kuy6px/?p=3a6aeee6663e4466ba1f48b18b857621&pi=0">
"A Simple Low-Energy Instruction Wakeup Mechanism" </A> <br>
M. Ramirez, A. Cristal, A. Veidenbaum, L. Villa, and M. Valero, <br>
5th Int'l Symposium on High-Perfromance Computing (ISHPC-V), Tokyo, Japan, Oct. 2003 </p>

<P>
<A HREF="Papers/iccd03.pdf">"Improving Branch Prediction Accuracy in Embedded Processors in the Presence of Context Switches" </A>
Sudeep Parisha and  Alex Veidenbaum, Int'l Symposium on
Computer Design (ICCD-2003),  San Jose,  Oct. 2003 </p>

<p>
<A HREF="Papers/islped03.pdf">"Reducing Data Cache Energy Consumption via Cached Load/Store Queue," </A> 
Dan Nicolaescu, Alex Veidenbaum, Alex Nicolau.   International Symposium on Low Power Electronics
and Design (ISLPED'03), Seoul, Aug. 2003 </P>

<p>
<A HREF="Papers/asap03.pdf">
"Energy aware register file implementation through instruction predecode," </A> 
Ayala, J.L.; Lopez-Vallejo, M.; Veidenbaum, A.; Lopez, C.A. Proceedings IEEE International Conference
On Application-specific Systems, Architectures, and Processors (ASIP03).  Page(s): 81- 91 24-26 June 2003

<p>
<A HREF="Papers/date03.pdf">"Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors," </A>
Dan Nicolaescu, Alex Veidenbaum, Alex Nicolau Design Automation and Test Europe (DATE'03),
March 2003  </P>  

<p>
<A HREF="Papers/afs.pdf">"Dynamically Adaptive Fetch Size Prediction for Data Caches" </A><BR>
Weiyu Tang, A. Veidenbaum, Alex Nicolau. Int'l Workshop on Innovative Architecture (IWIA03), January 2003 <BR>

<H3>2002 </H3>
<P><A HREF="Papers/copperDATE02.pdf">"Profile-based dynamic voltage scheduling using program checkpoints in the COPPER framework." </A><BR>
A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau.
In Proceedings of Design, Automation and Test in Europe Conference (DATE'02), March 2002. <br></p>
<P><A HREF="Papers/pdpta02.ps">"Power-Efficient Instruction Fetch Architecturte for Superscalar Processors" </A><BR>
Anna-Maria Badulescu and Alex Veidenbaum, Proc. Parallel and Distributed Processign Techniques and Architecures (PDPTA02), June 25-27 2002 </p>
<BR>
<A HREF="Papers/ishpc4.pdf">"Integrated I-cache Way Predictor and Branch Target Buffer to Reduce Energy Consumption" </A><BR>
Weiyu Tang, A. Veidenbaum, Alex Nicolau, and Rajesh Gupta, 4th Int'l Symposium on High-Perfromance Computing (ISHPC-IV), Nara, Japan, May 2002 <BR>
<BR>

<H3>2001 and prior </H3>
<p>
<A HREF="Papers/iwia01.ps">"Energy Efficient Instruction Cache for Wide-issue Processors" </A>A Badulescu, A. Veidenbaum, Int'l Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA), Jan 2001 </p>

<p>
<A HREF="Papers/ics99.ps">"Adapting Cache Line Size to Application Behavior" </A>
Alexander V. Veidenbaum , Weiyu Tang, Rajesh Gupta, Alexandru Nicolau, and Xiaomei Ji. , Proc. 1999 Int'l Conference on Supercomputing (ICS99), pp. 145-154, June 1999 </p>

<p>
<A HREF="Papers/IJHSC99.pdf">"Non-sequential Instruction Cache Prefetching for Multiple-Issue Processors", </A>
Alex Veidenbaum, Qinbo Zhao, and Abduhl Shameer, International Journal of High-Speed Computing, pp.115-140, Vol.10, No. 1., 1999 </p>

<p>
<A HREF="Papers/PC99.ps">"Interconnection Network Organization and its Impact on Performance and Cost of Shared Memory Multiprocessors", </A>
Sunil Kim and Alex Veidenbaum, PARALLEL COMPUTING Journal, vol. 25, 1999, pp. 283-309. </p>
<p>
"An Integrated Hardware/Software Approach to Data Prefetching for Shared-Memory Multiprocessors", Edward H. Gornish and Alex Veidenbaum, International Journal on Parallel Programming, pp. 323--332, volume 27(1), 1999. </p>

<p>
"On Interaction between Interconnection Network Design and Latency Hiding Techniques in Multiprocessors", Sunil Kim and Alex Veidenbaum. Accepted for publication in The Journal of Supercomputing, 1998 </p>

<p>
<A HREF="Papers/iwia97.pdf">"Decoupled Access DRAM Archiecture", </A>
Alex Veidenbaum and Kyle Gallivan, in Innovative Architecture for Future-Generation Processors and Systems, pp. 94-105, IEEE Computer Society Press, 1998 </p>

<p>
<A HREF="Papers/prefetch96.ps">"Instruction Cache Prefetching Using Multi-Level Branch Prediction", </A>
Alex Veidenbaum, Proc. Intnl. Symposium on High-Performance Computing, Springer-Verlag Lecture Notes in Computer Science, pp. 51-71, Nov. 1997 </p>

<p>
<A HREF="Papers/pact97.ps">"The Effect of Limited Network Bandwidth and its Utilization by Latency Hiding Techniques in Large-Scale Shared Memory Systems", </A>
Sunil Kim and Alex Veidenbaum, Proc.of International Conference on Parallel Architectures and Compilation Techniques (PACT'97), pp. 40-51, Nov. 1997 </p>

<p>
<A HREF="Papers/pact97.ps">"Stride-directed Prefetching for Secondary Caches", </A>
Sunil Kim and Alex Veidenbaum, Proc.1997 International Conference on Parallel Processing, pp. 314-321, Aug. 1997 </p>

<p>
<A HREF="Papers/spaa95.ps">"On Shortest Path Routing in Single-Stage Shuffle-Exchange Networks", </A>
Sunil Kim and Alex Veidenbaum, Proc. 7th ACM Symposium on Parallel Algorithms and Architectures, July 1995 </p>

<p>
<A HREF="Papers/super94.ps">"Scalability of the Cedar system", </A>
Stephen Turner and Alex Veidenbaum, Proceedings of Supercomputing'94, Nov. 1994. </p>

<p>
<A HREF="Papers/icpp94.ps">"An Integrated Hardware/Software Data Prefetching Scheme for Shared-Memory Multiprocessors", </A>
Edward H. Gornish and Alex Veidenbaum, Proc. 1994 Int'l Conference on Parallel Processing, Aug. 1994. </p>

<p>
<A HREF="Papers/cedar.ps">"The Cedar System and an Initial Performance Study", </A>
David J. Kuck et al, Proc. 20th International Symposium on Computer Architecture, May 1993. </p>

<p>
<A HREF="Papers/icpp93.ps">"Performance Evaluation of Memory Caches in Multiprocessors", </A>
Y.-C. Chen and Alex Veidenbaum, Proc. 1993 Int'l Conference on Parallel Processing, Aug. 1993. </p>

<p>
"An Effective Write Policy for Software Coherence Schemes", Y.-C. Chen and Alex Veidenbaum, Proceedings of Supercomputing'92, pp. 661-672, Nov. 1992. </p>

<p>
"Detecting Redundant Accesses to Array Data", Elana Granston and Alex Veidenbaum, Proc. Supercomputing'91, pp. 854-865, Nov. 1991. </p>

<p>
"Comparison and Analysis of Software and Directory Coherence Schemes", Y.-C. Chen and Alex Veidenbaum, Proc. Supercomputing'91, pp. 818-829, Nov. 1991. </p>

<p>
"The Organization of the Cedar System", David J. Kuck et al, Proc. 1991 Int'l Conference on Parallel Processing, Vol. I, pp. 49-56, Aug. 1991. </p>

<p>
"Preliminary Performance Analysis of the Cedar Multiprocessor Memory System", K. Gallivan, W. Jalby, S. Turner, Alex Veidenbaum, and H. Wijshoff, Proc. 1991 Int'l Conference on Parallel Processing, Vol. I, pp. 71-75, Aug. 1991. </p>

<p>
"An Integrated Hardware/Software Solution for Effective Management of Local Storage in High- Performance Systems", Elana Granston and Alex Veidenbaum, Proc. 1991 Int'l Conference on Parallel Processing, Vol. II, pp. 83-90, Aug. 1991. </p>

<p>
"A Software Coherence Scheme with the Assistance of Directories", Y.-C. Chen and Alex Veidenbaum, Proc. 1991 Int'l Conference on Supercomputing, pp. 284-294, June 1991. </p>
<p>
</P></BODY>
</HTML>

