// Seed: 1531333730
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4
    , id_11,
    input supply1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output uwire id_9
);
  wire id_12;
  wire id_13;
  wire id_14;
  tri1 id_15 = 1, id_16, id_17, id_18;
  assign id_18 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    inout supply0 id_0,
    input tri0 id_1,
    input wor id_2
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0
  );
  wire id_4;
endmodule
