
---------- Begin Simulation Statistics ----------
final_tick                               2542235839500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   195427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.48                       # Real time elapsed on the host
host_tick_rate                              569143852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198024                       # Number of instructions simulated
sim_ops                                       4198024                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012226                       # Number of seconds simulated
sim_ticks                                 12225994500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.641921                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  383952                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               743489                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2594                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            124633                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            959788                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25635                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          214332                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188697                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1170063                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30723                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198024                       # Number of instructions committed
system.cpu.committedOps                       4198024                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.821411                       # CPI: cycles per instruction
system.cpu.discardedOps                        340040                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621500                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1484971                       # DTB hits
system.cpu.dtb.data_misses                       8469                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419340                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       880249                       # DTB read hits
system.cpu.dtb.read_misses                       7588                       # DTB read misses
system.cpu.dtb.write_accesses                  202160                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604722                       # DTB write hits
system.cpu.dtb.write_misses                       881                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18304                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3730787                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1187468                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           694457                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17115709                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171780                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1015424                       # ITB accesses
system.cpu.itb.fetch_acv                          449                       # ITB acv
system.cpu.itb.fetch_hits                     1009866                       # ITB hits
system.cpu.itb.fetch_misses                      5558                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11268328500     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9599500      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19698500      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932385500      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12230012000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8211872000     67.15%     67.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4018140000     32.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24438422                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542638     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839813     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592865     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198024                       # Class of committed instruction
system.cpu.quiesceCycles                        13567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7322713                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22758455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22758455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22758455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22758455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116710.025641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116710.025641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116710.025641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116710.025641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12992492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12992492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12992492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12992492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66628.164103                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66628.164103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66628.164103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66628.164103                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22408958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22408958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116713.322917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116713.322917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12792995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12792995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66630.182292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66630.182292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.291309                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539719791000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.291309                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205707                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205707                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131200                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34885                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89168                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34589                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28988                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41336                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11446720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11446720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722233                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18180217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160497                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002760                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052465                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160054     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160497                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838332540                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378349750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475972000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5739968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10240384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5739968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5739968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34885                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469488842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368102243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837591085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469488842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469488842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182614183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182614183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182614183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469488842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368102243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020205268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000145664500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415120                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123826                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123826                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10512                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1975                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2040124250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4843136750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13646.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32396.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105812                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82264                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123826                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.593532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.290868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.717418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35315     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24651     29.61%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10216     12.27%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4688      5.63%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2540      3.05%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1469      1.76%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          948      1.14%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          574      0.69%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2843      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83244                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.953284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.369641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.607078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1371     18.30%     18.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5631     75.16%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           314      4.19%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7492                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.780407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6646     88.71%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.04%     89.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              507      6.77%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              192      2.56%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7492                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9567616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7797120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10240384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7924864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12225989500                       # Total gap between requests
system.mem_ctrls.avgGap                      43074.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5099776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7797120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417125657.957722783089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365437756.413189947605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637749346.280173778534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123826                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581415000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261721750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300019794000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28782.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32163.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2422914.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319971960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170057745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570228960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316060560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5355889290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184559520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7881752835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.671714                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    426267500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11391527000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274418760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145853235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497158200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319892040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5274821610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252827040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7729955685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.255780                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    603348750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11214445750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12218794500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1736095                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1736095                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1736095                       # number of overall hits
system.cpu.icache.overall_hits::total         1736095                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89759                       # number of overall misses
system.cpu.icache.overall_misses::total         89759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5517178500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5517178500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5517178500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5517178500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1825854                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1825854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1825854                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1825854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049160                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049160                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049160                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049160                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61466.577168                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61466.577168                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61466.577168                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61466.577168                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89168                       # number of writebacks
system.cpu.icache.writebacks::total             89168                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5427420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5427420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5427420500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5427420500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049160                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049160                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049160                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049160                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60466.588309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60466.588309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60466.588309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60466.588309                       # average overall mshr miss latency
system.cpu.icache.replacements                  89168                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1736095                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1736095                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5517178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5517178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1825854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1825854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049160                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049160                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61466.577168                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61466.577168                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5427420500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5427420500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60466.588309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60466.588309                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.830542                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1785607                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.007698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.830542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3741466                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3741466                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340979                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106010                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106010                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106010                       # number of overall misses
system.cpu.dcache.overall_misses::total        106010                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797695500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797695500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797695500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797695500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446989                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446989                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446989                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446989                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64123.153476                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64123.153476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64123.153476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64123.153476                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34709                       # number of writebacks
system.cpu.dcache.writebacks::total             34709                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36557                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36557                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425456500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425456500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047998                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047998                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047998                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63718.723453                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63718.723453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63718.723453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63718.723453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3317183500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3317183500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66931.327052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66931.327052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66780.505290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66780.505290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480512000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480512000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61657.637868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61657.637868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724051500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724051500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59448.001793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59448.001793                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61985000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61985000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078910                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078910                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70198.187995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70198.187995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61102000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61102000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078910                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078910                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69198.187995                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69198.187995                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542235839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.303383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402353                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69295                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.237434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.303383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3008925                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3008925                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2549032490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 899115                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748864                       # Number of bytes of host memory used
host_op_rate                                   899102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.91                       # Real time elapsed on the host
host_tick_rate                              648988848                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6215391                       # Number of instructions simulated
sim_ops                                       6215391                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004486                       # Number of seconds simulated
sim_ticks                                  4486402000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.316576                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  102225                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               241572                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                892                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             39016                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            317780                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9054                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           91509                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            82455                       # Number of indirect misses.
system.cpu.branchPred.lookups                  398619                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31001                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12310                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278142                       # Number of instructions committed
system.cpu.committedOps                       1278142                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.959760                       # CPI: cycles per instruction
system.cpu.discardedOps                        116735                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57985                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       425520                       # DTB hits
system.cpu.dtb.data_misses                       1672                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37495                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       258548                       # DTB read hits
system.cpu.dtb.read_misses                       1399                       # DTB read misses
system.cpu.dtb.write_accesses                   20490                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166972                       # DTB write hits
system.cpu.dtb.write_misses                       273                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 803                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1122327                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            336833                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           191392                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6662886                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.143683                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  164659                       # ITB accesses
system.cpu.itb.fetch_acv                           75                       # ITB acv
system.cpu.itb.fetch_hits                      163473                       # ITB hits
system.cpu.itb.fetch_misses                      1186                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3000     79.62%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     87.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.49%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3768                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5471                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1327     40.71%     40.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1905     58.44%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3260                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1326     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1326     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2680                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2953325500     65.79%     65.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41541500      0.93%     66.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6538000      0.15%     66.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1487684500     33.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4489089500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999246                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696063                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.822086                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.524051                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.687708                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3951355000     88.02%     88.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            537734500     11.98%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8895562                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804280     62.93%     64.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2351      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251484     19.68%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165675     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30648      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278142                       # Class of committed instruction
system.cpu.quiesceCycles                        77242                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2232676                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2205831639                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2205831639                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2205831639                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2205831639                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118180.103884                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118180.103884                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118180.103884                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118180.103884                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           170                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1271528288                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1271528288                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1271528288                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1271528288                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68123.669328                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68123.669328                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68123.669328                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68123.669328                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65109.341463                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65109.341463                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2201112156                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2201112156                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118186.864046                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118186.864046                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1268858805                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1268858805                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68130.305251                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68130.305251                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51722                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27388                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42685                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6440                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6440                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42686                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8567                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       128057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       128057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5463744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5463744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1518592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1520079                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8175759                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77211                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001438                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037889                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77100     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     111      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77211                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1506500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           440006160                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82287500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          226786000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2731904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         957696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3689600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2731904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2731904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1752832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1752832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27388                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27388                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         608929828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         213466381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             822396210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    608929828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        608929828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      390698827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390698827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      390698827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        608929828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        213466381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1213095037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093840500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4256                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157373                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65517                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57650                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70034                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57650                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70034                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2903                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   736                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3359                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    867867000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  273735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1894373250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15852.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34602.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       107                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38893                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49067                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70034                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    358                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.972852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.783868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.003237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14604     40.46%     40.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10961     30.36%     70.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4548     12.60%     83.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2025      5.61%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1085      3.01%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          576      1.60%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          347      0.96%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          257      0.71%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1696      4.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36099                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.862547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.843886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.402291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1179     27.70%     27.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              27      0.63%     28.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            104      2.44%     30.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           446     10.48%     41.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2075     48.75%     90.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           257      6.04%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            77      1.81%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            31      0.73%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            24      0.56%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            17      0.40%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             4      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4256                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.281889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.263884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3637     85.44%     85.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              256      6.01%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              232      5.45%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               90      2.11%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.54%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.19%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3503808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  185792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4435520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3689600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4482176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       780.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       988.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    822.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    999.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4486402000                       # Total gap between requests
system.mem_ctrls.avgGap                      35136.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2548800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       955008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4435520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 568116722.487195849419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 212867237.487857758999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 988658617.752042770386                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70034                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1361453000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    532920250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 114063217500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31894.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35613.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1628683.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147112560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78184590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           221197200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189595620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     354647280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1951100880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         82349280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3024187410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.078562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    196602750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    150020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4146557750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            111041280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             59000865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           170381820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172714140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     354647280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1912770660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        114646080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2895202125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.328289                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    281260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    150020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4061949250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               116500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97306639                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              774000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              553500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6755851000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       490207                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           490207                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       490207                       # number of overall hits
system.cpu.icache.overall_hits::total          490207                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42686                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42686                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42686                       # number of overall misses
system.cpu.icache.overall_misses::total         42686                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2788865000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2788865000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2788865000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2788865000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       532893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       532893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       532893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       532893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080102                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65334.418779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65334.418779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65334.418779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65334.418779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42685                       # number of writebacks
system.cpu.icache.writebacks::total             42685                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42686                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42686                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42686                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42686                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2746179000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2746179000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2746179000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2746179000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64334.418779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64334.418779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64334.418779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64334.418779                       # average overall mshr miss latency
system.cpu.icache.replacements                  42685                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       490207                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          490207                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42686                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42686                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2788865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2788865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       532893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       532893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65334.418779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65334.418779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42686                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42686                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2746179000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2746179000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64334.418779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64334.418779                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              583721                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42685                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.675085                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1108472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1108472                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       388219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           388219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       388219                       # number of overall hits
system.cpu.dcache.overall_hits::total          388219                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21911                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21911                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21911                       # number of overall misses
system.cpu.dcache.overall_misses::total         21911                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1456525500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1456525500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1456525500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1456525500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       410130                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       410130                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       410130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       410130                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053425                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053425                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053425                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66474.624618                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66474.624618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66474.624618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66474.624618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8764                       # number of writebacks
system.cpu.dcache.writebacks::total              8764                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14667                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14667                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    987558000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    987558000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    987558000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    987558000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91364500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91364500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035762                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67331.969728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67331.969728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67331.969728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67331.969728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102656.741573                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102656.741573                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14966                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       240720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          240720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    697868000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    697868000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       250338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       250338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72558.536078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72558.536078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    600006000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    600006000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91364500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91364500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72957.928016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72957.928016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194807.036247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194807.036247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    758657500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    758657500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61714.593671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61714.593671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    387552000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    387552000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60150.861400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60150.861400                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5016                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5016                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22644500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22644500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74488.486842                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74488.486842                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          303                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          303                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22330500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22330500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.056955                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.056955                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73698.019802                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73698.019802                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5201                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6796651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              377539                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.226447                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          647                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            856268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           856268                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2894168517500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248149                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   248149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1765.30                       # Real time elapsed on the host
host_tick_rate                              195510913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   438058351                       # Number of instructions simulated
sim_ops                                     438058351                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.345136                       # Number of seconds simulated
sim_ticks                                345136027000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.797424                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                37673402                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             77203670                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4906                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8984160                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         101492667                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12865237                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        20916914                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          8051677                       # Number of indirect misses.
system.cpu.branchPred.lookups               115823877                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6630976                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       357862                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   431842960                       # Number of instructions committed
system.cpu.committedOps                     431842960                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.597984                       # CPI: cycles per instruction
system.cpu.discardedOps                      32308259                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                155464348                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    158033052                       # DTB hits
system.cpu.dtb.data_misses                       2830                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                104610459                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    106055583                       # DTB read hits
system.cpu.dtb.read_misses                       1571                       # DTB read misses
system.cpu.dtb.write_accesses                50853889                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    51977469                       # DTB write hits
system.cpu.dtb.write_misses                      1259                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1598                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          302445945                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         134851302                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         66243188                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        78519617                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625789                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               169088266                       # ITB accesses
system.cpu.itb.fetch_acv                          129                       # ITB acv
system.cpu.itb.fetch_hits                   169087440                       # ITB hits
system.cpu.itb.fetch_misses                       826                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    44      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13137      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::rdps                     911      0.02%      0.29% # number of callpals executed
system.cpu.kern.callpal::rti                     1952      0.04%      0.33% # number of callpals executed
system.cpu.kern.callpal::callsys                  977      0.02%      0.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             4794975     99.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4811997                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    4814039                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      126                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5445     35.17%     35.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      42      0.27%     35.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     353      2.28%     37.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9644     62.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15484                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5444     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       42      0.37%     48.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      353      3.13%     51.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5444     48.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11283                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             336994097500     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                81272000      0.02%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               399846500      0.12%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7449938500      2.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         344925154500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999816                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.564496                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.728688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1910                      
system.cpu.kern.mode_good::user                  1910                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1996                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1910                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.956914                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977983                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28981647500      8.40%      8.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         315943507000     91.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       44                       # number of times the context was actually changed
system.cpu.numCycles                        690078090                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       126                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            19821458      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               240638513     55.72%     60.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12618      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1199      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     3      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              114500125     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              51972383     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1191      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1155      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              4894314      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                431842960                       # Class of committed instruction
system.cpu.quiesceCycles                       193964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       611558473                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4124672                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 503                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        504                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       649398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1298605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        64581                       # number of demand (read+write) misses
system.iocache.demand_misses::total             64581                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        64581                       # number of overall misses
system.iocache.overall_misses::total            64581                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   7619178815                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   7619178815                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   7619178815                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   7619178815                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        64581                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           64581                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        64581                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          64581                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117978.644106                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117978.644106                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117978.644106                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117978.644106                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           448                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.578947                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          64448                       # number of writebacks
system.iocache.writebacks::total                64448                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        64581                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        64581                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        64581                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        64581                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4386485052                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4386485052                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4386485052                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4386485052                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67922.222511                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67922.222511                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67922.222511                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67922.222511                       # average overall mshr miss latency
system.iocache.replacements                     64581                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          133                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              133                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19280458                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19280458                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          133                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            133                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 144965.849624                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 144965.849624                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          133                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     12630458                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     12630458                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 94965.849624                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 94965.849624                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        64448                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        64448                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   7599898357                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   7599898357                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        64448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        64448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117922.951170                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117922.951170                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        64448                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        64448                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4373854594                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4373854594                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67866.413139                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67866.413139                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  64597                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                64597                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               581229                       # Number of tag accesses
system.iocache.tags.data_accesses              581229                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 429                       # Transaction distribution
system.membus.trans_dist::ReadResp             482945                       # Transaction distribution
system.membus.trans_dist::WriteReq               1076                       # Transaction distribution
system.membus.trans_dist::WriteResp              1076                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       301910                       # Transaction distribution
system.membus.trans_dist::WritebackClean       228760                       # Transaction distribution
system.membus.trans_dist::CleanEvict           118536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            102242                       # Transaction distribution
system.membus.trans_dist::ReadExResp           102242                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         228760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        253757                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         64448                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       129196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       129196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       686280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       686280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1067603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1070615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1886091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4126848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4126848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29281280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     29281280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5110                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     37972928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     37978038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71386166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               99                       # Total snoops (count)
system.membus.snoopTraffic                       6336                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            650720                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000154                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012396                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  650620     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     100      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              650720                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3085000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3497968029                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             723958                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1918994250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1220913750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14640640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       22775360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37418176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14640640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14640640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19322240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19322240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          228760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          355865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              584659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       301910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             301910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42419912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65989518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108415735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42419912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42419912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55984419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55984419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55984419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42419912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65989518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            164400154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    529595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    217922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    346568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000687667750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1648442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             499601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      584659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     530670                       # Number of write requests accepted
system.mem_ctrls.readBursts                    584659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   530670                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  20135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1075                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            56339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            45531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8697983250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2822620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19282808250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15407.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34157.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       184                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   329544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  358689                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                584659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               530670                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  516865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    549                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       405890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.520121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.643966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.894531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       210337     51.82%     51.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117417     28.93%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35357      8.71%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15026      3.70%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6738      1.66%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4135      1.02%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2500      0.62%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1723      0.42%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12657      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       405890                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.810323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.221019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            3471     10.95%     10.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              59      0.19%     11.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            207      0.65%     11.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          2999      9.46%     21.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         15637     49.33%     70.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          4062     12.82%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          2129      6.72%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1400      4.42%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           852      2.69%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           438      1.38%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           229      0.72%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           106      0.33%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            52      0.16%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            26      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             9      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63            11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31696                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.708544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.554349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.872464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         31133     98.22%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           284      0.90%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            71      0.22%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            23      0.07%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            48      0.15%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            12      0.04%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             8      0.03%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            16      0.05%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            15      0.05%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            12      0.04%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             8      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            11      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            14      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             5      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             6      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            5      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-199            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31696                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36129536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1288640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33894016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37418176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33962880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       104.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  345133852000                       # Total gap between requests
system.mem_ctrls.avgGap                     309445.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13947008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     22180352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         2176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33894016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40410177.173419222236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 64265536.672009028494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6304.760528520542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98204804.333567872643                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       228760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       355865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       530670                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7534063250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11745407000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3338000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8162364260500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32934.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33005.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     98176.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15381243.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1762766040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            936932370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2293782120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1503140760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27244532640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101942139060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46686222240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       182369515230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.398953                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 120408802750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11524760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213202464250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1135252860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            603420180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1736919240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1261339920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27244532640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61307097840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      80905204320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       174193767000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.710472                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 209710224000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11524760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 123901043000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  562                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 562                       # Transaction distribution
system.iobus.trans_dist::WriteReq               65524                       # Transaction distribution
system.iobus.trans_dist::WriteResp              65524                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       129162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       129162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  132172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1134                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4125736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4125736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4130846                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1116000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            64714000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1934000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           336452815                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1937500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 252                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283971.829589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    345035227000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    100800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    171973498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        171973498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    171973498                       # number of overall hits
system.cpu.icache.overall_hits::total       171973498                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       228759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         228759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       228759                       # number of overall misses
system.cpu.icache.overall_misses::total        228759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15207454500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15207454500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15207454500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15207454500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    172202257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    172202257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    172202257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    172202257                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66478.059880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66478.059880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66478.059880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66478.059880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       228760                       # number of writebacks
system.cpu.icache.writebacks::total            228760                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       228759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       228759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14978694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14978694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14978694500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14978694500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65478.055508                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65478.055508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65478.055508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65478.055508                       # average overall mshr miss latency
system.cpu.icache.replacements                 228760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    171973498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       171973498                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       228759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        228759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15207454500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15207454500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    172202257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    172202257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66478.059880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66478.059880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       228759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14978694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14978694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65478.055508                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65478.055508                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           172210857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            229272                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            751.120316                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         344633274                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        344633274                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    139833837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        139833837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    139833837                       # number of overall hits
system.cpu.dcache.overall_hits::total       139833837                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       438680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         438680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       438680                       # number of overall misses
system.cpu.dcache.overall_misses::total        438680                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28320707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28320707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28320707000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28320707000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    140272517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    140272517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    140272517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    140272517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64558.919942                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64558.919942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64558.919942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64558.919942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       237462                       # number of writebacks
system.cpu.dcache.writebacks::total            237462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        85438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        85438                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85438                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       353242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       353242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       353242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       353242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1505                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1505                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22740317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22740317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22740317000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22740317000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     67039500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     67039500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002518                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002518                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002518                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64376.028332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64376.028332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64376.028332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64376.028332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44544.518272                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44544.518272                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 355865                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     97664059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        97664059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17043692500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17043692500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     97915555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     97915555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67769.238875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67769.238875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          501                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          501                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       250995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       250995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          429                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          429                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16759263000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16759263000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     67039500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67039500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66771.302217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66771.302217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156269.230769                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156269.230769                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42169778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42169778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       187184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11277014500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11277014500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42356962                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42356962                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60245.611270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60245.611270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        84937                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        84937                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       102247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       102247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1076                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1076                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5981054000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5981054000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58496.131916                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58496.131916                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      9607305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9607305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2637                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2637                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    204336000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    204336000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      9609942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9609942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000274                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000274                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77488.054608                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77488.054608                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2632                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2632                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    201524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    201524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000274                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000274                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76567.059271                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76567.059271                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      9609923                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9609923                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      9609923                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9609923                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 345136027000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           159474573                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            356889                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.846423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          547                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         319340629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        319340629                       # Number of data accesses

---------- End Simulation Statistics   ----------
