# Analog-CMOS-VLSI-Design
This repository contains the work done as part of Analog CMOS VLSi design project.
## 1. Generating Tech Plots 
Tool used: Cadence
Specifications:
- Vg: 0 V to 1V (step size of 0.1)
- length: 45nm to 720nm
- Vd : 0.4V

### Id/W Vs gm/Id
  ![nmos_idw](https://github.com/user-attachments/assets/502eeb42-2845-42ff-aae7-45176674ec1f)
