
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 94404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'switches' [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/switches.v:1]
INFO: [Synth 8-6155] done synthesizing module 'switches' (2#1) [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/switches.v:1]
INFO: [Synth 8-6157] synthesizing module 'leds' [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/leds.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leds' (3#1) [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/leds.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/fsm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (4#1) [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/fsm.v:22]
ERROR: [Synth 8-439] module 'dec' not found [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/top.v:36]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/fs09911/Desktop/CA-Labs/Lab05/Lab05_Verilog/Lab05_Verilog.srcs/sources_1/new/top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.723 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 12:52:20 2026...
