 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">BaseDesign_syn (synthesis)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#compilerReport3" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#mapperReport5" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#mapperReport6" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#mapperReport19" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#mapperReport20" target="srrFrame" title="">Compile Point Summary</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#clockReport21" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#timingReport22" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#performanceSummary23" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_cck_rpt.htm#clockRelationships7" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#interfaceInfo25" target="srrFrame" title="">Interface Information</a>  
<ul  >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#inputPorts26" target="srrFrame" title="">Input Ports</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#outputPorts27" target="srrFrame" title="">Output Ports</a>  </li></ul></li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#clockReport28" target="srrFrame" title="">Clock: COREJTAGDEBUG_Z9|N_2_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#startingSlack29" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#endingSlack30" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#worstPaths31" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#clockReport32" target="srrFrame" title="">Clock: SYS_CLK</a>  
<ul  >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#startingSlack33" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#endingSlack34" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#worstPaths35" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#clockReport36" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#startingSlack37" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#endingSlack38" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#worstPaths39" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_dsp_rpt.txt" target="srrFrame" title="">DSP Report (13:15 25-May)</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_ram_rpt.txt" target="srrFrame" title="">RAM Report (13:15 25-May)</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_fanout_rpt.txt" target="srrFrame" title="">Fanout Report (13:15 25-May)</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\syntmp\BaseDesign_srr.htm#resourceUsage40" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_cck.rpt" target="srrFrame" title="">Constraint Checker Report (13:14 25-May)</a>  
<ul  >
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_cck_rpt.htm#clockRelationships13" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_cck_rpt.htm#UnconstrainedStartEndPointsCCK8" target="srrFrame" title="">Unconstrained Start/End Points</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_cck_rpt.htm#InapplicableconstraintsCCK9" target="srrFrame" title="">Inapplicable constraints</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_cck_rpt.htm#ApplicableConstraintsWithIssuesCCK10" target="srrFrame" title="">Applicable constraints with issues</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_cck_rpt.htm#ConstraintsWithMatchingWildcardExpressionsCCK11" target="srrFrame" title="">Constraints with matching wildcard expressions</a>  </li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_cck_rpt.htm#LibraryReportCCK12" target="srrFrame" title="">Library Report</a>  </li></ul></li>
<li><a href="file:///C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\rpt_BaseDesign.areasrr" target="srrFrame" title="">Hierarchical Area Report(BaseDesign) (13:15 25-May)</a>  </li></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis-menu")</script>

  </body>
 </html>