#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 31 19:31:52 2019
# Process ID: 12140
# Current directory: C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11988 C:\Users\engin\Documents\Logic_Design_Laboratory\final_project\flappyQ2\flappyQ2.xpr
# Log file: C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/vivado.log
# Journal file: C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
reset_run blk_mem_gen_background_synth_1
reset_run blk_mem_gen_base_synth_1
reset_run blk_mem_gen_bird_synth_1
reset_run blk_mem_gen_pipe_up_synth_1
reset_run blk_mem_gen_pipe_down_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/0.coe}] [get_ips blk_mem_gen_num_0]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_0/blk_mem_gen_num_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_0] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_0/blk_mem_gen_num_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_0_synth_1
launch_runs -jobs 12 blk_mem_gen_num_0_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_0/blk_mem_gen_num_0.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/1.coe}] [get_ips blk_mem_gen_num_1]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_1_1/blk_mem_gen_num_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_1] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_1_1/blk_mem_gen_num_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_1_synth_1
launch_runs -jobs 12 blk_mem_gen_num_1_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_1_1/blk_mem_gen_num_1.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/2.coe}] [get_ips blk_mem_gen_num_2]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_2/blk_mem_gen_num_2.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_2] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_2/blk_mem_gen_num_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_2_synth_1
launch_runs -jobs 12 blk_mem_gen_num_2_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_2/blk_mem_gen_num_2.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/3.coe}] [get_ips blk_mem_gen_num_3]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_3/blk_mem_gen_num_3.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_3] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_3/blk_mem_gen_num_3.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_3_synth_1
launch_runs -jobs 12 blk_mem_gen_num_3_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_3/blk_mem_gen_num_3.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/4.coe}] [get_ips blk_mem_gen_num_4]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_4/blk_mem_gen_num_4.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_4] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_4/blk_mem_gen_num_4.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_4_synth_1
launch_runs -jobs 12 blk_mem_gen_num_4_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_4/blk_mem_gen_num_4.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/5.coe}] [get_ips blk_mem_gen_num_5]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_5/blk_mem_gen_num_5.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_5] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_5/blk_mem_gen_num_5.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_5_synth_1
launch_runs -jobs 12 blk_mem_gen_num_5_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_5/blk_mem_gen_num_5.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/6.coe}] [get_ips blk_mem_gen_num_6]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_6/blk_mem_gen_num_6.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_6] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_6/blk_mem_gen_num_6.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_6_synth_1
launch_runs -jobs 12 blk_mem_gen_num_6_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_6/blk_mem_gen_num_6.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/7.coe}] [get_ips blk_mem_gen_num_7]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_7/blk_mem_gen_num_7.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_7] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_7/blk_mem_gen_num_7.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_7_synth_1
launch_runs -jobs 12 blk_mem_gen_num_7_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_7/blk_mem_gen_num_7.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/8.coe}] [get_ips blk_mem_gen_num_8]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_8/blk_mem_gen_num_8.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_8] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_8/blk_mem_gen_num_8.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_8_synth_1
launch_runs -jobs 12 blk_mem_gen_num_8_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_8/blk_mem_gen_num_8.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/9.coe}] [get_ips blk_mem_gen_num_9]
generate_target all [get_files  C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_9/blk_mem_gen_num_9.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_num_9] }
export_ip_user_files -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_9/blk_mem_gen_num_9.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_num_9_synth_1
launch_runs -jobs 12 blk_mem_gen_num_9_synth_1
export_simulation -of_objects [get_files C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.srcs/sources_1/ip/blk_mem_gen_num_9/blk_mem_gen_num_9.xci] -directory C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files -ipstatic_source_dir C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/modelsim} {questa=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/questa} {riviera=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/riviera} {activehdl=C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/impl_1/top.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/engin/Documents/Logic_Design_Laboratory/final_project/flappyQ2/flappyQ2.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
