{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627523291747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627523291747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 21:48:11 2021 " "Processing started: Wed Jul 28 21:48:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627523291747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627523291747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627523291747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627523291967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627523291967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondsclock.v 1 1 " "Found 1 design units, including 1 entities, in source file secondsclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondsClock " "Found entity 1: secondsClock" {  } { { "secondsClock.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/secondsClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627523297002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627523297002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627523297002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627523297002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/sevenSeg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627523297003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627523297003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparetemp.v 1 1 " "Found 1 design units, including 1 entities, in source file comparetemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 compareTemp " "Found entity 1: compareTemp" {  } { { "compareTemp.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/compareTemp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627523297004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627523297004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minuteCounterVal1 FinalProject.v(51) " "Verilog HDL Implicit Net warning at FinalProject.v(51): created implicit net for \"minuteCounterVal1\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627523297004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hourCounterVal1 FinalProject.v(54) " "Verilog HDL Implicit Net warning at FinalProject.v(54): created implicit net for \"hourCounterVal1\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627523297004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hourCounterVal2 FinalProject.v(55) " "Verilog HDL Implicit Net warning at FinalProject.v(55): created implicit net for \"hourCounterVal2\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627523297004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627523297017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 FinalProject.v(17) " "Verilog HDL assignment warning at FinalProject.v(17): truncated value with size 32 to match size of target (7)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627523297018 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FinalProject.v(31) " "Verilog HDL assignment warning at FinalProject.v(31): truncated value with size 32 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627523297018 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FinalProject.v(34) " "Verilog HDL assignment warning at FinalProject.v(34): truncated value with size 32 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627523297018 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FinalProject.v(42) " "Verilog HDL assignment warning at FinalProject.v(42): truncated value with size 32 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627523297018 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FinalProject.v(44) " "Verilog HDL assignment warning at FinalProject.v(44): truncated value with size 32 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627523297019 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex4 FinalProject.v(1) " "Output port \"Hex4\" at FinalProject.v(1) has no driver" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1627523297019 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex5 FinalProject.v(1) " "Output port \"Hex5\" at FinalProject.v(1) has no driver" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1627523297019 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondsClock secondsClock:clock1 " "Elaborating entity \"secondsClock\" for hierarchy \"secondsClock:clock1\"" {  } { { "FinalProject.v" "clock1" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627523297023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 secondsClock.v(6) " "Verilog HDL assignment warning at secondsClock.v(6): truncated value with size 32 to match size of target (25)" {  } { { "secondsClock.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/secondsClock.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627523297023 "|FinalProject|secondsClock:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:Seg0 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:Seg0\"" {  } { { "FinalProject.v" "Seg0" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627523297027 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "minuteCounterVal1 " "Net \"minuteCounterVal1\" is missing source, defaulting to GND" {  } { { "FinalProject.v" "minuteCounterVal1" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627523297036 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627523297036 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "minuteCounterVal1 " "Net \"minuteCounterVal1\" is missing source, defaulting to GND" {  } { { "FinalProject.v" "minuteCounterVal1" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1627523297036 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1627523297036 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627523297245 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[6\] VCC " "Pin \"Hex0\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[5\] GND " "Pin \"Hex0\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[4\] GND " "Pin \"Hex0\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[3\] GND " "Pin \"Hex0\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[2\] GND " "Pin \"Hex0\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[1\] GND " "Pin \"Hex0\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[0\] GND " "Pin \"Hex0\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[6\] VCC " "Pin \"Hex1\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[5\] GND " "Pin \"Hex1\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[4\] GND " "Pin \"Hex1\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[3\] GND " "Pin \"Hex1\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[2\] GND " "Pin \"Hex1\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[1\] GND " "Pin \"Hex1\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[0\] GND " "Pin \"Hex1\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[6\] VCC " "Pin \"Hex2\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[5\] GND " "Pin \"Hex2\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[4\] GND " "Pin \"Hex2\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[3\] GND " "Pin \"Hex2\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[2\] GND " "Pin \"Hex2\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[1\] GND " "Pin \"Hex2\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[0\] GND " "Pin \"Hex2\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[6\] VCC " "Pin \"Hex3\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[5\] GND " "Pin \"Hex3\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[4\] GND " "Pin \"Hex3\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[3\] GND " "Pin \"Hex3\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[2\] GND " "Pin \"Hex3\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[1\] GND " "Pin \"Hex3\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[0\] GND " "Pin \"Hex3\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[6\] GND " "Pin \"Hex4\[6\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[5\] GND " "Pin \"Hex4\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] GND " "Pin \"Hex4\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] GND " "Pin \"Hex4\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[2\] GND " "Pin \"Hex4\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] GND " "Pin \"Hex4\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] GND " "Pin \"Hex4\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] GND " "Pin \"Hex5\[6\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] GND " "Pin \"Hex5\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] GND " "Pin \"Hex5\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] GND " "Pin \"Hex5\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] GND " "Pin \"Hex5\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] GND " "Pin \"Hex5\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] GND " "Pin \"Hex5\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627523297255 "|FinalProject|Hex5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627523297255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627523297320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627523297320 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627523297337 "|FinalProject|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627523297337 "|FinalProject|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627523297337 "|FinalProject|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627523297337 "|FinalProject|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushButton " "No output dependent on input pin \"pushButton\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627523297337 "|FinalProject|pushButton"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/Final Project/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627523297337 "|FinalProject|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627523297337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627523297337 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627523297337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627523297337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627523297344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 28 21:48:17 2021 " "Processing ended: Wed Jul 28 21:48:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627523297344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627523297344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627523297344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627523297344 ""}
