//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	population_izhikevich_step
.const .align 4 .b8 BASE_PARAMS[96] = {205, 204, 204, 61, 205, 204, 76, 62, 0, 0, 130, 194, 0, 0, 0, 64, 154, 153, 153, 62, 205, 204, 76, 61, 10, 215, 163, 60, 205, 204, 76, 62, 0, 0, 130, 194, 0, 0, 0, 65, 205, 204, 204, 61, 205, 204, 76, 61, 10, 215, 163, 60, 205, 204, 76, 62, 0, 0, 92, 194, 0, 0, 128, 64, 205, 204, 76, 62, 205, 204, 76, 61, 10, 215, 163, 60, 0, 0, 128, 62, 0, 0, 92, 194, 205, 204, 76, 61, 205, 204, 76, 62, 205, 204, 76, 61};

.visible .entry population_izhikevich_step(
	.param .u64 .ptr .align 1 population_izhikevich_step_param_0,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_1,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_2,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_3,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_4,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_5,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_6,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_7,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_8,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_9,
	.param .u64 .ptr .align 1 population_izhikevich_step_param_10,
	.param .f32 population_izhikevich_step_param_11,
	.param .u32 population_izhikevich_step_param_12,
	.param .u32 population_izhikevich_step_param_13,
	.param .u32 population_izhikevich_step_param_14
)
{
	.reg .pred 	%p<28>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<372>;
	.reg .b64 	%rd<46>;

	ld.param.b64 	%rd6, [population_izhikevich_step_param_1];
	ld.param.b64 	%rd8, [population_izhikevich_step_param_3];
	ld.param.b64 	%rd9, [population_izhikevich_step_param_4];
	ld.param.b64 	%rd12, [population_izhikevich_step_param_7];
	ld.param.b64 	%rd13, [population_izhikevich_step_param_9];
	ld.param.b64 	%rd14, [population_izhikevich_step_param_10];
	ld.param.b32 	%r122, [population_izhikevich_step_param_11];
	ld.param.b32 	%r123, [population_izhikevich_step_param_12];
	ld.param.b32 	%r125, [population_izhikevich_step_param_13];
	ld.param.b32 	%r124, [population_izhikevich_step_param_14];
	mov.u32 	%r126, %ctaid.x;
	mov.u32 	%r127, %ntid.x;
	mov.u32 	%r128, %tid.x;
	mad.lo.s32 	%r1, %r126, %r127, %r128;
	setp.ge.u32 	%p1, %r1, %r125;
	@%p1 bra 	$L__BB0_46;
	mul.hi.u32 	%r129, %r1, 274877907;
	shr.u32 	%r2, %r129, 6;
	mul.lo.s32 	%r130, %r2, 1000;
	sub.s32 	%r131, %r1, %r130;
	cvt.u16.u32 	%rs2, %r131;
	mul.hi.u16 	%rs3, %rs2, 1049;
	shr.u16 	%rs1, %rs3, 2;
	setp.ge.u32 	%p2, %r2, %r123;
	@%p2 bra 	$L__BB0_46;
	ld.param.b64 	%rd43, [population_izhikevich_step_param_2];
	ld.param.b64 	%rd42, [population_izhikevich_step_param_0];
	cvt.u32.u16 	%r132, %rs1;
	mul.wide.u32 	%rd15, %r132, 24;
	mov.b64 	%rd16, BASE_PARAMS;
	add.s64 	%rd17, %rd16, %rd15;
	ld.const.b32 	%r133, [%rd17];
	ld.const.b32 	%r134, [%rd17+4];
	ld.const.b32 	%r135, [%rd17+8];
	ld.const.b32 	%r136, [%rd17+12];
	ld.const.b32 	%r3, [%rd17+16];
	ld.const.b32 	%r4, [%rd17+20];
	shr.u32 	%r137, %r1, 16;
	xor.b32 	%r138, %r137, %r1;
	mul.lo.s32 	%r139, %r138, 73244475;
	shr.u32 	%r140, %r139, 16;
	and.b32 	%r141, %r139, 65535;
	xor.b32 	%r142, %r141, %r140;
	cvt.rn.f32.u32 	%r143, %r142;
	div.rn.f32 	%r144, %r143, 0f477FFF00;
	add.f32 	%r145, %r144, 0fBF000000;
	fma.rn.f32 	%r146, %r145, 0f3E4CCCCD, 0f3F800000;
	mul.f32 	%r5, %r146, %r133;
	xor.b32 	%r147, %r1, -1640531535;
	shr.u32 	%r148, %r147, 16;
	xor.b32 	%r149, %r148, %r147;
	mul.lo.s32 	%r150, %r149, 73244475;
	shr.u32 	%r151, %r150, 16;
	and.b32 	%r152, %r150, 65535;
	xor.b32 	%r153, %r152, %r151;
	cvt.rn.f32.u32 	%r154, %r153;
	div.rn.f32 	%r155, %r154, 0f477FFF00;
	add.f32 	%r156, %r155, 0fBF000000;
	fma.rn.f32 	%r157, %r156, 0f3E4CCCCD, 0f3F800000;
	mul.f32 	%r6, %r157, %r134;
	xor.b32 	%r158, %r1, 1013904226;
	shr.u32 	%r159, %r158, 16;
	xor.b32 	%r160, %r159, %r158;
	mul.lo.s32 	%r161, %r160, 73244475;
	shr.u32 	%r162, %r161, 16;
	and.b32 	%r163, %r161, 65535;
	xor.b32 	%r164, %r163, %r162;
	cvt.rn.f32.u32 	%r165, %r164;
	div.rn.f32 	%r166, %r165, 0f477FFF00;
	add.f32 	%r167, %r166, 0fBF000000;
	fma.rn.f32 	%r168, %r167, 0f3E4CCCCD, 0f3F800000;
	mul.f32 	%r7, %r168, %r135;
	xor.b32 	%r169, %r1, -626627309;
	shr.u32 	%r170, %r169, 16;
	xor.b32 	%r171, %r170, %r169;
	mul.lo.s32 	%r172, %r171, 73244475;
	shr.u32 	%r173, %r172, 16;
	and.b32 	%r174, %r172, 65535;
	xor.b32 	%r175, %r174, %r173;
	cvt.rn.f32.u32 	%r176, %r175;
	div.rn.f32 	%r177, %r176, 0f477FFF00;
	add.f32 	%r178, %r177, 0fBF000000;
	fma.rn.f32 	%r179, %r178, 0f3E4CCCCD, 0f3F800000;
	mul.f32 	%r8, %r179, %r136;
	cvta.to.global.u64 	%rd18, %rd42;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd1, %rd18, %rd19;
	ld.global.b32 	%r355, [%rd1];
	cvta.to.global.u64 	%rd20, %rd6;
	add.s64 	%rd2, %rd20, %rd19;
	ld.global.b32 	%r356, [%rd2];
	cvta.to.global.u64 	%rd21, %rd43;
	add.s64 	%rd3, %rd21, %rd19;
	ld.global.b32 	%r365, [%rd3];
	shl.b32 	%r180, %r2, 2;
	add.s32 	%r181, %r180, %r132;
	cvta.to.global.u64 	%rd22, %rd8;
	mul.wide.u32 	%rd23, %r181, 4;
	add.s64 	%rd4, %rd22, %rd23;
	ld.global.b32 	%r12, [%rd4];
	cvta.to.global.u64 	%rd24, %rd9;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.nc.b32 	%r182, [%rd26];
	sub.f32 	%r183, %r122, %r182;
	mul.f32 	%r308, %r183, 0f42480000;
	setp.gt.s16 	%p3, %rs1, 1;
	@%p3 bra 	$L__BB0_6;
	setp.eq.s16 	%p5, %rs1, 0;
	@%p5 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_8;
$L__BB0_4:
	ld.param.b64 	%rd45, [population_izhikevich_step_param_6];
	cvta.to.global.u64 	%rd33, %rd45;
	mul.wide.u32 	%rd34, %r2, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.b32 	%r186, [%rd35];
	mul.f32 	%r308, %r186, 0f42200000;
	bra.uni 	$L__BB0_8;
$L__BB0_5:
	cvta.to.global.u64 	%rd30, %rd12;
	mul.wide.u32 	%rd31, %r2, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.b32 	%r185, [%rd32];
	mul.f32 	%r308, %r185, 0f42200000;
	bra.uni 	$L__BB0_8;
$L__BB0_6:
	setp.eq.s16 	%p4, %rs1, 2;
	@%p4 bra 	$L__BB0_5;
	ld.param.b64 	%rd44, [population_izhikevich_step_param_5];
	cvta.to.global.u64 	%rd27, %rd44;
	mul.wide.u32 	%rd28, %r2, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.b32 	%r184, [%rd29];
	mul.f32 	%r308, %r184, 0f42200000;
$L__BB0_8:
	setp.eq.s32 	%p6, %r124, 0;
	mov.b32 	%r371, 0f00000000;
	mov.b32 	%r318, 0;
	mov.b32 	%r319, %r318;
	@%p6 bra 	$L__BB0_41;
	and.b32 	%r18, %r124, 3;
	setp.lt.u32 	%p7, %r124, 4;
	mov.b32 	%r325, 0;
	mov.b32 	%r319, %r325;
	mov.b32 	%r318, %r325;
	@%p7 bra 	$L__BB0_32;
	and.b32 	%r193, %r124, -4;
	neg.s32 	%r309, %r193;
	mov.b32 	%r325, 0;
$L__BB0_11:
	mul.f32 	%r194, %r4, %r365;
	sub.f32 	%r195, %r308, %r194;
	sub.f32 	%r196, %r355, %r365;
	fma.rn.f32 	%r197, %r3, %r196, %r195;
	add.f32 	%r27, %r365, %r197;
	sub.f32 	%r198, %r27, %r355;
	fma.rn.f32 	%r199, %r3, %r198, %r12;
	mul.f32 	%r200, %r355, 0f3D23D70A;
	mul.f32 	%r201, %r355, %r200;
	fma.rn.f32 	%r202, %r355, 0f40A00000, %r201;
	add.f32 	%r203, %r202, 0f430C0000;
	sub.f32 	%r204, %r203, %r356;
	add.f32 	%r205, %r204, %r199;
	fma.rn.f32 	%r206, %r205, 0f3F000000, %r355;
	mul.f32 	%r207, %r206, 0f3D23D70A;
	mul.f32 	%r208, %r206, %r207;
	fma.rn.f32 	%r209, %r206, 0f40A00000, %r208;
	add.f32 	%r210, %r209, 0f430C0000;
	sub.f32 	%r211, %r210, %r356;
	add.f32 	%r212, %r199, %r211;
	fma.rn.f32 	%r316, %r212, 0f3F000000, %r206;
	mul.f32 	%r213, %r6, %r316;
	sub.f32 	%r214, %r213, %r356;
	fma.rn.f32 	%r317, %r5, %r214, %r356;
	setp.ltu.f32 	%p8, %r316, 0f41F00000;
	@%p8 bra 	$L__BB0_16;
	add.f32 	%r317, %r8, %r317;
	add.s32 	%r325, %r325, 1;
	setp.eq.s16 	%p9, %rs1, 1;
	@%p9 bra 	$L__BB0_15;
	setp.ne.s16 	%p10, %rs1, 0;
	mov.b32 	%r316, %r7;
	@%p10 bra 	$L__BB0_16;
	add.s32 	%r318, %r318, 1;
	mov.b32 	%r316, %r7;
	bra.uni 	$L__BB0_16;
$L__BB0_15:
	add.s32 	%r319, %r319, 1;
	mov.b32 	%r316, %r7;
$L__BB0_16:
	mul.f32 	%r215, %r4, %r27;
	sub.f32 	%r216, %r308, %r215;
	sub.f32 	%r217, %r316, %r27;
	fma.rn.f32 	%r218, %r3, %r217, %r216;
	add.f32 	%r39, %r27, %r218;
	sub.f32 	%r219, %r39, %r316;
	fma.rn.f32 	%r220, %r3, %r219, %r12;
	mul.f32 	%r221, %r316, 0f3D23D70A;
	mul.f32 	%r222, %r316, %r221;
	fma.rn.f32 	%r223, %r316, 0f40A00000, %r222;
	add.f32 	%r224, %r223, 0f430C0000;
	sub.f32 	%r225, %r224, %r317;
	add.f32 	%r226, %r225, %r220;
	fma.rn.f32 	%r227, %r226, 0f3F000000, %r316;
	mul.f32 	%r228, %r227, 0f3D23D70A;
	mul.f32 	%r229, %r227, %r228;
	fma.rn.f32 	%r230, %r227, 0f40A00000, %r229;
	add.f32 	%r231, %r230, 0f430C0000;
	sub.f32 	%r232, %r231, %r317;
	add.f32 	%r233, %r220, %r232;
	fma.rn.f32 	%r321, %r233, 0f3F000000, %r227;
	mul.f32 	%r234, %r6, %r321;
	sub.f32 	%r235, %r234, %r317;
	fma.rn.f32 	%r322, %r5, %r235, %r317;
	setp.ltu.f32 	%p11, %r321, 0f41F00000;
	@%p11 bra 	$L__BB0_21;
	add.f32 	%r322, %r8, %r322;
	add.s32 	%r325, %r325, 1;
	setp.eq.s16 	%p12, %rs1, 0;
	@%p12 bra 	$L__BB0_20;
	setp.ne.s16 	%p13, %rs1, 1;
	mov.b32 	%r321, %r7;
	@%p13 bra 	$L__BB0_21;
	add.s32 	%r319, %r319, 1;
	mov.b32 	%r321, %r7;
	bra.uni 	$L__BB0_21;
$L__BB0_20:
	add.s32 	%r318, %r318, 1;
	mov.b32 	%r321, %r7;
$L__BB0_21:
	mul.f32 	%r236, %r4, %r39;
	sub.f32 	%r237, %r308, %r236;
	sub.f32 	%r238, %r321, %r39;
	fma.rn.f32 	%r239, %r3, %r238, %r237;
	add.f32 	%r51, %r39, %r239;
	sub.f32 	%r240, %r51, %r321;
	fma.rn.f32 	%r241, %r3, %r240, %r12;
	mul.f32 	%r242, %r321, 0f3D23D70A;
	mul.f32 	%r243, %r321, %r242;
	fma.rn.f32 	%r244, %r321, 0f40A00000, %r243;
	add.f32 	%r245, %r244, 0f430C0000;
	sub.f32 	%r246, %r245, %r322;
	add.f32 	%r247, %r246, %r241;
	fma.rn.f32 	%r248, %r247, 0f3F000000, %r321;
	mul.f32 	%r249, %r248, 0f3D23D70A;
	mul.f32 	%r250, %r248, %r249;
	fma.rn.f32 	%r251, %r248, 0f40A00000, %r250;
	add.f32 	%r252, %r251, 0f430C0000;
	sub.f32 	%r253, %r252, %r322;
	add.f32 	%r254, %r241, %r253;
	fma.rn.f32 	%r326, %r254, 0f3F000000, %r248;
	mul.f32 	%r255, %r6, %r326;
	sub.f32 	%r256, %r255, %r322;
	fma.rn.f32 	%r327, %r5, %r256, %r322;
	setp.ltu.f32 	%p14, %r326, 0f41F00000;
	@%p14 bra 	$L__BB0_26;
	add.f32 	%r327, %r8, %r327;
	add.s32 	%r325, %r325, 1;
	setp.eq.s16 	%p15, %rs1, 0;
	@%p15 bra 	$L__BB0_25;
	setp.ne.s16 	%p16, %rs1, 1;
	mov.b32 	%r326, %r7;
	@%p16 bra 	$L__BB0_26;
	add.s32 	%r319, %r319, 1;
	mov.b32 	%r326, %r7;
	bra.uni 	$L__BB0_26;
$L__BB0_25:
	add.s32 	%r318, %r318, 1;
	mov.b32 	%r326, %r7;
$L__BB0_26:
	mul.f32 	%r257, %r4, %r51;
	sub.f32 	%r258, %r308, %r257;
	sub.f32 	%r259, %r326, %r51;
	fma.rn.f32 	%r260, %r3, %r259, %r258;
	add.f32 	%r365, %r51, %r260;
	sub.f32 	%r261, %r365, %r326;
	fma.rn.f32 	%r262, %r3, %r261, %r12;
	mul.f32 	%r263, %r326, 0f3D23D70A;
	mul.f32 	%r264, %r326, %r263;
	fma.rn.f32 	%r265, %r326, 0f40A00000, %r264;
	add.f32 	%r266, %r265, 0f430C0000;
	sub.f32 	%r267, %r266, %r327;
	add.f32 	%r268, %r267, %r262;
	fma.rn.f32 	%r269, %r268, 0f3F000000, %r326;
	mul.f32 	%r270, %r269, 0f3D23D70A;
	mul.f32 	%r271, %r269, %r270;
	fma.rn.f32 	%r272, %r269, 0f40A00000, %r271;
	add.f32 	%r273, %r272, 0f430C0000;
	sub.f32 	%r274, %r273, %r327;
	add.f32 	%r275, %r262, %r274;
	fma.rn.f32 	%r355, %r275, 0f3F000000, %r269;
	mul.f32 	%r276, %r6, %r355;
	sub.f32 	%r277, %r276, %r327;
	fma.rn.f32 	%r356, %r5, %r277, %r327;
	setp.ltu.f32 	%p17, %r355, 0f41F00000;
	@%p17 bra 	$L__BB0_31;
	add.f32 	%r356, %r8, %r356;
	add.s32 	%r325, %r325, 1;
	setp.eq.s16 	%p18, %rs1, 0;
	@%p18 bra 	$L__BB0_30;
	setp.ne.s16 	%p19, %rs1, 1;
	mov.b32 	%r355, %r7;
	@%p19 bra 	$L__BB0_31;
	add.s32 	%r319, %r319, 1;
	mov.b32 	%r355, %r7;
	bra.uni 	$L__BB0_31;
$L__BB0_30:
	add.s32 	%r318, %r318, 1;
	mov.b32 	%r355, %r7;
$L__BB0_31:
	add.s32 	%r309, %r309, 4;
	setp.ne.s32 	%p20, %r309, 0;
	@%p20 bra 	$L__BB0_11;
$L__BB0_32:
	setp.eq.s32 	%p21, %r18, 0;
	@%p21 bra 	$L__BB0_40;
	neg.s32 	%r348, %r18;
$L__BB0_34:
	.pragma "nounroll";
	mul.f32 	%r278, %r4, %r365;
	sub.f32 	%r279, %r308, %r278;
	sub.f32 	%r280, %r355, %r365;
	fma.rn.f32 	%r281, %r3, %r280, %r279;
	add.f32 	%r365, %r365, %r281;
	sub.f32 	%r282, %r365, %r355;
	fma.rn.f32 	%r283, %r3, %r282, %r12;
	mul.f32 	%r284, %r355, 0f3D23D70A;
	mul.f32 	%r285, %r355, %r284;
	fma.rn.f32 	%r286, %r355, 0f40A00000, %r285;
	add.f32 	%r287, %r286, 0f430C0000;
	sub.f32 	%r288, %r287, %r356;
	add.f32 	%r289, %r288, %r283;
	fma.rn.f32 	%r290, %r289, 0f3F000000, %r355;
	mul.f32 	%r291, %r290, 0f3D23D70A;
	mul.f32 	%r292, %r290, %r291;
	fma.rn.f32 	%r293, %r290, 0f40A00000, %r292;
	add.f32 	%r294, %r293, 0f430C0000;
	sub.f32 	%r295, %r294, %r356;
	add.f32 	%r296, %r283, %r295;
	fma.rn.f32 	%r355, %r296, 0f3F000000, %r290;
	mul.f32 	%r297, %r6, %r355;
	sub.f32 	%r298, %r297, %r356;
	fma.rn.f32 	%r356, %r5, %r298, %r356;
	setp.ltu.f32 	%p22, %r355, 0f41F00000;
	@%p22 bra 	$L__BB0_39;
	add.f32 	%r356, %r8, %r356;
	add.s32 	%r325, %r325, 1;
	setp.eq.s16 	%p23, %rs1, 0;
	@%p23 bra 	$L__BB0_38;
	setp.ne.s16 	%p24, %rs1, 1;
	mov.b32 	%r355, %r7;
	@%p24 bra 	$L__BB0_39;
	add.s32 	%r319, %r319, 1;
	mov.b32 	%r355, %r7;
	bra.uni 	$L__BB0_39;
$L__BB0_38:
	add.s32 	%r318, %r318, 1;
	mov.b32 	%r355, %r7;
$L__BB0_39:
	add.s32 	%r348, %r348, 1;
	setp.ne.s32 	%p25, %r348, 0;
	@%p25 bra 	$L__BB0_34;
$L__BB0_40:
	cvt.rn.f32.u32 	%r371, %r325;
$L__BB0_41:
	st.global.b32 	[%rd1], %r355;
	st.global.b32 	[%rd2], %r356;
	st.global.b32 	[%rd3], %r365;
	setp.eq.s32 	%p26, %r318, 0;
	@%p26 bra 	$L__BB0_43;
	cvta.to.global.u64 	%rd36, %rd13;
	mul.wide.u32 	%rd37, %r2, 4;
	add.s64 	%rd38, %rd36, %rd37;
	cvt.rn.f32.u32 	%r299, %r318;
	atom.global.add.f32 	%r300, [%rd38], %r299;
$L__BB0_43:
	setp.eq.s32 	%p27, %r319, 0;
	@%p27 bra 	$L__BB0_45;
	cvta.to.global.u64 	%rd39, %rd14;
	mul.wide.u32 	%rd40, %r2, 4;
	add.s64 	%rd41, %rd39, %rd40;
	cvt.rn.f32.u32 	%r301, %r319;
	atom.global.add.f32 	%r302, [%rd41], %r301;
$L__BB0_45:
	cvt.rn.f32.u32 	%r303, %r124;
	fma.rn.f32 	%r304, %r303, 0fBDCCCCCD, %r371;
	mul.f32 	%r305, %r304, 0f3A83126F;
	div.rn.f32 	%r306, %r305, 0f437A0000;
	atom.global.add.f32 	%r307, [%rd4], %r306;
$L__BB0_46:
	ret;

}
	// .globl	population_spike_emit
.visible .entry population_spike_emit(
	.param .u64 .ptr .align 1 population_spike_emit_param_0,
	.param .u64 .ptr .align 1 population_spike_emit_param_1,
	.param .u64 .ptr .align 1 population_spike_emit_param_2,
	.param .u64 .ptr .align 1 population_spike_emit_param_3,
	.param .u64 .ptr .align 1 population_spike_emit_param_4,
	.param .u64 .ptr .align 1 population_spike_emit_param_5,
	.param .u64 .ptr .align 1 population_spike_emit_param_6,
	.param .f32 population_spike_emit_param_7,
	.param .u32 population_spike_emit_param_8,
	.param .u32 population_spike_emit_param_9,
	.param .u32 population_spike_emit_param_10,
	.param .u32 population_spike_emit_param_11,
	.param .u32 population_spike_emit_param_12
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<29>;

	ld.param.b64 	%rd1, [population_spike_emit_param_0];
	ld.param.b64 	%rd2, [population_spike_emit_param_1];
	ld.param.b64 	%rd3, [population_spike_emit_param_2];
	ld.param.b64 	%rd4, [population_spike_emit_param_3];
	ld.param.b64 	%rd5, [population_spike_emit_param_4];
	ld.param.b64 	%rd6, [population_spike_emit_param_5];
	ld.param.b64 	%rd7, [population_spike_emit_param_6];
	ld.param.b32 	%r5, [population_spike_emit_param_7];
	ld.param.b32 	%r10, [population_spike_emit_param_8];
	ld.param.b32 	%r6, [population_spike_emit_param_9];
	ld.param.b32 	%r7, [population_spike_emit_param_10];
	ld.param.b32 	%r8, [population_spike_emit_param_11];
	ld.param.b32 	%r9, [population_spike_emit_param_12];
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r13;
	setp.ge.u32 	%p1, %r1, %r10;
	@%p1 bra 	$L__BB1_4;
	cvta.to.global.u64 	%rd8, %rd1;
	cvta.to.global.u64 	%rd9, %rd2;
	mul.wide.u32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd8, %rd10;
	ld.global.nc.b32 	%r14, [%rd11];
	add.s64 	%rd12, %rd9, %rd10;
	ld.global.nc.b32 	%r15, [%rd12];
	mul.lo.s32 	%r16, %r9, 250;
	cvt.rn.f32.u32 	%r17, %r16;
	div.rn.f32 	%r2, %r14, %r17;
	div.rn.f32 	%r18, %r15, %r17;
	setp.le.f32 	%p2, %r2, 0f3E4CCCCD;
	setp.le.f32 	%p3, %r18, 0f3E19999A;
	or.pred 	%p4, %p2, %p3;
	@%p4 bra 	$L__BB1_4;
	cvta.to.global.u64 	%rd13, %rd7;
	atom.global.add.u32 	%r4, [%rd13], 1;
	setp.ge.u32 	%p5, %r4, %r8;
	@%p5 bra 	$L__BB1_4;
	cvta.to.global.u64 	%rd14, %rd4;
	cvta.to.global.u64 	%rd15, %rd3;
	add.s64 	%rd17, %rd15, %rd10;
	ld.global.nc.b32 	%r19, [%rd17];
	cvta.to.global.u64 	%rd18, %rd5;
	add.s64 	%rd19, %rd18, %rd10;
	ld.global.nc.b32 	%r20, [%rd19];
	setp.gt.u32 	%p6, %r20, 2;
	cvt.rn.f32.u32 	%r21, %r20;
	min.f32 	%r22, %r21, 0f41200000;
	fma.rn.f32 	%r23, %r22, 0f3F000000, 0f3F800000;
	selp.f32 	%r24, %r23, 0f3F800000, %p6;
	sub.f32 	%r25, %r5, %r19;
	add.f32 	%r26, %r2, %r18;
	mul.f32 	%r27, %r26, 0f3F000000;
	mul.f32 	%r28, %r25, %r24;
	mul.f32 	%r29, %r27, %r28;
	mul.f32 	%r30, %r29, 0f41200000;
	mul.lo.s32 	%r31, %r1, 3;
	mul.wide.u32 	%rd20, %r31, 4;
	add.s64 	%rd21, %rd14, %rd20;
	ld.global.nc.b32 	%r32, [%rd21];
	add.s32 	%r33, %r31, 1;
	mul.wide.u32 	%rd22, %r33, 4;
	add.s64 	%rd23, %rd14, %rd22;
	ld.global.nc.b32 	%r34, [%rd23];
	add.s32 	%r35, %r31, 2;
	mul.wide.u32 	%rd24, %r35, 4;
	add.s64 	%rd25, %rd14, %rd24;
	ld.global.nc.b32 	%r36, [%rd25];
	selp.b32 	%r37, %r20, 0, %p6;
	cvta.to.global.u64 	%rd26, %rd6;
	mul.wide.u32 	%rd27, %r4, 92;
	add.s64 	%rd28, %rd26, %rd27;
	st.global.b32 	[%rd28], %r6;
	st.global.b32 	[%rd28+4], %r1;
	st.global.b32 	[%rd28+8], %r32;
	st.global.b32 	[%rd28+12], %r34;
	st.global.b32 	[%rd28+16], %r36;
	st.global.b32 	[%rd28+20], %r30;
	st.global.b32 	[%rd28+24], -1;
	st.global.b32 	[%rd28+28], -1;
	st.global.b32 	[%rd28+32], -1;
	st.global.b32 	[%rd28+36], -1;
	st.global.b32 	[%rd28+40], -1;
	st.global.b32 	[%rd28+44], -1;
	st.global.b32 	[%rd28+48], -1;
	st.global.b32 	[%rd28+52], -1;
	st.global.b32 	[%rd28+56], 0;
	st.global.b32 	[%rd28+60], 2;
	st.global.b32 	[%rd28+64], 0;
	st.global.b32 	[%rd28+68], -1;
	st.global.b32 	[%rd28+72], -1;
	st.global.b32 	[%rd28+76], %r19;
	st.global.b32 	[%rd28+80], 0;
	st.global.b32 	[%rd28+84], %r37;
	st.global.b32 	[%rd28+88], %r7;
$L__BB1_4:
	ret;

}
	// .globl	reset_population_rates
.visible .entry reset_population_rates(
	.param .u64 .ptr .align 1 reset_population_rates_param_0,
	.param .u64 .ptr .align 1 reset_population_rates_param_1,
	.param .u32 reset_population_rates_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<8>;

	ld.param.b64 	%rd1, [reset_population_rates_param_0];
	ld.param.b64 	%rd2, [reset_population_rates_param_1];
	ld.param.b32 	%r2, [reset_population_rates_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_2;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	st.global.b32 	[%rd6], 0;
	add.s64 	%rd7, %rd4, %rd5;
	st.global.b32 	[%rd7], 0;
$L__BB2_2:
	ret;

}
	// .globl	init_population_state
.visible .entry init_population_state(
	.param .u64 .ptr .align 1 init_population_state_param_0,
	.param .u64 .ptr .align 1 init_population_state_param_1,
	.param .u64 .ptr .align 1 init_population_state_param_2,
	.param .u64 .ptr .align 1 init_population_state_param_3,
	.param .u32 init_population_state_param_4,
	.param .u32 init_population_state_param_5
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<18>;

	ld.param.b64 	%rd1, [init_population_state_param_0];
	ld.param.b64 	%rd2, [init_population_state_param_1];
	ld.param.b64 	%rd3, [init_population_state_param_2];
	ld.param.b64 	%rd4, [init_population_state_param_3];
	ld.param.b32 	%r2, [init_population_state_param_4];
	ld.param.b32 	%r3, [init_population_state_param_5];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.ge.u32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB3_2;
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.to.global.u64 	%rd6, %rd2;
	cvta.to.global.u64 	%rd7, %rd3;
	mul.hi.u32 	%r7, %r1, 274877907;
	shr.u32 	%r8, %r7, 6;
	mul.lo.s32 	%r9, %r8, 1000;
	sub.s32 	%r10, %r1, %r9;
	cvt.u16.u32 	%rs1, %r10;
	mul.hi.u16 	%rs2, %rs1, 1049;
	shr.u16 	%rs3, %rs2, 2;
	cvt.u32.u16 	%r11, %rs3;
	mul.wide.u32 	%rd8, %r11, 24;
	mov.b64 	%rd9, BASE_PARAMS;
	add.s64 	%rd10, %rd9, %rd8;
	ld.const.b32 	%r12, [%rd10+4];
	ld.const.b32 	%r13, [%rd10+8];
	xor.b32 	%r14, %r1, 1013904226;
	shr.u32 	%r15, %r14, 16;
	xor.b32 	%r16, %r15, %r14;
	mul.lo.s32 	%r17, %r16, 73244475;
	shr.u32 	%r18, %r17, 16;
	and.b32 	%r19, %r17, 65535;
	xor.b32 	%r20, %r19, %r18;
	cvt.rn.f32.u32 	%r21, %r20;
	div.rn.f32 	%r22, %r21, 0f477FFF00;
	add.f32 	%r23, %r22, 0fBF000000;
	fma.rn.f32 	%r24, %r23, 0f3E4CCCCD, 0f3F800000;
	mul.f32 	%r25, %r24, %r13;
	xor.b32 	%r26, %r1, -1640531535;
	shr.u32 	%r27, %r26, 16;
	xor.b32 	%r28, %r27, %r26;
	mul.lo.s32 	%r29, %r28, 73244475;
	shr.u32 	%r30, %r29, 16;
	and.b32 	%r31, %r29, 65535;
	xor.b32 	%r32, %r31, %r30;
	cvt.rn.f32.u32 	%r33, %r32;
	div.rn.f32 	%r34, %r33, 0f477FFF00;
	add.f32 	%r35, %r34, 0fBF000000;
	fma.rn.f32 	%r36, %r35, 0f3E4CCCCD, 0f3F800000;
	mul.f32 	%r37, %r36, %r12;
	mul.wide.u32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd5, %rd11;
	st.global.b32 	[%rd12], %r25;
	mul.f32 	%r38, %r37, %r25;
	add.s64 	%rd13, %rd6, %rd11;
	st.global.b32 	[%rd13], %r38;
	add.s64 	%rd14, %rd7, %rd11;
	st.global.b32 	[%rd14], 0;
$L__BB3_2:
	shl.b32 	%r39, %r2, 2;
	setp.ge.u32 	%p2, %r1, %r39;
	@%p2 bra 	$L__BB3_4;
	cvta.to.global.u64 	%rd15, %rd4;
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	st.global.b32 	[%rd17], 0;
$L__BB3_4:
	ret;

}
