
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd38  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008b20  0800bec8  0800bec8  0001bec8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080149e8  080149e8  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  080149e8  080149e8  000249e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080149f0  080149f0  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080149f0  080149f0  000249f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080149f4  080149f4  000249f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080149f8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003774  200001fc  08014bf4  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003970  08014bf4  00033970  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023057  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004184  00000000  00000000  00053283  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a48  00000000  00000000  00057408  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018e8  00000000  00000000  00058e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ee2b  00000000  00000000  0005a738  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00016461  00000000  00000000  00089563  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00118ef9  00000000  00000000  0009f9c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001b88bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007810  00000000  00000000  001b89a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003401  00000000  00000000  001c01b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800beb0 	.word	0x0800beb0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	0800beb0 	.word	0x0800beb0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <readADC>:

ADC_HandleTypeDef hadc1;

uint32_t ADCValue = 0;

uint32_t readADC() {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	 * Reads the ADC1 value and adds the value to the double buffer
	 *
	 */
	static int bufferIndex = 0;

	HAL_ADC_Start(&hadc1);
 8000f4c:	480b      	ldr	r0, [pc, #44]	; (8000f7c <readADC+0x34>)
 8000f4e:	f002 fbb9 	bl	80036c4 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000f52:	2164      	movs	r1, #100	; 0x64
 8000f54:	4809      	ldr	r0, [pc, #36]	; (8000f7c <readADC+0x34>)
 8000f56:	f002 fca3 	bl	80038a0 <HAL_ADC_PollForConversion>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d105      	bne.n	8000f6c <readADC+0x24>
		ADCValue = HAL_ADC_GetValue(&hadc1);
 8000f60:	4806      	ldr	r0, [pc, #24]	; (8000f7c <readADC+0x34>)
 8000f62:	f002 fd6d 	bl	8003a40 <HAL_ADC_GetValue>
 8000f66:	4602      	mov	r2, r0
 8000f68:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <readADC+0x38>)
 8000f6a:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8000f6c:	4803      	ldr	r0, [pc, #12]	; (8000f7c <readADC+0x34>)
 8000f6e:	f002 fc63 	bl	8003838 <HAL_ADC_Stop>
	return ADCValue;
 8000f72:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <readADC+0x38>)
 8000f74:	681b      	ldr	r3, [r3, #0]
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000254 	.word	0x20000254
 8000f80:	20000218 	.word	0x20000218

08000f84 <ADC_Init>:
  * @param None
  * @retval None
  */

void ADC_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	; 0x28
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  __ADC_CLK_ENABLE();
 8000f8a:	4b3b      	ldr	r3, [pc, #236]	; (8001078 <ADC_Init+0xf4>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8e:	4a3a      	ldr	r2, [pc, #232]	; (8001078 <ADC_Init+0xf4>)
 8000f90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f96:	4b38      	ldr	r3, [pc, #224]	; (8001078 <ADC_Init+0xf4>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f9e:	603b      	str	r3, [r7, #0]
 8000fa0:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000fa2:	f107 031c 	add.w	r3, r7, #28
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
 8000fbc:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fbe:	4b2f      	ldr	r3, [pc, #188]	; (800107c <ADC_Init+0xf8>)
 8000fc0:	4a2f      	ldr	r2, [pc, #188]	; (8001080 <ADC_Init+0xfc>)
 8000fc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fc4:	4b2d      	ldr	r3, [pc, #180]	; (800107c <ADC_Init+0xf8>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fca:	4b2c      	ldr	r3, [pc, #176]	; (800107c <ADC_Init+0xf8>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fd0:	4b2a      	ldr	r3, [pc, #168]	; (800107c <ADC_Init+0xf8>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fd6:	4b29      	ldr	r3, [pc, #164]	; (800107c <ADC_Init+0xf8>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fdc:	4b27      	ldr	r3, [pc, #156]	; (800107c <ADC_Init+0xf8>)
 8000fde:	2204      	movs	r2, #4
 8000fe0:	615a      	str	r2, [r3, #20]
  //hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fe2:	4b26      	ldr	r3, [pc, #152]	; (800107c <ADC_Init+0xf8>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000fe8:	4b24      	ldr	r3, [pc, #144]	; (800107c <ADC_Init+0xf8>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fee:	4b23      	ldr	r3, [pc, #140]	; (800107c <ADC_Init+0xf8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; // Need to run start to trigger conversion?
 8000ff6:	4b21      	ldr	r3, [pc, #132]	; (800107c <ADC_Init+0xf8>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	; (800107c <ADC_Init+0xf8>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001002:	4b1e      	ldr	r3, [pc, #120]	; (800107c <ADC_Init+0xf8>)
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800100a:	4b1c      	ldr	r3, [pc, #112]	; (800107c <ADC_Init+0xf8>)
 800100c:	2200      	movs	r2, #0
 800100e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001010:	4b1a      	ldr	r3, [pc, #104]	; (800107c <ADC_Init+0xf8>)
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001018:	4818      	ldr	r0, [pc, #96]	; (800107c <ADC_Init+0xf8>)
 800101a:	f002 f9ff 	bl	800341c <HAL_ADC_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <ADC_Init+0xa4>
  {
    Error_Handler();
 8001024:	f000 ff24 	bl	8001e70 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4619      	mov	r1, r3
 8001032:	4812      	ldr	r0, [pc, #72]	; (800107c <ADC_Init+0xf8>)
 8001034:	f003 fc6c 	bl	8004910 <HAL_ADCEx_MultiModeConfigChannel>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <ADC_Init+0xbe>
  {
    Error_Handler();
 800103e:	f000 ff17 	bl	8001e70 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001042:	4b10      	ldr	r3, [pc, #64]	; (8001084 <ADC_Init+0x100>)
 8001044:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001046:	2306      	movs	r3, #6
 8001048:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800104e:	237f      	movs	r3, #127	; 0x7f
 8001050:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001052:	2304      	movs	r3, #4
 8001054:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	61bb      	str	r3, [r7, #24]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	4619      	mov	r1, r3
 800105e:	4807      	ldr	r0, [pc, #28]	; (800107c <ADC_Init+0xf8>)
 8001060:	f002 ff34 	bl	8003ecc <HAL_ADC_ConfigChannel>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <ADC_Init+0xea>
  {
    Error_Handler();
 800106a:	f000 ff01 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800106e:	bf00      	nop
 8001070:	3728      	adds	r7, #40	; 0x28
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000
 800107c:	20000254 	.word	0x20000254
 8001080:	50040000 	.word	0x50040000
 8001084:	14f00020 	.word	0x14f00020

08001088 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 8001088:	b5b0      	push	{r4, r5, r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001092:	6078      	str	r0, [r7, #4]
	static int digit3;
	static int digit4;


	//too large number
	if(value >= 1500)
 8001094:	a3bd      	add	r3, pc, #756	; (adr r3, 800138c <ValueDisplay+0x304>)
 8001096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800109e:	f7ff fd31 	bl	8000b04 <__aeabi_dcmpge>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d015      	beq.n	80010d4 <ValueDisplay+0x4c>
	{
		lcd[0] = (uint8_t) ('T');
 80010a8:	4baf      	ldr	r3, [pc, #700]	; (8001368 <ValueDisplay+0x2e0>)
 80010aa:	2254      	movs	r2, #84	; 0x54
 80010ac:	701a      	strb	r2, [r3, #0]
		lcd[1] = (uint8_t) ('O');
 80010ae:	4bae      	ldr	r3, [pc, #696]	; (8001368 <ValueDisplay+0x2e0>)
 80010b0:	224f      	movs	r2, #79	; 0x4f
 80010b2:	705a      	strb	r2, [r3, #1]
		lcd[2] = (uint8_t) ('O');
 80010b4:	4bac      	ldr	r3, [pc, #688]	; (8001368 <ValueDisplay+0x2e0>)
 80010b6:	224f      	movs	r2, #79	; 0x4f
 80010b8:	709a      	strb	r2, [r3, #2]
		lcd[3] = (uint8_t) ('B');
 80010ba:	4bab      	ldr	r3, [pc, #684]	; (8001368 <ValueDisplay+0x2e0>)
 80010bc:	2242      	movs	r2, #66	; 0x42
 80010be:	70da      	strb	r2, [r3, #3]
		lcd[4] = (uint8_t) ('I');
 80010c0:	4ba9      	ldr	r3, [pc, #676]	; (8001368 <ValueDisplay+0x2e0>)
 80010c2:	2249      	movs	r2, #73	; 0x49
 80010c4:	711a      	strb	r2, [r3, #4]
		lcd[5] = (uint8_t) ('G');
 80010c6:	4ba8      	ldr	r3, [pc, #672]	; (8001368 <ValueDisplay+0x2e0>)
 80010c8:	2247      	movs	r2, #71	; 0x47
 80010ca:	715a      	strb	r2, [r3, #5]
		BSP_LCD_GLASS_DisplayString(&lcd);
 80010cc:	48a6      	ldr	r0, [pc, #664]	; (8001368 <ValueDisplay+0x2e0>)
 80010ce:	f001 f995 	bl	80023fc <BSP_LCD_GLASS_DisplayString>
		return;
 80010d2:	e217      	b.n	8001504 <ValueDisplay+0x47c>
	}
	else
	{
		switch(menuChoice)
 80010d4:	4ba5      	ldr	r3, [pc, #660]	; (800136c <ValueDisplay+0x2e4>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	f000 80dc 	beq.w	8001296 <ValueDisplay+0x20e>
 80010de:	2b03      	cmp	r3, #3
 80010e0:	f000 8158 	beq.w	8001394 <ValueDisplay+0x30c>
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	f040 81b4 	bne.w	8001452 <ValueDisplay+0x3ca>
			{
			case 1:
				digit1 = value / 1000;
 80010ea:	f04f 0200 	mov.w	r2, #0
 80010ee:	4ba0      	ldr	r3, [pc, #640]	; (8001370 <ValueDisplay+0x2e8>)
 80010f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010f4:	f7ff fbaa 	bl	800084c <__aeabi_ddiv>
 80010f8:	4603      	mov	r3, r0
 80010fa:	460c      	mov	r4, r1
 80010fc:	4618      	mov	r0, r3
 80010fe:	4621      	mov	r1, r4
 8001100:	f7ff fd2a 	bl	8000b58 <__aeabi_d2iz>
 8001104:	4602      	mov	r2, r0
 8001106:	4b9b      	ldr	r3, [pc, #620]	; (8001374 <ValueDisplay+0x2ec>)
 8001108:	601a      	str	r2, [r3, #0]
				digit2 = (value - digit1 * 1000) / 100;
 800110a:	4b9a      	ldr	r3, [pc, #616]	; (8001374 <ValueDisplay+0x2ec>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001112:	fb02 f303 	mul.w	r3, r2, r3
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fa04 	bl	8000524 <__aeabi_i2d>
 800111c:	4603      	mov	r3, r0
 800111e:	460c      	mov	r4, r1
 8001120:	461a      	mov	r2, r3
 8001122:	4623      	mov	r3, r4
 8001124:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001128:	f7ff f8ae 	bl	8000288 <__aeabi_dsub>
 800112c:	4603      	mov	r3, r0
 800112e:	460c      	mov	r4, r1
 8001130:	4618      	mov	r0, r3
 8001132:	4621      	mov	r1, r4
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	4b8f      	ldr	r3, [pc, #572]	; (8001378 <ValueDisplay+0x2f0>)
 800113a:	f7ff fb87 	bl	800084c <__aeabi_ddiv>
 800113e:	4603      	mov	r3, r0
 8001140:	460c      	mov	r4, r1
 8001142:	4618      	mov	r0, r3
 8001144:	4621      	mov	r1, r4
 8001146:	f7ff fd07 	bl	8000b58 <__aeabi_d2iz>
 800114a:	4602      	mov	r2, r0
 800114c:	4b8b      	ldr	r3, [pc, #556]	; (800137c <ValueDisplay+0x2f4>)
 800114e:	601a      	str	r2, [r3, #0]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 8001150:	4b88      	ldr	r3, [pc, #544]	; (8001374 <ValueDisplay+0x2ec>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001158:	fb02 f303 	mul.w	r3, r2, r3
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff f9e1 	bl	8000524 <__aeabi_i2d>
 8001162:	4603      	mov	r3, r0
 8001164:	460c      	mov	r4, r1
 8001166:	461a      	mov	r2, r3
 8001168:	4623      	mov	r3, r4
 800116a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800116e:	f7ff f88b 	bl	8000288 <__aeabi_dsub>
 8001172:	4603      	mov	r3, r0
 8001174:	460c      	mov	r4, r1
 8001176:	4625      	mov	r5, r4
 8001178:	461c      	mov	r4, r3
 800117a:	4b80      	ldr	r3, [pc, #512]	; (800137c <ValueDisplay+0x2f4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2264      	movs	r2, #100	; 0x64
 8001180:	fb02 f303 	mul.w	r3, r2, r3
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff f9cd 	bl	8000524 <__aeabi_i2d>
 800118a:	4602      	mov	r2, r0
 800118c:	460b      	mov	r3, r1
 800118e:	4620      	mov	r0, r4
 8001190:	4629      	mov	r1, r5
 8001192:	f7ff f879 	bl	8000288 <__aeabi_dsub>
 8001196:	4603      	mov	r3, r0
 8001198:	460c      	mov	r4, r1
 800119a:	4618      	mov	r0, r3
 800119c:	4621      	mov	r1, r4
 800119e:	f04f 0200 	mov.w	r2, #0
 80011a2:	4b77      	ldr	r3, [pc, #476]	; (8001380 <ValueDisplay+0x2f8>)
 80011a4:	f7ff fb52 	bl	800084c <__aeabi_ddiv>
 80011a8:	4603      	mov	r3, r0
 80011aa:	460c      	mov	r4, r1
 80011ac:	4618      	mov	r0, r3
 80011ae:	4621      	mov	r1, r4
 80011b0:	f7ff fcd2 	bl	8000b58 <__aeabi_d2iz>
 80011b4:	4602      	mov	r2, r0
 80011b6:	4b73      	ldr	r3, [pc, #460]	; (8001384 <ValueDisplay+0x2fc>)
 80011b8:	601a      	str	r2, [r3, #0]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 80011ba:	4b6e      	ldr	r3, [pc, #440]	; (8001374 <ValueDisplay+0x2ec>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011c2:	fb02 f303 	mul.w	r3, r2, r3
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff f9ac 	bl	8000524 <__aeabi_i2d>
 80011cc:	4603      	mov	r3, r0
 80011ce:	460c      	mov	r4, r1
 80011d0:	461a      	mov	r2, r3
 80011d2:	4623      	mov	r3, r4
 80011d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011d8:	f7ff f856 	bl	8000288 <__aeabi_dsub>
 80011dc:	4603      	mov	r3, r0
 80011de:	460c      	mov	r4, r1
 80011e0:	4625      	mov	r5, r4
 80011e2:	461c      	mov	r4, r3
 80011e4:	4b65      	ldr	r3, [pc, #404]	; (800137c <ValueDisplay+0x2f4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2264      	movs	r2, #100	; 0x64
 80011ea:	fb02 f303 	mul.w	r3, r2, r3
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff f998 	bl	8000524 <__aeabi_i2d>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4620      	mov	r0, r4
 80011fa:	4629      	mov	r1, r5
 80011fc:	f7ff f844 	bl	8000288 <__aeabi_dsub>
 8001200:	4603      	mov	r3, r0
 8001202:	460c      	mov	r4, r1
 8001204:	4625      	mov	r5, r4
 8001206:	461c      	mov	r4, r3
 8001208:	4b5e      	ldr	r3, [pc, #376]	; (8001384 <ValueDisplay+0x2fc>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4613      	mov	r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	4413      	add	r3, r2
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff f985 	bl	8000524 <__aeabi_i2d>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4620      	mov	r0, r4
 8001220:	4629      	mov	r1, r5
 8001222:	f7ff f831 	bl	8000288 <__aeabi_dsub>
 8001226:	4603      	mov	r3, r0
 8001228:	460c      	mov	r4, r1
 800122a:	4618      	mov	r0, r3
 800122c:	4621      	mov	r1, r4
 800122e:	f7ff fc93 	bl	8000b58 <__aeabi_d2iz>
 8001232:	4602      	mov	r2, r0
 8001234:	4b54      	ldr	r3, [pc, #336]	; (8001388 <ValueDisplay+0x300>)
 8001236:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001238:	4b4e      	ldr	r3, [pc, #312]	; (8001374 <ValueDisplay+0x2ec>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	3330      	adds	r3, #48	; 0x30
 800123e:	4a4d      	ldr	r2, [pc, #308]	; (8001374 <ValueDisplay+0x2ec>)
 8001240:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 8001242:	4b4e      	ldr	r3, [pc, #312]	; (800137c <ValueDisplay+0x2f4>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	3330      	adds	r3, #48	; 0x30
 8001248:	4a4c      	ldr	r2, [pc, #304]	; (800137c <ValueDisplay+0x2f4>)
 800124a:	6013      	str	r3, [r2, #0]
				digit3 += 48;
 800124c:	4b4d      	ldr	r3, [pc, #308]	; (8001384 <ValueDisplay+0x2fc>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	3330      	adds	r3, #48	; 0x30
 8001252:	4a4c      	ldr	r2, [pc, #304]	; (8001384 <ValueDisplay+0x2fc>)
 8001254:	6013      	str	r3, [r2, #0]
				digit4 += 48;
 8001256:	4b4c      	ldr	r3, [pc, #304]	; (8001388 <ValueDisplay+0x300>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	3330      	adds	r3, #48	; 0x30
 800125c:	4a4a      	ldr	r2, [pc, #296]	; (8001388 <ValueDisplay+0x300>)
 800125e:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 8001260:	4b44      	ldr	r3, [pc, #272]	; (8001374 <ValueDisplay+0x2ec>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	b2da      	uxtb	r2, r3
 8001266:	4b40      	ldr	r3, [pc, #256]	; (8001368 <ValueDisplay+0x2e0>)
 8001268:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 800126a:	4b44      	ldr	r3, [pc, #272]	; (800137c <ValueDisplay+0x2f4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b3d      	ldr	r3, [pc, #244]	; (8001368 <ValueDisplay+0x2e0>)
 8001272:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) (digit3);
 8001274:	4b43      	ldr	r3, [pc, #268]	; (8001384 <ValueDisplay+0x2fc>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4b3b      	ldr	r3, [pc, #236]	; (8001368 <ValueDisplay+0x2e0>)
 800127c:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) (digit4);
 800127e:	4b42      	ldr	r3, [pc, #264]	; (8001388 <ValueDisplay+0x300>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	b2da      	uxtb	r2, r3
 8001284:	4b38      	ldr	r3, [pc, #224]	; (8001368 <ValueDisplay+0x2e0>)
 8001286:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 8001288:	4b37      	ldr	r3, [pc, #220]	; (8001368 <ValueDisplay+0x2e0>)
 800128a:	2248      	movs	r2, #72	; 0x48
 800128c:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) ('z');
 800128e:	4b36      	ldr	r3, [pc, #216]	; (8001368 <ValueDisplay+0x2e0>)
 8001290:	227a      	movs	r2, #122	; 0x7a
 8001292:	715a      	strb	r2, [r3, #5]
				break;
 8001294:	e133      	b.n	80014fe <ValueDisplay+0x476>

			case 2:
				value = value * 2.23694 * 0.0141683;
 8001296:	a330      	add	r3, pc, #192	; (adr r3, 8001358 <ValueDisplay+0x2d0>)
 8001298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012a0:	f7ff f9aa 	bl	80005f8 <__aeabi_dmul>
 80012a4:	4603      	mov	r3, r0
 80012a6:	460c      	mov	r4, r1
 80012a8:	4618      	mov	r0, r3
 80012aa:	4621      	mov	r1, r4
 80012ac:	a32c      	add	r3, pc, #176	; (adr r3, 8001360 <ValueDisplay+0x2d8>)
 80012ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b2:	f7ff f9a1 	bl	80005f8 <__aeabi_dmul>
 80012b6:	4603      	mov	r3, r0
 80012b8:	460c      	mov	r4, r1
 80012ba:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	4b2f      	ldr	r3, [pc, #188]	; (8001380 <ValueDisplay+0x2f8>)
 80012c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012c8:	f7ff fac0 	bl	800084c <__aeabi_ddiv>
 80012cc:	4603      	mov	r3, r0
 80012ce:	460c      	mov	r4, r1
 80012d0:	4618      	mov	r0, r3
 80012d2:	4621      	mov	r1, r4
 80012d4:	f7ff fc40 	bl	8000b58 <__aeabi_d2iz>
 80012d8:	4602      	mov	r2, r0
 80012da:	4b26      	ldr	r3, [pc, #152]	; (8001374 <ValueDisplay+0x2ec>)
 80012dc:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 80012de:	4b25      	ldr	r3, [pc, #148]	; (8001374 <ValueDisplay+0x2ec>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4613      	mov	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4413      	add	r3, r2
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff f91a 	bl	8000524 <__aeabi_i2d>
 80012f0:	4603      	mov	r3, r0
 80012f2:	460c      	mov	r4, r1
 80012f4:	461a      	mov	r2, r3
 80012f6:	4623      	mov	r3, r4
 80012f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012fc:	f7fe ffc4 	bl	8000288 <__aeabi_dsub>
 8001300:	4603      	mov	r3, r0
 8001302:	460c      	mov	r4, r1
 8001304:	4618      	mov	r0, r3
 8001306:	4621      	mov	r1, r4
 8001308:	f7ff fc26 	bl	8000b58 <__aeabi_d2iz>
 800130c:	4602      	mov	r2, r0
 800130e:	4b1b      	ldr	r3, [pc, #108]	; (800137c <ValueDisplay+0x2f4>)
 8001310:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001312:	4b18      	ldr	r3, [pc, #96]	; (8001374 <ValueDisplay+0x2ec>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	3330      	adds	r3, #48	; 0x30
 8001318:	4a16      	ldr	r2, [pc, #88]	; (8001374 <ValueDisplay+0x2ec>)
 800131a:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800131c:	4b17      	ldr	r3, [pc, #92]	; (800137c <ValueDisplay+0x2f4>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	3330      	adds	r3, #48	; 0x30
 8001322:	4a16      	ldr	r2, [pc, #88]	; (800137c <ValueDisplay+0x2f4>)
 8001324:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <ValueDisplay+0x2ec>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	b2da      	uxtb	r2, r3
 800132c:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <ValueDisplay+0x2e0>)
 800132e:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <ValueDisplay+0x2f4>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <ValueDisplay+0x2e0>)
 8001338:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <ValueDisplay+0x2e0>)
 800133c:	224d      	movs	r2, #77	; 0x4d
 800133e:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('P');
 8001340:	4b09      	ldr	r3, [pc, #36]	; (8001368 <ValueDisplay+0x2e0>)
 8001342:	2250      	movs	r2, #80	; 0x50
 8001344:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 8001346:	4b08      	ldr	r3, [pc, #32]	; (8001368 <ValueDisplay+0x2e0>)
 8001348:	2248      	movs	r2, #72	; 0x48
 800134a:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <ValueDisplay+0x2e0>)
 800134e:	2220      	movs	r2, #32
 8001350:	715a      	strb	r2, [r3, #5]
				break;
 8001352:	e0d4      	b.n	80014fe <ValueDisplay+0x476>
 8001354:	f3af 8000 	nop.w
 8001358:	cc78e9f7 	.word	0xcc78e9f7
 800135c:	4001e540 	.word	0x4001e540
 8001360:	091e8cb3 	.word	0x091e8cb3
 8001364:	3f8d0445 	.word	0x3f8d0445
 8001368:	2000021c 	.word	0x2000021c
 800136c:	20000000 	.word	0x20000000
 8001370:	408f4000 	.word	0x408f4000
 8001374:	20000224 	.word	0x20000224
 8001378:	40590000 	.word	0x40590000
 800137c:	20000228 	.word	0x20000228
 8001380:	40240000 	.word	0x40240000
 8001384:	2000022c 	.word	0x2000022c
 8001388:	20000230 	.word	0x20000230
 800138c:	00000000 	.word	0x00000000
 8001390:	40977000 	.word	0x40977000

			case 3:
				value = value * 3.6 * 0.0141683;
 8001394:	a364      	add	r3, pc, #400	; (adr r3, 8001528 <ValueDisplay+0x4a0>)
 8001396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800139e:	f7ff f92b 	bl	80005f8 <__aeabi_dmul>
 80013a2:	4603      	mov	r3, r0
 80013a4:	460c      	mov	r4, r1
 80013a6:	4618      	mov	r0, r3
 80013a8:	4621      	mov	r1, r4
 80013aa:	a359      	add	r3, pc, #356	; (adr r3, 8001510 <ValueDisplay+0x488>)
 80013ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b0:	f7ff f922 	bl	80005f8 <__aeabi_dmul>
 80013b4:	4603      	mov	r3, r0
 80013b6:	460c      	mov	r4, r1
 80013b8:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	4b55      	ldr	r3, [pc, #340]	; (8001518 <ValueDisplay+0x490>)
 80013c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013c6:	f7ff fa41 	bl	800084c <__aeabi_ddiv>
 80013ca:	4603      	mov	r3, r0
 80013cc:	460c      	mov	r4, r1
 80013ce:	4618      	mov	r0, r3
 80013d0:	4621      	mov	r1, r4
 80013d2:	f7ff fbc1 	bl	8000b58 <__aeabi_d2iz>
 80013d6:	4602      	mov	r2, r0
 80013d8:	4b50      	ldr	r3, [pc, #320]	; (800151c <ValueDisplay+0x494>)
 80013da:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 80013dc:	4b4f      	ldr	r3, [pc, #316]	; (800151c <ValueDisplay+0x494>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4613      	mov	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff f89b 	bl	8000524 <__aeabi_i2d>
 80013ee:	4603      	mov	r3, r0
 80013f0:	460c      	mov	r4, r1
 80013f2:	461a      	mov	r2, r3
 80013f4:	4623      	mov	r3, r4
 80013f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013fa:	f7fe ff45 	bl	8000288 <__aeabi_dsub>
 80013fe:	4603      	mov	r3, r0
 8001400:	460c      	mov	r4, r1
 8001402:	4618      	mov	r0, r3
 8001404:	4621      	mov	r1, r4
 8001406:	f7ff fba7 	bl	8000b58 <__aeabi_d2iz>
 800140a:	4602      	mov	r2, r0
 800140c:	4b44      	ldr	r3, [pc, #272]	; (8001520 <ValueDisplay+0x498>)
 800140e:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001410:	4b42      	ldr	r3, [pc, #264]	; (800151c <ValueDisplay+0x494>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	3330      	adds	r3, #48	; 0x30
 8001416:	4a41      	ldr	r2, [pc, #260]	; (800151c <ValueDisplay+0x494>)
 8001418:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800141a:	4b41      	ldr	r3, [pc, #260]	; (8001520 <ValueDisplay+0x498>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	3330      	adds	r3, #48	; 0x30
 8001420:	4a3f      	ldr	r2, [pc, #252]	; (8001520 <ValueDisplay+0x498>)
 8001422:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 8001424:	4b3d      	ldr	r3, [pc, #244]	; (800151c <ValueDisplay+0x494>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4b3e      	ldr	r3, [pc, #248]	; (8001524 <ValueDisplay+0x49c>)
 800142c:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 800142e:	4b3c      	ldr	r3, [pc, #240]	; (8001520 <ValueDisplay+0x498>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	b2da      	uxtb	r2, r3
 8001434:	4b3b      	ldr	r3, [pc, #236]	; (8001524 <ValueDisplay+0x49c>)
 8001436:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('K');
 8001438:	4b3a      	ldr	r3, [pc, #232]	; (8001524 <ValueDisplay+0x49c>)
 800143a:	224b      	movs	r2, #75	; 0x4b
 800143c:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('M');
 800143e:	4b39      	ldr	r3, [pc, #228]	; (8001524 <ValueDisplay+0x49c>)
 8001440:	224d      	movs	r2, #77	; 0x4d
 8001442:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 8001444:	4b37      	ldr	r3, [pc, #220]	; (8001524 <ValueDisplay+0x49c>)
 8001446:	2248      	movs	r2, #72	; 0x48
 8001448:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 800144a:	4b36      	ldr	r3, [pc, #216]	; (8001524 <ValueDisplay+0x49c>)
 800144c:	2220      	movs	r2, #32
 800144e:	715a      	strb	r2, [r3, #5]
				break;
 8001450:	e055      	b.n	80014fe <ValueDisplay+0x476>

			default:
				value = 0.0141683 * value;
 8001452:	a32f      	add	r3, pc, #188	; (adr r3, 8001510 <ValueDisplay+0x488>)
 8001454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001458:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800145c:	f7ff f8cc 	bl	80005f8 <__aeabi_dmul>
 8001460:	4603      	mov	r3, r0
 8001462:	460c      	mov	r4, r1
 8001464:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001468:	f04f 0200 	mov.w	r2, #0
 800146c:	4b2a      	ldr	r3, [pc, #168]	; (8001518 <ValueDisplay+0x490>)
 800146e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001472:	f7ff f9eb 	bl	800084c <__aeabi_ddiv>
 8001476:	4603      	mov	r3, r0
 8001478:	460c      	mov	r4, r1
 800147a:	4618      	mov	r0, r3
 800147c:	4621      	mov	r1, r4
 800147e:	f7ff fb6b 	bl	8000b58 <__aeabi_d2iz>
 8001482:	4602      	mov	r2, r0
 8001484:	4b25      	ldr	r3, [pc, #148]	; (800151c <ValueDisplay+0x494>)
 8001486:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001488:	4b24      	ldr	r3, [pc, #144]	; (800151c <ValueDisplay+0x494>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	4613      	mov	r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff f845 	bl	8000524 <__aeabi_i2d>
 800149a:	4603      	mov	r3, r0
 800149c:	460c      	mov	r4, r1
 800149e:	461a      	mov	r2, r3
 80014a0:	4623      	mov	r3, r4
 80014a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014a6:	f7fe feef 	bl	8000288 <__aeabi_dsub>
 80014aa:	4603      	mov	r3, r0
 80014ac:	460c      	mov	r4, r1
 80014ae:	4618      	mov	r0, r3
 80014b0:	4621      	mov	r1, r4
 80014b2:	f7ff fb51 	bl	8000b58 <__aeabi_d2iz>
 80014b6:	4602      	mov	r2, r0
 80014b8:	4b19      	ldr	r3, [pc, #100]	; (8001520 <ValueDisplay+0x498>)
 80014ba:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 80014bc:	4b17      	ldr	r3, [pc, #92]	; (800151c <ValueDisplay+0x494>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	3330      	adds	r3, #48	; 0x30
 80014c2:	4a16      	ldr	r2, [pc, #88]	; (800151c <ValueDisplay+0x494>)
 80014c4:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 80014c6:	4b16      	ldr	r3, [pc, #88]	; (8001520 <ValueDisplay+0x498>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	3330      	adds	r3, #48	; 0x30
 80014cc:	4a14      	ldr	r2, [pc, #80]	; (8001520 <ValueDisplay+0x498>)
 80014ce:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 80014d0:	4b12      	ldr	r3, [pc, #72]	; (800151c <ValueDisplay+0x494>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b13      	ldr	r3, [pc, #76]	; (8001524 <ValueDisplay+0x49c>)
 80014d8:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 80014da:	4b11      	ldr	r3, [pc, #68]	; (8001520 <ValueDisplay+0x498>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	4b10      	ldr	r3, [pc, #64]	; (8001524 <ValueDisplay+0x49c>)
 80014e2:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 80014e4:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <ValueDisplay+0x49c>)
 80014e6:	224d      	movs	r2, #77	; 0x4d
 80014e8:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('/');
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <ValueDisplay+0x49c>)
 80014ec:	222f      	movs	r2, #47	; 0x2f
 80014ee:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('S');
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <ValueDisplay+0x49c>)
 80014f2:	2253      	movs	r2, #83	; 0x53
 80014f4:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <ValueDisplay+0x49c>)
 80014f8:	2220      	movs	r2, #32
 80014fa:	715a      	strb	r2, [r3, #5]
				break;
 80014fc:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 80014fe:	4809      	ldr	r0, [pc, #36]	; (8001524 <ValueDisplay+0x49c>)
 8001500:	f000 ff7c 	bl	80023fc <BSP_LCD_GLASS_DisplayString>
	//return;
}
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bdb0      	pop	{r4, r5, r7, pc}
 800150a:	bf00      	nop
 800150c:	f3af 8000 	nop.w
 8001510:	091e8cb3 	.word	0x091e8cb3
 8001514:	3f8d0445 	.word	0x3f8d0445
 8001518:	40240000 	.word	0x40240000
 800151c:	20000224 	.word	0x20000224
 8001520:	20000228 	.word	0x20000228
 8001524:	2000021c 	.word	0x2000021c
 8001528:	cccccccd 	.word	0xcccccccd
 800152c:	400ccccc 	.word	0x400ccccc

08001530 <UserInterface>:

int UserInterface(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 8001534:	f000 ff02 	bl	800233c <BSP_JOY_GetState>
 8001538:	4603      	mov	r3, r0
 800153a:	3b01      	subs	r3, #1
 800153c:	2b04      	cmp	r3, #4
 800153e:	d826      	bhi.n	800158e <UserInterface+0x5e>
 8001540:	a201      	add	r2, pc, #4	; (adr r2, 8001548 <UserInterface+0x18>)
 8001542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001546:	bf00      	nop
 8001548:	0800157b 	.word	0x0800157b
 800154c:	08001585 	.word	0x08001585
 8001550:	0800156d 	.word	0x0800156d
 8001554:	08001563 	.word	0x08001563
 8001558:	0800155d 	.word	0x0800155d
	{
	case JOY_NONE:

		return -1;
 800155c:	f04f 33ff 	mov.w	r3, #4294967295
 8001560:	e015      	b.n	800158e <UserInterface+0x5e>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <UserInterface+0x64>)
 8001564:	2202      	movs	r2, #2
 8001566:	601a      	str	r2, [r3, #0]
		return 2;
 8001568:	2302      	movs	r3, #2
 800156a:	e010      	b.n	800158e <UserInterface+0x5e>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 800156c:	4b09      	ldr	r3, [pc, #36]	; (8001594 <UserInterface+0x64>)
 800156e:	f04f 32ff 	mov.w	r2, #4294967295
 8001572:	601a      	str	r2, [r3, #0]
		return -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	e009      	b.n	800158e <UserInterface+0x5e>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 800157a:	4b06      	ldr	r3, [pc, #24]	; (8001594 <UserInterface+0x64>)
 800157c:	2203      	movs	r2, #3
 800157e:	601a      	str	r2, [r3, #0]
		return 3;
 8001580:	2303      	movs	r3, #3
 8001582:	e004      	b.n	800158e <UserInterface+0x5e>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 8001584:	4b03      	ldr	r3, [pc, #12]	; (8001594 <UserInterface+0x64>)
 8001586:	2201      	movs	r2, #1
 8001588:	601a      	str	r2, [r3, #0]
		return 1;
 800158a:	2301      	movs	r3, #1
 800158c:	e7ff      	b.n	800158e <UserInterface+0x5e>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 800158e:	4618      	mov	r0, r3
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000000 	.word	0x20000000

08001598 <initFFT>:
uint32_t maxIndex; /* Index in Output array where max value is */

float nyquistFrequency= 0.5*SAMPLE_RATE;
float hertzPerBin = 500.0/((float)FFT_SIZE/2);

void initFFT() {
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	arm_cfft_radix4_init_f32(&S, FFT_SIZE, 0, 1);
 800159c:	2301      	movs	r3, #1
 800159e:	2200      	movs	r2, #0
 80015a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015a4:	4802      	ldr	r0, [pc, #8]	; (80015b0 <initFFT+0x18>)
 80015a6:	f007 fe3b 	bl	8009220 <arm_cfft_radix4_init_f32>
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200002bc 	.word	0x200002bc

080015b4 <createFFTBuffer>:


void createFFTBuffer(uint32_t *ADCBuffer) {
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	static uint16_t i;

	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 80015bc:	4b19      	ldr	r3, [pc, #100]	; (8001624 <createFFTBuffer+0x70>)
 80015be:	2200      	movs	r2, #0
 80015c0:	801a      	strh	r2, [r3, #0]
 80015c2:	e023      	b.n	800160c <createFFTBuffer+0x58>
		// set real to be the buffer value centred about 0
		Input[i] = ((float32_t)ADCBuffer[i])/4096.0; //  - 2048.0
 80015c4:	4b17      	ldr	r3, [pc, #92]	; (8001624 <createFFTBuffer+0x70>)
 80015c6:	881b      	ldrh	r3, [r3, #0]
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	ee07 3a90 	vmov	s15, r3
 80015d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015d8:	4b12      	ldr	r3, [pc, #72]	; (8001624 <createFFTBuffer+0x70>)
 80015da:	881b      	ldrh	r3, [r3, #0]
 80015dc:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001628 <createFFTBuffer+0x74>
 80015e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015e4:	4a11      	ldr	r2, [pc, #68]	; (800162c <createFFTBuffer+0x78>)
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	edc3 7a00 	vstr	s15, [r3]

		// set the imaginary part to 0
		Input[i+1] = 0;
 80015ee:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <createFFTBuffer+0x70>)
 80015f0:	881b      	ldrh	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	4a0d      	ldr	r2, [pc, #52]	; (800162c <createFFTBuffer+0x78>)
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 8001600:	4b08      	ldr	r3, [pc, #32]	; (8001624 <createFFTBuffer+0x70>)
 8001602:	881b      	ldrh	r3, [r3, #0]
 8001604:	3302      	adds	r3, #2
 8001606:	b29a      	uxth	r2, r3
 8001608:	4b06      	ldr	r3, [pc, #24]	; (8001624 <createFFTBuffer+0x70>)
 800160a:	801a      	strh	r2, [r3, #0]
 800160c:	4b05      	ldr	r3, [pc, #20]	; (8001624 <createFFTBuffer+0x70>)
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001614:	d3d6      	bcc.n	80015c4 <createFFTBuffer+0x10>
	}
	return;
 8001616:	bf00      	nop
}
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000234 	.word	0x20000234
 8001628:	45800000 	.word	0x45800000
 800162c:	200006d4 	.word	0x200006d4

08001630 <getMaxHertz>:

void getMaxHertz(float *hertz) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	// calculate the fft of the buffer
	/* Process the data through the CFFT/CIFFT module */
	arm_cfft_radix4_f32(&S, &Input);
 8001638:	4912      	ldr	r1, [pc, #72]	; (8001684 <getMaxHertz+0x54>)
 800163a:	4813      	ldr	r0, [pc, #76]	; (8001688 <getMaxHertz+0x58>)
 800163c:	f008 f9f8 	bl	8009a30 <arm_cfft_radix4_f32>
	/* Process the data through the Complex Magnitude Module for calculating the magnitude at each bin */
	arm_cmplx_mag_f32(&Input, &Output, FFT_SIZE);
 8001640:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001644:	4911      	ldr	r1, [pc, #68]	; (800168c <getMaxHertz+0x5c>)
 8001646:	480f      	ldr	r0, [pc, #60]	; (8001684 <getMaxHertz+0x54>)
 8001648:	f008 fa12 	bl	8009a70 <arm_cmplx_mag_f32>
	// Remove the DC offset
	Output[0] = 0;
 800164c:	4b0f      	ldr	r3, [pc, #60]	; (800168c <getMaxHertz+0x5c>)
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
	/* Calculates maxValue and returns corresponding value */
	arm_max_f32(&Output, FFT_SIZE / 2, &maxValue, &maxIndex);
 8001654:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <getMaxHertz+0x60>)
 8001656:	4a0f      	ldr	r2, [pc, #60]	; (8001694 <getMaxHertz+0x64>)
 8001658:	2180      	movs	r1, #128	; 0x80
 800165a:	480c      	ldr	r0, [pc, #48]	; (800168c <getMaxHertz+0x5c>)
 800165c:	f007 fd78 	bl	8009150 <arm_max_f32>
	// find the max frequency
	*hertz = hertzPerBin * (float32_t)maxIndex;
 8001660:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <getMaxHertz+0x60>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	ee07 3a90 	vmov	s15, r3
 8001668:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800166c:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <getMaxHertz+0x68>)
 800166e:	edd3 7a00 	vldr	s15, [r3]
 8001672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	edc3 7a00 	vstr	s15, [r3]
	return;
 800167c:	bf00      	nop
}
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	200006d4 	.word	0x200006d4
 8001688:	200002bc 	.word	0x200002bc
 800168c:	200002d0 	.word	0x200002d0
 8001690:	200006d0 	.word	0x200006d0
 8001694:	200002b8 	.word	0x200002b8
 8001698:	20000004 	.word	0x20000004

0800169c <transmitOutputBuffer>:

void transmitOutputBuffer() {
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
	TransmitBuffer(&Output, FFT_SIZE, 'o');
 80016a0:	226f      	movs	r2, #111	; 0x6f
 80016a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016a6:	4802      	ldr	r0, [pc, #8]	; (80016b0 <transmitOutputBuffer+0x14>)
 80016a8:	f000 f8d2 	bl	8001850 <TransmitBuffer>
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200002d0 	.word	0x200002d0

080016b4 <transmitInputBuffer>:

void transmitInputBuffer() {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	TransmitBuffer(&Input,NUM_OF_FFT_SAMPLES,'i');
 80016b8:	2269      	movs	r2, #105	; 0x69
 80016ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016be:	4802      	ldr	r0, [pc, #8]	; (80016c8 <transmitInputBuffer+0x14>)
 80016c0:	f000 f8c6 	bl	8001850 <TransmitBuffer>
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	200006d4 	.word	0x200006d4

080016cc <addToDoubleBuffer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void addToDoubleBuffer(uint32_t value) {
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	static int bufferIndex = 0;
	// setup a double buffer so that values do not get overwritten and are continuous
	// could also do a double length buffer and detect which half we're in
	if (!activeBuffer) {
 80016d4:	4b1f      	ldr	r3, [pc, #124]	; (8001754 <addToDoubleBuffer+0x88>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	f083 0301 	eor.w	r3, r3, #1
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d006      	beq.n	80016f0 <addToDoubleBuffer+0x24>
		ADCBuffer0[bufferIndex] = value;
 80016e2:	4b1d      	ldr	r3, [pc, #116]	; (8001758 <addToDoubleBuffer+0x8c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	491d      	ldr	r1, [pc, #116]	; (800175c <addToDoubleBuffer+0x90>)
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80016ee:	e005      	b.n	80016fc <addToDoubleBuffer+0x30>
	} else {
		ADCBuffer1[bufferIndex] = value;
 80016f0:	4b19      	ldr	r3, [pc, #100]	; (8001758 <addToDoubleBuffer+0x8c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	491a      	ldr	r1, [pc, #104]	; (8001760 <addToDoubleBuffer+0x94>)
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	bufferIndex++;
 80016fc:	4b16      	ldr	r3, [pc, #88]	; (8001758 <addToDoubleBuffer+0x8c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	3301      	adds	r3, #1
 8001702:	4a15      	ldr	r2, [pc, #84]	; (8001758 <addToDoubleBuffer+0x8c>)
 8001704:	6013      	str	r3, [r2, #0]
	if (bufferIndex > NUM_OF_FFT_SAMPLES) {
 8001706:	4b14      	ldr	r3, [pc, #80]	; (8001758 <addToDoubleBuffer+0x8c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800170e:	dd1b      	ble.n	8001748 <addToDoubleBuffer+0x7c>
		// reset the index to write from the start and change to the next buffer

		bufferIndex = 0;
 8001710:	4b11      	ldr	r3, [pc, #68]	; (8001758 <addToDoubleBuffer+0x8c>)
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
		if (!bufferReading) {
 8001716:	4b13      	ldr	r3, [pc, #76]	; (8001764 <addToDoubleBuffer+0x98>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	f083 0301 	eor.w	r3, r3, #1
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b00      	cmp	r3, #0
 8001722:	d011      	beq.n	8001748 <addToDoubleBuffer+0x7c>
			// currently not reading from buffer so rewrite other buffer
			bufferReady = 1;
 8001724:	4b10      	ldr	r3, [pc, #64]	; (8001768 <addToDoubleBuffer+0x9c>)
 8001726:	2201      	movs	r2, #1
 8001728:	701a      	strb	r2, [r3, #0]
			activeBuffer = !activeBuffer;
 800172a:	4b0a      	ldr	r3, [pc, #40]	; (8001754 <addToDoubleBuffer+0x88>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2b00      	cmp	r3, #0
 8001730:	bf14      	ite	ne
 8001732:	2301      	movne	r3, #1
 8001734:	2300      	moveq	r3, #0
 8001736:	b2db      	uxtb	r3, r3
 8001738:	f083 0301 	eor.w	r3, r3, #1
 800173c:	b2db      	uxtb	r3, r3
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	b2da      	uxtb	r2, r3
 8001744:	4b03      	ldr	r3, [pc, #12]	; (8001754 <addToDoubleBuffer+0x88>)
 8001746:	701a      	strb	r2, [r3, #0]
		}

	}
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	2000023c 	.word	0x2000023c
 8001758:	20000240 	.word	0x20000240
 800175c:	20002e14 	.word	0x20002e14
 8001760:	20000f78 	.word	0x20000f78
 8001764:	2000023e 	.word	0x2000023e
 8001768:	2000023d 	.word	0x2000023d

0800176c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8001770:	2104      	movs	r1, #4
 8001772:	480a      	ldr	r0, [pc, #40]	; (800179c <TIM4_IRQHandler+0x30>)
 8001774:	f003 fc62 	bl	800503c <HAL_GPIO_TogglePin>

	// read adc value
	g_ADCValue = readADC();
 8001778:	f7ff fbe6 	bl	8000f48 <readADC>
 800177c:	4602      	mov	r2, r0
 800177e:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <TIM4_IRQHandler+0x34>)
 8001780:	601a      	str	r2, [r3, #0]

	// add value to double buffer
	addToDoubleBuffer(g_ADCValue);
 8001782:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <TIM4_IRQHandler+0x34>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff ffa0 	bl	80016cc <addToDoubleBuffer>

	// clear the flag for resetting the timer
	__HAL_TIM_CLEAR_FLAG(&Timer4Handle, TIM_FLAG_UPDATE);
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <TIM4_IRQHandler+0x38>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f06f 0201 	mvn.w	r2, #1
 8001794:	611a      	str	r2, [r3, #16]
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	48000400 	.word	0x48000400
 80017a0:	20000238 	.word	0x20000238
 80017a4:	20001894 	.word	0x20001894

080017a8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80017ae:	f001 fb63 	bl	8002e78 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80017b2:	f000 f8c5 	bl	8001940 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80017b6:	f000 fa11 	bl	8001bdc <MX_GPIO_Init>
	//MX_I2C1_Init();
	//MX_I2C2_Init();
	MX_LCD_Init();
 80017ba:	f000 f96f 	bl	8001a9c <MX_LCD_Init>
	//MX_QUADSPI_Init();
	//MX_SAI1_Init();
	//MX_SPI2_Init();
	MX_USART2_UART_Init();
 80017be:	f000 f9dd 	bl	8001b7c <MX_USART2_UART_Init>
	//MX_USB_HOST_Init();
	ADC_Init();
 80017c2:	f7ff fbdf 	bl	8000f84 <ADC_Init>
	MX_TIM4_Init();
 80017c6:	f000 f9a1 	bl	8001b0c <MX_TIM4_Init>

	/* USER CODE BEGIN 2 */

	BSP_LCD_GLASS_Init();
 80017ca:	f000 fddd 	bl	8002388 <BSP_LCD_GLASS_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	float hertz = 0;
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	603b      	str	r3, [r7, #0]

	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	initFFT();
 80017d4:	f7ff fee0 	bl	8001598 <initFFT>

	long start_tick, duration;

	while (1) {
		/* USER CODE END WHILE */
		start_tick = HAL_GetTick();
 80017d8:	f001 fbba 	bl	8002f50 <HAL_GetTick>
 80017dc:	4603      	mov	r3, r0
 80017de:	607b      	str	r3, [r7, #4]

		//createData(&Input);


		if (bufferReady) {
 80017e0:	4b16      	ldr	r3, [pc, #88]	; (800183c <main+0x94>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d01b      	beq.n	8001820 <main+0x78>
			//hertz = getPeakFrequency();
			// set the buffer ready flag to false
			bufferReady = 0;
 80017e8:	4b14      	ldr	r3, [pc, #80]	; (800183c <main+0x94>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	701a      	strb	r2, [r3, #0]


			// create float buffer from adc buffer
			// this will then be passed into the fft
			bufferReading = 1;
 80017ee:	4b14      	ldr	r3, [pc, #80]	; (8001840 <main+0x98>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
			if (activeBuffer) {
 80017f4:	4b13      	ldr	r3, [pc, #76]	; (8001844 <main+0x9c>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <main+0x5c>
				createFFTBuffer(&ADCBuffer0);
 80017fc:	4812      	ldr	r0, [pc, #72]	; (8001848 <main+0xa0>)
 80017fe:	f7ff fed9 	bl	80015b4 <createFFTBuffer>
 8001802:	e002      	b.n	800180a <main+0x62>
			} else {
				createFFTBuffer(&ADCBuffer1);
 8001804:	4811      	ldr	r0, [pc, #68]	; (800184c <main+0xa4>)
 8001806:	f7ff fed5 	bl	80015b4 <createFFTBuffer>
			}
			bufferReading = 0;
 800180a:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <main+0x98>)
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]


			// transmit the input buffer over UART
			// must be done before it is passed through the fft
			if (TRANSMIT_BUFFER_UART) {
				transmitInputBuffer();
 8001810:	f7ff ff50 	bl	80016b4 <transmitInputBuffer>
			}

			// calculate the fft of the buffer

			/* Process the data through the CFFT/CIFFT module */
			getMaxHertz(&hertz);
 8001814:	463b      	mov	r3, r7
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff ff0a 	bl	8001630 <getMaxHertz>

			if (TRANSMIT_BUFFER_UART) {
				transmitOutputBuffer();
 800181c:	f7ff ff3e 	bl	800169c <transmitOutputBuffer>
			}
		}

		UserInterface();
 8001820:	f7ff fe86 	bl	8001530 <UserInterface>

		//duration = HAL_GetTick() - start_tick;
		ValueDisplay(hertz, 1);
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fe8e 	bl	8000548 <__aeabi_f2d>
 800182c:	4603      	mov	r3, r0
 800182e:	460c      	mov	r4, r1
 8001830:	2001      	movs	r0, #1
 8001832:	ec44 3b10 	vmov	d0, r3, r4
 8001836:	f7ff fc27 	bl	8001088 <ValueDisplay>
		start_tick = HAL_GetTick();
 800183a:	e7cd      	b.n	80017d8 <main+0x30>
 800183c:	2000023d 	.word	0x2000023d
 8001840:	2000023e 	.word	0x2000023e
 8001844:	2000023c 	.word	0x2000023c
 8001848:	20002e14 	.word	0x20002e14
 800184c:	20000f78 	.word	0x20000f78

08001850 <TransmitBuffer>:
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
	HAL_UART_Transmit(&huart2, snum, sizeof(snum), HAL_MAX_DELAY); //HAL_MAX_DELAY
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
}

void TransmitBuffer(float32_t *buffer, int length, char type) {
 8001850:	b590      	push	{r4, r7, lr}
 8001852:	b089      	sub	sp, #36	; 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	4613      	mov	r3, r2
 800185c:	71fb      	strb	r3, [r7, #7]
	static int write = 0;
	int increment = 1;
 800185e:	2301      	movs	r3, #1
 8001860:	61fb      	str	r3, [r7, #28]
	int i = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	61bb      	str	r3, [r7, #24]

	char *pos = snum;
 8001866:	4b2f      	ldr	r3, [pc, #188]	; (8001924 <TransmitBuffer+0xd4>)
 8001868:	617b      	str	r3, [r7, #20]

	memset(snum, 0, sizeof(snum));
 800186a:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800186e:	2100      	movs	r1, #0
 8001870:	482c      	ldr	r0, [pc, #176]	; (8001924 <TransmitBuffer+0xd4>)
 8001872:	f008 fa92 	bl	8009d9a <memset>

	pos += sprintf(pos, "%c\n\r", type);
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	461a      	mov	r2, r3
 800187a:	492b      	ldr	r1, [pc, #172]	; (8001928 <TransmitBuffer+0xd8>)
 800187c:	6978      	ldr	r0, [r7, #20]
 800187e:	f008 ffa9 	bl	800a7d4 <siprintf>
 8001882:	4603      	mov	r3, r0
 8001884:	461a      	mov	r2, r3
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	4413      	add	r3, r2
 800188a:	617b      	str	r3, [r7, #20]

	if (type =='i') {
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	2b69      	cmp	r3, #105	; 0x69
 8001890:	d101      	bne.n	8001896 <TransmitBuffer+0x46>
		increment = 2;
 8001892:	2302      	movs	r3, #2
 8001894:	61fb      	str	r3, [r7, #28]
	}

	for(i=0;i<length;i+=increment) {
 8001896:	2300      	movs	r3, #0
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	e018      	b.n	80018ce <TransmitBuffer+0x7e>
			// convert 123 to string [buf]
		pos += sprintf(pos, "%f,",buffer[i]);
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	4413      	add	r3, r2
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe4e 	bl	8000548 <__aeabi_f2d>
 80018ac:	4603      	mov	r3, r0
 80018ae:	460c      	mov	r4, r1
 80018b0:	461a      	mov	r2, r3
 80018b2:	4623      	mov	r3, r4
 80018b4:	491d      	ldr	r1, [pc, #116]	; (800192c <TransmitBuffer+0xdc>)
 80018b6:	6978      	ldr	r0, [r7, #20]
 80018b8:	f008 ff8c 	bl	800a7d4 <siprintf>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	4413      	add	r3, r2
 80018c4:	617b      	str	r3, [r7, #20]
	for(i=0;i<length;i+=increment) {
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	4413      	add	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	dbe2      	blt.n	800189c <TransmitBuffer+0x4c>
	}
	write = 0;
 80018d6:	4b16      	ldr	r3, [pc, #88]	; (8001930 <TransmitBuffer+0xe0>)
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
	pos += sprintf(pos, "\n");
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	4915      	ldr	r1, [pc, #84]	; (8001934 <TransmitBuffer+0xe4>)
 80018e0:	461a      	mov	r2, r3
 80018e2:	460b      	mov	r3, r1
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	8013      	strh	r3, [r2, #0]
 80018e8:	2301      	movs	r3, #1
 80018ea:	461a      	mov	r2, r3
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	4413      	add	r3, r2
 80018f0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 80018f2:	2201      	movs	r2, #1
 80018f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018f8:	480f      	ldr	r0, [pc, #60]	; (8001938 <TransmitBuffer+0xe8>)
 80018fa:	f003 fb87 	bl	800500c <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart2, snum, sizeof(snum), HAL_MAX_DELAY); //HAL_MAX_DELAY
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001902:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001906:	4907      	ldr	r1, [pc, #28]	; (8001924 <TransmitBuffer+0xd4>)
 8001908:	480c      	ldr	r0, [pc, #48]	; (800193c <TransmitBuffer+0xec>)
 800190a:	f006 faed 	bl	8007ee8 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 800190e:	2200      	movs	r2, #0
 8001910:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001914:	4808      	ldr	r0, [pc, #32]	; (8001938 <TransmitBuffer+0xe8>)
 8001916:	f003 fb79 	bl	800500c <HAL_GPIO_WritePin>
}
 800191a:	bf00      	nop
 800191c:	3724      	adds	r7, #36	; 0x24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd90      	pop	{r4, r7, pc}
 8001922:	bf00      	nop
 8001924:	20001910 	.word	0x20001910
 8001928:	0800bec8 	.word	0x0800bec8
 800192c:	0800bed8 	.word	0x0800bed8
 8001930:	20000244 	.word	0x20000244
 8001934:	0800bed4 	.word	0x0800bed4
 8001938:	48001000 	.word	0x48001000
 800193c:	20002d94 	.word	0x20002d94

08001940 <SystemClock_Config>:
}
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b0b8      	sub	sp, #224	; 0xe0
 8001944:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001946:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800194a:	2244      	movs	r2, #68	; 0x44
 800194c:	2100      	movs	r1, #0
 800194e:	4618      	mov	r0, r3
 8001950:	f008 fa23 	bl	8009d9a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001954:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001964:	463b      	mov	r3, r7
 8001966:	2288      	movs	r2, #136	; 0x88
 8001968:	2100      	movs	r1, #0
 800196a:	4618      	mov	r0, r3
 800196c:	f008 fa15 	bl	8009d9a <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001970:	f004 fe94 	bl	800669c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001974:	4b46      	ldr	r3, [pc, #280]	; (8001a90 <SystemClock_Config+0x150>)
 8001976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800197a:	4a45      	ldr	r2, [pc, #276]	; (8001a90 <SystemClock_Config+0x150>)
 800197c:	f023 0318 	bic.w	r3, r3, #24
 8001980:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 8001984:	231c      	movs	r3, #28
 8001986:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			| RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800198a:	2301      	movs	r3, #1
 800198c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001990:	2301      	movs	r3, #1
 8001992:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001996:	2301      	movs	r3, #1
 8001998:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800199c:	2300      	movs	r3, #0
 800199e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80019a2:	2360      	movs	r3, #96	; 0x60
 80019a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a8:	2302      	movs	r3, #2
 80019aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80019ae:	2301      	movs	r3, #1
 80019b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 80019b4:	2301      	movs	r3, #1
 80019b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 20;
 80019ba:	2314      	movs	r3, #20
 80019bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80019c0:	2307      	movs	r3, #7
 80019c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019c6:	2302      	movs	r3, #2
 80019c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80019cc:	2302      	movs	r3, #2
 80019ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80019d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80019d6:	4618      	mov	r0, r3
 80019d8:	f004 fed4 	bl	8006784 <HAL_RCC_OscConfig>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <SystemClock_Config+0xa6>
		Error_Handler();
 80019e2:	f000 fa45 	bl	8001e70 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80019e6:	230f      	movs	r3, #15
 80019e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ec:	2303      	movs	r3, #3
 80019ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80019f2:	2380      	movs	r3, #128	; 0x80
 80019f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019f8:	2300      	movs	r3, #0
 80019fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019fe:	2300      	movs	r3, #0
 8001a00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001a04:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001a08:	2101      	movs	r1, #1
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f005 fa6a 	bl	8006ee4 <HAL_RCC_ClockConfig>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <SystemClock_Config+0xda>
		Error_Handler();
 8001a16:	f000 fa2b 	bl	8001e70 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC
 8001a1a:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <SystemClock_Config+0x154>)
 8001a1c:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_I2C1
			| RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	63fb      	str	r3, [r7, #60]	; 0x3c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001a22:	2300      	movs	r3, #0
 8001a24:	653b      	str	r3, [r7, #80]	; 0x50
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001a26:	2300      	movs	r3, #0
 8001a28:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	667b      	str	r3, [r7, #100]	; 0x64
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a2e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001a32:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001a3c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001a40:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001a42:	2301      	movs	r3, #1
 8001a44:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a46:	2301      	movs	r3, #1
 8001a48:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001a4a:	2318      	movs	r3, #24
 8001a4c:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a4e:	2307      	movs	r3, #7
 8001a50:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a52:	2302      	movs	r3, #2
 8001a54:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a56:	2302      	movs	r3, #2
 8001a58:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK
 8001a5a:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <SystemClock_Config+0x158>)
 8001a5c:	61fb      	str	r3, [r7, #28]
			| RCC_PLLSAI1_48M2CLK | RCC_PLLSAI1_ADC1CLK;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001a5e:	463b      	mov	r3, r7
 8001a60:	4618      	mov	r0, r3
 8001a62:	f005 fc43 	bl	80072ec <HAL_RCCEx_PeriphCLKConfig>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <SystemClock_Config+0x130>
		Error_Handler();
 8001a6c:	f000 fa00 	bl	8001e70 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a70:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a74:	f004 fe30 	bl	80066d8 <HAL_PWREx_ControlVoltageScaling>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <SystemClock_Config+0x142>
			!= HAL_OK) {
		Error_Handler();
 8001a7e:	f000 f9f7 	bl	8001e70 <Error_Handler>
	}
	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8001a82:	f005 ff19 	bl	80078b8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001a86:	bf00      	nop
 8001a88:	37e0      	adds	r7, #224	; 0xe0
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000
 8001a94:	000268c2 	.word	0x000268c2
 8001a98:	01110000 	.word	0x01110000

08001a9c <MX_LCD_Init>:
/**
 * @brief LCD Initialization Function
 * @param None
 * @retval None
 */
static void MX_LCD_Init(void) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
	/* USER CODE END LCD_Init 0 */

	/* USER CODE BEGIN LCD_Init 1 */

	/* USER CODE END LCD_Init 1 */
	hlcd.Instance = LCD;
 8001aa0:	4b18      	ldr	r3, [pc, #96]	; (8001b04 <MX_LCD_Init+0x68>)
 8001aa2:	4a19      	ldr	r2, [pc, #100]	; (8001b08 <MX_LCD_Init+0x6c>)
 8001aa4:	601a      	str	r2, [r3, #0]
	hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8001aa6:	4b17      	ldr	r3, [pc, #92]	; (8001b04 <MX_LCD_Init+0x68>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	605a      	str	r2, [r3, #4]
	hlcd.Init.Divider = LCD_DIVIDER_16;
 8001aac:	4b15      	ldr	r3, [pc, #84]	; (8001b04 <MX_LCD_Init+0x68>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
	hlcd.Init.Duty = LCD_DUTY_1_4;
 8001ab2:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <MX_LCD_Init+0x68>)
 8001ab4:	220c      	movs	r2, #12
 8001ab6:	60da      	str	r2, [r3, #12]
	hlcd.Init.Bias = LCD_BIAS_1_4;
 8001ab8:	4b12      	ldr	r3, [pc, #72]	; (8001b04 <MX_LCD_Init+0x68>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
	hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001abe:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <MX_LCD_Init+0x68>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	615a      	str	r2, [r3, #20]
	hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <MX_LCD_Init+0x68>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	619a      	str	r2, [r3, #24]
	hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <MX_LCD_Init+0x68>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	61da      	str	r2, [r3, #28]
	hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	; (8001b04 <MX_LCD_Init+0x68>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	621a      	str	r2, [r3, #32]
	hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8001ad6:	4b0b      	ldr	r3, [pc, #44]	; (8001b04 <MX_LCD_Init+0x68>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	631a      	str	r2, [r3, #48]	; 0x30
	hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001adc:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <MX_LCD_Init+0x68>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	629a      	str	r2, [r3, #40]	; 0x28
	hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001ae2:	4b08      	ldr	r3, [pc, #32]	; (8001b04 <MX_LCD_Init+0x68>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	62da      	str	r2, [r3, #44]	; 0x2c
	hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8001ae8:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <MX_LCD_Init+0x68>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_LCD_Init(&hlcd) != HAL_OK) {
 8001aee:	4805      	ldr	r0, [pc, #20]	; (8001b04 <MX_LCD_Init+0x68>)
 8001af0:	f004 fc08 	bl	8006304 <HAL_LCD_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_LCD_Init+0x62>
		Error_Handler();
 8001afa:	f000 f9b9 	bl	8001e70 <Error_Handler>
	}
	/* USER CODE BEGIN LCD_Init 2 */

	/* USER CODE END LCD_Init 2 */

}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	200018d4 	.word	0x200018d4
 8001b08:	40002400 	.word	0x40002400

08001b0c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
	Timer4Handle.Instance = TIM4;
 8001b12:	4b17      	ldr	r3, [pc, #92]	; (8001b70 <MX_TIM4_Init+0x64>)
 8001b14:	4a17      	ldr	r2, [pc, #92]	; (8001b74 <MX_TIM4_Init+0x68>)
 8001b16:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b18:	4b15      	ldr	r3, [pc, #84]	; (8001b70 <MX_TIM4_Init+0x64>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 8001b1e:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <MX_TIM4_Init+0x64>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Prescaler = 1; // should be 1 for normal operation
 8001b24:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <MX_TIM4_Init+0x64>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	605a      	str	r2, [r3, #4]
	Timer4Handle.Init.Period = 4000 / 0.8018; // 4Mhz/SAMPLING_RATE = 4000000/1000
 8001b2a:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <MX_TIM4_Init+0x64>)
 8001b2c:	f241 327c 	movw	r2, #4988	; 0x137c
 8001b30:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM4_CLK_ENABLE();
 8001b32:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <MX_TIM4_Init+0x6c>)
 8001b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b36:	4a10      	ldr	r2, [pc, #64]	; (8001b78 <MX_TIM4_Init+0x6c>)
 8001b38:	f043 0304 	orr.w	r3, r3, #4
 8001b3c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	; (8001b78 <MX_TIM4_Init+0x6c>)
 8001b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b42:	f003 0304 	and.w	r3, r3, #4
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
	HAL_TIM_Base_Init(&Timer4Handle);
 8001b4a:	4809      	ldr	r0, [pc, #36]	; (8001b70 <MX_TIM4_Init+0x64>)
 8001b4c:	f006 f88e 	bl	8007c6c <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&Timer4Handle);
 8001b50:	4807      	ldr	r0, [pc, #28]	; (8001b70 <MX_TIM4_Init+0x64>)
 8001b52:	f006 f8b7 	bl	8007cc4 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001b56:	2200      	movs	r2, #0
 8001b58:	2107      	movs	r1, #7
 8001b5a:	201e      	movs	r0, #30
 8001b5c:	f003 f85f 	bl	8004c1e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001b60:	201e      	movs	r0, #30
 8001b62:	f003 f878 	bl	8004c56 <HAL_NVIC_EnableIRQ>

}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20001894 	.word	0x20001894
 8001b74:	40000800 	.word	0x40000800
 8001b78:	40021000 	.word	0x40021000

08001b7c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001b80:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001b82:	4a15      	ldr	r2, [pc, #84]	; (8001bd8 <MX_USART2_UART_Init+0x5c>)
 8001b84:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001b86:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001b88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b8c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b8e:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001b94:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ba6:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bac:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001bbe:	4805      	ldr	r0, [pc, #20]	; (8001bd4 <MX_USART2_UART_Init+0x58>)
 8001bc0:	f006 f944 	bl	8007e4c <HAL_UART_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8001bca:	f000 f951 	bl	8001e70 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */
	//__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
	/* USER CODE END USART2_Init 2 */

}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20002d94 	.word	0x20002d94
 8001bd8:	40004400 	.word	0x40004400

08001bdc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08c      	sub	sp, #48	; 0x30
 8001be0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001be2:	f107 031c 	add.w	r3, r7, #28
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
 8001bf0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001bf2:	4b99      	ldr	r3, [pc, #612]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf6:	4a98      	ldr	r2, [pc, #608]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001bf8:	f043 0310 	orr.w	r3, r3, #16
 8001bfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bfe:	4b96      	ldr	r3, [pc, #600]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c02:	f003 0310 	and.w	r3, r3, #16
 8001c06:	61bb      	str	r3, [r7, #24]
 8001c08:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c0a:	4b93      	ldr	r3, [pc, #588]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	4a92      	ldr	r2, [pc, #584]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c10:	f043 0304 	orr.w	r3, r3, #4
 8001c14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c16:	4b90      	ldr	r3, [pc, #576]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c1a:	f003 0304 	and.w	r3, r3, #4
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001c22:	4b8d      	ldr	r3, [pc, #564]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c26:	4a8c      	ldr	r2, [pc, #560]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c2e:	4b8a      	ldr	r3, [pc, #552]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	4b87      	ldr	r3, [pc, #540]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3e:	4a86      	ldr	r2, [pc, #536]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c46:	4b84      	ldr	r3, [pc, #528]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c52:	4b81      	ldr	r3, [pc, #516]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	4a80      	ldr	r2, [pc, #512]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c58:	f043 0302 	orr.w	r3, r3, #2
 8001c5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c5e:	4b7e      	ldr	r3, [pc, #504]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	60bb      	str	r3, [r7, #8]
 8001c68:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001c6a:	4b7b      	ldr	r3, [pc, #492]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6e:	4a7a      	ldr	r2, [pc, #488]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c70:	f043 0308 	orr.w	r3, r3, #8
 8001c74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c76:	4b78      	ldr	r3, [pc, #480]	; (8001e58 <MX_GPIO_Init+0x27c>)
 8001c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	607b      	str	r3, [r7, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin | LD_G_Pin | XL_CS_Pin,
 8001c82:	2200      	movs	r2, #0
 8001c84:	f240 1109 	movw	r1, #265	; 0x109
 8001c88:	4874      	ldr	r0, [pc, #464]	; (8001e5c <MX_GPIO_Init+0x280>)
 8001c8a:	f003 f9bf 	bl	800500c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | LD_R_Pin | M3V3_REG_ON_Pin,
 8001c8e:	2200      	movs	r2, #0
 8001c90:	210d      	movs	r1, #13
 8001c92:	4873      	ldr	r0, [pc, #460]	; (8001e60 <MX_GPIO_Init+0x284>)
 8001c94:	f003 f9ba 	bl	800500c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c9e:	4871      	ldr	r0, [pc, #452]	; (8001e64 <MX_GPIO_Init+0x288>)
 8001ca0:	f003 f9b4 	bl	800500c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001caa:	486e      	ldr	r0, [pc, #440]	; (8001e64 <MX_GPIO_Init+0x288>)
 8001cac:	f003 f9ae 	bl	800500c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	2180      	movs	r1, #128	; 0x80
 8001cb4:	486c      	ldr	r0, [pc, #432]	; (8001e68 <MX_GPIO_Init+0x28c>)
 8001cb6:	f003 f9a9 	bl	800500c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : AUDIO_RST_Pin */
	GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001cba:	2308      	movs	r3, #8
 8001cbc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001cca:	f107 031c 	add.w	r3, r7, #28
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4862      	ldr	r0, [pc, #392]	; (8001e5c <MX_GPIO_Init+0x280>)
 8001cd2:	f002 ffdb 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin | OTG_FS_OverCurrent_Pin;
 8001cd6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001cda:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cdc:	4b63      	ldr	r3, [pc, #396]	; (8001e6c <MX_GPIO_Init+0x290>)
 8001cde:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ce4:	f107 031c 	add.w	r3, r7, #28
 8001ce8:	4619      	mov	r1, r3
 8001cea:	485e      	ldr	r0, [pc, #376]	; (8001e64 <MX_GPIO_Init+0x288>)
 8001cec:	f002 ffce 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | MAG_INT_Pin | MAG_DRDY_Pin;
 8001cf0:	2307      	movs	r3, #7
 8001cf2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cfc:	f107 031c 	add.w	r3, r7, #28
 8001d00:	4619      	mov	r1, r3
 8001d02:	4858      	ldr	r0, [pc, #352]	; (8001e64 <MX_GPIO_Init+0x288>)
 8001d04:	f002 ffc2 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
	GPIO_InitStruct.Pin = JOY_LEFT_Pin | JOY_RIGHT_Pin | JOY_UP_Pin
 8001d08:	232e      	movs	r3, #46	; 0x2e
 8001d0a:	61fb      	str	r3, [r7, #28]
			| JOY_DOWN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d10:	2302      	movs	r3, #2
 8001d12:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d14:	f107 031c 	add.w	r3, r7, #28
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d1e:	f002 ffb5 	bl	8004c8c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d22:	2301      	movs	r3, #1
 8001d24:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d26:	2303      	movs	r3, #3
 8001d28:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4619      	mov	r1, r3
 8001d38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d3c:	f002 ffa6 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pin : MFX_WAKEUP_Pin */
	GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001d40:	2310      	movs	r3, #16
 8001d42:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d44:	4b49      	ldr	r3, [pc, #292]	; (8001e6c <MX_GPIO_Init+0x290>)
 8001d46:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	4619      	mov	r1, r3
 8001d52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d56:	f002 ff99 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | M3V3_REG_ON_Pin;
 8001d5a:	2309      	movs	r3, #9
 8001d5c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d66:	2300      	movs	r3, #0
 8001d68:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6a:	f107 031c 	add.w	r3, r7, #28
 8001d6e:	4619      	mov	r1, r3
 8001d70:	483b      	ldr	r0, [pc, #236]	; (8001e60 <MX_GPIO_Init+0x284>)
 8001d72:	f002 ff8b 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD_R_Pin */
	GPIO_InitStruct.Pin = LD_R_Pin;
 8001d76:	2304      	movs	r3, #4
 8001d78:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d82:	2303      	movs	r3, #3
 8001d84:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001d86:	f107 031c 	add.w	r3, r7, #28
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4834      	ldr	r0, [pc, #208]	; (8001e60 <MX_GPIO_Init+0x284>)
 8001d8e:	f002 ff7d 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD_G_Pin */
	GPIO_InitStruct.Pin = LD_G_Pin;
 8001d92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d96:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001da4:	f107 031c 	add.w	r3, r7, #28
 8001da8:	4619      	mov	r1, r3
 8001daa:	482c      	ldr	r0, [pc, #176]	; (8001e5c <MX_GPIO_Init+0x280>)
 8001dac:	f002 ff6e 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin | OTG_FS_VBUS_Pin;
 8001db0:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001db4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db6:	2301      	movs	r3, #1
 8001db8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc2:	f107 031c 	add.w	r3, r7, #28
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4826      	ldr	r0, [pc, #152]	; (8001e64 <MX_GPIO_Init+0x288>)
 8001dca:	f002 ff5f 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
	GPIO_InitStruct.Pin = EXT_RST_Pin | GYRO_INT1_Pin;
 8001dce:	2305      	movs	r3, #5
 8001dd0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001dd2:	4b26      	ldr	r3, [pc, #152]	; (8001e6c <MX_GPIO_Init+0x290>)
 8001dd4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dda:	f107 031c 	add.w	r3, r7, #28
 8001dde:	4619      	mov	r1, r3
 8001de0:	4821      	ldr	r0, [pc, #132]	; (8001e68 <MX_GPIO_Init+0x28c>)
 8001de2:	f002 ff53 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pin : GYRO_CS_Pin */
	GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001de6:	2380      	movs	r3, #128	; 0x80
 8001de8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dea:	2301      	movs	r3, #1
 8001dec:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df2:	2303      	movs	r3, #3
 8001df4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001df6:	f107 031c 	add.w	r3, r7, #28
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	481a      	ldr	r0, [pc, #104]	; (8001e68 <MX_GPIO_Init+0x28c>)
 8001dfe:	f002 ff45 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pin : GYRO_INT2_Pin */
	GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001e02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e06:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e08:	4b18      	ldr	r3, [pc, #96]	; (8001e6c <MX_GPIO_Init+0x290>)
 8001e0a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001e10:	f107 031c 	add.w	r3, r7, #28
 8001e14:	4619      	mov	r1, r3
 8001e16:	4812      	ldr	r0, [pc, #72]	; (8001e60 <MX_GPIO_Init+0x284>)
 8001e18:	f002 ff38 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pin : XL_CS_Pin */
	GPIO_InitStruct.Pin = XL_CS_Pin;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e20:	2301      	movs	r3, #1
 8001e22:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001e2c:	f107 031c 	add.w	r3, r7, #28
 8001e30:	4619      	mov	r1, r3
 8001e32:	480a      	ldr	r0, [pc, #40]	; (8001e5c <MX_GPIO_Init+0x280>)
 8001e34:	f002 ff2a 	bl	8004c8c <HAL_GPIO_Init>

	/*Configure GPIO pin : XL_INT_Pin */
	GPIO_InitStruct.Pin = XL_INT_Pin;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e3c:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <MX_GPIO_Init+0x290>)
 8001e3e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4804      	ldr	r0, [pc, #16]	; (8001e5c <MX_GPIO_Init+0x280>)
 8001e4c:	f002 ff1e 	bl	8004c8c <HAL_GPIO_Init>

}
 8001e50:	bf00      	nop
 8001e52:	3730      	adds	r7, #48	; 0x30
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	48001000 	.word	0x48001000
 8001e60:	48000400 	.word	0x48000400
 8001e64:	48000800 	.word	0x48000800
 8001e68:	48000c00 	.word	0x48000c00
 8001e6c:	10120000 	.word	0x10120000

08001e70 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e86:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <HAL_MspInit+0x44>)
 8001e88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e8a:	4a0e      	ldr	r2, [pc, #56]	; (8001ec4 <HAL_MspInit+0x44>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	6613      	str	r3, [r2, #96]	; 0x60
 8001e92:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <HAL_MspInit+0x44>)
 8001e94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9e:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_MspInit+0x44>)
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea2:	4a08      	ldr	r2, [pc, #32]	; (8001ec4 <HAL_MspInit+0x44>)
 8001ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	6593      	str	r3, [r2, #88]	; 0x58
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <HAL_MspInit+0x44>)
 8001eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	40021000 	.word	0x40021000

08001ec8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	; 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a25      	ldr	r2, [pc, #148]	; (8001f7c <HAL_ADC_MspInit+0xb4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d144      	bne.n	8001f74 <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001eea:	4b25      	ldr	r3, [pc, #148]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eee:	4a24      	ldr	r2, [pc, #144]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001ef0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ef4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ef6:	4b22      	ldr	r3, [pc, #136]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f02:	4b1f      	ldr	r3, [pc, #124]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f06:	4a1e      	ldr	r2, [pc, #120]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001f08:	f043 0301 	orr.w	r3, r3, #1
 8001f0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f0e:	4b1c      	ldr	r3, [pc, #112]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1a:	4b19      	ldr	r3, [pc, #100]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	4a18      	ldr	r2, [pc, #96]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f26:	4b16      	ldr	r3, [pc, #88]	; (8001f80 <HAL_ADC_MspInit+0xb8>)
 8001f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f32:	2301      	movs	r3, #1
 8001f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f36:	230b      	movs	r3, #11
 8001f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3e:	f107 0314 	add.w	r3, r7, #20
 8001f42:	4619      	mov	r1, r3
 8001f44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f48:	f002 fea0 	bl	8004c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f50:	230b      	movs	r3, #11
 8001f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4809      	ldr	r0, [pc, #36]	; (8001f84 <HAL_ADC_MspInit+0xbc>)
 8001f60:	f002 fe94 	bl	8004c8c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001f64:	2200      	movs	r2, #0
 8001f66:	2100      	movs	r1, #0
 8001f68:	2012      	movs	r0, #18
 8001f6a:	f002 fe58 	bl	8004c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001f6e:	2012      	movs	r0, #18
 8001f70:	f002 fe71 	bl	8004c56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f74:	bf00      	nop
 8001f76:	3728      	adds	r7, #40	; 0x28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	50040000 	.word	0x50040000
 8001f80:	40021000 	.word	0x40021000
 8001f84:	48000400 	.word	0x48000400

08001f88 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08c      	sub	sp, #48	; 0x30
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 031c 	add.w	r3, r7, #28
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
 8001f9e:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a44      	ldr	r2, [pc, #272]	; (80020b8 <HAL_LCD_MspInit+0x130>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	f040 8081 	bne.w	80020ae <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001fac:	4b43      	ldr	r3, [pc, #268]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb0:	4a42      	ldr	r2, [pc, #264]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fb6:	6593      	str	r3, [r2, #88]	; 0x58
 8001fb8:	4b40      	ldr	r3, [pc, #256]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fc0:	61bb      	str	r3, [r7, #24]
 8001fc2:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fc4:	4b3d      	ldr	r3, [pc, #244]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc8:	4a3c      	ldr	r2, [pc, #240]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fca:	f043 0304 	orr.w	r3, r3, #4
 8001fce:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fd0:	4b3a      	ldr	r3, [pc, #232]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fdc:	4b37      	ldr	r3, [pc, #220]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe0:	4a36      	ldr	r2, [pc, #216]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fe2:	f043 0301 	orr.w	r3, r3, #1
 8001fe6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fe8:	4b34      	ldr	r3, [pc, #208]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff4:	4b31      	ldr	r3, [pc, #196]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff8:	4a30      	ldr	r2, [pc, #192]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8001ffa:	f043 0302 	orr.w	r3, r3, #2
 8001ffe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002000:	4b2e      	ldr	r3, [pc, #184]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8002002:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800200c:	4b2b      	ldr	r3, [pc, #172]	; (80020bc <HAL_LCD_MspInit+0x134>)
 800200e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002010:	4a2a      	ldr	r2, [pc, #168]	; (80020bc <HAL_LCD_MspInit+0x134>)
 8002012:	f043 0308 	orr.w	r3, r3, #8
 8002016:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002018:	4b28      	ldr	r3, [pc, #160]	; (80020bc <HAL_LCD_MspInit+0x134>)
 800201a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201c:	f003 0308 	and.w	r3, r3, #8
 8002020:	60bb      	str	r3, [r7, #8]
 8002022:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8002024:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002028:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202a:	2302      	movs	r3, #2
 800202c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002036:	230b      	movs	r3, #11
 8002038:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800203a:	f107 031c 	add.w	r3, r7, #28
 800203e:	4619      	mov	r1, r3
 8002040:	481f      	ldr	r0, [pc, #124]	; (80020c0 <HAL_LCD_MspInit+0x138>)
 8002042:	f002 fe23 	bl	8004c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8002046:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800204a:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204c:	2302      	movs	r3, #2
 800204e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002054:	2300      	movs	r3, #0
 8002056:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002058:	230b      	movs	r3, #11
 800205a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205c:	f107 031c 	add.w	r3, r7, #28
 8002060:	4619      	mov	r1, r3
 8002062:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002066:	f002 fe11 	bl	8004c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 800206a:	f24f 2330 	movw	r3, #62000	; 0xf230
 800206e:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002070:	2302      	movs	r3, #2
 8002072:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002078:	2300      	movs	r3, #0
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800207c:	230b      	movs	r3, #11
 800207e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002080:	f107 031c 	add.w	r3, r7, #28
 8002084:	4619      	mov	r1, r3
 8002086:	480f      	ldr	r0, [pc, #60]	; (80020c4 <HAL_LCD_MspInit+0x13c>)
 8002088:	f002 fe00 	bl	8004c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 800208c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002090:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002092:	2302      	movs	r3, #2
 8002094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209a:	2300      	movs	r3, #0
 800209c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800209e:	230b      	movs	r3, #11
 80020a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a2:	f107 031c 	add.w	r3, r7, #28
 80020a6:	4619      	mov	r1, r3
 80020a8:	4807      	ldr	r0, [pc, #28]	; (80020c8 <HAL_LCD_MspInit+0x140>)
 80020aa:	f002 fdef 	bl	8004c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80020ae:	bf00      	nop
 80020b0:	3730      	adds	r7, #48	; 0x30
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40002400 	.word	0x40002400
 80020bc:	40021000 	.word	0x40021000
 80020c0:	48000800 	.word	0x48000800
 80020c4:	48000400 	.word	0x48000400
 80020c8:	48000c00 	.word	0x48000c00

080020cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a0d      	ldr	r2, [pc, #52]	; (8002110 <HAL_TIM_Base_MspInit+0x44>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d113      	bne.n	8002106 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020de:	4b0d      	ldr	r3, [pc, #52]	; (8002114 <HAL_TIM_Base_MspInit+0x48>)
 80020e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e2:	4a0c      	ldr	r2, [pc, #48]	; (8002114 <HAL_TIM_Base_MspInit+0x48>)
 80020e4:	f043 0304 	orr.w	r3, r3, #4
 80020e8:	6593      	str	r3, [r2, #88]	; 0x58
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <HAL_TIM_Base_MspInit+0x48>)
 80020ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80020f6:	2200      	movs	r2, #0
 80020f8:	2100      	movs	r1, #0
 80020fa:	201e      	movs	r0, #30
 80020fc:	f002 fd8f 	bl	8004c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002100:	201e      	movs	r0, #30
 8002102:	f002 fda8 	bl	8004c56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002106:	bf00      	nop
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40000800 	.word	0x40000800
 8002114:	40021000 	.word	0x40021000

08002118 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	; 0x28
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a17      	ldr	r2, [pc, #92]	; (8002194 <HAL_UART_MspInit+0x7c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d127      	bne.n	800218a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800213a:	4b17      	ldr	r3, [pc, #92]	; (8002198 <HAL_UART_MspInit+0x80>)
 800213c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213e:	4a16      	ldr	r2, [pc, #88]	; (8002198 <HAL_UART_MspInit+0x80>)
 8002140:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002144:	6593      	str	r3, [r2, #88]	; 0x58
 8002146:	4b14      	ldr	r3, [pc, #80]	; (8002198 <HAL_UART_MspInit+0x80>)
 8002148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002152:	4b11      	ldr	r3, [pc, #68]	; (8002198 <HAL_UART_MspInit+0x80>)
 8002154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002156:	4a10      	ldr	r2, [pc, #64]	; (8002198 <HAL_UART_MspInit+0x80>)
 8002158:	f043 0308 	orr.w	r3, r3, #8
 800215c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800215e:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <HAL_UART_MspInit+0x80>)
 8002160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800216a:	2360      	movs	r3, #96	; 0x60
 800216c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002172:	2301      	movs	r3, #1
 8002174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002176:	2303      	movs	r3, #3
 8002178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800217a:	2307      	movs	r3, #7
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4619      	mov	r1, r3
 8002184:	4805      	ldr	r0, [pc, #20]	; (800219c <HAL_UART_MspInit+0x84>)
 8002186:	f002 fd81 	bl	8004c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800218a:	bf00      	nop
 800218c:	3728      	adds	r7, #40	; 0x28
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40004400 	.word	0x40004400
 8002198:	40021000 	.word	0x40021000
 800219c:	48000c00 	.word	0x48000c00

080021a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021b2:	e7fe      	b.n	80021b2 <HardFault_Handler+0x4>

080021b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021b8:	e7fe      	b.n	80021b8 <MemManage_Handler+0x4>

080021ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021be:	e7fe      	b.n	80021be <BusFault_Handler+0x4>

080021c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021c4:	e7fe      	b.n	80021c4 <UsageFault_Handler+0x4>

080021c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021c6:	b480      	push	{r7}
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021e2:	b480      	push	{r7}
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021f4:	f000 fe9a 	bl	8002f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021f8:	bf00      	nop
 80021fa:	bd80      	pop	{r7, pc}

080021fc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002200:	4802      	ldr	r0, [pc, #8]	; (800220c <ADC1_2_IRQHandler+0x10>)
 8002202:	f001 fc2b 	bl	8003a5c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000254 	.word	0x20000254

08002210 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002214:	4802      	ldr	r0, [pc, #8]	; (8002220 <OTG_FS_IRQHandler+0x10>)
 8002216:	f002 ff2a 	bl	800506e <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200036a8 	.word	0x200036a8

08002224 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <_sbrk+0x50>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d102      	bne.n	800223a <_sbrk+0x16>
		heap_end = &end;
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <_sbrk+0x50>)
 8002236:	4a10      	ldr	r2, [pc, #64]	; (8002278 <_sbrk+0x54>)
 8002238:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <_sbrk+0x50>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <_sbrk+0x50>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4413      	add	r3, r2
 8002248:	466a      	mov	r2, sp
 800224a:	4293      	cmp	r3, r2
 800224c:	d907      	bls.n	800225e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800224e:	f007 fd67 	bl	8009d20 <__errno>
 8002252:	4602      	mov	r2, r0
 8002254:	230c      	movs	r3, #12
 8002256:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002258:	f04f 33ff 	mov.w	r3, #4294967295
 800225c:	e006      	b.n	800226c <_sbrk+0x48>
	}

	heap_end += incr;
 800225e:	4b05      	ldr	r3, [pc, #20]	; (8002274 <_sbrk+0x50>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4413      	add	r3, r2
 8002266:	4a03      	ldr	r2, [pc, #12]	; (8002274 <_sbrk+0x50>)
 8002268:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800226a:	68fb      	ldr	r3, [r7, #12]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20000248 	.word	0x20000248
 8002278:	20003970 	.word	0x20003970

0800227c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002280:	4b17      	ldr	r3, [pc, #92]	; (80022e0 <SystemInit+0x64>)
 8002282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002286:	4a16      	ldr	r2, [pc, #88]	; (80022e0 <SystemInit+0x64>)
 8002288:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800228c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002290:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <SystemInit+0x68>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a13      	ldr	r2, [pc, #76]	; (80022e4 <SystemInit+0x68>)
 8002296:	f043 0301 	orr.w	r3, r3, #1
 800229a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800229c:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <SystemInit+0x68>)
 800229e:	2200      	movs	r2, #0
 80022a0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <SystemInit+0x68>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a0f      	ldr	r2, [pc, #60]	; (80022e4 <SystemInit+0x68>)
 80022a8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80022ac:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80022b0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80022b2:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <SystemInit+0x68>)
 80022b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80022b8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022ba:	4b0a      	ldr	r3, [pc, #40]	; (80022e4 <SystemInit+0x68>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a09      	ldr	r2, [pc, #36]	; (80022e4 <SystemInit+0x68>)
 80022c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022c4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80022c6:	4b07      	ldr	r3, [pc, #28]	; (80022e4 <SystemInit+0x68>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022cc:	4b04      	ldr	r3, [pc, #16]	; (80022e0 <SystemInit+0x64>)
 80022ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022d2:	609a      	str	r2, [r3, #8]
#endif
}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	e000ed00 	.word	0xe000ed00
 80022e4:	40021000 	.word	0x40021000

080022e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80022e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002320 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80022ec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80022ee:	e003      	b.n	80022f8 <LoopCopyDataInit>

080022f0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80022f0:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80022f2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80022f4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80022f6:	3104      	adds	r1, #4

080022f8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80022f8:	480b      	ldr	r0, [pc, #44]	; (8002328 <LoopForever+0xa>)
	ldr	r3, =_edata
 80022fa:	4b0c      	ldr	r3, [pc, #48]	; (800232c <LoopForever+0xe>)
	adds	r2, r0, r1
 80022fc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80022fe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002300:	d3f6      	bcc.n	80022f0 <CopyDataInit>
	ldr	r2, =_sbss
 8002302:	4a0b      	ldr	r2, [pc, #44]	; (8002330 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002304:	e002      	b.n	800230c <LoopFillZerobss>

08002306 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002306:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002308:	f842 3b04 	str.w	r3, [r2], #4

0800230c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800230c:	4b09      	ldr	r3, [pc, #36]	; (8002334 <LoopForever+0x16>)
	cmp	r2, r3
 800230e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002310:	d3f9      	bcc.n	8002306 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002312:	f7ff ffb3 	bl	800227c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002316:	f007 fd09 	bl	8009d2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800231a:	f7ff fa45 	bl	80017a8 <main>

0800231e <LoopForever>:

LoopForever:
    b LoopForever
 800231e:	e7fe      	b.n	800231e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002320:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002324:	080149f8 	.word	0x080149f8
	ldr	r0, =_sdata
 8002328:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800232c:	200001fc 	.word	0x200001fc
	ldr	r2, =_sbss
 8002330:	200001fc 	.word	0x200001fc
	ldr	r3, = _ebss
 8002334:	20003970 	.word	0x20003970

08002338 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002338:	e7fe      	b.n	8002338 <ADC3_IRQHandler>
	...

0800233c <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002342:	2300      	movs	r3, #0
 8002344:	71fb      	strb	r3, [r7, #7]
 8002346:	e012      	b.n	800236e <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	4a0d      	ldr	r2, [pc, #52]	; (8002380 <BSP_JOY_GetState+0x44>)
 800234c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	4a0c      	ldr	r2, [pc, #48]	; (8002384 <BSP_JOY_GetState+0x48>)
 8002354:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002358:	4619      	mov	r1, r3
 800235a:	f002 fe3f 	bl	8004fdc <HAL_GPIO_ReadPin>
 800235e:	4603      	mov	r3, r0
 8002360:	2b01      	cmp	r3, #1
 8002362:	d101      	bne.n	8002368 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	e006      	b.n	8002376 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	3301      	adds	r3, #1
 800236c:	71fb      	strb	r3, [r7, #7]
 800236e:	79fb      	ldrb	r3, [r7, #7]
 8002370:	2b04      	cmp	r3, #4
 8002372:	d9e9      	bls.n	8002348 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8002374:	2305      	movs	r3, #5
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	2000000c 	.word	0x2000000c
 8002384:	0800bf2c 	.word	0x0800bf2c

08002388 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800238c:	4b19      	ldr	r3, [pc, #100]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 800238e:	4a1a      	ldr	r2, [pc, #104]	; (80023f8 <BSP_LCD_GLASS_Init+0x70>)
 8002390:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8002392:	4b18      	ldr	r3, [pc, #96]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 8002394:	2200      	movs	r2, #0
 8002396:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002398:	4b16      	ldr	r3, [pc, #88]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 800239a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800239e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80023a0:	4b14      	ldr	r3, [pc, #80]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023a2:	220c      	movs	r2, #12
 80023a4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80023a6:	4b13      	ldr	r3, [pc, #76]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023a8:	2240      	movs	r2, #64	; 0x40
 80023aa:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80023ac:	4b11      	ldr	r3, [pc, #68]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80023b2:	4b10      	ldr	r3, [pc, #64]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023b4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80023b8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80023ba:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80023c0:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023c2:	2240      	movs	r2, #64	; 0x40
 80023c4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80023c6:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80023cc:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023d8:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80023da:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023dc:	2200      	movs	r2, #0
 80023de:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80023e0:	4804      	ldr	r0, [pc, #16]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023e2:	f000 f839 	bl	8002458 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80023e6:	4803      	ldr	r0, [pc, #12]	; (80023f4 <BSP_LCD_GLASS_Init+0x6c>)
 80023e8:	f003 ff8c 	bl	8006304 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80023ec:	f000 f82a 	bl	8002444 <BSP_LCD_GLASS_Clear>
}
 80023f0:	bf00      	nop
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20003668 	.word	0x20003668
 80023f8:	40002400 	.word	0x40002400

080023fc <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002404:	2300      	movs	r3, #0
 8002406:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002408:	e00b      	b.n	8002422 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	2200      	movs	r2, #0
 800240e:	2100      	movs	r1, #0
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f9b1 	bl	8002778 <WriteChar>

    /* Point on the next character */
    ptr++;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3301      	adds	r3, #1
 800241a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800241c:	7bfb      	ldrb	r3, [r7, #15]
 800241e:	3301      	adds	r3, #1
 8002420:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d002      	beq.n	8002430 <BSP_LCD_GLASS_DisplayString+0x34>
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	2b05      	cmp	r3, #5
 800242e:	d9ec      	bls.n	800240a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8002430:	4803      	ldr	r0, [pc, #12]	; (8002440 <BSP_LCD_GLASS_DisplayString+0x44>)
 8002432:	f004 f8d8 	bl	80065e6 <HAL_LCD_UpdateDisplayRequest>
}
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20003668 	.word	0x20003668

08002444 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002448:	4802      	ldr	r0, [pc, #8]	; (8002454 <BSP_LCD_GLASS_Clear+0x10>)
 800244a:	f004 f876 	bl	800653a <HAL_LCD_Clear>
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20003668 	.word	0x20003668

08002458 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b0c0      	sub	sp, #256	; 0x100
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002460:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
 800246e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002470:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002474:	2244      	movs	r2, #68	; 0x44
 8002476:	2100      	movs	r1, #0
 8002478:	4618      	mov	r0, r3
 800247a:	f007 fc8e 	bl	8009d9a <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800247e:	f107 0320 	add.w	r3, r7, #32
 8002482:	2288      	movs	r2, #136	; 0x88
 8002484:	2100      	movs	r1, #0
 8002486:	4618      	mov	r0, r3
 8002488:	f007 fc87 	bl	8009d9a <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800248c:	4b51      	ldr	r3, [pc, #324]	; (80025d4 <LCD_MspInit+0x17c>)
 800248e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002490:	4a50      	ldr	r2, [pc, #320]	; (80025d4 <LCD_MspInit+0x17c>)
 8002492:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002496:	6593      	str	r3, [r2, #88]	; 0x58
 8002498:	4b4e      	ldr	r3, [pc, #312]	; (80025d4 <LCD_MspInit+0x17c>)
 800249a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a0:	61fb      	str	r3, [r7, #28]
 80024a2:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80024a4:	2304      	movs	r3, #4
 80024a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80024aa:	2300      	movs	r3, #0
 80024ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80024b0:	2301      	movs	r3, #1
 80024b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80024b6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80024ba:	4618      	mov	r0, r3
 80024bc:	f004 f962 	bl	8006784 <HAL_RCC_OscConfig>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d000      	beq.n	80024c8 <LCD_MspInit+0x70>
  {
    while (1);
 80024c6:	e7fe      	b.n	80024c6 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80024c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024cc:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80024ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80024d6:	f107 0320 	add.w	r3, r7, #32
 80024da:	4618      	mov	r0, r3
 80024dc:	f004 ff06 	bl	80072ec <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e0:	4b3c      	ldr	r3, [pc, #240]	; (80025d4 <LCD_MspInit+0x17c>)
 80024e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e4:	4a3b      	ldr	r2, [pc, #236]	; (80025d4 <LCD_MspInit+0x17c>)
 80024e6:	f043 0301 	orr.w	r3, r3, #1
 80024ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024ec:	4b39      	ldr	r3, [pc, #228]	; (80025d4 <LCD_MspInit+0x17c>)
 80024ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	61bb      	str	r3, [r7, #24]
 80024f6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f8:	4b36      	ldr	r3, [pc, #216]	; (80025d4 <LCD_MspInit+0x17c>)
 80024fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fc:	4a35      	ldr	r2, [pc, #212]	; (80025d4 <LCD_MspInit+0x17c>)
 80024fe:	f043 0302 	orr.w	r3, r3, #2
 8002502:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002504:	4b33      	ldr	r3, [pc, #204]	; (80025d4 <LCD_MspInit+0x17c>)
 8002506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002510:	4b30      	ldr	r3, [pc, #192]	; (80025d4 <LCD_MspInit+0x17c>)
 8002512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002514:	4a2f      	ldr	r2, [pc, #188]	; (80025d4 <LCD_MspInit+0x17c>)
 8002516:	f043 0304 	orr.w	r3, r3, #4
 800251a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800251c:	4b2d      	ldr	r3, [pc, #180]	; (80025d4 <LCD_MspInit+0x17c>)
 800251e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002520:	f003 0304 	and.w	r3, r3, #4
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002528:	4b2a      	ldr	r3, [pc, #168]	; (80025d4 <LCD_MspInit+0x17c>)
 800252a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252c:	4a29      	ldr	r2, [pc, #164]	; (80025d4 <LCD_MspInit+0x17c>)
 800252e:	f043 0308 	orr.w	r3, r3, #8
 8002532:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002534:	4b27      	ldr	r3, [pc, #156]	; (80025d4 <LCD_MspInit+0x17c>)
 8002536:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002538:	f003 0308 	and.w	r3, r3, #8
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002540:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002544:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002548:	2302      	movs	r3, #2
 800254a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800254e:	2300      	movs	r3, #0
 8002550:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002554:	2303      	movs	r3, #3
 8002556:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800255a:	230b      	movs	r3, #11
 800255c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002560:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002564:	4619      	mov	r1, r3
 8002566:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800256a:	f002 fb8f 	bl	8004c8c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800256e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002572:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002576:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800257a:	4619      	mov	r1, r3
 800257c:	4816      	ldr	r0, [pc, #88]	; (80025d8 <LCD_MspInit+0x180>)
 800257e:	f002 fb85 	bl	8004c8c <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002582:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002586:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800258a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800258e:	4619      	mov	r1, r3
 8002590:	4812      	ldr	r0, [pc, #72]	; (80025dc <LCD_MspInit+0x184>)
 8002592:	f002 fb7b 	bl	8004c8c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002596:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800259a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800259e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80025a2:	4619      	mov	r1, r3
 80025a4:	480e      	ldr	r0, [pc, #56]	; (80025e0 <LCD_MspInit+0x188>)
 80025a6:	f002 fb71 	bl	8004c8c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80025aa:	2002      	movs	r0, #2
 80025ac:	f000 fcdc 	bl	8002f68 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80025b0:	4b08      	ldr	r3, [pc, #32]	; (80025d4 <LCD_MspInit+0x17c>)
 80025b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b4:	4a07      	ldr	r2, [pc, #28]	; (80025d4 <LCD_MspInit+0x17c>)
 80025b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ba:	6593      	str	r3, [r2, #88]	; 0x58
 80025bc:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <LCD_MspInit+0x17c>)
 80025be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	68bb      	ldr	r3, [r7, #8]
}
 80025c8:	bf00      	nop
 80025ca:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40021000 	.word	0x40021000
 80025d8:	48000400 	.word	0x48000400
 80025dc:	48000800 	.word	0x48000800
 80025e0:	48000c00 	.word	0x48000c00

080025e4 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	460b      	mov	r3, r1
 80025ee:	70fb      	strb	r3, [r7, #3]
 80025f0:	4613      	mov	r3, r2
 80025f2:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80025f4:	2300      	movs	r3, #0
 80025f6:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	737b      	strb	r3, [r7, #13]
 80025fc:	2300      	movs	r3, #0
 80025fe:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b2f      	cmp	r3, #47	; 0x2f
 8002606:	d04d      	beq.n	80026a4 <Convert+0xc0>
 8002608:	2b2f      	cmp	r3, #47	; 0x2f
 800260a:	dc11      	bgt.n	8002630 <Convert+0x4c>
 800260c:	2b29      	cmp	r3, #41	; 0x29
 800260e:	d02e      	beq.n	800266e <Convert+0x8a>
 8002610:	2b29      	cmp	r3, #41	; 0x29
 8002612:	dc06      	bgt.n	8002622 <Convert+0x3e>
 8002614:	2b25      	cmp	r3, #37	; 0x25
 8002616:	d04c      	beq.n	80026b2 <Convert+0xce>
 8002618:	2b28      	cmp	r3, #40	; 0x28
 800261a:	d025      	beq.n	8002668 <Convert+0x84>
 800261c:	2b20      	cmp	r3, #32
 800261e:	d01c      	beq.n	800265a <Convert+0x76>
 8002620:	e057      	b.n	80026d2 <Convert+0xee>
 8002622:	2b2b      	cmp	r3, #43	; 0x2b
 8002624:	d03a      	beq.n	800269c <Convert+0xb8>
 8002626:	2b2b      	cmp	r3, #43	; 0x2b
 8002628:	db1a      	blt.n	8002660 <Convert+0x7c>
 800262a:	2b2d      	cmp	r3, #45	; 0x2d
 800262c:	d032      	beq.n	8002694 <Convert+0xb0>
 800262e:	e050      	b.n	80026d2 <Convert+0xee>
 8002630:	2b6d      	cmp	r3, #109	; 0x6d
 8002632:	d023      	beq.n	800267c <Convert+0x98>
 8002634:	2b6d      	cmp	r3, #109	; 0x6d
 8002636:	dc04      	bgt.n	8002642 <Convert+0x5e>
 8002638:	2b39      	cmp	r3, #57	; 0x39
 800263a:	dd42      	ble.n	80026c2 <Convert+0xde>
 800263c:	2b64      	cmp	r3, #100	; 0x64
 800263e:	d019      	beq.n	8002674 <Convert+0x90>
 8002640:	e047      	b.n	80026d2 <Convert+0xee>
 8002642:	2bb0      	cmp	r3, #176	; 0xb0
 8002644:	d031      	beq.n	80026aa <Convert+0xc6>
 8002646:	2bb0      	cmp	r3, #176	; 0xb0
 8002648:	dc02      	bgt.n	8002650 <Convert+0x6c>
 800264a:	2b6e      	cmp	r3, #110	; 0x6e
 800264c:	d01a      	beq.n	8002684 <Convert+0xa0>
 800264e:	e040      	b.n	80026d2 <Convert+0xee>
 8002650:	2bb5      	cmp	r3, #181	; 0xb5
 8002652:	d01b      	beq.n	800268c <Convert+0xa8>
 8002654:	2bff      	cmp	r3, #255	; 0xff
 8002656:	d030      	beq.n	80026ba <Convert+0xd6>
 8002658:	e03b      	b.n	80026d2 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 800265a:	2300      	movs	r3, #0
 800265c:	81fb      	strh	r3, [r7, #14]
      break;
 800265e:	e057      	b.n	8002710 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8002660:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002664:	81fb      	strh	r3, [r7, #14]
      break;
 8002666:	e053      	b.n	8002710 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002668:	2328      	movs	r3, #40	; 0x28
 800266a:	81fb      	strh	r3, [r7, #14]
      break;
 800266c:	e050      	b.n	8002710 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800266e:	2311      	movs	r3, #17
 8002670:	81fb      	strh	r3, [r7, #14]
      break;
 8002672:	e04d      	b.n	8002710 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002674:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002678:	81fb      	strh	r3, [r7, #14]
      break;
 800267a:	e049      	b.n	8002710 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 800267c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002680:	81fb      	strh	r3, [r7, #14]
      break;
 8002682:	e045      	b.n	8002710 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002684:	f242 2310 	movw	r3, #8720	; 0x2210
 8002688:	81fb      	strh	r3, [r7, #14]
      break;
 800268a:	e041      	b.n	8002710 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 800268c:	f246 0384 	movw	r3, #24708	; 0x6084
 8002690:	81fb      	strh	r3, [r7, #14]
      break;
 8002692:	e03d      	b.n	8002710 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002694:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002698:	81fb      	strh	r3, [r7, #14]
      break;
 800269a:	e039      	b.n	8002710 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 800269c:	f24a 0314 	movw	r3, #40980	; 0xa014
 80026a0:	81fb      	strh	r3, [r7, #14]
      break;
 80026a2:	e035      	b.n	8002710 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80026a4:	23c0      	movs	r3, #192	; 0xc0
 80026a6:	81fb      	strh	r3, [r7, #14]
      break;
 80026a8:	e032      	b.n	8002710 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80026aa:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80026ae:	81fb      	strh	r3, [r7, #14]
      break;
 80026b0:	e02e      	b.n	8002710 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 80026b2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80026b6:	81fb      	strh	r3, [r7, #14]
      break;
 80026b8:	e02a      	b.n	8002710 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80026ba:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80026be:	81fb      	strh	r3, [r7, #14]
      break ;
 80026c0:	e026      	b.n	8002710 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	3b30      	subs	r3, #48	; 0x30
 80026c8:	4a28      	ldr	r2, [pc, #160]	; (800276c <Convert+0x188>)
 80026ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026ce:	81fb      	strh	r3, [r7, #14]
      break;
 80026d0:	e01e      	b.n	8002710 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	2b5a      	cmp	r3, #90	; 0x5a
 80026d8:	d80a      	bhi.n	80026f0 <Convert+0x10c>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b40      	cmp	r3, #64	; 0x40
 80026e0:	d906      	bls.n	80026f0 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	3b41      	subs	r3, #65	; 0x41
 80026e8:	4a21      	ldr	r2, [pc, #132]	; (8002770 <Convert+0x18c>)
 80026ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026ee:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	2b7a      	cmp	r3, #122	; 0x7a
 80026f6:	d80a      	bhi.n	800270e <Convert+0x12a>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	2b60      	cmp	r3, #96	; 0x60
 80026fe:	d906      	bls.n	800270e <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	3b61      	subs	r3, #97	; 0x61
 8002706:	4a1a      	ldr	r2, [pc, #104]	; (8002770 <Convert+0x18c>)
 8002708:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800270c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800270e:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002710:	78fb      	ldrb	r3, [r7, #3]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d103      	bne.n	800271e <Convert+0x13a>
  {
    ch |= 0x0002;
 8002716:	89fb      	ldrh	r3, [r7, #14]
 8002718:	f043 0302 	orr.w	r3, r3, #2
 800271c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800271e:	78bb      	ldrb	r3, [r7, #2]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d103      	bne.n	800272c <Convert+0x148>
  {
    ch |= 0x0020;
 8002724:	89fb      	ldrh	r3, [r7, #14]
 8002726:	f043 0320 	orr.w	r3, r3, #32
 800272a:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800272c:	230c      	movs	r3, #12
 800272e:	737b      	strb	r3, [r7, #13]
 8002730:	2300      	movs	r3, #0
 8002732:	733b      	strb	r3, [r7, #12]
 8002734:	e010      	b.n	8002758 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002736:	89fa      	ldrh	r2, [r7, #14]
 8002738:	7b7b      	ldrb	r3, [r7, #13]
 800273a:	fa42 f303 	asr.w	r3, r2, r3
 800273e:	461a      	mov	r2, r3
 8002740:	7b3b      	ldrb	r3, [r7, #12]
 8002742:	f002 020f 	and.w	r2, r2, #15
 8002746:	490b      	ldr	r1, [pc, #44]	; (8002774 <Convert+0x190>)
 8002748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800274c:	7b7b      	ldrb	r3, [r7, #13]
 800274e:	3b04      	subs	r3, #4
 8002750:	737b      	strb	r3, [r7, #13]
 8002752:	7b3b      	ldrb	r3, [r7, #12]
 8002754:	3301      	adds	r3, #1
 8002756:	733b      	strb	r3, [r7, #12]
 8002758:	7b3b      	ldrb	r3, [r7, #12]
 800275a:	2b03      	cmp	r3, #3
 800275c:	d9eb      	bls.n	8002736 <Convert+0x152>
  }
}
 800275e:	bf00      	nop
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	0800bf6c 	.word	0x0800bf6c
 8002770:	0800bf38 	.word	0x0800bf38
 8002774:	20003658 	.word	0x20003658

08002778 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	4608      	mov	r0, r1
 8002782:	4611      	mov	r1, r2
 8002784:	461a      	mov	r2, r3
 8002786:	4603      	mov	r3, r0
 8002788:	70fb      	strb	r3, [r7, #3]
 800278a:	460b      	mov	r3, r1
 800278c:	70bb      	strb	r3, [r7, #2]
 800278e:	4613      	mov	r3, r2
 8002790:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002796:	78ba      	ldrb	r2, [r7, #2]
 8002798:	78fb      	ldrb	r3, [r7, #3]
 800279a:	4619      	mov	r1, r3
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff ff21 	bl	80025e4 <Convert>

  switch (Position)
 80027a2:	787b      	ldrb	r3, [r7, #1]
 80027a4:	2b05      	cmp	r3, #5
 80027a6:	f200 835b 	bhi.w	8002e60 <WriteChar+0x6e8>
 80027aa:	a201      	add	r2, pc, #4	; (adr r2, 80027b0 <WriteChar+0x38>)
 80027ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b0:	080027c9 	.word	0x080027c9
 80027b4:	080028c3 	.word	0x080028c3
 80027b8:	080029dd 	.word	0x080029dd
 80027bc:	08002adf 	.word	0x08002adf
 80027c0:	08002c0d 	.word	0x08002c0d
 80027c4:	08002d57 	.word	0x08002d57
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80027c8:	4b80      	ldr	r3, [pc, #512]	; (80029cc <WriteChar+0x254>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	f003 0210 	and.w	r2, r3, #16
 80027d2:	4b7e      	ldr	r3, [pc, #504]	; (80029cc <WriteChar+0x254>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	085b      	lsrs	r3, r3, #1
 80027d8:	05db      	lsls	r3, r3, #23
 80027da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027de:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80027e0:	4b7a      	ldr	r3, [pc, #488]	; (80029cc <WriteChar+0x254>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	089b      	lsrs	r3, r3, #2
 80027e6:	059b      	lsls	r3, r3, #22
 80027e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027ec:	431a      	orrs	r2, r3
 80027ee:	4b77      	ldr	r3, [pc, #476]	; (80029cc <WriteChar+0x254>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	4a74      	ldr	r2, [pc, #464]	; (80029d0 <WriteChar+0x258>)
 80027fe:	2100      	movs	r1, #0
 8002800:	4874      	ldr	r0, [pc, #464]	; (80029d4 <WriteChar+0x25c>)
 8002802:	f003 fe3f 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002806:	4b71      	ldr	r3, [pc, #452]	; (80029cc <WriteChar+0x254>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	f003 0210 	and.w	r2, r3, #16
 8002810:	4b6e      	ldr	r3, [pc, #440]	; (80029cc <WriteChar+0x254>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	085b      	lsrs	r3, r3, #1
 8002816:	05db      	lsls	r3, r3, #23
 8002818:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800281c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800281e:	4b6b      	ldr	r3, [pc, #428]	; (80029cc <WriteChar+0x254>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	089b      	lsrs	r3, r3, #2
 8002824:	059b      	lsls	r3, r3, #22
 8002826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800282a:	431a      	orrs	r2, r3
 800282c:	4b67      	ldr	r3, [pc, #412]	; (80029cc <WriteChar+0x254>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002834:	4313      	orrs	r3, r2
 8002836:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4a65      	ldr	r2, [pc, #404]	; (80029d0 <WriteChar+0x258>)
 800283c:	2102      	movs	r1, #2
 800283e:	4865      	ldr	r0, [pc, #404]	; (80029d4 <WriteChar+0x25c>)
 8002840:	f003 fe20 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002844:	4b61      	ldr	r3, [pc, #388]	; (80029cc <WriteChar+0x254>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	f003 0210 	and.w	r2, r3, #16
 800284e:	4b5f      	ldr	r3, [pc, #380]	; (80029cc <WriteChar+0x254>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	085b      	lsrs	r3, r3, #1
 8002854:	05db      	lsls	r3, r3, #23
 8002856:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800285a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800285c:	4b5b      	ldr	r3, [pc, #364]	; (80029cc <WriteChar+0x254>)
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	089b      	lsrs	r3, r3, #2
 8002862:	059b      	lsls	r3, r3, #22
 8002864:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002868:	431a      	orrs	r2, r3
 800286a:	4b58      	ldr	r3, [pc, #352]	; (80029cc <WriteChar+0x254>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002872:	4313      	orrs	r3, r2
 8002874:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	4a55      	ldr	r2, [pc, #340]	; (80029d0 <WriteChar+0x258>)
 800287a:	2104      	movs	r1, #4
 800287c:	4855      	ldr	r0, [pc, #340]	; (80029d4 <WriteChar+0x25c>)
 800287e:	f003 fe01 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002882:	4b52      	ldr	r3, [pc, #328]	; (80029cc <WriteChar+0x254>)
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	f003 0210 	and.w	r2, r3, #16
 800288c:	4b4f      	ldr	r3, [pc, #316]	; (80029cc <WriteChar+0x254>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	085b      	lsrs	r3, r3, #1
 8002892:	05db      	lsls	r3, r3, #23
 8002894:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002898:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800289a:	4b4c      	ldr	r3, [pc, #304]	; (80029cc <WriteChar+0x254>)
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	089b      	lsrs	r3, r3, #2
 80028a0:	059b      	lsls	r3, r3, #22
 80028a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028a6:	431a      	orrs	r2, r3
 80028a8:	4b48      	ldr	r3, [pc, #288]	; (80029cc <WriteChar+0x254>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4a46      	ldr	r2, [pc, #280]	; (80029d0 <WriteChar+0x258>)
 80028b8:	2106      	movs	r1, #6
 80028ba:	4846      	ldr	r0, [pc, #280]	; (80029d4 <WriteChar+0x25c>)
 80028bc:	f003 fde2 	bl	8006484 <HAL_LCD_Write>
      break;
 80028c0:	e2cf      	b.n	8002e62 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80028c2:	4b42      	ldr	r3, [pc, #264]	; (80029cc <WriteChar+0x254>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	019b      	lsls	r3, r3, #6
 80028c8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80028cc:	4b3f      	ldr	r3, [pc, #252]	; (80029cc <WriteChar+0x254>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	085b      	lsrs	r3, r3, #1
 80028d2:	035b      	lsls	r3, r3, #13
 80028d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028d8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80028da:	4b3c      	ldr	r3, [pc, #240]	; (80029cc <WriteChar+0x254>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	089b      	lsrs	r3, r3, #2
 80028e0:	031b      	lsls	r3, r3, #12
 80028e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028e6:	431a      	orrs	r2, r3
 80028e8:	4b38      	ldr	r3, [pc, #224]	; (80029cc <WriteChar+0x254>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	08db      	lsrs	r3, r3, #3
 80028ee:	015b      	lsls	r3, r3, #5
 80028f0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4a37      	ldr	r2, [pc, #220]	; (80029d8 <WriteChar+0x260>)
 80028fc:	2100      	movs	r1, #0
 80028fe:	4835      	ldr	r0, [pc, #212]	; (80029d4 <WriteChar+0x25c>)
 8002900:	f003 fdc0 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002904:	4b31      	ldr	r3, [pc, #196]	; (80029cc <WriteChar+0x254>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	019b      	lsls	r3, r3, #6
 800290a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800290e:	4b2f      	ldr	r3, [pc, #188]	; (80029cc <WriteChar+0x254>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	085b      	lsrs	r3, r3, #1
 8002914:	035b      	lsls	r3, r3, #13
 8002916:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800291a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800291c:	4b2b      	ldr	r3, [pc, #172]	; (80029cc <WriteChar+0x254>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	089b      	lsrs	r3, r3, #2
 8002922:	031b      	lsls	r3, r3, #12
 8002924:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002928:	431a      	orrs	r2, r3
 800292a:	4b28      	ldr	r3, [pc, #160]	; (80029cc <WriteChar+0x254>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	08db      	lsrs	r3, r3, #3
 8002930:	015b      	lsls	r3, r3, #5
 8002932:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002936:	4313      	orrs	r3, r2
 8002938:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	4a26      	ldr	r2, [pc, #152]	; (80029d8 <WriteChar+0x260>)
 800293e:	2102      	movs	r1, #2
 8002940:	4824      	ldr	r0, [pc, #144]	; (80029d4 <WriteChar+0x25c>)
 8002942:	f003 fd9f 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002946:	4b21      	ldr	r3, [pc, #132]	; (80029cc <WriteChar+0x254>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	019b      	lsls	r3, r3, #6
 800294c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002950:	4b1e      	ldr	r3, [pc, #120]	; (80029cc <WriteChar+0x254>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	085b      	lsrs	r3, r3, #1
 8002956:	035b      	lsls	r3, r3, #13
 8002958:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800295c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800295e:	4b1b      	ldr	r3, [pc, #108]	; (80029cc <WriteChar+0x254>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	089b      	lsrs	r3, r3, #2
 8002964:	031b      	lsls	r3, r3, #12
 8002966:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800296a:	431a      	orrs	r2, r3
 800296c:	4b17      	ldr	r3, [pc, #92]	; (80029cc <WriteChar+0x254>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	08db      	lsrs	r3, r3, #3
 8002972:	015b      	lsls	r3, r3, #5
 8002974:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002978:	4313      	orrs	r3, r2
 800297a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4a16      	ldr	r2, [pc, #88]	; (80029d8 <WriteChar+0x260>)
 8002980:	2104      	movs	r1, #4
 8002982:	4814      	ldr	r0, [pc, #80]	; (80029d4 <WriteChar+0x25c>)
 8002984:	f003 fd7e 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002988:	4b10      	ldr	r3, [pc, #64]	; (80029cc <WriteChar+0x254>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	019b      	lsls	r3, r3, #6
 800298e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002992:	4b0e      	ldr	r3, [pc, #56]	; (80029cc <WriteChar+0x254>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	085b      	lsrs	r3, r3, #1
 8002998:	035b      	lsls	r3, r3, #13
 800299a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800299e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80029a0:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <WriteChar+0x254>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	089b      	lsrs	r3, r3, #2
 80029a6:	031b      	lsls	r3, r3, #12
 80029a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029ac:	431a      	orrs	r2, r3
 80029ae:	4b07      	ldr	r3, [pc, #28]	; (80029cc <WriteChar+0x254>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	08db      	lsrs	r3, r3, #3
 80029b4:	015b      	lsls	r3, r3, #5
 80029b6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4a05      	ldr	r2, [pc, #20]	; (80029d8 <WriteChar+0x260>)
 80029c2:	2106      	movs	r1, #6
 80029c4:	4803      	ldr	r0, [pc, #12]	; (80029d4 <WriteChar+0x25c>)
 80029c6:	f003 fd5d 	bl	8006484 <HAL_LCD_Write>
      break;
 80029ca:	e24a      	b.n	8002e62 <WriteChar+0x6ea>
 80029cc:	20003658 	.word	0x20003658
 80029d0:	ff3fffe7 	.word	0xff3fffe7
 80029d4:	20003668 	.word	0x20003668
 80029d8:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80029dc:	4b88      	ldr	r3, [pc, #544]	; (8002c00 <WriteChar+0x488>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	03db      	lsls	r3, r3, #15
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	4b86      	ldr	r3, [pc, #536]	; (8002c00 <WriteChar+0x488>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	085b      	lsrs	r3, r3, #1
 80029ea:	075b      	lsls	r3, r3, #29
 80029ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029f0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80029f2:	4b83      	ldr	r3, [pc, #524]	; (8002c00 <WriteChar+0x488>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	089b      	lsrs	r3, r3, #2
 80029f8:	071b      	lsls	r3, r3, #28
 80029fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029fe:	431a      	orrs	r2, r3
 8002a00:	4b7f      	ldr	r3, [pc, #508]	; (8002c00 <WriteChar+0x488>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	08db      	lsrs	r3, r3, #3
 8002a06:	039b      	lsls	r3, r3, #14
 8002a08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4a7c      	ldr	r2, [pc, #496]	; (8002c04 <WriteChar+0x48c>)
 8002a14:	2100      	movs	r1, #0
 8002a16:	487c      	ldr	r0, [pc, #496]	; (8002c08 <WriteChar+0x490>)
 8002a18:	f003 fd34 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a1c:	4b78      	ldr	r3, [pc, #480]	; (8002c00 <WriteChar+0x488>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	03db      	lsls	r3, r3, #15
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	4b76      	ldr	r3, [pc, #472]	; (8002c00 <WriteChar+0x488>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	085b      	lsrs	r3, r3, #1
 8002a2a:	075b      	lsls	r3, r3, #29
 8002a2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a30:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002a32:	4b73      	ldr	r3, [pc, #460]	; (8002c00 <WriteChar+0x488>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	089b      	lsrs	r3, r3, #2
 8002a38:	071b      	lsls	r3, r3, #28
 8002a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a3e:	431a      	orrs	r2, r3
 8002a40:	4b6f      	ldr	r3, [pc, #444]	; (8002c00 <WriteChar+0x488>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	08db      	lsrs	r3, r3, #3
 8002a46:	039b      	lsls	r3, r3, #14
 8002a48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	4a6c      	ldr	r2, [pc, #432]	; (8002c04 <WriteChar+0x48c>)
 8002a54:	2102      	movs	r1, #2
 8002a56:	486c      	ldr	r0, [pc, #432]	; (8002c08 <WriteChar+0x490>)
 8002a58:	f003 fd14 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a5c:	4b68      	ldr	r3, [pc, #416]	; (8002c00 <WriteChar+0x488>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	03db      	lsls	r3, r3, #15
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	4b66      	ldr	r3, [pc, #408]	; (8002c00 <WriteChar+0x488>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	085b      	lsrs	r3, r3, #1
 8002a6a:	075b      	lsls	r3, r3, #29
 8002a6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a70:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002a72:	4b63      	ldr	r3, [pc, #396]	; (8002c00 <WriteChar+0x488>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	089b      	lsrs	r3, r3, #2
 8002a78:	071b      	lsls	r3, r3, #28
 8002a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	4b5f      	ldr	r3, [pc, #380]	; (8002c00 <WriteChar+0x488>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	08db      	lsrs	r3, r3, #3
 8002a86:	039b      	lsls	r3, r3, #14
 8002a88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4a5c      	ldr	r2, [pc, #368]	; (8002c04 <WriteChar+0x48c>)
 8002a94:	2104      	movs	r1, #4
 8002a96:	485c      	ldr	r0, [pc, #368]	; (8002c08 <WriteChar+0x490>)
 8002a98:	f003 fcf4 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a9c:	4b58      	ldr	r3, [pc, #352]	; (8002c00 <WriteChar+0x488>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	03db      	lsls	r3, r3, #15
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	4b56      	ldr	r3, [pc, #344]	; (8002c00 <WriteChar+0x488>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	085b      	lsrs	r3, r3, #1
 8002aaa:	075b      	lsls	r3, r3, #29
 8002aac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ab0:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002ab2:	4b53      	ldr	r3, [pc, #332]	; (8002c00 <WriteChar+0x488>)
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	089b      	lsrs	r3, r3, #2
 8002ab8:	071b      	lsls	r3, r3, #28
 8002aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002abe:	431a      	orrs	r2, r3
 8002ac0:	4b4f      	ldr	r3, [pc, #316]	; (8002c00 <WriteChar+0x488>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	08db      	lsrs	r3, r3, #3
 8002ac6:	039b      	lsls	r3, r3, #14
 8002ac8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	4a4c      	ldr	r2, [pc, #304]	; (8002c04 <WriteChar+0x48c>)
 8002ad4:	2106      	movs	r1, #6
 8002ad6:	484c      	ldr	r0, [pc, #304]	; (8002c08 <WriteChar+0x490>)
 8002ad8:	f003 fcd4 	bl	8006484 <HAL_LCD_Write>
      break;
 8002adc:	e1c1      	b.n	8002e62 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002ade:	4b48      	ldr	r3, [pc, #288]	; (8002c00 <WriteChar+0x488>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	07da      	lsls	r2, r3, #31
 8002ae4:	4b46      	ldr	r3, [pc, #280]	; (8002c00 <WriteChar+0x488>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	08db      	lsrs	r3, r3, #3
 8002aea:	079b      	lsls	r3, r3, #30
 8002aec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002af0:	4313      	orrs	r3, r2
 8002af2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002afa:	2100      	movs	r1, #0
 8002afc:	4842      	ldr	r0, [pc, #264]	; (8002c08 <WriteChar+0x490>)
 8002afe:	f003 fcc1 	bl	8006484 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002b02:	4b3f      	ldr	r3, [pc, #252]	; (8002c00 <WriteChar+0x488>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0202 	and.w	r2, r3, #2
 8002b0a:	4b3d      	ldr	r3, [pc, #244]	; (8002c00 <WriteChar+0x488>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	089b      	lsrs	r3, r3, #2
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	4313      	orrs	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f06f 0203 	mvn.w	r2, #3
 8002b1e:	2101      	movs	r1, #1
 8002b20:	4839      	ldr	r0, [pc, #228]	; (8002c08 <WriteChar+0x490>)
 8002b22:	f003 fcaf 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002b26:	4b36      	ldr	r3, [pc, #216]	; (8002c00 <WriteChar+0x488>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	07da      	lsls	r2, r3, #31
 8002b2c:	4b34      	ldr	r3, [pc, #208]	; (8002c00 <WriteChar+0x488>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	08db      	lsrs	r3, r3, #3
 8002b32:	079b      	lsls	r3, r3, #30
 8002b34:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002b42:	2102      	movs	r1, #2
 8002b44:	4830      	ldr	r0, [pc, #192]	; (8002c08 <WriteChar+0x490>)
 8002b46:	f003 fc9d 	bl	8006484 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002b4a:	4b2d      	ldr	r3, [pc, #180]	; (8002c00 <WriteChar+0x488>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f003 0202 	and.w	r2, r3, #2
 8002b52:	4b2b      	ldr	r3, [pc, #172]	; (8002c00 <WriteChar+0x488>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	089b      	lsrs	r3, r3, #2
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f06f 0203 	mvn.w	r2, #3
 8002b66:	2103      	movs	r1, #3
 8002b68:	4827      	ldr	r0, [pc, #156]	; (8002c08 <WriteChar+0x490>)
 8002b6a:	f003 fc8b 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002b6e:	4b24      	ldr	r3, [pc, #144]	; (8002c00 <WriteChar+0x488>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	07da      	lsls	r2, r3, #31
 8002b74:	4b22      	ldr	r3, [pc, #136]	; (8002c00 <WriteChar+0x488>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	08db      	lsrs	r3, r3, #3
 8002b7a:	079b      	lsls	r3, r3, #30
 8002b7c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002b8a:	2104      	movs	r1, #4
 8002b8c:	481e      	ldr	r0, [pc, #120]	; (8002c08 <WriteChar+0x490>)
 8002b8e:	f003 fc79 	bl	8006484 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002b92:	4b1b      	ldr	r3, [pc, #108]	; (8002c00 <WriteChar+0x488>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 0202 	and.w	r2, r3, #2
 8002b9a:	4b19      	ldr	r3, [pc, #100]	; (8002c00 <WriteChar+0x488>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	089b      	lsrs	r3, r3, #2
 8002ba0:	f003 0301 	and.w	r3, r3, #1
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f06f 0203 	mvn.w	r2, #3
 8002bae:	2105      	movs	r1, #5
 8002bb0:	4815      	ldr	r0, [pc, #84]	; (8002c08 <WriteChar+0x490>)
 8002bb2:	f003 fc67 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002bb6:	4b12      	ldr	r3, [pc, #72]	; (8002c00 <WriteChar+0x488>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	07da      	lsls	r2, r3, #31
 8002bbc:	4b10      	ldr	r3, [pc, #64]	; (8002c00 <WriteChar+0x488>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	08db      	lsrs	r3, r3, #3
 8002bc2:	079b      	lsls	r3, r3, #30
 8002bc4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002bd2:	2106      	movs	r1, #6
 8002bd4:	480c      	ldr	r0, [pc, #48]	; (8002c08 <WriteChar+0x490>)
 8002bd6:	f003 fc55 	bl	8006484 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002bda:	4b09      	ldr	r3, [pc, #36]	; (8002c00 <WriteChar+0x488>)
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	f003 0202 	and.w	r2, r3, #2
 8002be2:	4b07      	ldr	r3, [pc, #28]	; (8002c00 <WriteChar+0x488>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	089b      	lsrs	r3, r3, #2
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	4313      	orrs	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f06f 0203 	mvn.w	r2, #3
 8002bf6:	2107      	movs	r1, #7
 8002bf8:	4803      	ldr	r0, [pc, #12]	; (8002c08 <WriteChar+0x490>)
 8002bfa:	f003 fc43 	bl	8006484 <HAL_LCD_Write>
      break;
 8002bfe:	e130      	b.n	8002e62 <WriteChar+0x6ea>
 8002c00:	20003658 	.word	0x20003658
 8002c04:	cfff3fff 	.word	0xcfff3fff
 8002c08:	20003668 	.word	0x20003668

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002c0c:	4b97      	ldr	r3, [pc, #604]	; (8002e6c <WriteChar+0x6f4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	085b      	lsrs	r3, r3, #1
 8002c12:	065b      	lsls	r3, r3, #25
 8002c14:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002c18:	4b94      	ldr	r3, [pc, #592]	; (8002e6c <WriteChar+0x6f4>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	089b      	lsrs	r3, r3, #2
 8002c1e:	061b      	lsls	r3, r3, #24
 8002c20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c24:	4313      	orrs	r3, r2
 8002c26:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002c2e:	2100      	movs	r1, #0
 8002c30:	488f      	ldr	r0, [pc, #572]	; (8002e70 <WriteChar+0x6f8>)
 8002c32:	f003 fc27 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002c36:	4b8d      	ldr	r3, [pc, #564]	; (8002e6c <WriteChar+0x6f4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	f003 0208 	and.w	r2, r3, #8
 8002c40:	4b8a      	ldr	r3, [pc, #552]	; (8002e6c <WriteChar+0x6f4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	08db      	lsrs	r3, r3, #3
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f06f 020c 	mvn.w	r2, #12
 8002c56:	2101      	movs	r1, #1
 8002c58:	4885      	ldr	r0, [pc, #532]	; (8002e70 <WriteChar+0x6f8>)
 8002c5a:	f003 fc13 	bl	8006484 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002c5e:	4b83      	ldr	r3, [pc, #524]	; (8002e6c <WriteChar+0x6f4>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	085b      	lsrs	r3, r3, #1
 8002c64:	065b      	lsls	r3, r3, #25
 8002c66:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002c6a:	4b80      	ldr	r3, [pc, #512]	; (8002e6c <WriteChar+0x6f4>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	089b      	lsrs	r3, r3, #2
 8002c70:	061b      	lsls	r3, r3, #24
 8002c72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c76:	4313      	orrs	r3, r2
 8002c78:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002c80:	2102      	movs	r1, #2
 8002c82:	487b      	ldr	r0, [pc, #492]	; (8002e70 <WriteChar+0x6f8>)
 8002c84:	f003 fbfe 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002c88:	4b78      	ldr	r3, [pc, #480]	; (8002e6c <WriteChar+0x6f4>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	00db      	lsls	r3, r3, #3
 8002c8e:	f003 0208 	and.w	r2, r3, #8
 8002c92:	4b76      	ldr	r3, [pc, #472]	; (8002e6c <WriteChar+0x6f4>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	08db      	lsrs	r3, r3, #3
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f06f 020c 	mvn.w	r2, #12
 8002ca8:	2103      	movs	r1, #3
 8002caa:	4871      	ldr	r0, [pc, #452]	; (8002e70 <WriteChar+0x6f8>)
 8002cac:	f003 fbea 	bl	8006484 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002cb0:	4b6e      	ldr	r3, [pc, #440]	; (8002e6c <WriteChar+0x6f4>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	085b      	lsrs	r3, r3, #1
 8002cb6:	065b      	lsls	r3, r3, #25
 8002cb8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002cbc:	4b6b      	ldr	r3, [pc, #428]	; (8002e6c <WriteChar+0x6f4>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	089b      	lsrs	r3, r3, #2
 8002cc2:	061b      	lsls	r3, r3, #24
 8002cc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002cd2:	2104      	movs	r1, #4
 8002cd4:	4866      	ldr	r0, [pc, #408]	; (8002e70 <WriteChar+0x6f8>)
 8002cd6:	f003 fbd5 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002cda:	4b64      	ldr	r3, [pc, #400]	; (8002e6c <WriteChar+0x6f4>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	00db      	lsls	r3, r3, #3
 8002ce0:	f003 0208 	and.w	r2, r3, #8
 8002ce4:	4b61      	ldr	r3, [pc, #388]	; (8002e6c <WriteChar+0x6f4>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	08db      	lsrs	r3, r3, #3
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f06f 020c 	mvn.w	r2, #12
 8002cfa:	2105      	movs	r1, #5
 8002cfc:	485c      	ldr	r0, [pc, #368]	; (8002e70 <WriteChar+0x6f8>)
 8002cfe:	f003 fbc1 	bl	8006484 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002d02:	4b5a      	ldr	r3, [pc, #360]	; (8002e6c <WriteChar+0x6f4>)
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	085b      	lsrs	r3, r3, #1
 8002d08:	065b      	lsls	r3, r3, #25
 8002d0a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002d0e:	4b57      	ldr	r3, [pc, #348]	; (8002e6c <WriteChar+0x6f4>)
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	089b      	lsrs	r3, r3, #2
 8002d14:	061b      	lsls	r3, r3, #24
 8002d16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002d24:	2106      	movs	r1, #6
 8002d26:	4852      	ldr	r0, [pc, #328]	; (8002e70 <WriteChar+0x6f8>)
 8002d28:	f003 fbac 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002d2c:	4b4f      	ldr	r3, [pc, #316]	; (8002e6c <WriteChar+0x6f4>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	f003 0208 	and.w	r2, r3, #8
 8002d36:	4b4d      	ldr	r3, [pc, #308]	; (8002e6c <WriteChar+0x6f4>)
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	08db      	lsrs	r3, r3, #3
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f06f 020c 	mvn.w	r2, #12
 8002d4c:	2107      	movs	r1, #7
 8002d4e:	4848      	ldr	r0, [pc, #288]	; (8002e70 <WriteChar+0x6f8>)
 8002d50:	f003 fb98 	bl	8006484 <HAL_LCD_Write>
      break;
 8002d54:	e085      	b.n	8002e62 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002d56:	4b45      	ldr	r3, [pc, #276]	; (8002e6c <WriteChar+0x6f4>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	045b      	lsls	r3, r3, #17
 8002d5c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002d60:	4b42      	ldr	r3, [pc, #264]	; (8002e6c <WriteChar+0x6f4>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	085b      	lsrs	r3, r3, #1
 8002d66:	021b      	lsls	r3, r3, #8
 8002d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002d6e:	4b3f      	ldr	r3, [pc, #252]	; (8002e6c <WriteChar+0x6f4>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	089b      	lsrs	r3, r3, #2
 8002d74:	025b      	lsls	r3, r3, #9
 8002d76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	4b3b      	ldr	r3, [pc, #236]	; (8002e6c <WriteChar+0x6f4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	08db      	lsrs	r3, r3, #3
 8002d82:	069b      	lsls	r3, r3, #26
 8002d84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	4a39      	ldr	r2, [pc, #228]	; (8002e74 <WriteChar+0x6fc>)
 8002d90:	2100      	movs	r1, #0
 8002d92:	4837      	ldr	r0, [pc, #220]	; (8002e70 <WriteChar+0x6f8>)
 8002d94:	f003 fb76 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002d98:	4b34      	ldr	r3, [pc, #208]	; (8002e6c <WriteChar+0x6f4>)
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	045b      	lsls	r3, r3, #17
 8002d9e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002da2:	4b32      	ldr	r3, [pc, #200]	; (8002e6c <WriteChar+0x6f4>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	085b      	lsrs	r3, r3, #1
 8002da8:	021b      	lsls	r3, r3, #8
 8002daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dae:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002db0:	4b2e      	ldr	r3, [pc, #184]	; (8002e6c <WriteChar+0x6f4>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	089b      	lsrs	r3, r3, #2
 8002db6:	025b      	lsls	r3, r3, #9
 8002db8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	4b2b      	ldr	r3, [pc, #172]	; (8002e6c <WriteChar+0x6f4>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	08db      	lsrs	r3, r3, #3
 8002dc4:	069b      	lsls	r3, r3, #26
 8002dc6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	4a28      	ldr	r2, [pc, #160]	; (8002e74 <WriteChar+0x6fc>)
 8002dd2:	2102      	movs	r1, #2
 8002dd4:	4826      	ldr	r0, [pc, #152]	; (8002e70 <WriteChar+0x6f8>)
 8002dd6:	f003 fb55 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002dda:	4b24      	ldr	r3, [pc, #144]	; (8002e6c <WriteChar+0x6f4>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	045b      	lsls	r3, r3, #17
 8002de0:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002de4:	4b21      	ldr	r3, [pc, #132]	; (8002e6c <WriteChar+0x6f4>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	085b      	lsrs	r3, r3, #1
 8002dea:	021b      	lsls	r3, r3, #8
 8002dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002df2:	4b1e      	ldr	r3, [pc, #120]	; (8002e6c <WriteChar+0x6f4>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	089b      	lsrs	r3, r3, #2
 8002df8:	025b      	lsls	r3, r3, #9
 8002dfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	4b1a      	ldr	r3, [pc, #104]	; (8002e6c <WriteChar+0x6f4>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	08db      	lsrs	r3, r3, #3
 8002e06:	069b      	lsls	r3, r3, #26
 8002e08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4a18      	ldr	r2, [pc, #96]	; (8002e74 <WriteChar+0x6fc>)
 8002e14:	2104      	movs	r1, #4
 8002e16:	4816      	ldr	r0, [pc, #88]	; (8002e70 <WriteChar+0x6f8>)
 8002e18:	f003 fb34 	bl	8006484 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002e1c:	4b13      	ldr	r3, [pc, #76]	; (8002e6c <WriteChar+0x6f4>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	045b      	lsls	r3, r3, #17
 8002e22:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002e26:	4b11      	ldr	r3, [pc, #68]	; (8002e6c <WriteChar+0x6f4>)
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	085b      	lsrs	r3, r3, #1
 8002e2c:	021b      	lsls	r3, r3, #8
 8002e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e32:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002e34:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <WriteChar+0x6f4>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	089b      	lsrs	r3, r3, #2
 8002e3a:	025b      	lsls	r3, r3, #9
 8002e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e40:	431a      	orrs	r2, r3
 8002e42:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <WriteChar+0x6f4>)
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	08db      	lsrs	r3, r3, #3
 8002e48:	069b      	lsls	r3, r3, #26
 8002e4a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4a07      	ldr	r2, [pc, #28]	; (8002e74 <WriteChar+0x6fc>)
 8002e56:	2106      	movs	r1, #6
 8002e58:	4805      	ldr	r0, [pc, #20]	; (8002e70 <WriteChar+0x6f8>)
 8002e5a:	f003 fb13 	bl	8006484 <HAL_LCD_Write>
      break;
 8002e5e:	e000      	b.n	8002e62 <WriteChar+0x6ea>

    default:
      break;
 8002e60:	bf00      	nop
  }
}
 8002e62:	bf00      	nop
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20003658 	.word	0x20003658
 8002e70:	20003668 	.word	0x20003668
 8002e74:	fbfdfcff 	.word	0xfbfdfcff

08002e78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e82:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <HAL_Init+0x3c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a0b      	ldr	r2, [pc, #44]	; (8002eb4 <HAL_Init+0x3c>)
 8002e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e8c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e8e:	2003      	movs	r0, #3
 8002e90:	f001 feba 	bl	8004c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e94:	2000      	movs	r0, #0
 8002e96:	f000 f80f 	bl	8002eb8 <HAL_InitTick>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d002      	beq.n	8002ea6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	71fb      	strb	r3, [r7, #7]
 8002ea4:	e001      	b.n	8002eaa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ea6:	f7fe ffeb 	bl	8001e80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002eaa:	79fb      	ldrb	r3, [r7, #7]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40022000 	.word	0x40022000

08002eb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002ec4:	4b16      	ldr	r3, [pc, #88]	; (8002f20 <HAL_InitTick+0x68>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d022      	beq.n	8002f12 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002ecc:	4b15      	ldr	r3, [pc, #84]	; (8002f24 <HAL_InitTick+0x6c>)
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	4b13      	ldr	r3, [pc, #76]	; (8002f20 <HAL_InitTick+0x68>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ed8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f001 fec6 	bl	8004c72 <HAL_SYSTICK_Config>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10f      	bne.n	8002f0c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b0f      	cmp	r3, #15
 8002ef0:	d809      	bhi.n	8002f06 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8002efa:	f001 fe90 	bl	8004c1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002efe:	4a0a      	ldr	r2, [pc, #40]	; (8002f28 <HAL_InitTick+0x70>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6013      	str	r3, [r2, #0]
 8002f04:	e007      	b.n	8002f16 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	73fb      	strb	r3, [r7, #15]
 8002f0a:	e004      	b.n	8002f16 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	73fb      	strb	r3, [r7, #15]
 8002f10:	e001      	b.n	8002f16 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	20000024 	.word	0x20000024
 8002f24:	20000008 	.word	0x20000008
 8002f28:	20000020 	.word	0x20000020

08002f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f30:	4b05      	ldr	r3, [pc, #20]	; (8002f48 <HAL_IncTick+0x1c>)
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <HAL_IncTick+0x20>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4413      	add	r3, r2
 8002f3a:	4a03      	ldr	r2, [pc, #12]	; (8002f48 <HAL_IncTick+0x1c>)
 8002f3c:	6013      	str	r3, [r2, #0]
}
 8002f3e:	bf00      	nop
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	200036a4 	.word	0x200036a4
 8002f4c:	20000024 	.word	0x20000024

08002f50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return uwTick;
 8002f54:	4b03      	ldr	r3, [pc, #12]	; (8002f64 <HAL_GetTick+0x14>)
 8002f56:	681b      	ldr	r3, [r3, #0]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	200036a4 	.word	0x200036a4

08002f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f70:	f7ff ffee 	bl	8002f50 <HAL_GetTick>
 8002f74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f80:	d004      	beq.n	8002f8c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f82:	4b09      	ldr	r3, [pc, #36]	; (8002fa8 <HAL_Delay+0x40>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	4413      	add	r3, r2
 8002f8a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f8c:	bf00      	nop
 8002f8e:	f7ff ffdf 	bl	8002f50 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d8f7      	bhi.n	8002f8e <HAL_Delay+0x26>
  {
  }
}
 8002f9e:	bf00      	nop
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	20000024 	.word	0x20000024

08002fac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	431a      	orrs	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	609a      	str	r2, [r3, #8]
}
 8002fc6:	bf00      	nop
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr

08002fd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	b083      	sub	sp, #12
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
 8002fda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	609a      	str	r2, [r3, #8]
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003008:	4618      	mov	r0, r3
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003014:	b490      	push	{r4, r7}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
 8003020:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	3360      	adds	r3, #96	; 0x60
 8003026:	461a      	mov	r2, r3
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003030:	6822      	ldr	r2, [r4, #0]
 8003032:	4b08      	ldr	r3, [pc, #32]	; (8003054 <LL_ADC_SetOffset+0x40>)
 8003034:	4013      	ands	r3, r2
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800303c:	683a      	ldr	r2, [r7, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	4313      	orrs	r3, r2
 8003042:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003046:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003048:	bf00      	nop
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bc90      	pop	{r4, r7}
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	03fff000 	.word	0x03fff000

08003058 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003058:	b490      	push	{r4, r7}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	3360      	adds	r3, #96	; 0x60
 8003066:	461a      	mov	r2, r3
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003076:	4618      	mov	r0, r3
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bc90      	pop	{r4, r7}
 800307e:	4770      	bx	lr

08003080 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003080:	b490      	push	{r4, r7}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	3360      	adds	r3, #96	; 0x60
 8003090:	461a      	mov	r2, r3
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800309a:	6823      	ldr	r3, [r4, #0]
 800309c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bc90      	pop	{r4, r7}
 80030ae:	4770      	bx	lr

080030b0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80030c4:	2301      	movs	r3, #1
 80030c6:	e000      	b.n	80030ca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	370c      	adds	r7, #12
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr

080030d6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80030d6:	b490      	push	{r4, r7}
 80030d8:	b084      	sub	sp, #16
 80030da:	af00      	add	r7, sp, #0
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	3330      	adds	r3, #48	; 0x30
 80030e6:	461a      	mov	r2, r3
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	0a1b      	lsrs	r3, r3, #8
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	f003 030c 	and.w	r3, r3, #12
 80030f2:	4413      	add	r3, r2
 80030f4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80030f6:	6822      	ldr	r2, [r4, #0]
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f003 031f 	and.w	r3, r3, #31
 80030fe:	211f      	movs	r1, #31
 8003100:	fa01 f303 	lsl.w	r3, r1, r3
 8003104:	43db      	mvns	r3, r3
 8003106:	401a      	ands	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	0e9b      	lsrs	r3, r3, #26
 800310c:	f003 011f 	and.w	r1, r3, #31
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	f003 031f 	and.w	r3, r3, #31
 8003116:	fa01 f303 	lsl.w	r3, r1, r3
 800311a:	4313      	orrs	r3, r2
 800311c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800311e:	bf00      	nop
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bc90      	pop	{r4, r7}
 8003126:	4770      	bx	lr

08003128 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003134:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800313c:	2301      	movs	r3, #1
 800313e:	e000      	b.n	8003142 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800314e:	b490      	push	{r4, r7}
 8003150:	b084      	sub	sp, #16
 8003152:	af00      	add	r7, sp, #0
 8003154:	60f8      	str	r0, [r7, #12]
 8003156:	60b9      	str	r1, [r7, #8]
 8003158:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	3314      	adds	r3, #20
 800315e:	461a      	mov	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	0e5b      	lsrs	r3, r3, #25
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	f003 0304 	and.w	r3, r3, #4
 800316a:	4413      	add	r3, r2
 800316c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800316e:	6822      	ldr	r2, [r4, #0]
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	0d1b      	lsrs	r3, r3, #20
 8003174:	f003 031f 	and.w	r3, r3, #31
 8003178:	2107      	movs	r1, #7
 800317a:	fa01 f303 	lsl.w	r3, r1, r3
 800317e:	43db      	mvns	r3, r3
 8003180:	401a      	ands	r2, r3
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	0d1b      	lsrs	r3, r3, #20
 8003186:	f003 031f 	and.w	r3, r3, #31
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	fa01 f303 	lsl.w	r3, r1, r3
 8003190:	4313      	orrs	r3, r2
 8003192:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003194:	bf00      	nop
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bc90      	pop	{r4, r7}
 800319c:	4770      	bx	lr
	...

080031a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031b8:	43db      	mvns	r3, r3
 80031ba:	401a      	ands	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f003 0318 	and.w	r3, r3, #24
 80031c2:	4908      	ldr	r1, [pc, #32]	; (80031e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80031c4:	40d9      	lsrs	r1, r3
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	400b      	ands	r3, r1
 80031ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ce:	431a      	orrs	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80031d6:	bf00      	nop
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	0007ffff 	.word	0x0007ffff

080031e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f003 031f 	and.w	r3, r3, #31
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003214:	4618      	mov	r0, r3
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003230:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6093      	str	r3, [r2, #8]
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003254:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003258:	d101      	bne.n	800325e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800327c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003280:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032a8:	d101      	bne.n	80032ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80032aa:	2301      	movs	r3, #1
 80032ac:	e000      	b.n	80032b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	370c      	adds	r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr

080032bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032d0:	f043 0201 	orr.w	r2, r3, #1
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032f8:	f043 0202 	orr.w	r2, r3, #2
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b01      	cmp	r3, #1
 800331e:	d101      	bne.n	8003324 <LL_ADC_IsEnabled+0x18>
 8003320:	2301      	movs	r3, #1
 8003322:	e000      	b.n	8003326 <LL_ADC_IsEnabled+0x1a>
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b02      	cmp	r3, #2
 8003344:	d101      	bne.n	800334a <LL_ADC_IsDisableOngoing+0x18>
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <LL_ADC_IsDisableOngoing+0x1a>
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003368:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800336c:	f043 0204 	orr.w	r2, r3, #4
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003390:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003394:	f043 0210 	orr.w	r2, r3, #16
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	2b04      	cmp	r3, #4
 80033ba:	d101      	bne.n	80033c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80033bc:	2301      	movs	r3, #1
 80033be:	e000      	b.n	80033c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80033ce:	b480      	push	{r7}
 80033d0:	b083      	sub	sp, #12
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033e2:	f043 0220 	orr.w	r2, r3, #32
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr

080033f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b08      	cmp	r3, #8
 8003408:	d101      	bne.n	800340e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800341c:	b590      	push	{r4, r7, lr}
 800341e:	b089      	sub	sp, #36	; 0x24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003428:	2300      	movs	r3, #0
 800342a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e134      	b.n	80036a0 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003440:	2b00      	cmp	r3, #0
 8003442:	d109      	bne.n	8003458 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f7fe fd3f 	bl	8001ec8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fef1 	bl	8003244 <LL_ADC_IsDeepPowerDownEnabled>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d004      	beq.n	8003472 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff fed7 	bl	8003220 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff ff0c 	bl	8003294 <LL_ADC_IsInternalRegulatorEnabled>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d113      	bne.n	80034aa <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff fef0 	bl	800326c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800348c:	4b86      	ldr	r3, [pc, #536]	; (80036a8 <HAL_ADC_Init+0x28c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	099b      	lsrs	r3, r3, #6
 8003492:	4a86      	ldr	r2, [pc, #536]	; (80036ac <HAL_ADC_Init+0x290>)
 8003494:	fba2 2303 	umull	r2, r3, r2, r3
 8003498:	099b      	lsrs	r3, r3, #6
 800349a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800349c:	e002      	b.n	80034a4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f9      	bne.n	800349e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff fef0 	bl	8003294 <LL_ADC_IsInternalRegulatorEnabled>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10d      	bne.n	80034d6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034be:	f043 0210 	orr.w	r2, r3, #16
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ca:	f043 0201 	orr.w	r2, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff ff64 	bl	80033a8 <LL_ADC_REG_IsConversionOngoing>
 80034e0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e6:	f003 0310 	and.w	r3, r3, #16
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f040 80cf 	bne.w	800368e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f040 80cb 	bne.w	800368e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003500:	f043 0202 	orr.w	r2, r3, #2
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff fefd 	bl	800330c <LL_ADC_IsEnabled>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d115      	bne.n	8003544 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003518:	4865      	ldr	r0, [pc, #404]	; (80036b0 <HAL_ADC_Init+0x294>)
 800351a:	f7ff fef7 	bl	800330c <LL_ADC_IsEnabled>
 800351e:	4604      	mov	r4, r0
 8003520:	4864      	ldr	r0, [pc, #400]	; (80036b4 <HAL_ADC_Init+0x298>)
 8003522:	f7ff fef3 	bl	800330c <LL_ADC_IsEnabled>
 8003526:	4603      	mov	r3, r0
 8003528:	431c      	orrs	r4, r3
 800352a:	4863      	ldr	r0, [pc, #396]	; (80036b8 <HAL_ADC_Init+0x29c>)
 800352c:	f7ff feee 	bl	800330c <LL_ADC_IsEnabled>
 8003530:	4603      	mov	r3, r0
 8003532:	4323      	orrs	r3, r4
 8003534:	2b00      	cmp	r3, #0
 8003536:	d105      	bne.n	8003544 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	4619      	mov	r1, r3
 800353e:	485f      	ldr	r0, [pc, #380]	; (80036bc <HAL_ADC_Init+0x2a0>)
 8003540:	f7ff fd34 	bl	8002fac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	7e5b      	ldrb	r3, [r3, #25]
 8003548:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800354e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003554:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800355a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003562:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003564:	4313      	orrs	r3, r2
 8003566:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d106      	bne.n	8003580 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	3b01      	subs	r3, #1
 8003578:	045b      	lsls	r3, r3, #17
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	4313      	orrs	r3, r2
 800357e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003584:	2b00      	cmp	r3, #0
 8003586:	d009      	beq.n	800359c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003594:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4313      	orrs	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	4b47      	ldr	r3, [pc, #284]	; (80036c0 <HAL_ADC_Init+0x2a4>)
 80035a4:	4013      	ands	r3, r2
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6812      	ldr	r2, [r2, #0]
 80035aa:	69b9      	ldr	r1, [r7, #24]
 80035ac:	430b      	orrs	r3, r1
 80035ae:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff fef7 	bl	80033a8 <LL_ADC_REG_IsConversionOngoing>
 80035ba:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff ff18 	bl	80033f6 <LL_ADC_INJ_IsConversionOngoing>
 80035c6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d13d      	bne.n	800364a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d13a      	bne.n	800364a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80035d8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035e0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035f0:	f023 0302 	bic.w	r3, r3, #2
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	6812      	ldr	r2, [r2, #0]
 80035f8:	69b9      	ldr	r1, [r7, #24]
 80035fa:	430b      	orrs	r3, r1
 80035fc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003604:	2b01      	cmp	r3, #1
 8003606:	d118      	bne.n	800363a <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003612:	f023 0304 	bic.w	r3, r3, #4
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800361e:	4311      	orrs	r1, r2
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003624:	4311      	orrs	r1, r2
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800362a:	430a      	orrs	r2, r1
 800362c:	431a      	orrs	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f042 0201 	orr.w	r2, r2, #1
 8003636:	611a      	str	r2, [r3, #16]
 8003638:	e007      	b.n	800364a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	691a      	ldr	r2, [r3, #16]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0201 	bic.w	r2, r2, #1
 8003648:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d10c      	bne.n	800366c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003658:	f023 010f 	bic.w	r1, r3, #15
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	1e5a      	subs	r2, r3, #1
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	631a      	str	r2, [r3, #48]	; 0x30
 800366a:	e007      	b.n	800367c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 020f 	bic.w	r2, r2, #15
 800367a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003680:	f023 0303 	bic.w	r3, r3, #3
 8003684:	f043 0201 	orr.w	r2, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	655a      	str	r2, [r3, #84]	; 0x54
 800368c:	e007      	b.n	800369e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003692:	f043 0210 	orr.w	r2, r3, #16
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800369e:	7ffb      	ldrb	r3, [r7, #31]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3724      	adds	r7, #36	; 0x24
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd90      	pop	{r4, r7, pc}
 80036a8:	20000008 	.word	0x20000008
 80036ac:	053e2d63 	.word	0x053e2d63
 80036b0:	50040000 	.word	0x50040000
 80036b4:	50040100 	.word	0x50040100
 80036b8:	50040200 	.word	0x50040200
 80036bc:	50040300 	.word	0x50040300
 80036c0:	fff0c007 	.word	0xfff0c007

080036c4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036cc:	4857      	ldr	r0, [pc, #348]	; (800382c <HAL_ADC_Start+0x168>)
 80036ce:	f7ff fd8b 	bl	80031e8 <LL_ADC_GetMultimode>
 80036d2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7ff fe65 	bl	80033a8 <LL_ADC_REG_IsConversionOngoing>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f040 809c 	bne.w	800381e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d101      	bne.n	80036f4 <HAL_ADC_Start+0x30>
 80036f0:	2302      	movs	r3, #2
 80036f2:	e097      	b.n	8003824 <HAL_ADC_Start+0x160>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 fffd 	bl	80046fc <ADC_Enable>
 8003702:	4603      	mov	r3, r0
 8003704:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003706:	7dfb      	ldrb	r3, [r7, #23]
 8003708:	2b00      	cmp	r3, #0
 800370a:	f040 8083 	bne.w	8003814 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003712:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003716:	f023 0301 	bic.w	r3, r3, #1
 800371a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a42      	ldr	r2, [pc, #264]	; (8003830 <HAL_ADC_Start+0x16c>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d002      	beq.n	8003732 <HAL_ADC_Start+0x6e>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	e000      	b.n	8003734 <HAL_ADC_Start+0x70>
 8003732:	4b40      	ldr	r3, [pc, #256]	; (8003834 <HAL_ADC_Start+0x170>)
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6812      	ldr	r2, [r2, #0]
 8003738:	4293      	cmp	r3, r2
 800373a:	d002      	beq.n	8003742 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d105      	bne.n	800374e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003746:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003752:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800375a:	d106      	bne.n	800376a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003760:	f023 0206 	bic.w	r2, r3, #6
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	659a      	str	r2, [r3, #88]	; 0x58
 8003768:	e002      	b.n	8003770 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	221c      	movs	r2, #28
 8003776:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a2a      	ldr	r2, [pc, #168]	; (8003830 <HAL_ADC_Start+0x16c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d002      	beq.n	8003790 <HAL_ADC_Start+0xcc>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	e000      	b.n	8003792 <HAL_ADC_Start+0xce>
 8003790:	4b28      	ldr	r3, [pc, #160]	; (8003834 <HAL_ADC_Start+0x170>)
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	4293      	cmp	r3, r2
 8003798:	d008      	beq.n	80037ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d005      	beq.n	80037ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	2b05      	cmp	r3, #5
 80037a4:	d002      	beq.n	80037ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2b09      	cmp	r3, #9
 80037aa:	d114      	bne.n	80037d6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d007      	beq.n	80037ca <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff fdc2 	bl	8003358 <LL_ADC_REG_StartConversion>
 80037d4:	e025      	b.n	8003822 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a12      	ldr	r2, [pc, #72]	; (8003830 <HAL_ADC_Start+0x16c>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d002      	beq.n	80037f2 <HAL_ADC_Start+0x12e>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	e000      	b.n	80037f4 <HAL_ADC_Start+0x130>
 80037f2:	4b10      	ldr	r3, [pc, #64]	; (8003834 <HAL_ADC_Start+0x170>)
 80037f4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00f      	beq.n	8003822 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003806:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800380a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	655a      	str	r2, [r3, #84]	; 0x54
 8003812:	e006      	b.n	8003822 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800381c:	e001      	b.n	8003822 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800381e:	2302      	movs	r3, #2
 8003820:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003822:	7dfb      	ldrb	r3, [r7, #23]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	50040300 	.word	0x50040300
 8003830:	50040100 	.word	0x50040100
 8003834:	50040000 	.word	0x50040000

08003838 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003846:	2b01      	cmp	r3, #1
 8003848:	d101      	bne.n	800384e <HAL_ADC_Stop+0x16>
 800384a:	2302      	movs	r3, #2
 800384c:	e023      	b.n	8003896 <HAL_ADC_Stop+0x5e>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003856:	2103      	movs	r1, #3
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 fe9b 	bl	8004594 <ADC_ConversionStop>
 800385e:	4603      	mov	r3, r0
 8003860:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003862:	7bfb      	ldrb	r3, [r7, #15]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d111      	bne.n	800388c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 ffa1 	bl	80047b0 <ADC_Disable>
 800386e:	4603      	mov	r3, r0
 8003870:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003872:	7bfb      	ldrb	r3, [r7, #15]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d109      	bne.n	800388c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800387c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003880:	f023 0301 	bic.w	r3, r3, #1
 8003884:	f043 0201 	orr.w	r2, r3, #1
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003894:	7bfb      	ldrb	r3, [r7, #15]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
	...

080038a0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038aa:	4862      	ldr	r0, [pc, #392]	; (8003a34 <HAL_ADC_PollForConversion+0x194>)
 80038ac:	f7ff fc9c 	bl	80031e8 <LL_ADC_GetMultimode>
 80038b0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d102      	bne.n	80038c0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80038ba:	2308      	movs	r3, #8
 80038bc:	61fb      	str	r3, [r7, #28]
 80038be:	e02a      	b.n	8003916 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d005      	beq.n	80038d2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	2b05      	cmp	r3, #5
 80038ca:	d002      	beq.n	80038d2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	2b09      	cmp	r3, #9
 80038d0:	d111      	bne.n	80038f6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	f003 0301 	and.w	r3, r3, #1
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d007      	beq.n	80038f0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e4:	f043 0220 	orr.w	r2, r3, #32
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e09d      	b.n	8003a2c <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80038f0:	2304      	movs	r3, #4
 80038f2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80038f4:	e00f      	b.n	8003916 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80038f6:	484f      	ldr	r0, [pc, #316]	; (8003a34 <HAL_ADC_PollForConversion+0x194>)
 80038f8:	f7ff fc84 	bl	8003204 <LL_ADC_GetMultiDMATransfer>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d007      	beq.n	8003912 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003906:	f043 0220 	orr.w	r2, r3, #32
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e08c      	b.n	8003a2c <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003912:	2304      	movs	r3, #4
 8003914:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003916:	f7ff fb1b 	bl	8002f50 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800391c:	e01a      	b.n	8003954 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003924:	d016      	beq.n	8003954 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003926:	f7ff fb13 	bl	8002f50 <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	683a      	ldr	r2, [r7, #0]
 8003932:	429a      	cmp	r2, r3
 8003934:	d302      	bcc.n	800393c <HAL_ADC_PollForConversion+0x9c>
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10b      	bne.n	8003954 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003940:	f043 0204 	orr.w	r2, r3, #4
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e06b      	b.n	8003a2c <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	4013      	ands	r3, r2
 800395e:	2b00      	cmp	r3, #0
 8003960:	d0dd      	beq.n	800391e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003966:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff fb9c 	bl	80030b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d01c      	beq.n	80039b8 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	7e5b      	ldrb	r3, [r3, #25]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d118      	bne.n	80039b8 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0308 	and.w	r3, r3, #8
 8003990:	2b08      	cmp	r3, #8
 8003992:	d111      	bne.n	80039b8 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003998:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d105      	bne.n	80039b8 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b0:	f043 0201 	orr.w	r2, r3, #1
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a1e      	ldr	r2, [pc, #120]	; (8003a38 <HAL_ADC_PollForConversion+0x198>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d002      	beq.n	80039c8 <HAL_ADC_PollForConversion+0x128>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	e000      	b.n	80039ca <HAL_ADC_PollForConversion+0x12a>
 80039c8:	4b1c      	ldr	r3, [pc, #112]	; (8003a3c <HAL_ADC_PollForConversion+0x19c>)
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	6812      	ldr	r2, [r2, #0]
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d008      	beq.n	80039e4 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d005      	beq.n	80039e4 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b05      	cmp	r3, #5
 80039dc:	d002      	beq.n	80039e4 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	2b09      	cmp	r3, #9
 80039e2:	d104      	bne.n	80039ee <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	61bb      	str	r3, [r7, #24]
 80039ec:	e00c      	b.n	8003a08 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a11      	ldr	r2, [pc, #68]	; (8003a38 <HAL_ADC_PollForConversion+0x198>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d002      	beq.n	80039fe <HAL_ADC_PollForConversion+0x15e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	e000      	b.n	8003a00 <HAL_ADC_PollForConversion+0x160>
 80039fe:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <HAL_ADC_PollForConversion+0x19c>)
 8003a00:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	2b08      	cmp	r3, #8
 8003a0c:	d104      	bne.n	8003a18 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2208      	movs	r2, #8
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	e008      	b.n	8003a2a <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d103      	bne.n	8003a2a <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	220c      	movs	r2, #12
 8003a28:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3720      	adds	r7, #32
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	50040300 	.word	0x50040300
 8003a38:	50040100 	.word	0x50040100
 8003a3c:	50040000 	.word	0x50040000

08003a40 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
	...

08003a5c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b08a      	sub	sp, #40	; 0x28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003a64:	2300      	movs	r3, #0
 8003a66:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a78:	4882      	ldr	r0, [pc, #520]	; (8003c84 <HAL_ADC_IRQHandler+0x228>)
 8003a7a:	f7ff fbb5 	bl	80031e8 <LL_ADC_GetMultimode>
 8003a7e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d017      	beq.n	8003aba <HAL_ADC_IRQHandler+0x5e>
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d012      	beq.n	8003aba <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a98:	f003 0310 	and.w	r3, r3, #16
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d105      	bne.n	8003aac <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa4:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 ff25 	bl	80048fc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d004      	beq.n	8003ace <HAL_ADC_IRQHandler+0x72>
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10a      	bne.n	8003ae4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 8083 	beq.w	8003be0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	f003 0308 	and.w	r3, r3, #8
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d07d      	beq.n	8003be0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ae8:	f003 0310 	and.w	r3, r3, #16
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d105      	bne.n	8003afc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003af4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7ff fad5 	bl	80030b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d062      	beq.n	8003bd2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a5d      	ldr	r2, [pc, #372]	; (8003c88 <HAL_ADC_IRQHandler+0x22c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d002      	beq.n	8003b1c <HAL_ADC_IRQHandler+0xc0>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	e000      	b.n	8003b1e <HAL_ADC_IRQHandler+0xc2>
 8003b1c:	4b5b      	ldr	r3, [pc, #364]	; (8003c8c <HAL_ADC_IRQHandler+0x230>)
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6812      	ldr	r2, [r2, #0]
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d008      	beq.n	8003b38 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d005      	beq.n	8003b38 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	2b05      	cmp	r3, #5
 8003b30:	d002      	beq.n	8003b38 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b09      	cmp	r3, #9
 8003b36:	d104      	bne.n	8003b42 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	623b      	str	r3, [r7, #32]
 8003b40:	e00c      	b.n	8003b5c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a50      	ldr	r2, [pc, #320]	; (8003c88 <HAL_ADC_IRQHandler+0x22c>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d002      	beq.n	8003b52 <HAL_ADC_IRQHandler+0xf6>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	e000      	b.n	8003b54 <HAL_ADC_IRQHandler+0xf8>
 8003b52:	4b4e      	ldr	r3, [pc, #312]	; (8003c8c <HAL_ADC_IRQHandler+0x230>)
 8003b54:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d135      	bne.n	8003bd2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0308 	and.w	r3, r3, #8
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d12e      	bne.n	8003bd2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7ff fc15 	bl	80033a8 <LL_ADC_REG_IsConversionOngoing>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d11a      	bne.n	8003bba <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 020c 	bic.w	r2, r2, #12
 8003b92:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d112      	bne.n	8003bd2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb0:	f043 0201 	orr.w	r2, r3, #1
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	655a      	str	r2, [r3, #84]	; 0x54
 8003bb8:	e00b      	b.n	8003bd2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bbe:	f043 0210 	orr.w	r2, r3, #16
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bca:	f043 0201 	orr.w	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f95c 	bl	8003e90 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	220c      	movs	r2, #12
 8003bde:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	f003 0320 	and.w	r3, r3, #32
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d004      	beq.n	8003bf4 <HAL_ADC_IRQHandler+0x198>
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	f003 0320 	and.w	r3, r3, #32
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10b      	bne.n	8003c0c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f000 809f 	beq.w	8003d3e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f000 8099 	beq.w	8003d3e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c10:	f003 0310 	and.w	r3, r3, #16
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d105      	bne.n	8003c24 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c1c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7ff fa7d 	bl	8003128 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003c2e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7ff fa3b 	bl	80030b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c3a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a11      	ldr	r2, [pc, #68]	; (8003c88 <HAL_ADC_IRQHandler+0x22c>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d002      	beq.n	8003c4c <HAL_ADC_IRQHandler+0x1f0>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	e000      	b.n	8003c4e <HAL_ADC_IRQHandler+0x1f2>
 8003c4c:	4b0f      	ldr	r3, [pc, #60]	; (8003c8c <HAL_ADC_IRQHandler+0x230>)
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6812      	ldr	r2, [r2, #0]
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d008      	beq.n	8003c68 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d005      	beq.n	8003c68 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	2b06      	cmp	r3, #6
 8003c60:	d002      	beq.n	8003c68 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	2b07      	cmp	r3, #7
 8003c66:	d104      	bne.n	8003c72 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	623b      	str	r3, [r7, #32]
 8003c70:	e013      	b.n	8003c9a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a04      	ldr	r2, [pc, #16]	; (8003c88 <HAL_ADC_IRQHandler+0x22c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d009      	beq.n	8003c90 <HAL_ADC_IRQHandler+0x234>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	e007      	b.n	8003c92 <HAL_ADC_IRQHandler+0x236>
 8003c82:	bf00      	nop
 8003c84:	50040300 	.word	0x50040300
 8003c88:	50040100 	.word	0x50040100
 8003c8c:	50040000 	.word	0x50040000
 8003c90:	4b7d      	ldr	r3, [pc, #500]	; (8003e88 <HAL_ADC_IRQHandler+0x42c>)
 8003c92:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10c      	bne.n	8003cba <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d142      	bne.n	8003d30 <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d03f      	beq.n	8003d30 <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003cb0:	6a3b      	ldr	r3, [r7, #32]
 8003cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d13a      	bne.n	8003d30 <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc4:	2b40      	cmp	r3, #64	; 0x40
 8003cc6:	d133      	bne.n	8003d30 <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003cc8:	6a3b      	ldr	r3, [r7, #32]
 8003cca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d12e      	bne.n	8003d30 <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff fb8d 	bl	80033f6 <LL_ADC_INJ_IsConversionOngoing>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d11a      	bne.n	8003d18 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003cf0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d112      	bne.n	8003d30 <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0e:	f043 0201 	orr.w	r2, r3, #1
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	655a      	str	r2, [r3, #84]	; 0x54
 8003d16:	e00b      	b.n	8003d30 <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d1c:	f043 0210 	orr.w	r2, r3, #16
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d28:	f043 0201 	orr.w	r2, r3, #1
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 fdbb 	bl	80048ac <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2260      	movs	r2, #96	; 0x60
 8003d3c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d011      	beq.n	8003d6c <HAL_ADC_IRQHandler+0x310>
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00c      	beq.n	8003d6c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d56:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 f8a0 	bl	8003ea4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2280      	movs	r2, #128	; 0x80
 8003d6a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d012      	beq.n	8003d9c <HAL_ADC_IRQHandler+0x340>
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00d      	beq.n	8003d9c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d84:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 fda1 	bl	80048d4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d9a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d012      	beq.n	8003dcc <HAL_ADC_IRQHandler+0x370>
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00d      	beq.n	8003dcc <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f000 fd93 	bl	80048e8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dca:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d036      	beq.n	8003e44 <HAL_ADC_IRQHandler+0x3e8>
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	f003 0310 	and.w	r3, r3, #16
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d031      	beq.n	8003e44 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d102      	bne.n	8003dee <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003de8:	2301      	movs	r3, #1
 8003dea:	627b      	str	r3, [r7, #36]	; 0x24
 8003dec:	e014      	b.n	8003e18 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003df4:	4825      	ldr	r0, [pc, #148]	; (8003e8c <HAL_ADC_IRQHandler+0x430>)
 8003df6:	f7ff fa05 	bl	8003204 <LL_ADC_GetMultiDMATransfer>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00b      	beq.n	8003e18 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003e00:	2301      	movs	r3, #1
 8003e02:	627b      	str	r3, [r7, #36]	; 0x24
 8003e04:	e008      	b.n	8003e18 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003e14:	2301      	movs	r3, #1
 8003e16:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d10e      	bne.n	8003e3c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e22:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2e:	f043 0202 	orr.w	r2, r3, #2
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f83e 	bl	8003eb8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2210      	movs	r2, #16
 8003e42:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d018      	beq.n	8003e80 <HAL_ADC_IRQHandler+0x424>
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d013      	beq.n	8003e80 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e5c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e68:	f043 0208 	orr.w	r2, r3, #8
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e78:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 fd20 	bl	80048c0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003e80:	bf00      	nop
 8003e82:	3728      	adds	r7, #40	; 0x28
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	50040000 	.word	0x50040000
 8003e8c:	50040300 	.word	0x50040300

08003e90 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b0a6      	sub	sp, #152	; 0x98
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003edc:	2300      	movs	r3, #0
 8003ede:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d101      	bne.n	8003eee <HAL_ADC_ConfigChannel+0x22>
 8003eea:	2302      	movs	r3, #2
 8003eec:	e348      	b.n	8004580 <HAL_ADC_ConfigChannel+0x6b4>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff fa54 	bl	80033a8 <LL_ADC_REG_IsConversionOngoing>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f040 8329 	bne.w	800455a <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	2b05      	cmp	r3, #5
 8003f0e:	d824      	bhi.n	8003f5a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	3b02      	subs	r3, #2
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d81b      	bhi.n	8003f52 <HAL_ADC_ConfigChannel+0x86>
 8003f1a:	a201      	add	r2, pc, #4	; (adr r2, 8003f20 <HAL_ADC_ConfigChannel+0x54>)
 8003f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f20:	08003f31 	.word	0x08003f31
 8003f24:	08003f39 	.word	0x08003f39
 8003f28:	08003f41 	.word	0x08003f41
 8003f2c:	08003f49 	.word	0x08003f49
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	220c      	movs	r2, #12
 8003f34:	605a      	str	r2, [r3, #4]
 8003f36:	e011      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2212      	movs	r2, #18
 8003f3c:	605a      	str	r2, [r3, #4]
 8003f3e:	e00d      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	2218      	movs	r2, #24
 8003f44:	605a      	str	r2, [r3, #4]
 8003f46:	e009      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f4e:	605a      	str	r2, [r3, #4]
 8003f50:	e004      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	2206      	movs	r2, #6
 8003f56:	605a      	str	r2, [r3, #4]
 8003f58:	e000      	b.n	8003f5c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003f5a:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6818      	ldr	r0, [r3, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	6859      	ldr	r1, [r3, #4]
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	f7ff f8b4 	bl	80030d6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7ff fa18 	bl	80033a8 <LL_ADC_REG_IsConversionOngoing>
 8003f78:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff fa38 	bl	80033f6 <LL_ADC_INJ_IsConversionOngoing>
 8003f86:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	f040 8148 	bne.w	8004224 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f94:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f040 8143 	bne.w	8004224 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6818      	ldr	r0, [r3, #0]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	6819      	ldr	r1, [r3, #0]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	461a      	mov	r2, r3
 8003fac:	f7ff f8cf 	bl	800314e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	695a      	ldr	r2, [r3, #20]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	08db      	lsrs	r3, r3, #3
 8003fbc:	f003 0303 	and.w	r3, r3, #3
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d00a      	beq.n	8003fe8 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6818      	ldr	r0, [r3, #0]
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	6919      	ldr	r1, [r3, #16]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fe2:	f7ff f817 	bl	8003014 <LL_ADC_SetOffset>
 8003fe6:	e11d      	b.n	8004224 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2100      	movs	r1, #0
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7ff f832 	bl	8003058 <LL_ADC_GetOffsetChannel>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10a      	bne.n	8004014 <HAL_ADC_ConfigChannel+0x148>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2100      	movs	r1, #0
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff f827 	bl	8003058 <LL_ADC_GetOffsetChannel>
 800400a:	4603      	mov	r3, r0
 800400c:	0e9b      	lsrs	r3, r3, #26
 800400e:	f003 021f 	and.w	r2, r3, #31
 8004012:	e012      	b.n	800403a <HAL_ADC_ConfigChannel+0x16e>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2100      	movs	r1, #0
 800401a:	4618      	mov	r0, r3
 800401c:	f7ff f81c 	bl	8003058 <LL_ADC_GetOffsetChannel>
 8004020:	4603      	mov	r3, r0
 8004022:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004026:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800402a:	fa93 f3a3 	rbit	r3, r3
 800402e:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004030:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004032:	fab3 f383 	clz	r3, r3
 8004036:	b2db      	uxtb	r3, r3
 8004038:	461a      	mov	r2, r3
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004042:	2b00      	cmp	r3, #0
 8004044:	d105      	bne.n	8004052 <HAL_ADC_ConfigChannel+0x186>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	0e9b      	lsrs	r3, r3, #26
 800404c:	f003 031f 	and.w	r3, r3, #31
 8004050:	e00a      	b.n	8004068 <HAL_ADC_ConfigChannel+0x19c>
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004058:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800405a:	fa93 f3a3 	rbit	r3, r3
 800405e:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8004060:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004062:	fab3 f383 	clz	r3, r3
 8004066:	b2db      	uxtb	r3, r3
 8004068:	429a      	cmp	r2, r3
 800406a:	d106      	bne.n	800407a <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2200      	movs	r2, #0
 8004072:	2100      	movs	r1, #0
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff f803 	bl	8003080 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2101      	movs	r1, #1
 8004080:	4618      	mov	r0, r3
 8004082:	f7fe ffe9 	bl	8003058 <LL_ADC_GetOffsetChannel>
 8004086:	4603      	mov	r3, r0
 8004088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10a      	bne.n	80040a6 <HAL_ADC_ConfigChannel+0x1da>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2101      	movs	r1, #1
 8004096:	4618      	mov	r0, r3
 8004098:	f7fe ffde 	bl	8003058 <LL_ADC_GetOffsetChannel>
 800409c:	4603      	mov	r3, r0
 800409e:	0e9b      	lsrs	r3, r3, #26
 80040a0:	f003 021f 	and.w	r2, r3, #31
 80040a4:	e010      	b.n	80040c8 <HAL_ADC_ConfigChannel+0x1fc>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2101      	movs	r1, #1
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fe ffd3 	bl	8003058 <LL_ADC_GetOffsetChannel>
 80040b2:	4603      	mov	r3, r0
 80040b4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040b8:	fa93 f3a3 	rbit	r3, r3
 80040bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80040be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040c0:	fab3 f383 	clz	r3, r3
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	461a      	mov	r2, r3
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d105      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x214>
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	0e9b      	lsrs	r3, r3, #26
 80040da:	f003 031f 	and.w	r3, r3, #31
 80040de:	e00a      	b.n	80040f6 <HAL_ADC_ConfigChannel+0x22a>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80040e8:	fa93 f3a3 	rbit	r3, r3
 80040ec:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80040ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040f0:	fab3 f383 	clz	r3, r3
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d106      	bne.n	8004108 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2200      	movs	r2, #0
 8004100:	2101      	movs	r1, #1
 8004102:	4618      	mov	r0, r3
 8004104:	f7fe ffbc 	bl	8003080 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2102      	movs	r1, #2
 800410e:	4618      	mov	r0, r3
 8004110:	f7fe ffa2 	bl	8003058 <LL_ADC_GetOffsetChannel>
 8004114:	4603      	mov	r3, r0
 8004116:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10a      	bne.n	8004134 <HAL_ADC_ConfigChannel+0x268>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2102      	movs	r1, #2
 8004124:	4618      	mov	r0, r3
 8004126:	f7fe ff97 	bl	8003058 <LL_ADC_GetOffsetChannel>
 800412a:	4603      	mov	r3, r0
 800412c:	0e9b      	lsrs	r3, r3, #26
 800412e:	f003 021f 	and.w	r2, r3, #31
 8004132:	e010      	b.n	8004156 <HAL_ADC_ConfigChannel+0x28a>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2102      	movs	r1, #2
 800413a:	4618      	mov	r0, r3
 800413c:	f7fe ff8c 	bl	8003058 <LL_ADC_GetOffsetChannel>
 8004140:	4603      	mov	r3, r0
 8004142:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004144:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004146:	fa93 f3a3 	rbit	r3, r3
 800414a:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800414c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800414e:	fab3 f383 	clz	r3, r3
 8004152:	b2db      	uxtb	r3, r3
 8004154:	461a      	mov	r2, r3
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800415e:	2b00      	cmp	r3, #0
 8004160:	d105      	bne.n	800416e <HAL_ADC_ConfigChannel+0x2a2>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	0e9b      	lsrs	r3, r3, #26
 8004168:	f003 031f 	and.w	r3, r3, #31
 800416c:	e00a      	b.n	8004184 <HAL_ADC_ConfigChannel+0x2b8>
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004174:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004176:	fa93 f3a3 	rbit	r3, r3
 800417a:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800417c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800417e:	fab3 f383 	clz	r3, r3
 8004182:	b2db      	uxtb	r3, r3
 8004184:	429a      	cmp	r2, r3
 8004186:	d106      	bne.n	8004196 <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2200      	movs	r2, #0
 800418e:	2102      	movs	r1, #2
 8004190:	4618      	mov	r0, r3
 8004192:	f7fe ff75 	bl	8003080 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2103      	movs	r1, #3
 800419c:	4618      	mov	r0, r3
 800419e:	f7fe ff5b 	bl	8003058 <LL_ADC_GetOffsetChannel>
 80041a2:	4603      	mov	r3, r0
 80041a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10a      	bne.n	80041c2 <HAL_ADC_ConfigChannel+0x2f6>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2103      	movs	r1, #3
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fe ff50 	bl	8003058 <LL_ADC_GetOffsetChannel>
 80041b8:	4603      	mov	r3, r0
 80041ba:	0e9b      	lsrs	r3, r3, #26
 80041bc:	f003 021f 	and.w	r2, r3, #31
 80041c0:	e010      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x318>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2103      	movs	r1, #3
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7fe ff45 	bl	8003058 <LL_ADC_GetOffsetChannel>
 80041ce:	4603      	mov	r3, r0
 80041d0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041d4:	fa93 f3a3 	rbit	r3, r3
 80041d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80041da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041dc:	fab3 f383 	clz	r3, r3
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	461a      	mov	r2, r3
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d105      	bne.n	80041fc <HAL_ADC_ConfigChannel+0x330>
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	0e9b      	lsrs	r3, r3, #26
 80041f6:	f003 031f 	and.w	r3, r3, #31
 80041fa:	e00a      	b.n	8004212 <HAL_ADC_ConfigChannel+0x346>
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004202:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004204:	fa93 f3a3 	rbit	r3, r3
 8004208:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 800420a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800420c:	fab3 f383 	clz	r3, r3
 8004210:	b2db      	uxtb	r3, r3
 8004212:	429a      	cmp	r2, r3
 8004214:	d106      	bne.n	8004224 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2200      	movs	r2, #0
 800421c:	2103      	movs	r1, #3
 800421e:	4618      	mov	r0, r3
 8004220:	f7fe ff2e 	bl	8003080 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4618      	mov	r0, r3
 800422a:	f7ff f86f 	bl	800330c <LL_ADC_IsEnabled>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	f040 810c 	bne.w	800444e <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	6819      	ldr	r1, [r3, #0]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	461a      	mov	r2, r3
 8004244:	f7fe ffac 	bl	80031a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	4aad      	ldr	r2, [pc, #692]	; (8004504 <HAL_ADC_ConfigChannel+0x638>)
 800424e:	4293      	cmp	r3, r2
 8004250:	f040 80fd 	bne.w	800444e <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10b      	bne.n	800427c <HAL_ADC_ConfigChannel+0x3b0>
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	0e9b      	lsrs	r3, r3, #26
 800426a:	3301      	adds	r3, #1
 800426c:	f003 031f 	and.w	r3, r3, #31
 8004270:	2b09      	cmp	r3, #9
 8004272:	bf94      	ite	ls
 8004274:	2301      	movls	r3, #1
 8004276:	2300      	movhi	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	e012      	b.n	80042a2 <HAL_ADC_ConfigChannel+0x3d6>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004282:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004284:	fa93 f3a3 	rbit	r3, r3
 8004288:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800428a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800428c:	fab3 f383 	clz	r3, r3
 8004290:	b2db      	uxtb	r3, r3
 8004292:	3301      	adds	r3, #1
 8004294:	f003 031f 	and.w	r3, r3, #31
 8004298:	2b09      	cmp	r3, #9
 800429a:	bf94      	ite	ls
 800429c:	2301      	movls	r3, #1
 800429e:	2300      	movhi	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d064      	beq.n	8004370 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d107      	bne.n	80042c2 <HAL_ADC_ConfigChannel+0x3f6>
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	0e9b      	lsrs	r3, r3, #26
 80042b8:	3301      	adds	r3, #1
 80042ba:	069b      	lsls	r3, r3, #26
 80042bc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042c0:	e00e      	b.n	80042e0 <HAL_ADC_ConfigChannel+0x414>
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ca:	fa93 f3a3 	rbit	r3, r3
 80042ce:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80042d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042d2:	fab3 f383 	clz	r3, r3
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	3301      	adds	r3, #1
 80042da:	069b      	lsls	r3, r3, #26
 80042dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d109      	bne.n	8004300 <HAL_ADC_ConfigChannel+0x434>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	0e9b      	lsrs	r3, r3, #26
 80042f2:	3301      	adds	r3, #1
 80042f4:	f003 031f 	and.w	r3, r3, #31
 80042f8:	2101      	movs	r1, #1
 80042fa:	fa01 f303 	lsl.w	r3, r1, r3
 80042fe:	e010      	b.n	8004322 <HAL_ADC_ConfigChannel+0x456>
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004308:	fa93 f3a3 	rbit	r3, r3
 800430c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800430e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004310:	fab3 f383 	clz	r3, r3
 8004314:	b2db      	uxtb	r3, r3
 8004316:	3301      	adds	r3, #1
 8004318:	f003 031f 	and.w	r3, r3, #31
 800431c:	2101      	movs	r1, #1
 800431e:	fa01 f303 	lsl.w	r3, r1, r3
 8004322:	ea42 0103 	orr.w	r1, r2, r3
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10a      	bne.n	8004348 <HAL_ADC_ConfigChannel+0x47c>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	0e9b      	lsrs	r3, r3, #26
 8004338:	3301      	adds	r3, #1
 800433a:	f003 021f 	and.w	r2, r3, #31
 800433e:	4613      	mov	r3, r2
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	4413      	add	r3, r2
 8004344:	051b      	lsls	r3, r3, #20
 8004346:	e011      	b.n	800436c <HAL_ADC_ConfigChannel+0x4a0>
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800434e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004350:	fa93 f3a3 	rbit	r3, r3
 8004354:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004358:	fab3 f383 	clz	r3, r3
 800435c:	b2db      	uxtb	r3, r3
 800435e:	3301      	adds	r3, #1
 8004360:	f003 021f 	and.w	r2, r3, #31
 8004364:	4613      	mov	r3, r2
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	4413      	add	r3, r2
 800436a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800436c:	430b      	orrs	r3, r1
 800436e:	e069      	b.n	8004444 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004378:	2b00      	cmp	r3, #0
 800437a:	d107      	bne.n	800438c <HAL_ADC_ConfigChannel+0x4c0>
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	0e9b      	lsrs	r3, r3, #26
 8004382:	3301      	adds	r3, #1
 8004384:	069b      	lsls	r3, r3, #26
 8004386:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800438a:	e00e      	b.n	80043aa <HAL_ADC_ConfigChannel+0x4de>
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004392:	6a3b      	ldr	r3, [r7, #32]
 8004394:	fa93 f3a3 	rbit	r3, r3
 8004398:	61fb      	str	r3, [r7, #28]
  return result;
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	fab3 f383 	clz	r3, r3
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	3301      	adds	r3, #1
 80043a4:	069b      	lsls	r3, r3, #26
 80043a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d109      	bne.n	80043ca <HAL_ADC_ConfigChannel+0x4fe>
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	0e9b      	lsrs	r3, r3, #26
 80043bc:	3301      	adds	r3, #1
 80043be:	f003 031f 	and.w	r3, r3, #31
 80043c2:	2101      	movs	r1, #1
 80043c4:	fa01 f303 	lsl.w	r3, r1, r3
 80043c8:	e010      	b.n	80043ec <HAL_ADC_ConfigChannel+0x520>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	fa93 f3a3 	rbit	r3, r3
 80043d6:	617b      	str	r3, [r7, #20]
  return result;
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	fab3 f383 	clz	r3, r3
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	3301      	adds	r3, #1
 80043e2:	f003 031f 	and.w	r3, r3, #31
 80043e6:	2101      	movs	r1, #1
 80043e8:	fa01 f303 	lsl.w	r3, r1, r3
 80043ec:	ea42 0103 	orr.w	r1, r2, r3
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10d      	bne.n	8004418 <HAL_ADC_ConfigChannel+0x54c>
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	0e9b      	lsrs	r3, r3, #26
 8004402:	3301      	adds	r3, #1
 8004404:	f003 021f 	and.w	r2, r3, #31
 8004408:	4613      	mov	r3, r2
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	4413      	add	r3, r2
 800440e:	3b1e      	subs	r3, #30
 8004410:	051b      	lsls	r3, r3, #20
 8004412:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004416:	e014      	b.n	8004442 <HAL_ADC_ConfigChannel+0x576>
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	fa93 f3a3 	rbit	r3, r3
 8004424:	60fb      	str	r3, [r7, #12]
  return result;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	fab3 f383 	clz	r3, r3
 800442c:	b2db      	uxtb	r3, r3
 800442e:	3301      	adds	r3, #1
 8004430:	f003 021f 	and.w	r2, r3, #31
 8004434:	4613      	mov	r3, r2
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	4413      	add	r3, r2
 800443a:	3b1e      	subs	r3, #30
 800443c:	051b      	lsls	r3, r3, #20
 800443e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004442:	430b      	orrs	r3, r1
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	6892      	ldr	r2, [r2, #8]
 8004448:	4619      	mov	r1, r3
 800444a:	f7fe fe80 	bl	800314e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	4b2d      	ldr	r3, [pc, #180]	; (8004508 <HAL_ADC_ConfigChannel+0x63c>)
 8004454:	4013      	ands	r3, r2
 8004456:	2b00      	cmp	r3, #0
 8004458:	f000 808c 	beq.w	8004574 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800445c:	482b      	ldr	r0, [pc, #172]	; (800450c <HAL_ADC_ConfigChannel+0x640>)
 800445e:	f7fe fdcb 	bl	8002ff8 <LL_ADC_GetCommonPathInternalCh>
 8004462:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a29      	ldr	r2, [pc, #164]	; (8004510 <HAL_ADC_ConfigChannel+0x644>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d12b      	bne.n	80044c8 <HAL_ADC_ConfigChannel+0x5fc>
 8004470:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004474:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d125      	bne.n	80044c8 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a24      	ldr	r2, [pc, #144]	; (8004514 <HAL_ADC_ConfigChannel+0x648>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d004      	beq.n	8004490 <HAL_ADC_ConfigChannel+0x5c4>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a23      	ldr	r2, [pc, #140]	; (8004518 <HAL_ADC_ConfigChannel+0x64c>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d16e      	bne.n	800456e <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004490:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004494:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004498:	4619      	mov	r1, r3
 800449a:	481c      	ldr	r0, [pc, #112]	; (800450c <HAL_ADC_ConfigChannel+0x640>)
 800449c:	f7fe fd99 	bl	8002fd2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80044a0:	4b1e      	ldr	r3, [pc, #120]	; (800451c <HAL_ADC_ConfigChannel+0x650>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	099b      	lsrs	r3, r3, #6
 80044a6:	4a1e      	ldr	r2, [pc, #120]	; (8004520 <HAL_ADC_ConfigChannel+0x654>)
 80044a8:	fba2 2303 	umull	r2, r3, r2, r3
 80044ac:	099a      	lsrs	r2, r3, #6
 80044ae:	4613      	mov	r3, r2
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	4413      	add	r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80044b8:	e002      	b.n	80044c0 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	3b01      	subs	r3, #1
 80044be:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1f9      	bne.n	80044ba <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044c6:	e052      	b.n	800456e <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a15      	ldr	r2, [pc, #84]	; (8004524 <HAL_ADC_ConfigChannel+0x658>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d12a      	bne.n	8004528 <HAL_ADC_ConfigChannel+0x65c>
 80044d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80044d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d124      	bne.n	8004528 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a0c      	ldr	r2, [pc, #48]	; (8004514 <HAL_ADC_ConfigChannel+0x648>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d004      	beq.n	80044f2 <HAL_ADC_ConfigChannel+0x626>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a0a      	ldr	r2, [pc, #40]	; (8004518 <HAL_ADC_ConfigChannel+0x64c>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d13f      	bne.n	8004572 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80044f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044fa:	4619      	mov	r1, r3
 80044fc:	4803      	ldr	r0, [pc, #12]	; (800450c <HAL_ADC_ConfigChannel+0x640>)
 80044fe:	f7fe fd68 	bl	8002fd2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004502:	e036      	b.n	8004572 <HAL_ADC_ConfigChannel+0x6a6>
 8004504:	407f0000 	.word	0x407f0000
 8004508:	80080000 	.word	0x80080000
 800450c:	50040300 	.word	0x50040300
 8004510:	c7520000 	.word	0xc7520000
 8004514:	50040000 	.word	0x50040000
 8004518:	50040200 	.word	0x50040200
 800451c:	20000008 	.word	0x20000008
 8004520:	053e2d63 	.word	0x053e2d63
 8004524:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a16      	ldr	r2, [pc, #88]	; (8004588 <HAL_ADC_ConfigChannel+0x6bc>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d120      	bne.n	8004574 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004532:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d11a      	bne.n	8004574 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a12      	ldr	r2, [pc, #72]	; (800458c <HAL_ADC_ConfigChannel+0x6c0>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d115      	bne.n	8004574 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004548:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800454c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004550:	4619      	mov	r1, r3
 8004552:	480f      	ldr	r0, [pc, #60]	; (8004590 <HAL_ADC_ConfigChannel+0x6c4>)
 8004554:	f7fe fd3d 	bl	8002fd2 <LL_ADC_SetCommonPathInternalCh>
 8004558:	e00c      	b.n	8004574 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455e:	f043 0220 	orr.w	r2, r3, #32
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800456c:	e002      	b.n	8004574 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800456e:	bf00      	nop
 8004570:	e000      	b.n	8004574 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004572:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800457c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8004580:	4618      	mov	r0, r3
 8004582:	3798      	adds	r7, #152	; 0x98
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	80000001 	.word	0x80000001
 800458c:	50040000 	.word	0x50040000
 8004590:	50040300 	.word	0x50040300

08004594 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b088      	sub	sp, #32
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800459e:	2300      	movs	r3, #0
 80045a0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7fe fefc 	bl	80033a8 <LL_ADC_REG_IsConversionOngoing>
 80045b0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fe ff1d 	bl	80033f6 <LL_ADC_INJ_IsConversionOngoing>
 80045bc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d103      	bne.n	80045cc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 8090 	beq.w	80046ec <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d02a      	beq.n	8004630 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	7e5b      	ldrb	r3, [r3, #25]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d126      	bne.n	8004630 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	7e1b      	ldrb	r3, [r3, #24]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d122      	bne.n	8004630 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80045ea:	2301      	movs	r3, #1
 80045ec:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80045ee:	e014      	b.n	800461a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	4a41      	ldr	r2, [pc, #260]	; (80046f8 <ADC_ConversionStop+0x164>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d90d      	bls.n	8004614 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fc:	f043 0210 	orr.w	r2, r3, #16
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004608:	f043 0201 	orr.w	r2, r3, #1
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e06c      	b.n	80046ee <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	3301      	adds	r3, #1
 8004618:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004624:	2b40      	cmp	r3, #64	; 0x40
 8004626:	d1e3      	bne.n	80045f0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2240      	movs	r2, #64	; 0x40
 800462e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d014      	beq.n	8004660 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7fe feb4 	bl	80033a8 <LL_ADC_REG_IsConversionOngoing>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00c      	beq.n	8004660 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f7fe fe71 	bl	8003332 <LL_ADC_IsDisableOngoing>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d104      	bne.n	8004660 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4618      	mov	r0, r3
 800465c:	f7fe fe90 	bl	8003380 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d014      	beq.n	8004690 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4618      	mov	r0, r3
 800466c:	f7fe fec3 	bl	80033f6 <LL_ADC_INJ_IsConversionOngoing>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00c      	beq.n	8004690 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe fe59 	bl	8003332 <LL_ADC_IsDisableOngoing>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d104      	bne.n	8004690 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f7fe fe9f 	bl	80033ce <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	2b02      	cmp	r3, #2
 8004694:	d004      	beq.n	80046a0 <ADC_ConversionStop+0x10c>
 8004696:	2b03      	cmp	r3, #3
 8004698:	d105      	bne.n	80046a6 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800469a:	230c      	movs	r3, #12
 800469c:	617b      	str	r3, [r7, #20]
        break;
 800469e:	e005      	b.n	80046ac <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80046a0:	2308      	movs	r3, #8
 80046a2:	617b      	str	r3, [r7, #20]
        break;
 80046a4:	e002      	b.n	80046ac <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80046a6:	2304      	movs	r3, #4
 80046a8:	617b      	str	r3, [r7, #20]
        break;
 80046aa:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80046ac:	f7fe fc50 	bl	8002f50 <HAL_GetTick>
 80046b0:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80046b2:	e014      	b.n	80046de <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80046b4:	f7fe fc4c 	bl	8002f50 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b05      	cmp	r3, #5
 80046c0:	d90d      	bls.n	80046de <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c6:	f043 0210 	orr.w	r2, r3, #16
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d2:	f043 0201 	orr.w	r2, r3, #1
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e007      	b.n	80046ee <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689a      	ldr	r2, [r3, #8]
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	4013      	ands	r3, r2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1e3      	bne.n	80046b4 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3720      	adds	r7, #32
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	a33fffff 	.word	0xa33fffff

080046fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4618      	mov	r0, r3
 800470a:	f7fe fdff 	bl	800330c <LL_ADC_IsEnabled>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d146      	bne.n	80047a2 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	689a      	ldr	r2, [r3, #8]
 800471a:	4b24      	ldr	r3, [pc, #144]	; (80047ac <ADC_Enable+0xb0>)
 800471c:	4013      	ands	r3, r2
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00d      	beq.n	800473e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004726:	f043 0210 	orr.w	r2, r3, #16
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004732:	f043 0201 	orr.w	r2, r3, #1
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e032      	b.n	80047a4 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4618      	mov	r0, r3
 8004744:	f7fe fdba 	bl	80032bc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004748:	f7fe fc02 	bl	8002f50 <HAL_GetTick>
 800474c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800474e:	e021      	b.n	8004794 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4618      	mov	r0, r3
 8004756:	f7fe fdd9 	bl	800330c <LL_ADC_IsEnabled>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d104      	bne.n	800476a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4618      	mov	r0, r3
 8004766:	f7fe fda9 	bl	80032bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800476a:	f7fe fbf1 	bl	8002f50 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d90d      	bls.n	8004794 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800477c:	f043 0210 	orr.w	r2, r3, #16
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004788:	f043 0201 	orr.w	r2, r3, #1
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e007      	b.n	80047a4 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d1d6      	bne.n	8004750 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3710      	adds	r7, #16
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	8000003f 	.word	0x8000003f

080047b0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4618      	mov	r0, r3
 80047be:	f7fe fdb8 	bl	8003332 <LL_ADC_IsDisableOngoing>
 80047c2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7fe fd9f 	bl	800330c <LL_ADC_IsEnabled>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d040      	beq.n	8004856 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d13d      	bne.n	8004856 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f003 030d 	and.w	r3, r3, #13
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d10c      	bne.n	8004802 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fe fd79 	bl	80032e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2203      	movs	r2, #3
 80047f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80047fa:	f7fe fba9 	bl	8002f50 <HAL_GetTick>
 80047fe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004800:	e022      	b.n	8004848 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004806:	f043 0210 	orr.w	r2, r3, #16
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004812:	f043 0201 	orr.w	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e01c      	b.n	8004858 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800481e:	f7fe fb97 	bl	8002f50 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b02      	cmp	r3, #2
 800482a:	d90d      	bls.n	8004848 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004830:	f043 0210 	orr.w	r2, r3, #16
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483c:	f043 0201 	orr.w	r2, r3, #1
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e007      	b.n	8004858 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1e3      	bne.n	800481e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <LL_ADC_IsEnabled>:
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <LL_ADC_IsEnabled+0x18>
 8004874:	2301      	movs	r3, #1
 8004876:	e000      	b.n	800487a <LL_ADC_IsEnabled+0x1a>
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <LL_ADC_REG_IsConversionOngoing>:
{
 8004886:	b480      	push	{r7}
 8004888:	b083      	sub	sp, #12
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 0304 	and.w	r3, r3, #4
 8004896:	2b04      	cmp	r3, #4
 8004898:	d101      	bne.n	800489e <LL_ADC_REG_IsConversionOngoing+0x18>
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80048dc:	bf00      	nop
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80048f0:	bf00      	nop
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004910:	b590      	push	{r4, r7, lr}
 8004912:	b09f      	sub	sp, #124	; 0x7c
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800491a:	2300      	movs	r3, #0
 800491c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004926:	2b01      	cmp	r3, #1
 8004928:	d101      	bne.n	800492e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800492a:	2302      	movs	r3, #2
 800492c:	e08f      	b.n	8004a4e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a47      	ldr	r2, [pc, #284]	; (8004a58 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d102      	bne.n	8004946 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004940:	4b46      	ldr	r3, [pc, #280]	; (8004a5c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004942:	60bb      	str	r3, [r7, #8]
 8004944:	e001      	b.n	800494a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004946:	2300      	movs	r3, #0
 8004948:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10b      	bne.n	8004968 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004954:	f043 0220 	orr.w	r2, r3, #32
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e072      	b.n	8004a4e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	4618      	mov	r0, r3
 800496c:	f7ff ff8b 	bl	8004886 <LL_ADC_REG_IsConversionOngoing>
 8004970:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4618      	mov	r0, r3
 8004978:	f7ff ff85 	bl	8004886 <LL_ADC_REG_IsConversionOngoing>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d154      	bne.n	8004a2c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004982:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004984:	2b00      	cmp	r3, #0
 8004986:	d151      	bne.n	8004a2c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004988:	4b35      	ldr	r3, [pc, #212]	; (8004a60 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800498a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d02c      	beq.n	80049ee <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	6859      	ldr	r1, [r3, #4]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80049a6:	035b      	lsls	r3, r3, #13
 80049a8:	430b      	orrs	r3, r1
 80049aa:	431a      	orrs	r2, r3
 80049ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ae:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049b0:	4829      	ldr	r0, [pc, #164]	; (8004a58 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80049b2:	f7ff ff55 	bl	8004860 <LL_ADC_IsEnabled>
 80049b6:	4604      	mov	r4, r0
 80049b8:	4828      	ldr	r0, [pc, #160]	; (8004a5c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80049ba:	f7ff ff51 	bl	8004860 <LL_ADC_IsEnabled>
 80049be:	4603      	mov	r3, r0
 80049c0:	431c      	orrs	r4, r3
 80049c2:	4828      	ldr	r0, [pc, #160]	; (8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80049c4:	f7ff ff4c 	bl	8004860 <LL_ADC_IsEnabled>
 80049c8:	4603      	mov	r3, r0
 80049ca:	4323      	orrs	r3, r4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d137      	bne.n	8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80049d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80049d8:	f023 030f 	bic.w	r3, r3, #15
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	6811      	ldr	r1, [r2, #0]
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	6892      	ldr	r2, [r2, #8]
 80049e4:	430a      	orrs	r2, r1
 80049e6:	431a      	orrs	r2, r3
 80049e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ea:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80049ec:	e028      	b.n	8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80049ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049f8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049fa:	4817      	ldr	r0, [pc, #92]	; (8004a58 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80049fc:	f7ff ff30 	bl	8004860 <LL_ADC_IsEnabled>
 8004a00:	4604      	mov	r4, r0
 8004a02:	4816      	ldr	r0, [pc, #88]	; (8004a5c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004a04:	f7ff ff2c 	bl	8004860 <LL_ADC_IsEnabled>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	431c      	orrs	r4, r3
 8004a0c:	4815      	ldr	r0, [pc, #84]	; (8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004a0e:	f7ff ff27 	bl	8004860 <LL_ADC_IsEnabled>
 8004a12:	4603      	mov	r3, r0
 8004a14:	4323      	orrs	r3, r4
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d112      	bne.n	8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004a22:	f023 030f 	bic.w	r3, r3, #15
 8004a26:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004a28:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a2a:	e009      	b.n	8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a30:	f043 0220 	orr.w	r2, r3, #32
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004a3e:	e000      	b.n	8004a42 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004a4a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	377c      	adds	r7, #124	; 0x7c
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd90      	pop	{r4, r7, pc}
 8004a56:	bf00      	nop
 8004a58:	50040000 	.word	0x50040000
 8004a5c:	50040100 	.word	0x50040100
 8004a60:	50040300 	.word	0x50040300
 8004a64:	50040200 	.word	0x50040200

08004a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f003 0307 	and.w	r3, r3, #7
 8004a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a78:	4b0c      	ldr	r3, [pc, #48]	; (8004aac <__NVIC_SetPriorityGrouping+0x44>)
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a84:	4013      	ands	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a9a:	4a04      	ldr	r2, [pc, #16]	; (8004aac <__NVIC_SetPriorityGrouping+0x44>)
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	60d3      	str	r3, [r2, #12]
}
 8004aa0:	bf00      	nop
 8004aa2:	3714      	adds	r7, #20
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr
 8004aac:	e000ed00 	.word	0xe000ed00

08004ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ab4:	4b04      	ldr	r3, [pc, #16]	; (8004ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	0a1b      	lsrs	r3, r3, #8
 8004aba:	f003 0307 	and.w	r3, r3, #7
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr
 8004ac8:	e000ed00 	.word	0xe000ed00

08004acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	db0b      	blt.n	8004af6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ade:	79fb      	ldrb	r3, [r7, #7]
 8004ae0:	f003 021f 	and.w	r2, r3, #31
 8004ae4:	4907      	ldr	r1, [pc, #28]	; (8004b04 <__NVIC_EnableIRQ+0x38>)
 8004ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aea:	095b      	lsrs	r3, r3, #5
 8004aec:	2001      	movs	r0, #1
 8004aee:	fa00 f202 	lsl.w	r2, r0, r2
 8004af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004af6:	bf00      	nop
 8004af8:	370c      	adds	r7, #12
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	e000e100 	.word	0xe000e100

08004b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	4603      	mov	r3, r0
 8004b10:	6039      	str	r1, [r7, #0]
 8004b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	db0a      	blt.n	8004b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	b2da      	uxtb	r2, r3
 8004b20:	490c      	ldr	r1, [pc, #48]	; (8004b54 <__NVIC_SetPriority+0x4c>)
 8004b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b26:	0112      	lsls	r2, r2, #4
 8004b28:	b2d2      	uxtb	r2, r2
 8004b2a:	440b      	add	r3, r1
 8004b2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b30:	e00a      	b.n	8004b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	4908      	ldr	r1, [pc, #32]	; (8004b58 <__NVIC_SetPriority+0x50>)
 8004b38:	79fb      	ldrb	r3, [r7, #7]
 8004b3a:	f003 030f 	and.w	r3, r3, #15
 8004b3e:	3b04      	subs	r3, #4
 8004b40:	0112      	lsls	r2, r2, #4
 8004b42:	b2d2      	uxtb	r2, r2
 8004b44:	440b      	add	r3, r1
 8004b46:	761a      	strb	r2, [r3, #24]
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	e000e100 	.word	0xe000e100
 8004b58:	e000ed00 	.word	0xe000ed00

08004b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b089      	sub	sp, #36	; 0x24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	f1c3 0307 	rsb	r3, r3, #7
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	bf28      	it	cs
 8004b7a:	2304      	movcs	r3, #4
 8004b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	3304      	adds	r3, #4
 8004b82:	2b06      	cmp	r3, #6
 8004b84:	d902      	bls.n	8004b8c <NVIC_EncodePriority+0x30>
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	3b03      	subs	r3, #3
 8004b8a:	e000      	b.n	8004b8e <NVIC_EncodePriority+0x32>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b90:	f04f 32ff 	mov.w	r2, #4294967295
 8004b94:	69bb      	ldr	r3, [r7, #24]
 8004b96:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9a:	43da      	mvns	r2, r3
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	401a      	ands	r2, r3
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	fa01 f303 	lsl.w	r3, r1, r3
 8004bae:	43d9      	mvns	r1, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bb4:	4313      	orrs	r3, r2
         );
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3724      	adds	r7, #36	; 0x24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
	...

08004bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bd4:	d301      	bcc.n	8004bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e00f      	b.n	8004bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bda:	4a0a      	ldr	r2, [pc, #40]	; (8004c04 <SysTick_Config+0x40>)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	3b01      	subs	r3, #1
 8004be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004be2:	210f      	movs	r1, #15
 8004be4:	f04f 30ff 	mov.w	r0, #4294967295
 8004be8:	f7ff ff8e 	bl	8004b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bec:	4b05      	ldr	r3, [pc, #20]	; (8004c04 <SysTick_Config+0x40>)
 8004bee:	2200      	movs	r2, #0
 8004bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bf2:	4b04      	ldr	r3, [pc, #16]	; (8004c04 <SysTick_Config+0x40>)
 8004bf4:	2207      	movs	r2, #7
 8004bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3708      	adds	r7, #8
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	e000e010 	.word	0xe000e010

08004c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f7ff ff29 	bl	8004a68 <__NVIC_SetPriorityGrouping>
}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b086      	sub	sp, #24
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	4603      	mov	r3, r0
 8004c26:	60b9      	str	r1, [r7, #8]
 8004c28:	607a      	str	r2, [r7, #4]
 8004c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c30:	f7ff ff3e 	bl	8004ab0 <__NVIC_GetPriorityGrouping>
 8004c34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	68b9      	ldr	r1, [r7, #8]
 8004c3a:	6978      	ldr	r0, [r7, #20]
 8004c3c:	f7ff ff8e 	bl	8004b5c <NVIC_EncodePriority>
 8004c40:	4602      	mov	r2, r0
 8004c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c46:	4611      	mov	r1, r2
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7ff ff5d 	bl	8004b08 <__NVIC_SetPriority>
}
 8004c4e:	bf00      	nop
 8004c50:	3718      	adds	r7, #24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b082      	sub	sp, #8
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7ff ff31 	bl	8004acc <__NVIC_EnableIRQ>
}
 8004c6a:	bf00      	nop
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b082      	sub	sp, #8
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f7ff ffa2 	bl	8004bc4 <SysTick_Config>
 8004c80:	4603      	mov	r3, r0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
	...

08004c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c96:	2300      	movs	r3, #0
 8004c98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c9a:	e17f      	b.n	8004f9c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca8:	4013      	ands	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	f000 8171 	beq.w	8004f96 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d003      	beq.n	8004cc4 <HAL_GPIO_Init+0x38>
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	2b12      	cmp	r3, #18
 8004cc2:	d123      	bne.n	8004d0c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	08da      	lsrs	r2, r3, #3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	3208      	adds	r2, #8
 8004ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f003 0307 	and.w	r3, r3, #7
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	220f      	movs	r2, #15
 8004cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce0:	43db      	mvns	r3, r3
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	691a      	ldr	r2, [r3, #16]
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	08da      	lsrs	r2, r3, #3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	3208      	adds	r2, #8
 8004d06:	6939      	ldr	r1, [r7, #16]
 8004d08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	2203      	movs	r2, #3
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	43db      	mvns	r3, r3
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	4013      	ands	r3, r2
 8004d22:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f003 0203 	and.w	r2, r3, #3
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	005b      	lsls	r3, r3, #1
 8004d30:	fa02 f303 	lsl.w	r3, r2, r3
 8004d34:	693a      	ldr	r2, [r7, #16]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d00b      	beq.n	8004d60 <HAL_GPIO_Init+0xd4>
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d007      	beq.n	8004d60 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d54:	2b11      	cmp	r3, #17
 8004d56:	d003      	beq.n	8004d60 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2b12      	cmp	r3, #18
 8004d5e:	d130      	bne.n	8004dc2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	2203      	movs	r2, #3
 8004d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d70:	43db      	mvns	r3, r3
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	4013      	ands	r3, r2
 8004d76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	fa02 f303 	lsl.w	r3, r2, r3
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004d96:	2201      	movs	r2, #1
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9e:	43db      	mvns	r3, r3
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	4013      	ands	r3, r2
 8004da4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	091b      	lsrs	r3, r3, #4
 8004dac:	f003 0201 	and.w	r2, r3, #1
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	fa02 f303 	lsl.w	r3, r2, r3
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	2b03      	cmp	r3, #3
 8004dcc:	d118      	bne.n	8004e00 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ddc:	43db      	mvns	r3, r3
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4013      	ands	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	08db      	lsrs	r3, r3, #3
 8004dea:	f003 0201 	and.w	r2, r3, #1
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	fa02 f303 	lsl.w	r3, r2, r3
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e10:	43db      	mvns	r3, r3
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	4013      	ands	r3, r2
 8004e16:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	005b      	lsls	r3, r3, #1
 8004e20:	fa02 f303 	lsl.w	r3, r2, r3
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 80ac 	beq.w	8004f96 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e3e:	4b5e      	ldr	r3, [pc, #376]	; (8004fb8 <HAL_GPIO_Init+0x32c>)
 8004e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e42:	4a5d      	ldr	r2, [pc, #372]	; (8004fb8 <HAL_GPIO_Init+0x32c>)
 8004e44:	f043 0301 	orr.w	r3, r3, #1
 8004e48:	6613      	str	r3, [r2, #96]	; 0x60
 8004e4a:	4b5b      	ldr	r3, [pc, #364]	; (8004fb8 <HAL_GPIO_Init+0x32c>)
 8004e4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e4e:	f003 0301 	and.w	r3, r3, #1
 8004e52:	60bb      	str	r3, [r7, #8]
 8004e54:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004e56:	4a59      	ldr	r2, [pc, #356]	; (8004fbc <HAL_GPIO_Init+0x330>)
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	089b      	lsrs	r3, r3, #2
 8004e5c:	3302      	adds	r3, #2
 8004e5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e62:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	f003 0303 	and.w	r3, r3, #3
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	220f      	movs	r2, #15
 8004e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e72:	43db      	mvns	r3, r3
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	4013      	ands	r3, r2
 8004e78:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004e80:	d025      	beq.n	8004ece <HAL_GPIO_Init+0x242>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a4e      	ldr	r2, [pc, #312]	; (8004fc0 <HAL_GPIO_Init+0x334>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d01f      	beq.n	8004eca <HAL_GPIO_Init+0x23e>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a4d      	ldr	r2, [pc, #308]	; (8004fc4 <HAL_GPIO_Init+0x338>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d019      	beq.n	8004ec6 <HAL_GPIO_Init+0x23a>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a4c      	ldr	r2, [pc, #304]	; (8004fc8 <HAL_GPIO_Init+0x33c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d013      	beq.n	8004ec2 <HAL_GPIO_Init+0x236>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a4b      	ldr	r2, [pc, #300]	; (8004fcc <HAL_GPIO_Init+0x340>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d00d      	beq.n	8004ebe <HAL_GPIO_Init+0x232>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a4a      	ldr	r2, [pc, #296]	; (8004fd0 <HAL_GPIO_Init+0x344>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d007      	beq.n	8004eba <HAL_GPIO_Init+0x22e>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a49      	ldr	r2, [pc, #292]	; (8004fd4 <HAL_GPIO_Init+0x348>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d101      	bne.n	8004eb6 <HAL_GPIO_Init+0x22a>
 8004eb2:	2306      	movs	r3, #6
 8004eb4:	e00c      	b.n	8004ed0 <HAL_GPIO_Init+0x244>
 8004eb6:	2307      	movs	r3, #7
 8004eb8:	e00a      	b.n	8004ed0 <HAL_GPIO_Init+0x244>
 8004eba:	2305      	movs	r3, #5
 8004ebc:	e008      	b.n	8004ed0 <HAL_GPIO_Init+0x244>
 8004ebe:	2304      	movs	r3, #4
 8004ec0:	e006      	b.n	8004ed0 <HAL_GPIO_Init+0x244>
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e004      	b.n	8004ed0 <HAL_GPIO_Init+0x244>
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	e002      	b.n	8004ed0 <HAL_GPIO_Init+0x244>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e000      	b.n	8004ed0 <HAL_GPIO_Init+0x244>
 8004ece:	2300      	movs	r3, #0
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	f002 0203 	and.w	r2, r2, #3
 8004ed6:	0092      	lsls	r2, r2, #2
 8004ed8:	4093      	lsls	r3, r2
 8004eda:	693a      	ldr	r2, [r7, #16]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004ee0:	4936      	ldr	r1, [pc, #216]	; (8004fbc <HAL_GPIO_Init+0x330>)
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	089b      	lsrs	r3, r3, #2
 8004ee6:	3302      	adds	r3, #2
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004eee:	4b3a      	ldr	r3, [pc, #232]	; (8004fd8 <HAL_GPIO_Init+0x34c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	43db      	mvns	r3, r3
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4013      	ands	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d003      	beq.n	8004f12 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004f12:	4a31      	ldr	r2, [pc, #196]	; (8004fd8 <HAL_GPIO_Init+0x34c>)
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004f18:	4b2f      	ldr	r3, [pc, #188]	; (8004fd8 <HAL_GPIO_Init+0x34c>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	43db      	mvns	r3, r3
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	4013      	ands	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d003      	beq.n	8004f3c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004f3c:	4a26      	ldr	r2, [pc, #152]	; (8004fd8 <HAL_GPIO_Init+0x34c>)
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f42:	4b25      	ldr	r3, [pc, #148]	; (8004fd8 <HAL_GPIO_Init+0x34c>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	43db      	mvns	r3, r3
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d003      	beq.n	8004f66 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004f66:	4a1c      	ldr	r2, [pc, #112]	; (8004fd8 <HAL_GPIO_Init+0x34c>)
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004f6c:	4b1a      	ldr	r3, [pc, #104]	; (8004fd8 <HAL_GPIO_Init+0x34c>)
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	43db      	mvns	r3, r3
 8004f76:	693a      	ldr	r2, [r7, #16]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004f90:	4a11      	ldr	r2, [pc, #68]	; (8004fd8 <HAL_GPIO_Init+0x34c>)
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	3301      	adds	r3, #1
 8004f9a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	fa22 f303 	lsr.w	r3, r2, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f47f ae78 	bne.w	8004c9c <HAL_GPIO_Init+0x10>
  }
}
 8004fac:	bf00      	nop
 8004fae:	371c      	adds	r7, #28
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	40010000 	.word	0x40010000
 8004fc0:	48000400 	.word	0x48000400
 8004fc4:	48000800 	.word	0x48000800
 8004fc8:	48000c00 	.word	0x48000c00
 8004fcc:	48001000 	.word	0x48001000
 8004fd0:	48001400 	.word	0x48001400
 8004fd4:	48001800 	.word	0x48001800
 8004fd8:	40010400 	.word	0x40010400

08004fdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	691a      	ldr	r2, [r3, #16]
 8004fec:	887b      	ldrh	r3, [r7, #2]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d002      	beq.n	8004ffa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	73fb      	strb	r3, [r7, #15]
 8004ff8:	e001      	b.n	8004ffe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005000:	4618      	mov	r0, r3
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	460b      	mov	r3, r1
 8005016:	807b      	strh	r3, [r7, #2]
 8005018:	4613      	mov	r3, r2
 800501a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800501c:	787b      	ldrb	r3, [r7, #1]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d003      	beq.n	800502a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005022:	887a      	ldrh	r2, [r7, #2]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005028:	e002      	b.n	8005030 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800502a:	887a      	ldrh	r2, [r7, #2]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	460b      	mov	r3, r1
 8005046:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	695a      	ldr	r2, [r3, #20]
 800504c:	887b      	ldrh	r3, [r7, #2]
 800504e:	4013      	ands	r3, r2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d003      	beq.n	800505c <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005054:	887a      	ldrh	r2, [r7, #2]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800505a:	e002      	b.n	8005062 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800505c:	887a      	ldrh	r2, [r7, #2]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	619a      	str	r2, [r3, #24]
}
 8005062:	bf00      	nop
 8005064:	370c      	adds	r7, #12
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr

0800506e <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800506e:	b580      	push	{r7, lr}
 8005070:	b086      	sub	sp, #24
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4618      	mov	r0, r3
 8005086:	f003 fce1 	bl	8008a4c <USB_GetMode>
 800508a:	4603      	mov	r3, r0
 800508c:	2b01      	cmp	r3, #1
 800508e:	f040 80f1 	bne.w	8005274 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4618      	mov	r0, r3
 8005098:	f003 fcc5 	bl	8008a26 <USB_ReadInterrupts>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 80e7 	beq.w	8005272 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f003 fcbc 	bl	8008a26 <USB_ReadInterrupts>
 80050ae:	4603      	mov	r3, r0
 80050b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050b8:	d104      	bne.n	80050c4 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80050c2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4618      	mov	r0, r3
 80050ca:	f003 fcac 	bl	8008a26 <USB_ReadInterrupts>
 80050ce:	4603      	mov	r3, r0
 80050d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050d8:	d104      	bne.n	80050e4 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80050e2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4618      	mov	r0, r3
 80050ea:	f003 fc9c 	bl	8008a26 <USB_ReadInterrupts>
 80050ee:	4603      	mov	r3, r0
 80050f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050f8:	d104      	bne.n	8005104 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005102:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4618      	mov	r0, r3
 800510a:	f003 fc8c 	bl	8008a26 <USB_ReadInterrupts>
 800510e:	4603      	mov	r3, r0
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b02      	cmp	r3, #2
 8005116:	d103      	bne.n	8005120 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2202      	movs	r2, #2
 800511e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4618      	mov	r0, r3
 8005126:	f003 fc7e 	bl	8008a26 <USB_ReadInterrupts>
 800512a:	4603      	mov	r3, r0
 800512c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005130:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005134:	d117      	bne.n	8005166 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005144:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005148:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f003 ff66 	bl	800901c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	2101      	movs	r1, #1
 8005156:	4618      	mov	r0, r3
 8005158:	f003 fc86 	bl	8008a68 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005164:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4618      	mov	r0, r3
 800516c:	f003 fc5b 	bl	8008a26 <USB_ReadInterrupts>
 8005170:	4603      	mov	r3, r0
 8005172:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005176:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800517a:	d102      	bne.n	8005182 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f001 f831 	bl	80061e4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4618      	mov	r0, r3
 8005188:	f003 fc4d 	bl	8008a26 <USB_ReadInterrupts>
 800518c:	4603      	mov	r3, r0
 800518e:	f003 0308 	and.w	r3, r3, #8
 8005192:	2b08      	cmp	r3, #8
 8005194:	d106      	bne.n	80051a4 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f003 ff24 	bl	8008fe4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2208      	movs	r2, #8
 80051a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4618      	mov	r0, r3
 80051aa:	f003 fc3c 	bl	8008a26 <USB_ReadInterrupts>
 80051ae:	4603      	mov	r3, r0
 80051b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051b8:	d138      	bne.n	800522c <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4618      	mov	r0, r3
 80051c0:	f003 fcc5 	bl	8008b4e <USB_HC_ReadInterrupt>
 80051c4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80051c6:	2300      	movs	r3, #0
 80051c8:	617b      	str	r3, [r7, #20]
 80051ca:	e025      	b.n	8005218 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	68ba      	ldr	r2, [r7, #8]
 80051d4:	fa22 f303 	lsr.w	r3, r2, r3
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d018      	beq.n	8005212 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	015a      	lsls	r2, r3, #5
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	4413      	add	r3, r2
 80051e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051f6:	d106      	bne.n	8005206 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	4619      	mov	r1, r3
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f87b 	bl	80052fa <HCD_HC_IN_IRQHandler>
 8005204:	e005      	b.n	8005212 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	b2db      	uxtb	r3, r3
 800520a:	4619      	mov	r1, r3
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 fbe7 	bl	80059e0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	3301      	adds	r3, #1
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	429a      	cmp	r2, r3
 8005220:	d3d4      	bcc.n	80051cc <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800522a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4618      	mov	r0, r3
 8005232:	f003 fbf8 	bl	8008a26 <USB_ReadInterrupts>
 8005236:	4603      	mov	r3, r0
 8005238:	f003 0310 	and.w	r3, r3, #16
 800523c:	2b10      	cmp	r3, #16
 800523e:	d101      	bne.n	8005244 <HAL_HCD_IRQHandler+0x1d6>
 8005240:	2301      	movs	r3, #1
 8005242:	e000      	b.n	8005246 <HAL_HCD_IRQHandler+0x1d8>
 8005244:	2300      	movs	r3, #0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d014      	beq.n	8005274 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	699a      	ldr	r2, [r3, #24]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0210 	bic.w	r2, r2, #16
 8005258:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 ff16 	bl	800608c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	699a      	ldr	r2, [r3, #24]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0210 	orr.w	r2, r2, #16
 800526e:	619a      	str	r2, [r3, #24]
 8005270:	e000      	b.n	8005274 <HAL_HCD_IRQHandler+0x206>
      return;
 8005272:	bf00      	nop
    }
  }
}
 8005274:	3718      	adds	r7, #24
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	b082      	sub	sp, #8
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <HAL_HCD_Start+0x16>
 800528c:	2302      	movs	r3, #2
 800528e:	e013      	b.n	80052b8 <HAL_HCD_Start+0x3e>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4618      	mov	r0, r3
 800529e:	f003 fb2e 	bl	80088fe <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2101      	movs	r1, #1
 80052a8:	4618      	mov	r0, r3
 80052aa:	f003 fc17 	bl	8008adc <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3708      	adds	r7, #8
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d101      	bne.n	80052d6 <HAL_HCD_Stop+0x16>
 80052d2:	2302      	movs	r3, #2
 80052d4:	e00d      	b.n	80052f2 <HAL_HCD_Stop+0x32>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4618      	mov	r0, r3
 80052e4:	f003 fd43 	bl	8008d6e <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3708      	adds	r7, #8
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}

080052fa <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80052fa:	b580      	push	{r7, lr}
 80052fc:	b086      	sub	sp, #24
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
 8005302:	460b      	mov	r3, r1
 8005304:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005310:	78fb      	ldrb	r3, [r7, #3]
 8005312:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	015a      	lsls	r2, r3, #5
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	4413      	add	r3, r2
 800531c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 0304 	and.w	r3, r3, #4
 8005326:	2b04      	cmp	r3, #4
 8005328:	d119      	bne.n	800535e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	015a      	lsls	r2, r3, #5
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	4413      	add	r3, r2
 8005332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005336:	461a      	mov	r2, r3
 8005338:	2304      	movs	r3, #4
 800533a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	015a      	lsls	r2, r3, #5
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	4413      	add	r3, r2
 8005344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	0151      	lsls	r1, r2, #5
 800534e:	693a      	ldr	r2, [r7, #16]
 8005350:	440a      	add	r2, r1
 8005352:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005356:	f043 0302 	orr.w	r3, r3, #2
 800535a:	60d3      	str	r3, [r2, #12]
 800535c:	e095      	b.n	800548a <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	015a      	lsls	r2, r3, #5
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	4413      	add	r3, r2
 8005366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f003 0320 	and.w	r3, r3, #32
 8005370:	2b20      	cmp	r3, #32
 8005372:	d109      	bne.n	8005388 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	015a      	lsls	r2, r3, #5
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	4413      	add	r3, r2
 800537c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005380:	461a      	mov	r2, r3
 8005382:	2320      	movs	r3, #32
 8005384:	6093      	str	r3, [r2, #8]
 8005386:	e080      	b.n	800548a <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	015a      	lsls	r2, r3, #5
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	4413      	add	r3, r2
 8005390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b08      	cmp	r3, #8
 800539c:	d134      	bne.n	8005408 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	015a      	lsls	r2, r3, #5
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	4413      	add	r3, r2
 80053a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	0151      	lsls	r1, r2, #5
 80053b0:	693a      	ldr	r2, [r7, #16]
 80053b2:	440a      	add	r2, r1
 80053b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053b8:	f043 0302 	orr.w	r3, r3, #2
 80053bc:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80053be:	6879      	ldr	r1, [r7, #4]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4613      	mov	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	00db      	lsls	r3, r3, #3
 80053ca:	440b      	add	r3, r1
 80053cc:	335d      	adds	r3, #93	; 0x5d
 80053ce:	2205      	movs	r2, #5
 80053d0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	015a      	lsls	r2, r3, #5
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	4413      	add	r3, r2
 80053da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053de:	461a      	mov	r2, r3
 80053e0:	2310      	movs	r3, #16
 80053e2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	015a      	lsls	r2, r3, #5
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	4413      	add	r3, r2
 80053ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053f0:	461a      	mov	r2, r3
 80053f2:	2308      	movs	r3, #8
 80053f4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	b2d2      	uxtb	r2, r2
 80053fe:	4611      	mov	r1, r2
 8005400:	4618      	mov	r0, r3
 8005402:	f003 fbb5 	bl	8008b70 <USB_HC_Halt>
 8005406:	e040      	b.n	800548a <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	015a      	lsls	r2, r3, #5
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	4413      	add	r3, r2
 8005410:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800541a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800541e:	d134      	bne.n	800548a <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	4413      	add	r3, r2
 8005428:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	68fa      	ldr	r2, [r7, #12]
 8005430:	0151      	lsls	r1, r2, #5
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	440a      	add	r2, r1
 8005436:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800543a:	f043 0302 	orr.w	r3, r3, #2
 800543e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	b2d2      	uxtb	r2, r2
 8005448:	4611      	mov	r1, r2
 800544a:	4618      	mov	r0, r3
 800544c:	f003 fb90 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	015a      	lsls	r2, r3, #5
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	4413      	add	r3, r2
 8005458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800545c:	461a      	mov	r2, r3
 800545e:	2310      	movs	r3, #16
 8005460:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005462:	6879      	ldr	r1, [r7, #4]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	4613      	mov	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	440b      	add	r3, r1
 8005470:	335d      	adds	r3, #93	; 0x5d
 8005472:	2208      	movs	r2, #8
 8005474:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	015a      	lsls	r2, r3, #5
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	4413      	add	r3, r2
 800547e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005482:	461a      	mov	r2, r3
 8005484:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005488:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	015a      	lsls	r2, r3, #5
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	4413      	add	r3, r2
 8005492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800549c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054a0:	d122      	bne.n	80054e8 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	015a      	lsls	r2, r3, #5
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	4413      	add	r3, r2
 80054aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	0151      	lsls	r1, r2, #5
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	440a      	add	r2, r1
 80054b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054bc:	f043 0302 	orr.w	r3, r3, #2
 80054c0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	b2d2      	uxtb	r2, r2
 80054ca:	4611      	mov	r1, r2
 80054cc:	4618      	mov	r0, r3
 80054ce:	f003 fb4f 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054de:	461a      	mov	r2, r3
 80054e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054e4:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80054e6:	e277      	b.n	80059d8 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	015a      	lsls	r2, r3, #5
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	4413      	add	r3, r2
 80054f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	f040 80a1 	bne.w	8005642 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4613      	mov	r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	440b      	add	r3, r1
 800550e:	335d      	adds	r3, #93	; 0x5d
 8005510:	2201      	movs	r2, #1
 8005512:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005514:	6879      	ldr	r1, [r7, #4]
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	4613      	mov	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	4413      	add	r3, r2
 800551e:	00db      	lsls	r3, r3, #3
 8005520:	440b      	add	r3, r1
 8005522:	3358      	adds	r3, #88	; 0x58
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	015a      	lsls	r2, r3, #5
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	4413      	add	r3, r2
 8005530:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005534:	461a      	mov	r2, r3
 8005536:	2301      	movs	r3, #1
 8005538:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800553a:	6879      	ldr	r1, [r7, #4]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	4613      	mov	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	4413      	add	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	440b      	add	r3, r1
 8005548:	333f      	adds	r3, #63	; 0x3f
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00a      	beq.n	8005566 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005550:	6879      	ldr	r1, [r7, #4]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	4613      	mov	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	00db      	lsls	r3, r3, #3
 800555c:	440b      	add	r3, r1
 800555e:	333f      	adds	r3, #63	; 0x3f
 8005560:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005562:	2b02      	cmp	r3, #2
 8005564:	d121      	bne.n	80055aa <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	015a      	lsls	r2, r3, #5
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	4413      	add	r3, r2
 800556e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	0151      	lsls	r1, r2, #5
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	440a      	add	r2, r1
 800557c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005580:	f043 0302 	orr.w	r3, r3, #2
 8005584:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	b2d2      	uxtb	r2, r2
 800558e:	4611      	mov	r1, r2
 8005590:	4618      	mov	r0, r3
 8005592:	f003 faed 	bl	8008b70 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	015a      	lsls	r2, r3, #5
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	4413      	add	r3, r2
 800559e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055a2:	461a      	mov	r2, r3
 80055a4:	2310      	movs	r3, #16
 80055a6:	6093      	str	r3, [r2, #8]
 80055a8:	e034      	b.n	8005614 <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	4613      	mov	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	4413      	add	r3, r2
 80055b4:	00db      	lsls	r3, r3, #3
 80055b6:	440b      	add	r3, r1
 80055b8:	333f      	adds	r3, #63	; 0x3f
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	2b03      	cmp	r3, #3
 80055be:	d129      	bne.n	8005614 <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	015a      	lsls	r2, r3, #5
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	4413      	add	r3, r2
 80055c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	0151      	lsls	r1, r2, #5
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	440a      	add	r2, r1
 80055d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80055de:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80055e0:	6879      	ldr	r1, [r7, #4]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	4613      	mov	r3, r2
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	4413      	add	r3, r2
 80055ea:	00db      	lsls	r3, r3, #3
 80055ec:	440b      	add	r3, r1
 80055ee:	335c      	adds	r3, #92	; 0x5c
 80055f0:	2201      	movs	r2, #1
 80055f2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	b2d8      	uxtb	r0, r3
 80055f8:	6879      	ldr	r1, [r7, #4]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4613      	mov	r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4413      	add	r3, r2
 8005602:	00db      	lsls	r3, r3, #3
 8005604:	440b      	add	r3, r1
 8005606:	335c      	adds	r3, #92	; 0x5c
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	4601      	mov	r1, r0
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f003 fd12 	bl	8009038 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	4613      	mov	r3, r2
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	4413      	add	r3, r2
 800561e:	00db      	lsls	r3, r3, #3
 8005620:	440b      	add	r3, r1
 8005622:	3350      	adds	r3, #80	; 0x50
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	f083 0301 	eor.w	r3, r3, #1
 800562a:	b2d8      	uxtb	r0, r3
 800562c:	6879      	ldr	r1, [r7, #4]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	4613      	mov	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	00db      	lsls	r3, r3, #3
 8005638:	440b      	add	r3, r1
 800563a:	3350      	adds	r3, #80	; 0x50
 800563c:	4602      	mov	r2, r0
 800563e:	701a      	strb	r2, [r3, #0]
}
 8005640:	e1ca      	b.n	80059d8 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	015a      	lsls	r2, r3, #5
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	4413      	add	r3, r2
 800564a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b02      	cmp	r3, #2
 8005656:	f040 80f1 	bne.w	800583c <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	4413      	add	r3, r2
 8005662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	0151      	lsls	r1, r2, #5
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	440a      	add	r2, r1
 8005670:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005674:	f023 0302 	bic.w	r3, r3, #2
 8005678:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800567a:	6879      	ldr	r1, [r7, #4]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	4613      	mov	r3, r2
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	4413      	add	r3, r2
 8005684:	00db      	lsls	r3, r3, #3
 8005686:	440b      	add	r3, r1
 8005688:	335d      	adds	r3, #93	; 0x5d
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d10a      	bne.n	80056a6 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005690:	6879      	ldr	r1, [r7, #4]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	4613      	mov	r3, r2
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4413      	add	r3, r2
 800569a:	00db      	lsls	r3, r3, #3
 800569c:	440b      	add	r3, r1
 800569e:	335c      	adds	r3, #92	; 0x5c
 80056a0:	2201      	movs	r2, #1
 80056a2:	701a      	strb	r2, [r3, #0]
 80056a4:	e0b0      	b.n	8005808 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80056a6:	6879      	ldr	r1, [r7, #4]
 80056a8:	68fa      	ldr	r2, [r7, #12]
 80056aa:	4613      	mov	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4413      	add	r3, r2
 80056b0:	00db      	lsls	r3, r3, #3
 80056b2:	440b      	add	r3, r1
 80056b4:	335d      	adds	r3, #93	; 0x5d
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	2b05      	cmp	r3, #5
 80056ba:	d10a      	bne.n	80056d2 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80056bc:	6879      	ldr	r1, [r7, #4]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	4613      	mov	r3, r2
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	4413      	add	r3, r2
 80056c6:	00db      	lsls	r3, r3, #3
 80056c8:	440b      	add	r3, r1
 80056ca:	335c      	adds	r3, #92	; 0x5c
 80056cc:	2205      	movs	r2, #5
 80056ce:	701a      	strb	r2, [r3, #0]
 80056d0:	e09a      	b.n	8005808 <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80056d2:	6879      	ldr	r1, [r7, #4]
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	4613      	mov	r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	4413      	add	r3, r2
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	440b      	add	r3, r1
 80056e0:	335d      	adds	r3, #93	; 0x5d
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	2b06      	cmp	r3, #6
 80056e6:	d00a      	beq.n	80056fe <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80056e8:	6879      	ldr	r1, [r7, #4]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4613      	mov	r3, r2
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	4413      	add	r3, r2
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	440b      	add	r3, r1
 80056f6:	335d      	adds	r3, #93	; 0x5d
 80056f8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80056fa:	2b08      	cmp	r3, #8
 80056fc:	d156      	bne.n	80057ac <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 80056fe:	6879      	ldr	r1, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	4613      	mov	r3, r2
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	4413      	add	r3, r2
 8005708:	00db      	lsls	r3, r3, #3
 800570a:	440b      	add	r3, r1
 800570c:	3358      	adds	r3, #88	; 0x58
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	1c59      	adds	r1, r3, #1
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	68fa      	ldr	r2, [r7, #12]
 8005716:	4613      	mov	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4413      	add	r3, r2
 800571c:	00db      	lsls	r3, r3, #3
 800571e:	4403      	add	r3, r0
 8005720:	3358      	adds	r3, #88	; 0x58
 8005722:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005724:	6879      	ldr	r1, [r7, #4]
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	4613      	mov	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	4413      	add	r3, r2
 800572e:	00db      	lsls	r3, r3, #3
 8005730:	440b      	add	r3, r1
 8005732:	3358      	adds	r3, #88	; 0x58
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2b03      	cmp	r3, #3
 8005738:	d914      	bls.n	8005764 <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	4613      	mov	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4413      	add	r3, r2
 8005744:	00db      	lsls	r3, r3, #3
 8005746:	440b      	add	r3, r1
 8005748:	3358      	adds	r3, #88	; 0x58
 800574a:	2200      	movs	r2, #0
 800574c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800574e:	6879      	ldr	r1, [r7, #4]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	4613      	mov	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	00db      	lsls	r3, r3, #3
 800575a:	440b      	add	r3, r1
 800575c:	335c      	adds	r3, #92	; 0x5c
 800575e:	2204      	movs	r2, #4
 8005760:	701a      	strb	r2, [r3, #0]
 8005762:	e009      	b.n	8005778 <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005764:	6879      	ldr	r1, [r7, #4]
 8005766:	68fa      	ldr	r2, [r7, #12]
 8005768:	4613      	mov	r3, r2
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	4413      	add	r3, r2
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	440b      	add	r3, r1
 8005772:	335c      	adds	r3, #92	; 0x5c
 8005774:	2202      	movs	r2, #2
 8005776:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	015a      	lsls	r2, r3, #5
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	4413      	add	r3, r2
 8005780:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800578e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005796:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	015a      	lsls	r2, r3, #5
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	4413      	add	r3, r2
 80057a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057a4:	461a      	mov	r2, r3
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	6013      	str	r3, [r2, #0]
 80057aa:	e02d      	b.n	8005808 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80057ac:	6879      	ldr	r1, [r7, #4]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4613      	mov	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	00db      	lsls	r3, r3, #3
 80057b8:	440b      	add	r3, r1
 80057ba:	335d      	adds	r3, #93	; 0x5d
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	2b03      	cmp	r3, #3
 80057c0:	d122      	bne.n	8005808 <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4613      	mov	r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4413      	add	r3, r2
 80057cc:	00db      	lsls	r3, r3, #3
 80057ce:	440b      	add	r3, r1
 80057d0:	335c      	adds	r3, #92	; 0x5c
 80057d2:	2202      	movs	r2, #2
 80057d4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	015a      	lsls	r2, r3, #5
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	4413      	add	r3, r2
 80057de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80057ec:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80057f4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	015a      	lsls	r2, r3, #5
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	4413      	add	r3, r2
 80057fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005802:	461a      	mov	r2, r3
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	015a      	lsls	r2, r3, #5
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	4413      	add	r3, r2
 8005810:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005814:	461a      	mov	r2, r3
 8005816:	2302      	movs	r3, #2
 8005818:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	b2d8      	uxtb	r0, r3
 800581e:	6879      	ldr	r1, [r7, #4]
 8005820:	68fa      	ldr	r2, [r7, #12]
 8005822:	4613      	mov	r3, r2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	4413      	add	r3, r2
 8005828:	00db      	lsls	r3, r3, #3
 800582a:	440b      	add	r3, r1
 800582c:	335c      	adds	r3, #92	; 0x5c
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	461a      	mov	r2, r3
 8005832:	4601      	mov	r1, r0
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f003 fbff 	bl	8009038 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800583a:	e0cd      	b.n	80059d8 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	015a      	lsls	r2, r3, #5
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	4413      	add	r3, r2
 8005844:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584e:	2b80      	cmp	r3, #128	; 0x80
 8005850:	d13e      	bne.n	80058d0 <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	015a      	lsls	r2, r3, #5
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	4413      	add	r3, r2
 800585a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	0151      	lsls	r1, r2, #5
 8005864:	693a      	ldr	r2, [r7, #16]
 8005866:	440a      	add	r2, r1
 8005868:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800586c:	f043 0302 	orr.w	r3, r3, #2
 8005870:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8005872:	6879      	ldr	r1, [r7, #4]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	4613      	mov	r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	4413      	add	r3, r2
 800587c:	00db      	lsls	r3, r3, #3
 800587e:	440b      	add	r3, r1
 8005880:	3358      	adds	r3, #88	; 0x58
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	1c59      	adds	r1, r3, #1
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	4613      	mov	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	4413      	add	r3, r2
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	4403      	add	r3, r0
 8005894:	3358      	adds	r3, #88	; 0x58
 8005896:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005898:	6879      	ldr	r1, [r7, #4]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	4613      	mov	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4413      	add	r3, r2
 80058a2:	00db      	lsls	r3, r3, #3
 80058a4:	440b      	add	r3, r1
 80058a6:	335d      	adds	r3, #93	; 0x5d
 80058a8:	2206      	movs	r2, #6
 80058aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	b2d2      	uxtb	r2, r2
 80058b4:	4611      	mov	r1, r2
 80058b6:	4618      	mov	r0, r3
 80058b8:	f003 f95a 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	015a      	lsls	r2, r3, #5
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	4413      	add	r3, r2
 80058c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058c8:	461a      	mov	r2, r3
 80058ca:	2380      	movs	r3, #128	; 0x80
 80058cc:	6093      	str	r3, [r2, #8]
}
 80058ce:	e083      	b.n	80059d8 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	4413      	add	r3, r2
 80058d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f003 0310 	and.w	r3, r3, #16
 80058e2:	2b10      	cmp	r3, #16
 80058e4:	d178      	bne.n	80059d8 <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80058e6:	6879      	ldr	r1, [r7, #4]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4613      	mov	r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	4413      	add	r3, r2
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	440b      	add	r3, r1
 80058f4:	333f      	adds	r3, #63	; 0x3f
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	2b03      	cmp	r3, #3
 80058fa:	d122      	bne.n	8005942 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80058fc:	6879      	ldr	r1, [r7, #4]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	4613      	mov	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	00db      	lsls	r3, r3, #3
 8005908:	440b      	add	r3, r1
 800590a:	3358      	adds	r3, #88	; 0x58
 800590c:	2200      	movs	r2, #0
 800590e:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	015a      	lsls	r2, r3, #5
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	4413      	add	r3, r2
 8005918:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	0151      	lsls	r1, r2, #5
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	440a      	add	r2, r1
 8005926:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800592a:	f043 0302 	orr.w	r3, r3, #2
 800592e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	b2d2      	uxtb	r2, r2
 8005938:	4611      	mov	r1, r2
 800593a:	4618      	mov	r0, r3
 800593c:	f003 f918 	bl	8008b70 <USB_HC_Halt>
 8005940:	e041      	b.n	80059c6 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005942:	6879      	ldr	r1, [r7, #4]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	4613      	mov	r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	4413      	add	r3, r2
 800594c:	00db      	lsls	r3, r3, #3
 800594e:	440b      	add	r3, r1
 8005950:	333f      	adds	r3, #63	; 0x3f
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00a      	beq.n	800596e <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005958:	6879      	ldr	r1, [r7, #4]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4613      	mov	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	4413      	add	r3, r2
 8005962:	00db      	lsls	r3, r3, #3
 8005964:	440b      	add	r3, r1
 8005966:	333f      	adds	r3, #63	; 0x3f
 8005968:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800596a:	2b02      	cmp	r3, #2
 800596c:	d12b      	bne.n	80059c6 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800596e:	6879      	ldr	r1, [r7, #4]
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	4613      	mov	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4413      	add	r3, r2
 8005978:	00db      	lsls	r3, r3, #3
 800597a:	440b      	add	r3, r1
 800597c:	3358      	adds	r3, #88	; 0x58
 800597e:	2200      	movs	r2, #0
 8005980:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 8005982:	6879      	ldr	r1, [r7, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4613      	mov	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	00db      	lsls	r3, r3, #3
 800598e:	440b      	add	r3, r1
 8005990:	335d      	adds	r3, #93	; 0x5d
 8005992:	2203      	movs	r2, #3
 8005994:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	015a      	lsls	r2, r3, #5
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	4413      	add	r3, r2
 800599e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	0151      	lsls	r1, r2, #5
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	440a      	add	r2, r1
 80059ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059b0:	f043 0302 	orr.w	r3, r3, #2
 80059b4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	b2d2      	uxtb	r2, r2
 80059be:	4611      	mov	r1, r2
 80059c0:	4618      	mov	r0, r3
 80059c2:	f003 f8d5 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	015a      	lsls	r2, r3, #5
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	4413      	add	r3, r2
 80059ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059d2:	461a      	mov	r2, r3
 80059d4:	2310      	movs	r3, #16
 80059d6:	6093      	str	r3, [r2, #8]
}
 80059d8:	bf00      	nop
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	460b      	mov	r3, r1
 80059ea:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80059f6:	78fb      	ldrb	r3, [r7, #3]
 80059f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	015a      	lsls	r2, r3, #5
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	4413      	add	r3, r2
 8005a02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b04      	cmp	r3, #4
 8005a0e:	d119      	bne.n	8005a44 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	2304      	movs	r3, #4
 8005a20:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	015a      	lsls	r2, r3, #5
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	4413      	add	r3, r2
 8005a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	0151      	lsls	r1, r2, #5
 8005a34:	693a      	ldr	r2, [r7, #16]
 8005a36:	440a      	add	r2, r1
 8005a38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a3c:	f043 0302 	orr.w	r3, r3, #2
 8005a40:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005a42:	e31e      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 0320 	and.w	r3, r3, #32
 8005a56:	2b20      	cmp	r3, #32
 8005a58:	d141      	bne.n	8005ade <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	015a      	lsls	r2, r3, #5
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	4413      	add	r3, r2
 8005a62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a66:	461a      	mov	r2, r3
 8005a68:	2320      	movs	r3, #32
 8005a6a:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005a6c:	6879      	ldr	r1, [r7, #4]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	4613      	mov	r3, r2
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	4413      	add	r3, r2
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	440b      	add	r3, r1
 8005a7a:	333d      	adds	r3, #61	; 0x3d
 8005a7c:	781b      	ldrb	r3, [r3, #0]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	f040 82ff 	bne.w	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 8005a84:	6879      	ldr	r1, [r7, #4]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	00db      	lsls	r3, r3, #3
 8005a90:	440b      	add	r3, r1
 8005a92:	333d      	adds	r3, #61	; 0x3d
 8005a94:	2200      	movs	r2, #0
 8005a96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005a98:	6879      	ldr	r1, [r7, #4]
 8005a9a:	68fa      	ldr	r2, [r7, #12]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	4413      	add	r3, r2
 8005aa2:	00db      	lsls	r3, r3, #3
 8005aa4:	440b      	add	r3, r1
 8005aa6:	335c      	adds	r3, #92	; 0x5c
 8005aa8:	2202      	movs	r2, #2
 8005aaa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	015a      	lsls	r2, r3, #5
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	4413      	add	r3, r2
 8005ab4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	0151      	lsls	r1, r2, #5
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	440a      	add	r2, r1
 8005ac2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ac6:	f043 0302 	orr.w	r3, r3, #2
 8005aca:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	b2d2      	uxtb	r2, r2
 8005ad4:	4611      	mov	r1, r2
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f003 f84a 	bl	8008b70 <USB_HC_Halt>
}
 8005adc:	e2d1      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	015a      	lsls	r2, r3, #5
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af0:	2b40      	cmp	r3, #64	; 0x40
 8005af2:	d13f      	bne.n	8005b74 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8005af4:	6879      	ldr	r1, [r7, #4]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	4613      	mov	r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	4413      	add	r3, r2
 8005afe:	00db      	lsls	r3, r3, #3
 8005b00:	440b      	add	r3, r1
 8005b02:	335d      	adds	r3, #93	; 0x5d
 8005b04:	2204      	movs	r2, #4
 8005b06:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005b08:	6879      	ldr	r1, [r7, #4]
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4413      	add	r3, r2
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	440b      	add	r3, r1
 8005b16:	333d      	adds	r3, #61	; 0x3d
 8005b18:	2201      	movs	r2, #1
 8005b1a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005b1c:	6879      	ldr	r1, [r7, #4]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	4613      	mov	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	4413      	add	r3, r2
 8005b26:	00db      	lsls	r3, r3, #3
 8005b28:	440b      	add	r3, r1
 8005b2a:	3358      	adds	r3, #88	; 0x58
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	015a      	lsls	r2, r3, #5
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	4413      	add	r3, r2
 8005b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	0151      	lsls	r1, r2, #5
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	440a      	add	r2, r1
 8005b46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b4a:	f043 0302 	orr.w	r3, r3, #2
 8005b4e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	b2d2      	uxtb	r2, r2
 8005b58:	4611      	mov	r1, r2
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f003 f808 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	015a      	lsls	r2, r3, #5
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	4413      	add	r3, r2
 8005b68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	2340      	movs	r3, #64	; 0x40
 8005b70:	6093      	str	r3, [r2, #8]
}
 8005b72:	e286      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	015a      	lsls	r2, r3, #5
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b8a:	d122      	bne.n	8005bd2 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	015a      	lsls	r2, r3, #5
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	4413      	add	r3, r2
 8005b94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	0151      	lsls	r1, r2, #5
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	440a      	add	r2, r1
 8005ba2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ba6:	f043 0302 	orr.w	r3, r3, #2
 8005baa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	b2d2      	uxtb	r2, r2
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f002 ffda 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	015a      	lsls	r2, r3, #5
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bc8:	461a      	mov	r2, r3
 8005bca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005bce:	6093      	str	r3, [r2, #8]
}
 8005bd0:	e257      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	015a      	lsls	r2, r3, #5
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	4413      	add	r3, r2
 8005bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	f003 0301 	and.w	r3, r3, #1
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d135      	bne.n	8005c54 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005be8:	6879      	ldr	r1, [r7, #4]
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	00db      	lsls	r3, r3, #3
 8005bf4:	440b      	add	r3, r1
 8005bf6:	3358      	adds	r3, #88	; 0x58
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	015a      	lsls	r2, r3, #5
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	4413      	add	r3, r2
 8005c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	0151      	lsls	r1, r2, #5
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	440a      	add	r2, r1
 8005c12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c16:	f043 0302 	orr.w	r3, r3, #2
 8005c1a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	b2d2      	uxtb	r2, r2
 8005c24:	4611      	mov	r1, r2
 8005c26:	4618      	mov	r0, r3
 8005c28:	f002 ffa2 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	015a      	lsls	r2, r3, #5
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	4413      	add	r3, r2
 8005c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c38:	461a      	mov	r2, r3
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005c3e:	6879      	ldr	r1, [r7, #4]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	4613      	mov	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4413      	add	r3, r2
 8005c48:	00db      	lsls	r3, r3, #3
 8005c4a:	440b      	add	r3, r1
 8005c4c:	335d      	adds	r3, #93	; 0x5d
 8005c4e:	2201      	movs	r2, #1
 8005c50:	701a      	strb	r2, [r3, #0]
}
 8005c52:	e216      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f003 0308 	and.w	r3, r3, #8
 8005c66:	2b08      	cmp	r3, #8
 8005c68:	d12b      	bne.n	8005cc2 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c76:	461a      	mov	r2, r3
 8005c78:	2308      	movs	r3, #8
 8005c7a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	0151      	lsls	r1, r2, #5
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	440a      	add	r2, r1
 8005c92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c96:	f043 0302 	orr.w	r3, r3, #2
 8005c9a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	b2d2      	uxtb	r2, r2
 8005ca4:	4611      	mov	r1, r2
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f002 ff62 	bl	8008b70 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8005cac:	6879      	ldr	r1, [r7, #4]
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	00db      	lsls	r3, r3, #3
 8005cb8:	440b      	add	r3, r1
 8005cba:	335d      	adds	r3, #93	; 0x5d
 8005cbc:	2205      	movs	r2, #5
 8005cbe:	701a      	strb	r2, [r3, #0]
}
 8005cc0:	e1df      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f003 0310 	and.w	r3, r3, #16
 8005cd4:	2b10      	cmp	r3, #16
 8005cd6:	d135      	bne.n	8005d44 <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005cd8:	6879      	ldr	r1, [r7, #4]
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	00db      	lsls	r3, r3, #3
 8005ce4:	440b      	add	r3, r1
 8005ce6:	3358      	adds	r3, #88	; 0x58
 8005ce8:	2200      	movs	r2, #0
 8005cea:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005cec:	6879      	ldr	r1, [r7, #4]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4413      	add	r3, r2
 8005cf6:	00db      	lsls	r3, r3, #3
 8005cf8:	440b      	add	r3, r1
 8005cfa:	335d      	adds	r3, #93	; 0x5d
 8005cfc:	2203      	movs	r2, #3
 8005cfe:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	0151      	lsls	r1, r2, #5
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	440a      	add	r2, r1
 8005d16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d1a:	f043 0302 	orr.w	r3, r3, #2
 8005d1e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	b2d2      	uxtb	r2, r2
 8005d28:	4611      	mov	r1, r2
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f002 ff20 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	015a      	lsls	r2, r3, #5
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	4413      	add	r3, r2
 8005d38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	2310      	movs	r3, #16
 8005d40:	6093      	str	r3, [r2, #8]
}
 8005d42:	e19e      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	015a      	lsls	r2, r3, #5
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d56:	2b80      	cmp	r3, #128	; 0x80
 8005d58:	d12b      	bne.n	8005db2 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	015a      	lsls	r2, r3, #5
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	4413      	add	r3, r2
 8005d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	0151      	lsls	r1, r2, #5
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	440a      	add	r2, r1
 8005d70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d74:	f043 0302 	orr.w	r3, r3, #2
 8005d78:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68fa      	ldr	r2, [r7, #12]
 8005d80:	b2d2      	uxtb	r2, r2
 8005d82:	4611      	mov	r1, r2
 8005d84:	4618      	mov	r0, r3
 8005d86:	f002 fef3 	bl	8008b70 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005d8a:	6879      	ldr	r1, [r7, #4]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	4613      	mov	r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	4413      	add	r3, r2
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	440b      	add	r3, r1
 8005d98:	335d      	adds	r3, #93	; 0x5d
 8005d9a:	2206      	movs	r2, #6
 8005d9c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	015a      	lsls	r2, r3, #5
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	4413      	add	r3, r2
 8005da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005daa:	461a      	mov	r2, r3
 8005dac:	2380      	movs	r3, #128	; 0x80
 8005dae:	6093      	str	r3, [r2, #8]
}
 8005db0:	e167      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	015a      	lsls	r2, r3, #5
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	4413      	add	r3, r2
 8005dba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dc8:	d135      	bne.n	8005e36 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	015a      	lsls	r2, r3, #5
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	0151      	lsls	r1, r2, #5
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	440a      	add	r2, r1
 8005de0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005de4:	f043 0302 	orr.w	r3, r3, #2
 8005de8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	b2d2      	uxtb	r2, r2
 8005df2:	4611      	mov	r1, r2
 8005df4:	4618      	mov	r0, r3
 8005df6:	f002 febb 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	015a      	lsls	r2, r3, #5
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	4413      	add	r3, r2
 8005e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e06:	461a      	mov	r2, r3
 8005e08:	2310      	movs	r3, #16
 8005e0a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	015a      	lsls	r2, r3, #5
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	4413      	add	r3, r2
 8005e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e18:	461a      	mov	r2, r3
 8005e1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005e20:	6879      	ldr	r1, [r7, #4]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	4613      	mov	r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	4413      	add	r3, r2
 8005e2a:	00db      	lsls	r3, r3, #3
 8005e2c:	440b      	add	r3, r1
 8005e2e:	335d      	adds	r3, #93	; 0x5d
 8005e30:	2208      	movs	r2, #8
 8005e32:	701a      	strb	r2, [r3, #0]
}
 8005e34:	e125      	b.n	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	015a      	lsls	r2, r3, #5
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f003 0302 	and.w	r3, r3, #2
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	f040 811a 	bne.w	8006082 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	015a      	lsls	r2, r3, #5
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	4413      	add	r3, r2
 8005e56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	0151      	lsls	r1, r2, #5
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	440a      	add	r2, r1
 8005e64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e68:	f023 0302 	bic.w	r3, r3, #2
 8005e6c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	4613      	mov	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	4413      	add	r3, r2
 8005e78:	00db      	lsls	r3, r3, #3
 8005e7a:	440b      	add	r3, r1
 8005e7c:	335d      	adds	r3, #93	; 0x5d
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d137      	bne.n	8005ef4 <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005e84:	6879      	ldr	r1, [r7, #4]
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4413      	add	r3, r2
 8005e8e:	00db      	lsls	r3, r3, #3
 8005e90:	440b      	add	r3, r1
 8005e92:	335c      	adds	r3, #92	; 0x5c
 8005e94:	2201      	movs	r2, #1
 8005e96:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	4413      	add	r3, r2
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	440b      	add	r3, r1
 8005ea6:	333f      	adds	r3, #63	; 0x3f
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d00b      	beq.n	8005ec6 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005eae:	6879      	ldr	r1, [r7, #4]
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	4413      	add	r3, r2
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	440b      	add	r3, r1
 8005ebc:	333f      	adds	r3, #63	; 0x3f
 8005ebe:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005ec0:	2b03      	cmp	r3, #3
 8005ec2:	f040 80c5 	bne.w	8006050 <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	4613      	mov	r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	4413      	add	r3, r2
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	440b      	add	r3, r1
 8005ed4:	3351      	adds	r3, #81	; 0x51
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	f083 0301 	eor.w	r3, r3, #1
 8005edc:	b2d8      	uxtb	r0, r3
 8005ede:	6879      	ldr	r1, [r7, #4]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	440b      	add	r3, r1
 8005eec:	3351      	adds	r3, #81	; 0x51
 8005eee:	4602      	mov	r2, r0
 8005ef0:	701a      	strb	r2, [r3, #0]
 8005ef2:	e0ad      	b.n	8006050 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005ef4:	6879      	ldr	r1, [r7, #4]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	440b      	add	r3, r1
 8005f02:	335d      	adds	r3, #93	; 0x5d
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	2b03      	cmp	r3, #3
 8005f08:	d10a      	bne.n	8005f20 <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005f0a:	6879      	ldr	r1, [r7, #4]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	4413      	add	r3, r2
 8005f14:	00db      	lsls	r3, r3, #3
 8005f16:	440b      	add	r3, r1
 8005f18:	335c      	adds	r3, #92	; 0x5c
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	701a      	strb	r2, [r3, #0]
 8005f1e:	e097      	b.n	8006050 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	4613      	mov	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	4413      	add	r3, r2
 8005f2a:	00db      	lsls	r3, r3, #3
 8005f2c:	440b      	add	r3, r1
 8005f2e:	335d      	adds	r3, #93	; 0x5d
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d10a      	bne.n	8005f4c <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005f36:	6879      	ldr	r1, [r7, #4]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	4413      	add	r3, r2
 8005f40:	00db      	lsls	r3, r3, #3
 8005f42:	440b      	add	r3, r1
 8005f44:	335c      	adds	r3, #92	; 0x5c
 8005f46:	2202      	movs	r2, #2
 8005f48:	701a      	strb	r2, [r3, #0]
 8005f4a:	e081      	b.n	8006050 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005f4c:	6879      	ldr	r1, [r7, #4]
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	4613      	mov	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	440b      	add	r3, r1
 8005f5a:	335d      	adds	r3, #93	; 0x5d
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	2b05      	cmp	r3, #5
 8005f60:	d10a      	bne.n	8005f78 <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005f62:	6879      	ldr	r1, [r7, #4]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	4613      	mov	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	4413      	add	r3, r2
 8005f6c:	00db      	lsls	r3, r3, #3
 8005f6e:	440b      	add	r3, r1
 8005f70:	335c      	adds	r3, #92	; 0x5c
 8005f72:	2205      	movs	r2, #5
 8005f74:	701a      	strb	r2, [r3, #0]
 8005f76:	e06b      	b.n	8006050 <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005f78:	6879      	ldr	r1, [r7, #4]
 8005f7a:	68fa      	ldr	r2, [r7, #12]
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	4413      	add	r3, r2
 8005f82:	00db      	lsls	r3, r3, #3
 8005f84:	440b      	add	r3, r1
 8005f86:	335d      	adds	r3, #93	; 0x5d
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	2b06      	cmp	r3, #6
 8005f8c:	d00a      	beq.n	8005fa4 <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	4613      	mov	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	4413      	add	r3, r2
 8005f98:	00db      	lsls	r3, r3, #3
 8005f9a:	440b      	add	r3, r1
 8005f9c:	335d      	adds	r3, #93	; 0x5d
 8005f9e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005fa0:	2b08      	cmp	r3, #8
 8005fa2:	d155      	bne.n	8006050 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8005fa4:	6879      	ldr	r1, [r7, #4]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	00db      	lsls	r3, r3, #3
 8005fb0:	440b      	add	r3, r1
 8005fb2:	3358      	adds	r3, #88	; 0x58
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	1c59      	adds	r1, r3, #1
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	4413      	add	r3, r2
 8005fc2:	00db      	lsls	r3, r3, #3
 8005fc4:	4403      	add	r3, r0
 8005fc6:	3358      	adds	r3, #88	; 0x58
 8005fc8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005fca:	6879      	ldr	r1, [r7, #4]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	00db      	lsls	r3, r3, #3
 8005fd6:	440b      	add	r3, r1
 8005fd8:	3358      	adds	r3, #88	; 0x58
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2b03      	cmp	r3, #3
 8005fde:	d914      	bls.n	800600a <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005fe0:	6879      	ldr	r1, [r7, #4]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	4413      	add	r3, r2
 8005fea:	00db      	lsls	r3, r3, #3
 8005fec:	440b      	add	r3, r1
 8005fee:	3358      	adds	r3, #88	; 0x58
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005ff4:	6879      	ldr	r1, [r7, #4]
 8005ff6:	68fa      	ldr	r2, [r7, #12]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	4413      	add	r3, r2
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	440b      	add	r3, r1
 8006002:	335c      	adds	r3, #92	; 0x5c
 8006004:	2204      	movs	r2, #4
 8006006:	701a      	strb	r2, [r3, #0]
 8006008:	e009      	b.n	800601e <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800600a:	6879      	ldr	r1, [r7, #4]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	4613      	mov	r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	440b      	add	r3, r1
 8006018:	335c      	adds	r3, #92	; 0x5c
 800601a:	2202      	movs	r2, #2
 800601c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	015a      	lsls	r2, r3, #5
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	4413      	add	r3, r2
 8006026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006034:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800603c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	015a      	lsls	r2, r3, #5
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	4413      	add	r3, r2
 8006046:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800604a:	461a      	mov	r2, r3
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	015a      	lsls	r2, r3, #5
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	4413      	add	r3, r2
 8006058:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800605c:	461a      	mov	r2, r3
 800605e:	2302      	movs	r3, #2
 8006060:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	b2d8      	uxtb	r0, r3
 8006066:	6879      	ldr	r1, [r7, #4]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	4613      	mov	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4413      	add	r3, r2
 8006070:	00db      	lsls	r3, r3, #3
 8006072:	440b      	add	r3, r1
 8006074:	335c      	adds	r3, #92	; 0x5c
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	461a      	mov	r2, r3
 800607a:	4601      	mov	r1, r0
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f002 ffdb 	bl	8009038 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006082:	bf00      	nop
 8006084:	3718      	adds	r7, #24
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
	...

0800608c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b08a      	sub	sp, #40	; 0x28
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609c:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6a1b      	ldr	r3, [r3, #32]
 80060a4:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	f003 030f 	and.w	r3, r3, #15
 80060ac:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	0c5b      	lsrs	r3, r3, #17
 80060b2:	f003 030f 	and.w	r3, r3, #15
 80060b6:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	091b      	lsrs	r3, r3, #4
 80060bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060c0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d003      	beq.n	80060d0 <HCD_RXQLVL_IRQHandler+0x44>
 80060c8:	2b05      	cmp	r3, #5
 80060ca:	f000 8082 	beq.w	80061d2 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80060ce:	e083      	b.n	80061d8 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d07f      	beq.n	80061d6 <HCD_RXQLVL_IRQHandler+0x14a>
 80060d6:	6879      	ldr	r1, [r7, #4]
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	4613      	mov	r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	4413      	add	r3, r2
 80060e0:	00db      	lsls	r3, r3, #3
 80060e2:	440b      	add	r3, r1
 80060e4:	3344      	adds	r3, #68	; 0x44
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d074      	beq.n	80061d6 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6818      	ldr	r0, [r3, #0]
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	4613      	mov	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	4413      	add	r3, r2
 80060fa:	00db      	lsls	r3, r3, #3
 80060fc:	440b      	add	r3, r1
 80060fe:	3344      	adds	r3, #68	; 0x44
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	b292      	uxth	r2, r2
 8006106:	4619      	mov	r1, r3
 8006108:	f002 fc64 	bl	80089d4 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 800610c:	6879      	ldr	r1, [r7, #4]
 800610e:	69ba      	ldr	r2, [r7, #24]
 8006110:	4613      	mov	r3, r2
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	4413      	add	r3, r2
 8006116:	00db      	lsls	r3, r3, #3
 8006118:	440b      	add	r3, r1
 800611a:	3344      	adds	r3, #68	; 0x44
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	18d1      	adds	r1, r2, r3
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	4613      	mov	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	4413      	add	r3, r2
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	4403      	add	r3, r0
 8006130:	3344      	adds	r3, #68	; 0x44
 8006132:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8006134:	6879      	ldr	r1, [r7, #4]
 8006136:	69ba      	ldr	r2, [r7, #24]
 8006138:	4613      	mov	r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	4413      	add	r3, r2
 800613e:	00db      	lsls	r3, r3, #3
 8006140:	440b      	add	r3, r1
 8006142:	334c      	adds	r3, #76	; 0x4c
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	18d1      	adds	r1, r2, r3
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	69ba      	ldr	r2, [r7, #24]
 800614e:	4613      	mov	r3, r2
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	4413      	add	r3, r2
 8006154:	00db      	lsls	r3, r3, #3
 8006156:	4403      	add	r3, r0
 8006158:	334c      	adds	r3, #76	; 0x4c
 800615a:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	6a3b      	ldr	r3, [r7, #32]
 8006162:	4413      	add	r3, r2
 8006164:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006168:	691a      	ldr	r2, [r3, #16]
 800616a:	4b1d      	ldr	r3, [pc, #116]	; (80061e0 <HCD_RXQLVL_IRQHandler+0x154>)
 800616c:	4013      	ands	r3, r2
 800616e:	2b00      	cmp	r3, #0
 8006170:	d031      	beq.n	80061d6 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	015a      	lsls	r2, r3, #5
 8006176:	6a3b      	ldr	r3, [r7, #32]
 8006178:	4413      	add	r3, r2
 800617a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006188:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006190:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	015a      	lsls	r2, r3, #5
 8006196:	6a3b      	ldr	r3, [r7, #32]
 8006198:	4413      	add	r3, r2
 800619a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800619e:	461a      	mov	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80061a4:	6879      	ldr	r1, [r7, #4]
 80061a6:	69ba      	ldr	r2, [r7, #24]
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	00db      	lsls	r3, r3, #3
 80061b0:	440b      	add	r3, r1
 80061b2:	3350      	adds	r3, #80	; 0x50
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	f083 0301 	eor.w	r3, r3, #1
 80061ba:	b2d8      	uxtb	r0, r3
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	4613      	mov	r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	4413      	add	r3, r2
 80061c6:	00db      	lsls	r3, r3, #3
 80061c8:	440b      	add	r3, r1
 80061ca:	3350      	adds	r3, #80	; 0x50
 80061cc:	4602      	mov	r2, r0
 80061ce:	701a      	strb	r2, [r3, #0]
      break;
 80061d0:	e001      	b.n	80061d6 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80061d2:	bf00      	nop
 80061d4:	e000      	b.n	80061d8 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80061d6:	bf00      	nop
  }
}
 80061d8:	bf00      	nop
 80061da:	3728      	adds	r7, #40	; 0x28
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	1ff80000 	.word	0x1ff80000

080061e4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006210:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f003 0302 	and.w	r3, r3, #2
 8006218:	2b02      	cmp	r3, #2
 800621a:	d113      	bne.n	8006244 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b01      	cmp	r3, #1
 8006224:	d10a      	bne.n	800623c <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	699a      	ldr	r2, [r3, #24]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8006234:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f002 fee2 	bl	8009000 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	f043 0302 	orr.w	r3, r3, #2
 8006242:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f003 0308 	and.w	r3, r3, #8
 800624a:	2b08      	cmp	r3, #8
 800624c:	d147      	bne.n	80062de <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	f043 0308 	orr.w	r3, r3, #8
 8006254:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f003 0304 	and.w	r3, r3, #4
 800625c:	2b04      	cmp	r3, #4
 800625e:	d129      	bne.n	80062b4 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	2b02      	cmp	r3, #2
 8006266:	d113      	bne.n	8006290 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800626e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006272:	d106      	bne.n	8006282 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2102      	movs	r1, #2
 800627a:	4618      	mov	r0, r3
 800627c:	f002 fbf4 	bl	8008a68 <USB_InitFSLSPClkSel>
 8006280:	e011      	b.n	80062a6 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2101      	movs	r1, #1
 8006288:	4618      	mov	r0, r3
 800628a:	f002 fbed 	bl	8008a68 <USB_InitFSLSPClkSel>
 800628e:	e00a      	b.n	80062a6 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	2b01      	cmp	r3, #1
 8006296:	d106      	bne.n	80062a6 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800629e:	461a      	mov	r2, r3
 80062a0:	f64e 2360 	movw	r3, #60000	; 0xea60
 80062a4:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f002 fed4 	bl	8009054 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f002 fea7 	bl	8009000 <HAL_HCD_Connect_Callback>
 80062b2:	e014      	b.n	80062de <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f002 fedb 	bl	8009070 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	693a      	ldr	r2, [r7, #16]
 80062c4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80062c8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80062cc:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	699a      	ldr	r2, [r3, #24]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80062dc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f003 0320 	and.w	r3, r3, #32
 80062e4:	2b20      	cmp	r3, #32
 80062e6:	d103      	bne.n	80062f0 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f043 0320 	orr.w	r3, r3, #32
 80062ee:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80062f6:	461a      	mov	r2, r3
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	6013      	str	r3, [r2, #0]
}
 80062fc:	bf00      	nop
 80062fe:	3718      	adds	r7, #24
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}

08006304 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e0af      	b.n	8006476 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d106      	bne.n	8006330 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7fb fe2c 	bl	8001f88 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 0201 	bic.w	r2, r2, #1
 8006346:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006348:	2300      	movs	r3, #0
 800634a:	617b      	str	r3, [r7, #20]
 800634c:	e00a      	b.n	8006364 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	3304      	adds	r3, #4
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	4413      	add	r3, r2
 800635a:	2200      	movs	r2, #0
 800635c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	3301      	adds	r3, #1
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	2b0f      	cmp	r3, #15
 8006368:	d9f1      	bls.n	800634e <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f042 0204 	orr.w	r2, r2, #4
 8006378:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	685a      	ldr	r2, [r3, #4]
 8006380:	4b3f      	ldr	r3, [pc, #252]	; (8006480 <HAL_LCD_Init+0x17c>)
 8006382:	4013      	ands	r3, r2
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	6851      	ldr	r1, [r2, #4]
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	6892      	ldr	r2, [r2, #8]
 800638c:	4311      	orrs	r1, r2
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006392:	4311      	orrs	r1, r2
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006398:	4311      	orrs	r1, r2
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	69d2      	ldr	r2, [r2, #28]
 800639e:	4311      	orrs	r1, r2
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	6a12      	ldr	r2, [r2, #32]
 80063a4:	4311      	orrs	r1, r2
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	6992      	ldr	r2, [r2, #24]
 80063aa:	4311      	orrs	r1, r2
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80063b0:	4311      	orrs	r1, r2
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6812      	ldr	r2, [r2, #0]
 80063b6:	430b      	orrs	r3, r1
 80063b8:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 f94c 	bl	8006658 <LCD_WaitForSynchro>
 80063c0:	4603      	mov	r3, r0
 80063c2:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 80063c4:	7cfb      	ldrb	r3, [r7, #19]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d001      	beq.n	80063ce <HAL_LCD_Init+0xca>
  {
    return status;
 80063ca:	7cfb      	ldrb	r3, [r7, #19]
 80063cc:	e053      	b.n	8006476 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	68da      	ldr	r2, [r3, #12]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	431a      	orrs	r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	431a      	orrs	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ec:	431a      	orrs	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f042 0201 	orr.w	r2, r2, #1
 8006404:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006406:	f7fc fda3 	bl	8002f50 <HAL_GetTick>
 800640a:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800640c:	e00c      	b.n	8006428 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800640e:	f7fc fd9f 	bl	8002f50 <HAL_GetTick>
 8006412:	4602      	mov	r2, r0
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800641c:	d904      	bls.n	8006428 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2208      	movs	r2, #8
 8006422:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e026      	b.n	8006476 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	2b01      	cmp	r3, #1
 8006434:	d1eb      	bne.n	800640e <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006436:	f7fc fd8b 	bl	8002f50 <HAL_GetTick>
 800643a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800643c:	e00c      	b.n	8006458 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800643e:	f7fc fd87 	bl	8002f50 <HAL_GetTick>
 8006442:	4602      	mov	r2, r0
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800644c:	d904      	bls.n	8006458 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2210      	movs	r2, #16
 8006452:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e00e      	b.n	8006476 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f003 0310 	and.w	r3, r3, #16
 8006462:	2b10      	cmp	r3, #16
 8006464:	d1eb      	bne.n	800643e <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8006474:	7cfb      	ldrb	r3, [r7, #19]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3718      	adds	r7, #24
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	fc00000e 	.word	0xfc00000e

08006484 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
 8006490:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006498:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800649a:	7dfb      	ldrb	r3, [r7, #23]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d002      	beq.n	80064a6 <HAL_LCD_Write+0x22>
 80064a0:	7dfb      	ldrb	r3, [r7, #23]
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d144      	bne.n	8006530 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d12a      	bne.n	8006508 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d101      	bne.n	80064c0 <HAL_LCD_Write+0x3c>
 80064bc:	2302      	movs	r3, #2
 80064be:	e038      	b.n	8006532 <HAL_LCD_Write+0xae>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2202      	movs	r2, #2
 80064cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 80064d0:	f7fc fd3e 	bl	8002f50 <HAL_GetTick>
 80064d4:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80064d6:	e010      	b.n	80064fa <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80064d8:	f7fc fd3a 	bl	8002f50 <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064e6:	d908      	bls.n	80064fa <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2202      	movs	r2, #2
 80064ec:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e01b      	b.n	8006532 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	f003 0304 	and.w	r3, r3, #4
 8006504:	2b04      	cmp	r3, #4
 8006506:	d0e7      	beq.n	80064d8 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	3304      	adds	r3, #4
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4413      	add	r3, r2
 8006514:	685a      	ldr	r2, [r3, #4]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	401a      	ands	r2, r3
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6819      	ldr	r1, [r3, #0]
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	431a      	orrs	r2, r3
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	3304      	adds	r3, #4
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	440b      	add	r3, r1
 800652a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800652c:	2300      	movs	r3, #0
 800652e:	e000      	b.n	8006532 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
  }
}
 8006532:	4618      	mov	r0, r3
 8006534:	3718      	adds	r7, #24
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b086      	sub	sp, #24
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800654c:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800654e:	7cbb      	ldrb	r3, [r7, #18]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d002      	beq.n	800655a <HAL_LCD_Clear+0x20>
 8006554:	7cbb      	ldrb	r3, [r7, #18]
 8006556:	2b02      	cmp	r3, #2
 8006558:	d140      	bne.n	80065dc <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006560:	2b01      	cmp	r3, #1
 8006562:	d101      	bne.n	8006568 <HAL_LCD_Clear+0x2e>
 8006564:	2302      	movs	r3, #2
 8006566:	e03a      	b.n	80065de <HAL_LCD_Clear+0xa4>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2202      	movs	r2, #2
 8006574:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8006578:	f7fc fcea 	bl	8002f50 <HAL_GetTick>
 800657c:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800657e:	e010      	b.n	80065a2 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006580:	f7fc fce6 	bl	8002f50 <HAL_GetTick>
 8006584:	4602      	mov	r2, r0
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800658e:	d908      	bls.n	80065a2 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2202      	movs	r2, #2
 8006594:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e01d      	b.n	80065de <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	f003 0304 	and.w	r3, r3, #4
 80065ac:	2b04      	cmp	r3, #4
 80065ae:	d0e7      	beq.n	8006580 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80065b0:	2300      	movs	r3, #0
 80065b2:	617b      	str	r3, [r7, #20]
 80065b4:	e00a      	b.n	80065cc <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	3304      	adds	r3, #4
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	4413      	add	r3, r2
 80065c2:	2200      	movs	r2, #0
 80065c4:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	3301      	adds	r3, #1
 80065ca:	617b      	str	r3, [r7, #20]
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	2b0f      	cmp	r3, #15
 80065d0:	d9f1      	bls.n	80065b6 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f807 	bl	80065e6 <HAL_LCD_UpdateDisplayRequest>
 80065d8:	4603      	mov	r3, r0
 80065da:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 80065dc:	7cfb      	ldrb	r3, [r7, #19]
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3718      	adds	r7, #24
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}

080065e6 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80065e6:	b580      	push	{r7, lr}
 80065e8:	b084      	sub	sp, #16
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2208      	movs	r2, #8
 80065f4:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689a      	ldr	r2, [r3, #8]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f042 0204 	orr.w	r2, r2, #4
 8006604:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006606:	f7fc fca3 	bl	8002f50 <HAL_GetTick>
 800660a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800660c:	e010      	b.n	8006630 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800660e:	f7fc fc9f 	bl	8002f50 <HAL_GetTick>
 8006612:	4602      	mov	r2, r0
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800661c:	d908      	bls.n	8006630 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2204      	movs	r2, #4
 8006622:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e00f      	b.n	8006650 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f003 0308 	and.w	r3, r3, #8
 800663a:	2b08      	cmp	r3, #8
 800663c:	d1e7      	bne.n	800660e <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2201      	movs	r2, #1
 8006642:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006660:	f7fc fc76 	bl	8002f50 <HAL_GetTick>
 8006664:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006666:	e00c      	b.n	8006682 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006668:	f7fc fc72 	bl	8002f50 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006676:	d904      	bls.n	8006682 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e007      	b.n	8006692 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f003 0320 	and.w	r3, r3, #32
 800668c:	2b20      	cmp	r3, #32
 800668e:	d1eb      	bne.n	8006668 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8006690:	2300      	movs	r3, #0
}
 8006692:	4618      	mov	r0, r3
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
	...

0800669c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800669c:	b480      	push	{r7}
 800669e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066a0:	4b05      	ldr	r3, [pc, #20]	; (80066b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a04      	ldr	r2, [pc, #16]	; (80066b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80066a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066aa:	6013      	str	r3, [r2, #0]
}
 80066ac:	bf00      	nop
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop
 80066b8:	40007000 	.word	0x40007000

080066bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80066bc:	b480      	push	{r7}
 80066be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80066c0:	4b04      	ldr	r3, [pc, #16]	; (80066d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	40007000 	.word	0x40007000

080066d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066e6:	d130      	bne.n	800674a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80066e8:	4b23      	ldr	r3, [pc, #140]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80066f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066f4:	d038      	beq.n	8006768 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80066f6:	4b20      	ldr	r3, [pc, #128]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80066fe:	4a1e      	ldr	r2, [pc, #120]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006700:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006704:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006706:	4b1d      	ldr	r3, [pc, #116]	; (800677c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2232      	movs	r2, #50	; 0x32
 800670c:	fb02 f303 	mul.w	r3, r2, r3
 8006710:	4a1b      	ldr	r2, [pc, #108]	; (8006780 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006712:	fba2 2303 	umull	r2, r3, r2, r3
 8006716:	0c9b      	lsrs	r3, r3, #18
 8006718:	3301      	adds	r3, #1
 800671a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800671c:	e002      	b.n	8006724 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	3b01      	subs	r3, #1
 8006722:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006724:	4b14      	ldr	r3, [pc, #80]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006726:	695b      	ldr	r3, [r3, #20]
 8006728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800672c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006730:	d102      	bne.n	8006738 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1f2      	bne.n	800671e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006738:	4b0f      	ldr	r3, [pc, #60]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800673a:	695b      	ldr	r3, [r3, #20]
 800673c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006740:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006744:	d110      	bne.n	8006768 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e00f      	b.n	800676a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800674a:	4b0b      	ldr	r3, [pc, #44]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006752:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006756:	d007      	beq.n	8006768 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006758:	4b07      	ldr	r3, [pc, #28]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006760:	4a05      	ldr	r2, [pc, #20]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006762:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006766:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3714      	adds	r7, #20
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	40007000 	.word	0x40007000
 800677c:	20000008 	.word	0x20000008
 8006780:	431bde83 	.word	0x431bde83

08006784 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b088      	sub	sp, #32
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d101      	bne.n	8006796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e39d      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006796:	4ba4      	ldr	r3, [pc, #656]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f003 030c 	and.w	r3, r3, #12
 800679e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067a0:	4ba1      	ldr	r3, [pc, #644]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	f003 0303 	and.w	r3, r3, #3
 80067a8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0310 	and.w	r3, r3, #16
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f000 80e1 	beq.w	800697a <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d007      	beq.n	80067ce <HAL_RCC_OscConfig+0x4a>
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	2b0c      	cmp	r3, #12
 80067c2:	f040 8088 	bne.w	80068d6 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	f040 8084 	bne.w	80068d6 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80067ce:	4b96      	ldr	r3, [pc, #600]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d005      	beq.n	80067e6 <HAL_RCC_OscConfig+0x62>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d101      	bne.n	80067e6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e375      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1a      	ldr	r2, [r3, #32]
 80067ea:	4b8f      	ldr	r3, [pc, #572]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0308 	and.w	r3, r3, #8
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d004      	beq.n	8006800 <HAL_RCC_OscConfig+0x7c>
 80067f6:	4b8c      	ldr	r3, [pc, #560]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067fe:	e005      	b.n	800680c <HAL_RCC_OscConfig+0x88>
 8006800:	4b89      	ldr	r3, [pc, #548]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006802:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006806:	091b      	lsrs	r3, r3, #4
 8006808:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800680c:	4293      	cmp	r3, r2
 800680e:	d223      	bcs.n	8006858 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6a1b      	ldr	r3, [r3, #32]
 8006814:	4618      	mov	r0, r3
 8006816:	f000 fd09 	bl	800722c <RCC_SetFlashLatencyFromMSIRange>
 800681a:	4603      	mov	r3, r0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d001      	beq.n	8006824 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e356      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006824:	4b80      	ldr	r3, [pc, #512]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a7f      	ldr	r2, [pc, #508]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800682a:	f043 0308 	orr.w	r3, r3, #8
 800682e:	6013      	str	r3, [r2, #0]
 8006830:	4b7d      	ldr	r3, [pc, #500]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	497a      	ldr	r1, [pc, #488]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800683e:	4313      	orrs	r3, r2
 8006840:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006842:	4b79      	ldr	r3, [pc, #484]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	69db      	ldr	r3, [r3, #28]
 800684e:	021b      	lsls	r3, r3, #8
 8006850:	4975      	ldr	r1, [pc, #468]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006852:	4313      	orrs	r3, r2
 8006854:	604b      	str	r3, [r1, #4]
 8006856:	e022      	b.n	800689e <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006858:	4b73      	ldr	r3, [pc, #460]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a72      	ldr	r2, [pc, #456]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800685e:	f043 0308 	orr.w	r3, r3, #8
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	4b70      	ldr	r3, [pc, #448]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	496d      	ldr	r1, [pc, #436]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006872:	4313      	orrs	r3, r2
 8006874:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006876:	4b6c      	ldr	r3, [pc, #432]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	69db      	ldr	r3, [r3, #28]
 8006882:	021b      	lsls	r3, r3, #8
 8006884:	4968      	ldr	r1, [pc, #416]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006886:	4313      	orrs	r3, r2
 8006888:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	4618      	mov	r0, r3
 8006890:	f000 fccc 	bl	800722c <RCC_SetFlashLatencyFromMSIRange>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d001      	beq.n	800689e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e319      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800689e:	f000 fc03 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 80068a2:	4601      	mov	r1, r0
 80068a4:	4b60      	ldr	r3, [pc, #384]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	091b      	lsrs	r3, r3, #4
 80068aa:	f003 030f 	and.w	r3, r3, #15
 80068ae:	4a5f      	ldr	r2, [pc, #380]	; (8006a2c <HAL_RCC_OscConfig+0x2a8>)
 80068b0:	5cd3      	ldrb	r3, [r2, r3]
 80068b2:	f003 031f 	and.w	r3, r3, #31
 80068b6:	fa21 f303 	lsr.w	r3, r1, r3
 80068ba:	4a5d      	ldr	r2, [pc, #372]	; (8006a30 <HAL_RCC_OscConfig+0x2ac>)
 80068bc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80068be:	4b5d      	ldr	r3, [pc, #372]	; (8006a34 <HAL_RCC_OscConfig+0x2b0>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4618      	mov	r0, r3
 80068c4:	f7fc faf8 	bl	8002eb8 <HAL_InitTick>
 80068c8:	4603      	mov	r3, r0
 80068ca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d052      	beq.n	8006978 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80068d2:	7bfb      	ldrb	r3, [r7, #15]
 80068d4:	e2fd      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d032      	beq.n	8006944 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80068de:	4b52      	ldr	r3, [pc, #328]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a51      	ldr	r2, [pc, #324]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80068e4:	f043 0301 	orr.w	r3, r3, #1
 80068e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80068ea:	f7fc fb31 	bl	8002f50 <HAL_GetTick>
 80068ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80068f0:	e008      	b.n	8006904 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80068f2:	f7fc fb2d 	bl	8002f50 <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d901      	bls.n	8006904 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8006900:	2303      	movs	r3, #3
 8006902:	e2e6      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006904:	4b48      	ldr	r3, [pc, #288]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0302 	and.w	r3, r3, #2
 800690c:	2b00      	cmp	r3, #0
 800690e:	d0f0      	beq.n	80068f2 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006910:	4b45      	ldr	r3, [pc, #276]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a44      	ldr	r2, [pc, #272]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006916:	f043 0308 	orr.w	r3, r3, #8
 800691a:	6013      	str	r3, [r2, #0]
 800691c:	4b42      	ldr	r3, [pc, #264]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6a1b      	ldr	r3, [r3, #32]
 8006928:	493f      	ldr	r1, [pc, #252]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800692a:	4313      	orrs	r3, r2
 800692c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800692e:	4b3e      	ldr	r3, [pc, #248]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	021b      	lsls	r3, r3, #8
 800693c:	493a      	ldr	r1, [pc, #232]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800693e:	4313      	orrs	r3, r2
 8006940:	604b      	str	r3, [r1, #4]
 8006942:	e01a      	b.n	800697a <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006944:	4b38      	ldr	r3, [pc, #224]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a37      	ldr	r2, [pc, #220]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800694a:	f023 0301 	bic.w	r3, r3, #1
 800694e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006950:	f7fc fafe 	bl	8002f50 <HAL_GetTick>
 8006954:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006956:	e008      	b.n	800696a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006958:	f7fc fafa 	bl	8002f50 <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	2b02      	cmp	r3, #2
 8006964:	d901      	bls.n	800696a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e2b3      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800696a:	4b2f      	ldr	r3, [pc, #188]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0302 	and.w	r3, r3, #2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1f0      	bne.n	8006958 <HAL_RCC_OscConfig+0x1d4>
 8006976:	e000      	b.n	800697a <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006978:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0301 	and.w	r3, r3, #1
 8006982:	2b00      	cmp	r3, #0
 8006984:	d074      	beq.n	8006a70 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	2b08      	cmp	r3, #8
 800698a:	d005      	beq.n	8006998 <HAL_RCC_OscConfig+0x214>
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	2b0c      	cmp	r3, #12
 8006990:	d10e      	bne.n	80069b0 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	2b03      	cmp	r3, #3
 8006996:	d10b      	bne.n	80069b0 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006998:	4b23      	ldr	r3, [pc, #140]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d064      	beq.n	8006a6e <HAL_RCC_OscConfig+0x2ea>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d160      	bne.n	8006a6e <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e290      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069b8:	d106      	bne.n	80069c8 <HAL_RCC_OscConfig+0x244>
 80069ba:	4b1b      	ldr	r3, [pc, #108]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a1a      	ldr	r2, [pc, #104]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069c4:	6013      	str	r3, [r2, #0]
 80069c6:	e01d      	b.n	8006a04 <HAL_RCC_OscConfig+0x280>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80069d0:	d10c      	bne.n	80069ec <HAL_RCC_OscConfig+0x268>
 80069d2:	4b15      	ldr	r3, [pc, #84]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a14      	ldr	r2, [pc, #80]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069dc:	6013      	str	r3, [r2, #0]
 80069de:	4b12      	ldr	r3, [pc, #72]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a11      	ldr	r2, [pc, #68]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069e8:	6013      	str	r3, [r2, #0]
 80069ea:	e00b      	b.n	8006a04 <HAL_RCC_OscConfig+0x280>
 80069ec:	4b0e      	ldr	r3, [pc, #56]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a0d      	ldr	r2, [pc, #52]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069f6:	6013      	str	r3, [r2, #0]
 80069f8:	4b0b      	ldr	r3, [pc, #44]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a0a      	ldr	r2, [pc, #40]	; (8006a28 <HAL_RCC_OscConfig+0x2a4>)
 80069fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d01c      	beq.n	8006a46 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0c:	f7fc faa0 	bl	8002f50 <HAL_GetTick>
 8006a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a12:	e011      	b.n	8006a38 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a14:	f7fc fa9c 	bl	8002f50 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	2b64      	cmp	r3, #100	; 0x64
 8006a20:	d90a      	bls.n	8006a38 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e255      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
 8006a26:	bf00      	nop
 8006a28:	40021000 	.word	0x40021000
 8006a2c:	0800bee4 	.word	0x0800bee4
 8006a30:	20000008 	.word	0x20000008
 8006a34:	20000020 	.word	0x20000020
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a38:	4bae      	ldr	r3, [pc, #696]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0e7      	beq.n	8006a14 <HAL_RCC_OscConfig+0x290>
 8006a44:	e014      	b.n	8006a70 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a46:	f7fc fa83 	bl	8002f50 <HAL_GetTick>
 8006a4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a4c:	e008      	b.n	8006a60 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a4e:	f7fc fa7f 	bl	8002f50 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	2b64      	cmp	r3, #100	; 0x64
 8006a5a:	d901      	bls.n	8006a60 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e238      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a60:	4ba4      	ldr	r3, [pc, #656]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1f0      	bne.n	8006a4e <HAL_RCC_OscConfig+0x2ca>
 8006a6c:	e000      	b.n	8006a70 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a6e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0302 	and.w	r3, r3, #2
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d060      	beq.n	8006b3e <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	d005      	beq.n	8006a8e <HAL_RCC_OscConfig+0x30a>
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	2b0c      	cmp	r3, #12
 8006a86:	d119      	bne.n	8006abc <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d116      	bne.n	8006abc <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a8e:	4b99      	ldr	r3, [pc, #612]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d005      	beq.n	8006aa6 <HAL_RCC_OscConfig+0x322>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e215      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006aa6:	4b93      	ldr	r3, [pc, #588]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	061b      	lsls	r3, r3, #24
 8006ab4:	498f      	ldr	r1, [pc, #572]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006aba:	e040      	b.n	8006b3e <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d023      	beq.n	8006b0c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ac4:	4b8b      	ldr	r3, [pc, #556]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a8a      	ldr	r2, [pc, #552]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ace:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ad0:	f7fc fa3e 	bl	8002f50 <HAL_GetTick>
 8006ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ad6:	e008      	b.n	8006aea <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ad8:	f7fc fa3a 	bl	8002f50 <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d901      	bls.n	8006aea <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	e1f3      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006aea:	4b82      	ldr	r3, [pc, #520]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d0f0      	beq.n	8006ad8 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006af6:	4b7f      	ldr	r3, [pc, #508]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	061b      	lsls	r3, r3, #24
 8006b04:	497b      	ldr	r1, [pc, #492]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b06:	4313      	orrs	r3, r2
 8006b08:	604b      	str	r3, [r1, #4]
 8006b0a:	e018      	b.n	8006b3e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b0c:	4b79      	ldr	r3, [pc, #484]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a78      	ldr	r2, [pc, #480]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b18:	f7fc fa1a 	bl	8002f50 <HAL_GetTick>
 8006b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b1e:	e008      	b.n	8006b32 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b20:	f7fc fa16 	bl	8002f50 <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	2b02      	cmp	r3, #2
 8006b2c:	d901      	bls.n	8006b32 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e1cf      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b32:	4b70      	ldr	r3, [pc, #448]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1f0      	bne.n	8006b20 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0308 	and.w	r3, r3, #8
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d03c      	beq.n	8006bc4 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d01c      	beq.n	8006b8c <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b52:	4b68      	ldr	r3, [pc, #416]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b58:	4a66      	ldr	r2, [pc, #408]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b5a:	f043 0301 	orr.w	r3, r3, #1
 8006b5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b62:	f7fc f9f5 	bl	8002f50 <HAL_GetTick>
 8006b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b68:	e008      	b.n	8006b7c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b6a:	f7fc f9f1 	bl	8002f50 <HAL_GetTick>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	1ad3      	subs	r3, r2, r3
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d901      	bls.n	8006b7c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8006b78:	2303      	movs	r3, #3
 8006b7a:	e1aa      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b7c:	4b5d      	ldr	r3, [pc, #372]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d0ef      	beq.n	8006b6a <HAL_RCC_OscConfig+0x3e6>
 8006b8a:	e01b      	b.n	8006bc4 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b8c:	4b59      	ldr	r3, [pc, #356]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b92:	4a58      	ldr	r2, [pc, #352]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006b94:	f023 0301 	bic.w	r3, r3, #1
 8006b98:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b9c:	f7fc f9d8 	bl	8002f50 <HAL_GetTick>
 8006ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ba2:	e008      	b.n	8006bb6 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ba4:	f7fc f9d4 	bl	8002f50 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	2b02      	cmp	r3, #2
 8006bb0:	d901      	bls.n	8006bb6 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e18d      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bb6:	4b4f      	ldr	r3, [pc, #316]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006bb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006bbc:	f003 0302 	and.w	r3, r3, #2
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d1ef      	bne.n	8006ba4 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0304 	and.w	r3, r3, #4
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 80a5 	beq.w	8006d1c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006bd6:	4b47      	ldr	r3, [pc, #284]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10d      	bne.n	8006bfe <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006be2:	4b44      	ldr	r3, [pc, #272]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006be6:	4a43      	ldr	r2, [pc, #268]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bec:	6593      	str	r3, [r2, #88]	; 0x58
 8006bee:	4b41      	ldr	r3, [pc, #260]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bf6:	60bb      	str	r3, [r7, #8]
 8006bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006bfe:	4b3e      	ldr	r3, [pc, #248]	; (8006cf8 <HAL_RCC_OscConfig+0x574>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d118      	bne.n	8006c3c <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c0a:	4b3b      	ldr	r3, [pc, #236]	; (8006cf8 <HAL_RCC_OscConfig+0x574>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a3a      	ldr	r2, [pc, #232]	; (8006cf8 <HAL_RCC_OscConfig+0x574>)
 8006c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c16:	f7fc f99b 	bl	8002f50 <HAL_GetTick>
 8006c1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c1c:	e008      	b.n	8006c30 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c1e:	f7fc f997 	bl	8002f50 <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d901      	bls.n	8006c30 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	e150      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c30:	4b31      	ldr	r3, [pc, #196]	; (8006cf8 <HAL_RCC_OscConfig+0x574>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d0f0      	beq.n	8006c1e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d108      	bne.n	8006c56 <HAL_RCC_OscConfig+0x4d2>
 8006c44:	4b2b      	ldr	r3, [pc, #172]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c4a:	4a2a      	ldr	r2, [pc, #168]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c4c:	f043 0301 	orr.w	r3, r3, #1
 8006c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c54:	e024      	b.n	8006ca0 <HAL_RCC_OscConfig+0x51c>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	2b05      	cmp	r3, #5
 8006c5c:	d110      	bne.n	8006c80 <HAL_RCC_OscConfig+0x4fc>
 8006c5e:	4b25      	ldr	r3, [pc, #148]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c64:	4a23      	ldr	r2, [pc, #140]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c66:	f043 0304 	orr.w	r3, r3, #4
 8006c6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c6e:	4b21      	ldr	r3, [pc, #132]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c74:	4a1f      	ldr	r2, [pc, #124]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c76:	f043 0301 	orr.w	r3, r3, #1
 8006c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c7e:	e00f      	b.n	8006ca0 <HAL_RCC_OscConfig+0x51c>
 8006c80:	4b1c      	ldr	r3, [pc, #112]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c86:	4a1b      	ldr	r2, [pc, #108]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c88:	f023 0301 	bic.w	r3, r3, #1
 8006c8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c90:	4b18      	ldr	r3, [pc, #96]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c96:	4a17      	ldr	r2, [pc, #92]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006c98:	f023 0304 	bic.w	r3, r3, #4
 8006c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d016      	beq.n	8006cd6 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ca8:	f7fc f952 	bl	8002f50 <HAL_GetTick>
 8006cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cae:	e00a      	b.n	8006cc6 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cb0:	f7fc f94e 	bl	8002f50 <HAL_GetTick>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d901      	bls.n	8006cc6 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e105      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cc6:	4b0b      	ldr	r3, [pc, #44]	; (8006cf4 <HAL_RCC_OscConfig+0x570>)
 8006cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0ed      	beq.n	8006cb0 <HAL_RCC_OscConfig+0x52c>
 8006cd4:	e019      	b.n	8006d0a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cd6:	f7fc f93b 	bl	8002f50 <HAL_GetTick>
 8006cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cdc:	e00e      	b.n	8006cfc <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cde:	f7fc f937 	bl	8002f50 <HAL_GetTick>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	1ad3      	subs	r3, r2, r3
 8006ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d905      	bls.n	8006cfc <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e0ee      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
 8006cf4:	40021000 	.word	0x40021000
 8006cf8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cfc:	4b77      	ldr	r3, [pc, #476]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d1e9      	bne.n	8006cde <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d0a:	7ffb      	ldrb	r3, [r7, #31]
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d105      	bne.n	8006d1c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d10:	4b72      	ldr	r3, [pc, #456]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d14:	4a71      	ldr	r2, [pc, #452]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006d16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d1a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 80d5 	beq.w	8006ed0 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	2b0c      	cmp	r3, #12
 8006d2a:	f000 808e 	beq.w	8006e4a <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d15b      	bne.n	8006dee <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d36:	4b69      	ldr	r3, [pc, #420]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a68      	ldr	r2, [pc, #416]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006d3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d42:	f7fc f905 	bl	8002f50 <HAL_GetTick>
 8006d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d48:	e008      	b.n	8006d5c <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d4a:	f7fc f901 	bl	8002f50 <HAL_GetTick>
 8006d4e:	4602      	mov	r2, r0
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	1ad3      	subs	r3, r2, r3
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d901      	bls.n	8006d5c <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	e0ba      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d5c:	4b5f      	ldr	r3, [pc, #380]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1f0      	bne.n	8006d4a <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d68:	4b5c      	ldr	r3, [pc, #368]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006d6a:	68da      	ldr	r2, [r3, #12]
 8006d6c:	4b5c      	ldr	r3, [pc, #368]	; (8006ee0 <HAL_RCC_OscConfig+0x75c>)
 8006d6e:	4013      	ands	r3, r2
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006d78:	3a01      	subs	r2, #1
 8006d7a:	0112      	lsls	r2, r2, #4
 8006d7c:	4311      	orrs	r1, r2
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006d82:	0212      	lsls	r2, r2, #8
 8006d84:	4311      	orrs	r1, r2
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006d8a:	0852      	lsrs	r2, r2, #1
 8006d8c:	3a01      	subs	r2, #1
 8006d8e:	0552      	lsls	r2, r2, #21
 8006d90:	4311      	orrs	r1, r2
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006d96:	0852      	lsrs	r2, r2, #1
 8006d98:	3a01      	subs	r2, #1
 8006d9a:	0652      	lsls	r2, r2, #25
 8006d9c:	4311      	orrs	r1, r2
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006da2:	0912      	lsrs	r2, r2, #4
 8006da4:	0452      	lsls	r2, r2, #17
 8006da6:	430a      	orrs	r2, r1
 8006da8:	494c      	ldr	r1, [pc, #304]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006dae:	4b4b      	ldr	r3, [pc, #300]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a4a      	ldr	r2, [pc, #296]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006db4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006db8:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006dba:	4b48      	ldr	r3, [pc, #288]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	4a47      	ldr	r2, [pc, #284]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006dc0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dc4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dc6:	f7fc f8c3 	bl	8002f50 <HAL_GetTick>
 8006dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dcc:	e008      	b.n	8006de0 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dce:	f7fc f8bf 	bl	8002f50 <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	2b02      	cmp	r3, #2
 8006dda:	d901      	bls.n	8006de0 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e078      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006de0:	4b3e      	ldr	r3, [pc, #248]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d0f0      	beq.n	8006dce <HAL_RCC_OscConfig+0x64a>
 8006dec:	e070      	b.n	8006ed0 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dee:	4b3b      	ldr	r3, [pc, #236]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a3a      	ldr	r2, [pc, #232]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006df4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006df8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006dfa:	4b38      	ldr	r3, [pc, #224]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d105      	bne.n	8006e12 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006e06:	4b35      	ldr	r3, [pc, #212]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	4a34      	ldr	r2, [pc, #208]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006e0c:	f023 0303 	bic.w	r3, r3, #3
 8006e10:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006e12:	4b32      	ldr	r3, [pc, #200]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	4a31      	ldr	r2, [pc, #196]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006e18:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006e1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e20:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e22:	f7fc f895 	bl	8002f50 <HAL_GetTick>
 8006e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e28:	e008      	b.n	8006e3c <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e2a:	f7fc f891 	bl	8002f50 <HAL_GetTick>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	1ad3      	subs	r3, r2, r3
 8006e34:	2b02      	cmp	r3, #2
 8006e36:	d901      	bls.n	8006e3c <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e04a      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e3c:	4b27      	ldr	r3, [pc, #156]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1f0      	bne.n	8006e2a <HAL_RCC_OscConfig+0x6a6>
 8006e48:	e042      	b.n	8006ed0 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d101      	bne.n	8006e56 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e03d      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8006e56:	4b21      	ldr	r3, [pc, #132]	; (8006edc <HAL_RCC_OscConfig+0x758>)
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	f003 0203 	and.w	r2, r3, #3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d130      	bne.n	8006ecc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e74:	3b01      	subs	r3, #1
 8006e76:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d127      	bne.n	8006ecc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e86:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d11f      	bne.n	8006ecc <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006e96:	2a07      	cmp	r2, #7
 8006e98:	bf14      	ite	ne
 8006e9a:	2201      	movne	r2, #1
 8006e9c:	2200      	moveq	r2, #0
 8006e9e:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d113      	bne.n	8006ecc <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eae:	085b      	lsrs	r3, r3, #1
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d109      	bne.n	8006ecc <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec2:	085b      	lsrs	r3, r3, #1
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d001      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e000      	b.n	8006ed2 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3720      	adds	r7, #32
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	40021000 	.word	0x40021000
 8006ee0:	f99d808c 	.word	0xf99d808c

08006ee4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d101      	bne.n	8006ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e0c8      	b.n	800708a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ef8:	4b66      	ldr	r3, [pc, #408]	; (8007094 <HAL_RCC_ClockConfig+0x1b0>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0307 	and.w	r3, r3, #7
 8006f00:	683a      	ldr	r2, [r7, #0]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d910      	bls.n	8006f28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f06:	4b63      	ldr	r3, [pc, #396]	; (8007094 <HAL_RCC_ClockConfig+0x1b0>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f023 0207 	bic.w	r2, r3, #7
 8006f0e:	4961      	ldr	r1, [pc, #388]	; (8007094 <HAL_RCC_ClockConfig+0x1b0>)
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f16:	4b5f      	ldr	r3, [pc, #380]	; (8007094 <HAL_RCC_ClockConfig+0x1b0>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0307 	and.w	r3, r3, #7
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d001      	beq.n	8006f28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e0b0      	b.n	800708a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0301 	and.w	r3, r3, #1
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d04c      	beq.n	8006fce <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	2b03      	cmp	r3, #3
 8006f3a:	d107      	bne.n	8006f4c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f3c:	4b56      	ldr	r3, [pc, #344]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d121      	bne.n	8006f8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e09e      	b.n	800708a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d107      	bne.n	8006f64 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f54:	4b50      	ldr	r3, [pc, #320]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d115      	bne.n	8006f8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	e092      	b.n	800708a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d107      	bne.n	8006f7c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006f6c:	4b4a      	ldr	r3, [pc, #296]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 0302 	and.w	r3, r3, #2
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d109      	bne.n	8006f8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e086      	b.n	800708a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f7c:	4b46      	ldr	r3, [pc, #280]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d101      	bne.n	8006f8c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e07e      	b.n	800708a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f8c:	4b42      	ldr	r3, [pc, #264]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	f023 0203 	bic.w	r2, r3, #3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	493f      	ldr	r1, [pc, #252]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f9e:	f7fb ffd7 	bl	8002f50 <HAL_GetTick>
 8006fa2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fa4:	e00a      	b.n	8006fbc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fa6:	f7fb ffd3 	bl	8002f50 <HAL_GetTick>
 8006faa:	4602      	mov	r2, r0
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d901      	bls.n	8006fbc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	e066      	b.n	800708a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fbc:	4b36      	ldr	r3, [pc, #216]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f003 020c 	and.w	r2, r3, #12
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	d1eb      	bne.n	8006fa6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0302 	and.w	r3, r3, #2
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d008      	beq.n	8006fec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fda:	4b2f      	ldr	r3, [pc, #188]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	492c      	ldr	r1, [pc, #176]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fec:	4b29      	ldr	r3, [pc, #164]	; (8007094 <HAL_RCC_ClockConfig+0x1b0>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 0307 	and.w	r3, r3, #7
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d210      	bcs.n	800701c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ffa:	4b26      	ldr	r3, [pc, #152]	; (8007094 <HAL_RCC_ClockConfig+0x1b0>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f023 0207 	bic.w	r2, r3, #7
 8007002:	4924      	ldr	r1, [pc, #144]	; (8007094 <HAL_RCC_ClockConfig+0x1b0>)
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	4313      	orrs	r3, r2
 8007008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800700a:	4b22      	ldr	r3, [pc, #136]	; (8007094 <HAL_RCC_ClockConfig+0x1b0>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 0307 	and.w	r3, r3, #7
 8007012:	683a      	ldr	r2, [r7, #0]
 8007014:	429a      	cmp	r2, r3
 8007016:	d001      	beq.n	800701c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e036      	b.n	800708a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 0304 	and.w	r3, r3, #4
 8007024:	2b00      	cmp	r3, #0
 8007026:	d008      	beq.n	800703a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007028:	4b1b      	ldr	r3, [pc, #108]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	4918      	ldr	r1, [pc, #96]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8007036:	4313      	orrs	r3, r2
 8007038:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0308 	and.w	r3, r3, #8
 8007042:	2b00      	cmp	r3, #0
 8007044:	d009      	beq.n	800705a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007046:	4b14      	ldr	r3, [pc, #80]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	00db      	lsls	r3, r3, #3
 8007054:	4910      	ldr	r1, [pc, #64]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8007056:	4313      	orrs	r3, r2
 8007058:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800705a:	f000 f825 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 800705e:	4601      	mov	r1, r0
 8007060:	4b0d      	ldr	r3, [pc, #52]	; (8007098 <HAL_RCC_ClockConfig+0x1b4>)
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	091b      	lsrs	r3, r3, #4
 8007066:	f003 030f 	and.w	r3, r3, #15
 800706a:	4a0c      	ldr	r2, [pc, #48]	; (800709c <HAL_RCC_ClockConfig+0x1b8>)
 800706c:	5cd3      	ldrb	r3, [r2, r3]
 800706e:	f003 031f 	and.w	r3, r3, #31
 8007072:	fa21 f303 	lsr.w	r3, r1, r3
 8007076:	4a0a      	ldr	r2, [pc, #40]	; (80070a0 <HAL_RCC_ClockConfig+0x1bc>)
 8007078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800707a:	4b0a      	ldr	r3, [pc, #40]	; (80070a4 <HAL_RCC_ClockConfig+0x1c0>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4618      	mov	r0, r3
 8007080:	f7fb ff1a 	bl	8002eb8 <HAL_InitTick>
 8007084:	4603      	mov	r3, r0
 8007086:	72fb      	strb	r3, [r7, #11]

  return status;
 8007088:	7afb      	ldrb	r3, [r7, #11]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3710      	adds	r7, #16
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	40022000 	.word	0x40022000
 8007098:	40021000 	.word	0x40021000
 800709c:	0800bee4 	.word	0x0800bee4
 80070a0:	20000008 	.word	0x20000008
 80070a4:	20000020 	.word	0x20000020

080070a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b089      	sub	sp, #36	; 0x24
 80070ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80070ae:	2300      	movs	r3, #0
 80070b0:	61fb      	str	r3, [r7, #28]
 80070b2:	2300      	movs	r3, #0
 80070b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070b6:	4b3d      	ldr	r3, [pc, #244]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f003 030c 	and.w	r3, r3, #12
 80070be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070c0:	4b3a      	ldr	r3, [pc, #232]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	f003 0303 	and.w	r3, r3, #3
 80070c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d005      	beq.n	80070dc <HAL_RCC_GetSysClockFreq+0x34>
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	2b0c      	cmp	r3, #12
 80070d4:	d121      	bne.n	800711a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d11e      	bne.n	800711a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80070dc:	4b33      	ldr	r3, [pc, #204]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f003 0308 	and.w	r3, r3, #8
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d107      	bne.n	80070f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80070e8:	4b30      	ldr	r3, [pc, #192]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 80070ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070ee:	0a1b      	lsrs	r3, r3, #8
 80070f0:	f003 030f 	and.w	r3, r3, #15
 80070f4:	61fb      	str	r3, [r7, #28]
 80070f6:	e005      	b.n	8007104 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80070f8:	4b2c      	ldr	r3, [pc, #176]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	091b      	lsrs	r3, r3, #4
 80070fe:	f003 030f 	and.w	r3, r3, #15
 8007102:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007104:	4a2a      	ldr	r2, [pc, #168]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800710c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d10d      	bne.n	8007130 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007118:	e00a      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	2b04      	cmp	r3, #4
 800711e:	d102      	bne.n	8007126 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007120:	4b24      	ldr	r3, [pc, #144]	; (80071b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007122:	61bb      	str	r3, [r7, #24]
 8007124:	e004      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	2b08      	cmp	r3, #8
 800712a:	d101      	bne.n	8007130 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800712c:	4b22      	ldr	r3, [pc, #136]	; (80071b8 <HAL_RCC_GetSysClockFreq+0x110>)
 800712e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	2b0c      	cmp	r3, #12
 8007134:	d133      	bne.n	800719e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007136:	4b1d      	ldr	r3, [pc, #116]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	f003 0303 	and.w	r3, r3, #3
 800713e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2b02      	cmp	r3, #2
 8007144:	d002      	beq.n	800714c <HAL_RCC_GetSysClockFreq+0xa4>
 8007146:	2b03      	cmp	r3, #3
 8007148:	d003      	beq.n	8007152 <HAL_RCC_GetSysClockFreq+0xaa>
 800714a:	e005      	b.n	8007158 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800714c:	4b19      	ldr	r3, [pc, #100]	; (80071b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800714e:	617b      	str	r3, [r7, #20]
      break;
 8007150:	e005      	b.n	800715e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007152:	4b19      	ldr	r3, [pc, #100]	; (80071b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8007154:	617b      	str	r3, [r7, #20]
      break;
 8007156:	e002      	b.n	800715e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	617b      	str	r3, [r7, #20]
      break;
 800715c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800715e:	4b13      	ldr	r3, [pc, #76]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 8007160:	68db      	ldr	r3, [r3, #12]
 8007162:	091b      	lsrs	r3, r3, #4
 8007164:	f003 0307 	and.w	r3, r3, #7
 8007168:	3301      	adds	r3, #1
 800716a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800716c:	4b0f      	ldr	r3, [pc, #60]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	0a1b      	lsrs	r3, r3, #8
 8007172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007176:	697a      	ldr	r2, [r7, #20]
 8007178:	fb02 f203 	mul.w	r2, r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007182:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007184:	4b09      	ldr	r3, [pc, #36]	; (80071ac <HAL_RCC_GetSysClockFreq+0x104>)
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	0e5b      	lsrs	r3, r3, #25
 800718a:	f003 0303 	and.w	r3, r3, #3
 800718e:	3301      	adds	r3, #1
 8007190:	005b      	lsls	r3, r3, #1
 8007192:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007194:	697a      	ldr	r2, [r7, #20]
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	fbb2 f3f3 	udiv	r3, r2, r3
 800719c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800719e:	69bb      	ldr	r3, [r7, #24]
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3724      	adds	r7, #36	; 0x24
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr
 80071ac:	40021000 	.word	0x40021000
 80071b0:	0800befc 	.word	0x0800befc
 80071b4:	00f42400 	.word	0x00f42400
 80071b8:	007a1200 	.word	0x007a1200

080071bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071bc:	b480      	push	{r7}
 80071be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071c0:	4b03      	ldr	r3, [pc, #12]	; (80071d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80071c2:	681b      	ldr	r3, [r3, #0]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr
 80071ce:	bf00      	nop
 80071d0:	20000008 	.word	0x20000008

080071d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80071d8:	f7ff fff0 	bl	80071bc <HAL_RCC_GetHCLKFreq>
 80071dc:	4601      	mov	r1, r0
 80071de:	4b06      	ldr	r3, [pc, #24]	; (80071f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	0a1b      	lsrs	r3, r3, #8
 80071e4:	f003 0307 	and.w	r3, r3, #7
 80071e8:	4a04      	ldr	r2, [pc, #16]	; (80071fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80071ea:	5cd3      	ldrb	r3, [r2, r3]
 80071ec:	f003 031f 	and.w	r3, r3, #31
 80071f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	40021000 	.word	0x40021000
 80071fc:	0800bef4 	.word	0x0800bef4

08007200 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007204:	f7ff ffda 	bl	80071bc <HAL_RCC_GetHCLKFreq>
 8007208:	4601      	mov	r1, r0
 800720a:	4b06      	ldr	r3, [pc, #24]	; (8007224 <HAL_RCC_GetPCLK2Freq+0x24>)
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	0adb      	lsrs	r3, r3, #11
 8007210:	f003 0307 	and.w	r3, r3, #7
 8007214:	4a04      	ldr	r2, [pc, #16]	; (8007228 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007216:	5cd3      	ldrb	r3, [r2, r3]
 8007218:	f003 031f 	and.w	r3, r3, #31
 800721c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007220:	4618      	mov	r0, r3
 8007222:	bd80      	pop	{r7, pc}
 8007224:	40021000 	.word	0x40021000
 8007228:	0800bef4 	.word	0x0800bef4

0800722c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007234:	2300      	movs	r3, #0
 8007236:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007238:	4b2a      	ldr	r3, [pc, #168]	; (80072e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800723a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800723c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007240:	2b00      	cmp	r3, #0
 8007242:	d003      	beq.n	800724c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007244:	f7ff fa3a 	bl	80066bc <HAL_PWREx_GetVoltageRange>
 8007248:	6178      	str	r0, [r7, #20]
 800724a:	e014      	b.n	8007276 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800724c:	4b25      	ldr	r3, [pc, #148]	; (80072e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800724e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007250:	4a24      	ldr	r2, [pc, #144]	; (80072e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007252:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007256:	6593      	str	r3, [r2, #88]	; 0x58
 8007258:	4b22      	ldr	r3, [pc, #136]	; (80072e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800725a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800725c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007260:	60fb      	str	r3, [r7, #12]
 8007262:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007264:	f7ff fa2a 	bl	80066bc <HAL_PWREx_GetVoltageRange>
 8007268:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800726a:	4b1e      	ldr	r3, [pc, #120]	; (80072e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800726c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800726e:	4a1d      	ldr	r2, [pc, #116]	; (80072e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007270:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007274:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800727c:	d10b      	bne.n	8007296 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2b80      	cmp	r3, #128	; 0x80
 8007282:	d919      	bls.n	80072b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2ba0      	cmp	r3, #160	; 0xa0
 8007288:	d902      	bls.n	8007290 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800728a:	2302      	movs	r3, #2
 800728c:	613b      	str	r3, [r7, #16]
 800728e:	e013      	b.n	80072b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007290:	2301      	movs	r3, #1
 8007292:	613b      	str	r3, [r7, #16]
 8007294:	e010      	b.n	80072b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b80      	cmp	r3, #128	; 0x80
 800729a:	d902      	bls.n	80072a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800729c:	2303      	movs	r3, #3
 800729e:	613b      	str	r3, [r7, #16]
 80072a0:	e00a      	b.n	80072b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b80      	cmp	r3, #128	; 0x80
 80072a6:	d102      	bne.n	80072ae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80072a8:	2302      	movs	r3, #2
 80072aa:	613b      	str	r3, [r7, #16]
 80072ac:	e004      	b.n	80072b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2b70      	cmp	r3, #112	; 0x70
 80072b2:	d101      	bne.n	80072b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80072b4:	2301      	movs	r3, #1
 80072b6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80072b8:	4b0b      	ldr	r3, [pc, #44]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f023 0207 	bic.w	r2, r3, #7
 80072c0:	4909      	ldr	r1, [pc, #36]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80072c8:	4b07      	ldr	r3, [pc, #28]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f003 0307 	and.w	r3, r3, #7
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d001      	beq.n	80072da <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e000      	b.n	80072dc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3718      	adds	r7, #24
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	40021000 	.word	0x40021000
 80072e8:	40022000 	.word	0x40022000

080072ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b086      	sub	sp, #24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80072f4:	2300      	movs	r3, #0
 80072f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80072f8:	2300      	movs	r3, #0
 80072fa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007304:	2b00      	cmp	r3, #0
 8007306:	d03f      	beq.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800730c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007310:	d01c      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007312:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007316:	d802      	bhi.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00e      	beq.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800731c:	e01f      	b.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800731e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007322:	d003      	beq.n	800732c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8007324:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007328:	d01c      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800732a:	e018      	b.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800732c:	4b85      	ldr	r3, [pc, #532]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	4a84      	ldr	r2, [pc, #528]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007332:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007336:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007338:	e015      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	3304      	adds	r3, #4
 800733e:	2100      	movs	r1, #0
 8007340:	4618      	mov	r0, r3
 8007342:	f000 fac9 	bl	80078d8 <RCCEx_PLLSAI1_Config>
 8007346:	4603      	mov	r3, r0
 8007348:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800734a:	e00c      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	3320      	adds	r3, #32
 8007350:	2100      	movs	r1, #0
 8007352:	4618      	mov	r0, r3
 8007354:	f000 fbb0 	bl	8007ab8 <RCCEx_PLLSAI2_Config>
 8007358:	4603      	mov	r3, r0
 800735a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800735c:	e003      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	74fb      	strb	r3, [r7, #19]
      break;
 8007362:	e000      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8007364:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007366:	7cfb      	ldrb	r3, [r7, #19]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10b      	bne.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800736c:	4b75      	ldr	r3, [pc, #468]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800736e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007372:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800737a:	4972      	ldr	r1, [pc, #456]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800737c:	4313      	orrs	r3, r2
 800737e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007382:	e001      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007384:	7cfb      	ldrb	r3, [r7, #19]
 8007386:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d03f      	beq.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007398:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800739c:	d01c      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800739e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80073a2:	d802      	bhi.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d00e      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80073a8:	e01f      	b.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80073aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80073ae:	d003      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80073b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80073b4:	d01c      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80073b6:	e018      	b.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80073b8:	4b62      	ldr	r3, [pc, #392]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	4a61      	ldr	r2, [pc, #388]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073c4:	e015      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	3304      	adds	r3, #4
 80073ca:	2100      	movs	r1, #0
 80073cc:	4618      	mov	r0, r3
 80073ce:	f000 fa83 	bl	80078d8 <RCCEx_PLLSAI1_Config>
 80073d2:	4603      	mov	r3, r0
 80073d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073d6:	e00c      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	3320      	adds	r3, #32
 80073dc:	2100      	movs	r1, #0
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 fb6a 	bl	8007ab8 <RCCEx_PLLSAI2_Config>
 80073e4:	4603      	mov	r3, r0
 80073e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073e8:	e003      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	74fb      	strb	r3, [r7, #19]
      break;
 80073ee:	e000      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80073f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073f2:	7cfb      	ldrb	r3, [r7, #19]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10b      	bne.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80073f8:	4b52      	ldr	r3, [pc, #328]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073fe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007406:	494f      	ldr	r1, [pc, #316]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007408:	4313      	orrs	r3, r2
 800740a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800740e:	e001      	b.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007410:	7cfb      	ldrb	r3, [r7, #19]
 8007412:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 80a0 	beq.w	8007562 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007422:	2300      	movs	r3, #0
 8007424:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007426:	4b47      	ldr	r3, [pc, #284]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800742a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d101      	bne.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8007432:	2301      	movs	r3, #1
 8007434:	e000      	b.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007436:	2300      	movs	r3, #0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d00d      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800743c:	4b41      	ldr	r3, [pc, #260]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800743e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007440:	4a40      	ldr	r2, [pc, #256]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007446:	6593      	str	r3, [r2, #88]	; 0x58
 8007448:	4b3e      	ldr	r3, [pc, #248]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800744a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800744c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007450:	60bb      	str	r3, [r7, #8]
 8007452:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007454:	2301      	movs	r3, #1
 8007456:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007458:	4b3b      	ldr	r3, [pc, #236]	; (8007548 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a3a      	ldr	r2, [pc, #232]	; (8007548 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800745e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007462:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007464:	f7fb fd74 	bl	8002f50 <HAL_GetTick>
 8007468:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800746a:	e009      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800746c:	f7fb fd70 	bl	8002f50 <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	2b02      	cmp	r3, #2
 8007478:	d902      	bls.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800747a:	2303      	movs	r3, #3
 800747c:	74fb      	strb	r3, [r7, #19]
        break;
 800747e:	e005      	b.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007480:	4b31      	ldr	r3, [pc, #196]	; (8007548 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007488:	2b00      	cmp	r3, #0
 800748a:	d0ef      	beq.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800748c:	7cfb      	ldrb	r3, [r7, #19]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d15c      	bne.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007492:	4b2c      	ldr	r3, [pc, #176]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007498:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800749c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d01f      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074aa:	697a      	ldr	r2, [r7, #20]
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d019      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80074b0:	4b24      	ldr	r3, [pc, #144]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80074bc:	4b21      	ldr	r3, [pc, #132]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074c2:	4a20      	ldr	r2, [pc, #128]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074cc:	4b1d      	ldr	r3, [pc, #116]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074d2:	4a1c      	ldr	r2, [pc, #112]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80074dc:	4a19      	ldr	r2, [pc, #100]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d016      	beq.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074ee:	f7fb fd2f 	bl	8002f50 <HAL_GetTick>
 80074f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074f4:	e00b      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074f6:	f7fb fd2b 	bl	8002f50 <HAL_GetTick>
 80074fa:	4602      	mov	r2, r0
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	f241 3288 	movw	r2, #5000	; 0x1388
 8007504:	4293      	cmp	r3, r2
 8007506:	d902      	bls.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8007508:	2303      	movs	r3, #3
 800750a:	74fb      	strb	r3, [r7, #19]
            break;
 800750c:	e006      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800750e:	4b0d      	ldr	r3, [pc, #52]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007514:	f003 0302 	and.w	r3, r3, #2
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0ec      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800751c:	7cfb      	ldrb	r3, [r7, #19]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d10c      	bne.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007522:	4b08      	ldr	r3, [pc, #32]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007528:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007532:	4904      	ldr	r1, [pc, #16]	; (8007544 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007534:	4313      	orrs	r3, r2
 8007536:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800753a:	e009      	b.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800753c:	7cfb      	ldrb	r3, [r7, #19]
 800753e:	74bb      	strb	r3, [r7, #18]
 8007540:	e006      	b.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8007542:	bf00      	nop
 8007544:	40021000 	.word	0x40021000
 8007548:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800754c:	7cfb      	ldrb	r3, [r7, #19]
 800754e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007550:	7c7b      	ldrb	r3, [r7, #17]
 8007552:	2b01      	cmp	r3, #1
 8007554:	d105      	bne.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007556:	4b9e      	ldr	r3, [pc, #632]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800755a:	4a9d      	ldr	r2, [pc, #628]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800755c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007560:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00a      	beq.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800756e:	4b98      	ldr	r3, [pc, #608]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007574:	f023 0203 	bic.w	r2, r3, #3
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800757c:	4994      	ldr	r1, [pc, #592]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800757e:	4313      	orrs	r3, r2
 8007580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0302 	and.w	r3, r3, #2
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00a      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007590:	4b8f      	ldr	r3, [pc, #572]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007596:	f023 020c 	bic.w	r2, r3, #12
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800759e:	498c      	ldr	r1, [pc, #560]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075a0:	4313      	orrs	r3, r2
 80075a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 0304 	and.w	r3, r3, #4
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00a      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80075b2:	4b87      	ldr	r3, [pc, #540]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075b8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c0:	4983      	ldr	r1, [pc, #524]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 0308 	and.w	r3, r3, #8
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d00a      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80075d4:	4b7e      	ldr	r3, [pc, #504]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075da:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075e2:	497b      	ldr	r1, [pc, #492]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075e4:	4313      	orrs	r3, r2
 80075e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 0310 	and.w	r3, r3, #16
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80075f6:	4b76      	ldr	r3, [pc, #472]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007604:	4972      	ldr	r1, [pc, #456]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007606:	4313      	orrs	r3, r2
 8007608:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00a      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007618:	4b6d      	ldr	r3, [pc, #436]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800761a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800761e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007626:	496a      	ldr	r1, [pc, #424]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007628:	4313      	orrs	r3, r2
 800762a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00a      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800763a:	4b65      	ldr	r3, [pc, #404]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800763c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007640:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007648:	4961      	ldr	r1, [pc, #388]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800764a:	4313      	orrs	r3, r2
 800764c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007658:	2b00      	cmp	r3, #0
 800765a:	d00a      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800765c:	4b5c      	ldr	r3, [pc, #368]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800765e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007662:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800766a:	4959      	ldr	r1, [pc, #356]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800766c:	4313      	orrs	r3, r2
 800766e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00a      	beq.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800767e:	4b54      	ldr	r3, [pc, #336]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007684:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800768c:	4950      	ldr	r1, [pc, #320]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800768e:	4313      	orrs	r3, r2
 8007690:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00a      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80076a0:	4b4b      	ldr	r3, [pc, #300]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ae:	4948      	ldr	r1, [pc, #288]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076b0:	4313      	orrs	r3, r2
 80076b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00a      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80076c2:	4b43      	ldr	r3, [pc, #268]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076d0:	493f      	ldr	r1, [pc, #252]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d028      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80076e4:	4b3a      	ldr	r3, [pc, #232]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076f2:	4937      	ldr	r1, [pc, #220]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076f4:	4313      	orrs	r3, r2
 80076f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007702:	d106      	bne.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007704:	4b32      	ldr	r3, [pc, #200]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	4a31      	ldr	r2, [pc, #196]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800770a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800770e:	60d3      	str	r3, [r2, #12]
 8007710:	e011      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007716:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800771a:	d10c      	bne.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	3304      	adds	r3, #4
 8007720:	2101      	movs	r1, #1
 8007722:	4618      	mov	r0, r3
 8007724:	f000 f8d8 	bl	80078d8 <RCCEx_PLLSAI1_Config>
 8007728:	4603      	mov	r3, r0
 800772a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800772c:	7cfb      	ldrb	r3, [r7, #19]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d001      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8007732:	7cfb      	ldrb	r3, [r7, #19]
 8007734:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d028      	beq.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007742:	4b23      	ldr	r3, [pc, #140]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007748:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007750:	491f      	ldr	r1, [pc, #124]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007752:	4313      	orrs	r3, r2
 8007754:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800775c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007760:	d106      	bne.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007762:	4b1b      	ldr	r3, [pc, #108]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	4a1a      	ldr	r2, [pc, #104]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007768:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800776c:	60d3      	str	r3, [r2, #12]
 800776e:	e011      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007774:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007778:	d10c      	bne.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	3304      	adds	r3, #4
 800777e:	2101      	movs	r1, #1
 8007780:	4618      	mov	r0, r3
 8007782:	f000 f8a9 	bl	80078d8 <RCCEx_PLLSAI1_Config>
 8007786:	4603      	mov	r3, r0
 8007788:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800778a:	7cfb      	ldrb	r3, [r7, #19]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d001      	beq.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8007790:	7cfb      	ldrb	r3, [r7, #19]
 8007792:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800779c:	2b00      	cmp	r3, #0
 800779e:	d02b      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80077a0:	4b0b      	ldr	r3, [pc, #44]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ae:	4908      	ldr	r1, [pc, #32]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077b0:	4313      	orrs	r3, r2
 80077b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80077be:	d109      	bne.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80077c0:	4b03      	ldr	r3, [pc, #12]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	4a02      	ldr	r2, [pc, #8]	; (80077d0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077ca:	60d3      	str	r3, [r2, #12]
 80077cc:	e014      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80077ce:	bf00      	nop
 80077d0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077dc:	d10c      	bne.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	3304      	adds	r3, #4
 80077e2:	2101      	movs	r1, #1
 80077e4:	4618      	mov	r0, r3
 80077e6:	f000 f877 	bl	80078d8 <RCCEx_PLLSAI1_Config>
 80077ea:	4603      	mov	r3, r0
 80077ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80077ee:	7cfb      	ldrb	r3, [r7, #19]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d001      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80077f4:	7cfb      	ldrb	r3, [r7, #19]
 80077f6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007800:	2b00      	cmp	r3, #0
 8007802:	d02f      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007804:	4b2b      	ldr	r3, [pc, #172]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800780a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007812:	4928      	ldr	r1, [pc, #160]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007814:	4313      	orrs	r3, r2
 8007816:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800781e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007822:	d10d      	bne.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	3304      	adds	r3, #4
 8007828:	2102      	movs	r1, #2
 800782a:	4618      	mov	r0, r3
 800782c:	f000 f854 	bl	80078d8 <RCCEx_PLLSAI1_Config>
 8007830:	4603      	mov	r3, r0
 8007832:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007834:	7cfb      	ldrb	r3, [r7, #19]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d014      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800783a:	7cfb      	ldrb	r3, [r7, #19]
 800783c:	74bb      	strb	r3, [r7, #18]
 800783e:	e011      	b.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007844:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007848:	d10c      	bne.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	3320      	adds	r3, #32
 800784e:	2102      	movs	r1, #2
 8007850:	4618      	mov	r0, r3
 8007852:	f000 f931 	bl	8007ab8 <RCCEx_PLLSAI2_Config>
 8007856:	4603      	mov	r3, r0
 8007858:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800785a:	7cfb      	ldrb	r3, [r7, #19]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d001      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8007860:	7cfb      	ldrb	r3, [r7, #19]
 8007862:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800786c:	2b00      	cmp	r3, #0
 800786e:	d00a      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007870:	4b10      	ldr	r3, [pc, #64]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007876:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800787e:	490d      	ldr	r1, [pc, #52]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007880:	4313      	orrs	r3, r2
 8007882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d00b      	beq.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007892:	4b08      	ldr	r3, [pc, #32]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007898:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078a2:	4904      	ldr	r1, [pc, #16]	; (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80078a4:	4313      	orrs	r3, r2
 80078a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80078aa:	7cbb      	ldrb	r3, [r7, #18]
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3718      	adds	r7, #24
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	40021000 	.word	0x40021000

080078b8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80078b8:	b480      	push	{r7}
 80078ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80078bc:	4b05      	ldr	r3, [pc, #20]	; (80078d4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a04      	ldr	r2, [pc, #16]	; (80078d4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80078c2:	f043 0304 	orr.w	r3, r3, #4
 80078c6:	6013      	str	r3, [r2, #0]
}
 80078c8:	bf00      	nop
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	40021000 	.word	0x40021000

080078d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80078e2:	2300      	movs	r3, #0
 80078e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80078e6:	4b73      	ldr	r3, [pc, #460]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	f003 0303 	and.w	r3, r3, #3
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d018      	beq.n	8007924 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80078f2:	4b70      	ldr	r3, [pc, #448]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	f003 0203 	and.w	r2, r3, #3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d10d      	bne.n	800791e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
       ||
 8007906:	2b00      	cmp	r3, #0
 8007908:	d009      	beq.n	800791e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800790a:	4b6a      	ldr	r3, [pc, #424]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	091b      	lsrs	r3, r3, #4
 8007910:	f003 0307 	and.w	r3, r3, #7
 8007914:	1c5a      	adds	r2, r3, #1
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
       ||
 800791a:	429a      	cmp	r2, r3
 800791c:	d044      	beq.n	80079a8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	73fb      	strb	r3, [r7, #15]
 8007922:	e041      	b.n	80079a8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2b02      	cmp	r3, #2
 800792a:	d00c      	beq.n	8007946 <RCCEx_PLLSAI1_Config+0x6e>
 800792c:	2b03      	cmp	r3, #3
 800792e:	d013      	beq.n	8007958 <RCCEx_PLLSAI1_Config+0x80>
 8007930:	2b01      	cmp	r3, #1
 8007932:	d120      	bne.n	8007976 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007934:	4b5f      	ldr	r3, [pc, #380]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0302 	and.w	r3, r3, #2
 800793c:	2b00      	cmp	r3, #0
 800793e:	d11d      	bne.n	800797c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007944:	e01a      	b.n	800797c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007946:	4b5b      	ldr	r3, [pc, #364]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800794e:	2b00      	cmp	r3, #0
 8007950:	d116      	bne.n	8007980 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007956:	e013      	b.n	8007980 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007958:	4b56      	ldr	r3, [pc, #344]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10f      	bne.n	8007984 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007964:	4b53      	ldr	r3, [pc, #332]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800796c:	2b00      	cmp	r3, #0
 800796e:	d109      	bne.n	8007984 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007974:	e006      	b.n	8007984 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	73fb      	strb	r3, [r7, #15]
      break;
 800797a:	e004      	b.n	8007986 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800797c:	bf00      	nop
 800797e:	e002      	b.n	8007986 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007980:	bf00      	nop
 8007982:	e000      	b.n	8007986 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007984:	bf00      	nop
    }

    if(status == HAL_OK)
 8007986:	7bfb      	ldrb	r3, [r7, #15]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d10d      	bne.n	80079a8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800798c:	4b49      	ldr	r3, [pc, #292]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6819      	ldr	r1, [r3, #0]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	3b01      	subs	r3, #1
 800799e:	011b      	lsls	r3, r3, #4
 80079a0:	430b      	orrs	r3, r1
 80079a2:	4944      	ldr	r1, [pc, #272]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80079a4:	4313      	orrs	r3, r2
 80079a6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80079a8:	7bfb      	ldrb	r3, [r7, #15]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d17d      	bne.n	8007aaa <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80079ae:	4b41      	ldr	r3, [pc, #260]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a40      	ldr	r2, [pc, #256]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80079b4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80079b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079ba:	f7fb fac9 	bl	8002f50 <HAL_GetTick>
 80079be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80079c0:	e009      	b.n	80079d6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80079c2:	f7fb fac5 	bl	8002f50 <HAL_GetTick>
 80079c6:	4602      	mov	r2, r0
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	d902      	bls.n	80079d6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80079d0:	2303      	movs	r3, #3
 80079d2:	73fb      	strb	r3, [r7, #15]
        break;
 80079d4:	e005      	b.n	80079e2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80079d6:	4b37      	ldr	r3, [pc, #220]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1ef      	bne.n	80079c2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80079e2:	7bfb      	ldrb	r3, [r7, #15]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d160      	bne.n	8007aaa <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d111      	bne.n	8007a12 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80079ee:	4b31      	ldr	r3, [pc, #196]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80079f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6892      	ldr	r2, [r2, #8]
 80079fe:	0211      	lsls	r1, r2, #8
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	68d2      	ldr	r2, [r2, #12]
 8007a04:	0912      	lsrs	r2, r2, #4
 8007a06:	0452      	lsls	r2, r2, #17
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	492a      	ldr	r1, [pc, #168]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	610b      	str	r3, [r1, #16]
 8007a10:	e027      	b.n	8007a62 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d112      	bne.n	8007a3e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007a18:	4b26      	ldr	r3, [pc, #152]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007a20:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007a24:	687a      	ldr	r2, [r7, #4]
 8007a26:	6892      	ldr	r2, [r2, #8]
 8007a28:	0211      	lsls	r1, r2, #8
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	6912      	ldr	r2, [r2, #16]
 8007a2e:	0852      	lsrs	r2, r2, #1
 8007a30:	3a01      	subs	r2, #1
 8007a32:	0552      	lsls	r2, r2, #21
 8007a34:	430a      	orrs	r2, r1
 8007a36:	491f      	ldr	r1, [pc, #124]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	610b      	str	r3, [r1, #16]
 8007a3c:	e011      	b.n	8007a62 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007a3e:	4b1d      	ldr	r3, [pc, #116]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007a46:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	6892      	ldr	r2, [r2, #8]
 8007a4e:	0211      	lsls	r1, r2, #8
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	6952      	ldr	r2, [r2, #20]
 8007a54:	0852      	lsrs	r2, r2, #1
 8007a56:	3a01      	subs	r2, #1
 8007a58:	0652      	lsls	r2, r2, #25
 8007a5a:	430a      	orrs	r2, r1
 8007a5c:	4915      	ldr	r1, [pc, #84]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007a62:	4b14      	ldr	r3, [pc, #80]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a13      	ldr	r2, [pc, #76]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a68:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007a6c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a6e:	f7fb fa6f 	bl	8002f50 <HAL_GetTick>
 8007a72:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007a74:	e009      	b.n	8007a8a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007a76:	f7fb fa6b 	bl	8002f50 <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d902      	bls.n	8007a8a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8007a84:	2303      	movs	r3, #3
 8007a86:	73fb      	strb	r3, [r7, #15]
          break;
 8007a88:	e005      	b.n	8007a96 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007a8a:	4b0a      	ldr	r3, [pc, #40]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d0ef      	beq.n	8007a76 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8007a96:	7bfb      	ldrb	r3, [r7, #15]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d106      	bne.n	8007aaa <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007a9c:	4b05      	ldr	r3, [pc, #20]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007a9e:	691a      	ldr	r2, [r3, #16]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	4903      	ldr	r1, [pc, #12]	; (8007ab4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	40021000 	.word	0x40021000

08007ab8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007ac6:	4b68      	ldr	r3, [pc, #416]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	f003 0303 	and.w	r3, r3, #3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d018      	beq.n	8007b04 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007ad2:	4b65      	ldr	r3, [pc, #404]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007ad4:	68db      	ldr	r3, [r3, #12]
 8007ad6:	f003 0203 	and.w	r2, r3, #3
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d10d      	bne.n	8007afe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
       ||
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d009      	beq.n	8007afe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007aea:	4b5f      	ldr	r3, [pc, #380]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	091b      	lsrs	r3, r3, #4
 8007af0:	f003 0307 	and.w	r3, r3, #7
 8007af4:	1c5a      	adds	r2, r3, #1
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	685b      	ldr	r3, [r3, #4]
       ||
 8007afa:	429a      	cmp	r2, r3
 8007afc:	d044      	beq.n	8007b88 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	73fb      	strb	r3, [r7, #15]
 8007b02:	e041      	b.n	8007b88 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d00c      	beq.n	8007b26 <RCCEx_PLLSAI2_Config+0x6e>
 8007b0c:	2b03      	cmp	r3, #3
 8007b0e:	d013      	beq.n	8007b38 <RCCEx_PLLSAI2_Config+0x80>
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d120      	bne.n	8007b56 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007b14:	4b54      	ldr	r3, [pc, #336]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 0302 	and.w	r3, r3, #2
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d11d      	bne.n	8007b5c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b24:	e01a      	b.n	8007b5c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007b26:	4b50      	ldr	r3, [pc, #320]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d116      	bne.n	8007b60 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b36:	e013      	b.n	8007b60 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007b38:	4b4b      	ldr	r3, [pc, #300]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d10f      	bne.n	8007b64 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007b44:	4b48      	ldr	r3, [pc, #288]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d109      	bne.n	8007b64 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007b54:	e006      	b.n	8007b64 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	73fb      	strb	r3, [r7, #15]
      break;
 8007b5a:	e004      	b.n	8007b66 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8007b5c:	bf00      	nop
 8007b5e:	e002      	b.n	8007b66 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8007b60:	bf00      	nop
 8007b62:	e000      	b.n	8007b66 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8007b64:	bf00      	nop
    }

    if(status == HAL_OK)
 8007b66:	7bfb      	ldrb	r3, [r7, #15]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d10d      	bne.n	8007b88 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007b6c:	4b3e      	ldr	r3, [pc, #248]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007b6e:	68db      	ldr	r3, [r3, #12]
 8007b70:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6819      	ldr	r1, [r3, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	011b      	lsls	r3, r3, #4
 8007b80:	430b      	orrs	r3, r1
 8007b82:	4939      	ldr	r1, [pc, #228]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007b84:	4313      	orrs	r3, r2
 8007b86:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007b88:	7bfb      	ldrb	r3, [r7, #15]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d167      	bne.n	8007c5e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007b8e:	4b36      	ldr	r3, [pc, #216]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a35      	ldr	r2, [pc, #212]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007b94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b9a:	f7fb f9d9 	bl	8002f50 <HAL_GetTick>
 8007b9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007ba0:	e009      	b.n	8007bb6 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007ba2:	f7fb f9d5 	bl	8002f50 <HAL_GetTick>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	1ad3      	subs	r3, r2, r3
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d902      	bls.n	8007bb6 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	73fb      	strb	r3, [r7, #15]
        break;
 8007bb4:	e005      	b.n	8007bc2 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007bb6:	4b2c      	ldr	r3, [pc, #176]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d1ef      	bne.n	8007ba2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8007bc2:	7bfb      	ldrb	r3, [r7, #15]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d14a      	bne.n	8007c5e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d111      	bne.n	8007bf2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007bce:	4b26      	ldr	r3, [pc, #152]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007bd0:	695b      	ldr	r3, [r3, #20]
 8007bd2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007bd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	6892      	ldr	r2, [r2, #8]
 8007bde:	0211      	lsls	r1, r2, #8
 8007be0:	687a      	ldr	r2, [r7, #4]
 8007be2:	68d2      	ldr	r2, [r2, #12]
 8007be4:	0912      	lsrs	r2, r2, #4
 8007be6:	0452      	lsls	r2, r2, #17
 8007be8:	430a      	orrs	r2, r1
 8007bea:	491f      	ldr	r1, [pc, #124]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007bec:	4313      	orrs	r3, r2
 8007bee:	614b      	str	r3, [r1, #20]
 8007bf0:	e011      	b.n	8007c16 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007bf2:	4b1d      	ldr	r3, [pc, #116]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007bf4:	695b      	ldr	r3, [r3, #20]
 8007bf6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007bfa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	6892      	ldr	r2, [r2, #8]
 8007c02:	0211      	lsls	r1, r2, #8
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	6912      	ldr	r2, [r2, #16]
 8007c08:	0852      	lsrs	r2, r2, #1
 8007c0a:	3a01      	subs	r2, #1
 8007c0c:	0652      	lsls	r2, r2, #25
 8007c0e:	430a      	orrs	r2, r1
 8007c10:	4915      	ldr	r1, [pc, #84]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007c12:	4313      	orrs	r3, r2
 8007c14:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007c16:	4b14      	ldr	r3, [pc, #80]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a13      	ldr	r2, [pc, #76]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c20:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c22:	f7fb f995 	bl	8002f50 <HAL_GetTick>
 8007c26:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007c28:	e009      	b.n	8007c3e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007c2a:	f7fb f991 	bl	8002f50 <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	2b02      	cmp	r3, #2
 8007c36:	d902      	bls.n	8007c3e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8007c38:	2303      	movs	r3, #3
 8007c3a:	73fb      	strb	r3, [r7, #15]
          break;
 8007c3c:	e005      	b.n	8007c4a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007c3e:	4b0a      	ldr	r3, [pc, #40]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d0ef      	beq.n	8007c2a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d106      	bne.n	8007c5e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007c50:	4b05      	ldr	r3, [pc, #20]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007c52:	695a      	ldr	r2, [r3, #20]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	695b      	ldr	r3, [r3, #20]
 8007c58:	4903      	ldr	r1, [pc, #12]	; (8007c68 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3710      	adds	r7, #16
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	40021000 	.word	0x40021000

08007c6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b082      	sub	sp, #8
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d101      	bne.n	8007c7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e01d      	b.n	8007cba <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d106      	bne.n	8007c98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f7fa fa1a 	bl	80020cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	3304      	adds	r3, #4
 8007ca8:	4619      	mov	r1, r3
 8007caa:	4610      	mov	r0, r2
 8007cac:	f000 f834 	bl	8007d18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3708      	adds	r7, #8
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
	...

08007cc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b085      	sub	sp, #20
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	68da      	ldr	r2, [r3, #12]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f042 0201 	orr.w	r2, r2, #1
 8007cda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	689a      	ldr	r2, [r3, #8]
 8007ce2:	4b0c      	ldr	r3, [pc, #48]	; (8007d14 <HAL_TIM_Base_Start_IT+0x50>)
 8007ce4:	4013      	ands	r3, r2
 8007ce6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2b06      	cmp	r3, #6
 8007cec:	d00b      	beq.n	8007d06 <HAL_TIM_Base_Start_IT+0x42>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cf4:	d007      	beq.n	8007d06 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f042 0201 	orr.w	r2, r2, #1
 8007d04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d06:	2300      	movs	r3, #0
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3714      	adds	r7, #20
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr
 8007d14:	00010007 	.word	0x00010007

08007d18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	4a40      	ldr	r2, [pc, #256]	; (8007e2c <TIM_Base_SetConfig+0x114>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d013      	beq.n	8007d58 <TIM_Base_SetConfig+0x40>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d36:	d00f      	beq.n	8007d58 <TIM_Base_SetConfig+0x40>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4a3d      	ldr	r2, [pc, #244]	; (8007e30 <TIM_Base_SetConfig+0x118>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d00b      	beq.n	8007d58 <TIM_Base_SetConfig+0x40>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a3c      	ldr	r2, [pc, #240]	; (8007e34 <TIM_Base_SetConfig+0x11c>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d007      	beq.n	8007d58 <TIM_Base_SetConfig+0x40>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	4a3b      	ldr	r2, [pc, #236]	; (8007e38 <TIM_Base_SetConfig+0x120>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d003      	beq.n	8007d58 <TIM_Base_SetConfig+0x40>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4a3a      	ldr	r2, [pc, #232]	; (8007e3c <TIM_Base_SetConfig+0x124>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d108      	bne.n	8007d6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	4313      	orrs	r3, r2
 8007d68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	4a2f      	ldr	r2, [pc, #188]	; (8007e2c <TIM_Base_SetConfig+0x114>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d01f      	beq.n	8007db2 <TIM_Base_SetConfig+0x9a>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d78:	d01b      	beq.n	8007db2 <TIM_Base_SetConfig+0x9a>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4a2c      	ldr	r2, [pc, #176]	; (8007e30 <TIM_Base_SetConfig+0x118>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d017      	beq.n	8007db2 <TIM_Base_SetConfig+0x9a>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a2b      	ldr	r2, [pc, #172]	; (8007e34 <TIM_Base_SetConfig+0x11c>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d013      	beq.n	8007db2 <TIM_Base_SetConfig+0x9a>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a2a      	ldr	r2, [pc, #168]	; (8007e38 <TIM_Base_SetConfig+0x120>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d00f      	beq.n	8007db2 <TIM_Base_SetConfig+0x9a>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a29      	ldr	r2, [pc, #164]	; (8007e3c <TIM_Base_SetConfig+0x124>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d00b      	beq.n	8007db2 <TIM_Base_SetConfig+0x9a>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	4a28      	ldr	r2, [pc, #160]	; (8007e40 <TIM_Base_SetConfig+0x128>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d007      	beq.n	8007db2 <TIM_Base_SetConfig+0x9a>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a27      	ldr	r2, [pc, #156]	; (8007e44 <TIM_Base_SetConfig+0x12c>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d003      	beq.n	8007db2 <TIM_Base_SetConfig+0x9a>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a26      	ldr	r2, [pc, #152]	; (8007e48 <TIM_Base_SetConfig+0x130>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d108      	bne.n	8007dc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	68db      	ldr	r3, [r3, #12]
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	68fa      	ldr	r2, [r7, #12]
 8007dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	689a      	ldr	r2, [r3, #8]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a10      	ldr	r2, [pc, #64]	; (8007e2c <TIM_Base_SetConfig+0x114>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d00f      	beq.n	8007e10 <TIM_Base_SetConfig+0xf8>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a12      	ldr	r2, [pc, #72]	; (8007e3c <TIM_Base_SetConfig+0x124>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d00b      	beq.n	8007e10 <TIM_Base_SetConfig+0xf8>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a11      	ldr	r2, [pc, #68]	; (8007e40 <TIM_Base_SetConfig+0x128>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d007      	beq.n	8007e10 <TIM_Base_SetConfig+0xf8>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a10      	ldr	r2, [pc, #64]	; (8007e44 <TIM_Base_SetConfig+0x12c>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d003      	beq.n	8007e10 <TIM_Base_SetConfig+0xf8>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a0f      	ldr	r2, [pc, #60]	; (8007e48 <TIM_Base_SetConfig+0x130>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d103      	bne.n	8007e18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	691a      	ldr	r2, [r3, #16]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	615a      	str	r2, [r3, #20]
}
 8007e1e:	bf00      	nop
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	40012c00 	.word	0x40012c00
 8007e30:	40000400 	.word	0x40000400
 8007e34:	40000800 	.word	0x40000800
 8007e38:	40000c00 	.word	0x40000c00
 8007e3c:	40013400 	.word	0x40013400
 8007e40:	40014000 	.word	0x40014000
 8007e44:	40014400 	.word	0x40014400
 8007e48:	40014800 	.word	0x40014800

08007e4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b082      	sub	sp, #8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d101      	bne.n	8007e5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e040      	b.n	8007ee0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d106      	bne.n	8007e74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7fa f952 	bl	8002118 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2224      	movs	r2, #36	; 0x24
 8007e78:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f022 0201 	bic.w	r2, r2, #1
 8007e88:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 f8c0 	bl	8008010 <UART_SetConfig>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d101      	bne.n	8007e9a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e022      	b.n	8007ee0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d002      	beq.n	8007ea8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fbfc 	bl	80086a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	685a      	ldr	r2, [r3, #4]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007eb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	689a      	ldr	r2, [r3, #8]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ec6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f042 0201 	orr.w	r2, r2, #1
 8007ed6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 fc83 	bl	80087e4 <UART_CheckIdleState>
 8007ede:	4603      	mov	r3, r0
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3708      	adds	r7, #8
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}

08007ee8 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b08a      	sub	sp, #40	; 0x28
 8007eec:	af02      	add	r7, sp, #8
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	60b9      	str	r1, [r7, #8]
 8007ef2:	603b      	str	r3, [r7, #0]
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007efc:	2b20      	cmp	r3, #32
 8007efe:	f040 8081 	bne.w	8008004 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d002      	beq.n	8007f0e <HAL_UART_Transmit+0x26>
 8007f08:	88fb      	ldrh	r3, [r7, #6]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d101      	bne.n	8007f12 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007f0e:	2301      	movs	r3, #1
 8007f10:	e079      	b.n	8008006 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d101      	bne.n	8007f20 <HAL_UART_Transmit+0x38>
 8007f1c:	2302      	movs	r3, #2
 8007f1e:	e072      	b.n	8008006 <HAL_UART_Transmit+0x11e>
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2221      	movs	r2, #33	; 0x21
 8007f32:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007f34:	f7fb f80c 	bl	8002f50 <HAL_GetTick>
 8007f38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	88fa      	ldrh	r2, [r7, #6]
 8007f3e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	88fa      	ldrh	r2, [r7, #6]
 8007f46:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f52:	d108      	bne.n	8007f66 <HAL_UART_Transmit+0x7e>
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	691b      	ldr	r3, [r3, #16]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d104      	bne.n	8007f66 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	61bb      	str	r3, [r7, #24]
 8007f64:	e003      	b.n	8007f6e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007f6e:	e02d      	b.n	8007fcc <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	2200      	movs	r2, #0
 8007f78:	2180      	movs	r1, #128	; 0x80
 8007f7a:	68f8      	ldr	r0, [r7, #12]
 8007f7c:	f000 fc77 	bl	800886e <UART_WaitOnFlagUntilTimeout>
 8007f80:	4603      	mov	r3, r0
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d001      	beq.n	8007f8a <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8007f86:	2303      	movs	r3, #3
 8007f88:	e03d      	b.n	8008006 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d10b      	bne.n	8007fa8 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	881a      	ldrh	r2, [r3, #0]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f9c:	b292      	uxth	r2, r2
 8007f9e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	3302      	adds	r3, #2
 8007fa4:	61bb      	str	r3, [r7, #24]
 8007fa6:	e008      	b.n	8007fba <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	781a      	ldrb	r2, [r3, #0]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	b292      	uxth	r2, r2
 8007fb2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007fb4:	69fb      	ldr	r3, [r7, #28]
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	b29a      	uxth	r2, r3
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d1cb      	bne.n	8007f70 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	9300      	str	r3, [sp, #0]
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	2140      	movs	r1, #64	; 0x40
 8007fe2:	68f8      	ldr	r0, [r7, #12]
 8007fe4:	f000 fc43 	bl	800886e <UART_WaitOnFlagUntilTimeout>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d001      	beq.n	8007ff2 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8007fee:	2303      	movs	r3, #3
 8007ff0:	e009      	b.n	8008006 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2220      	movs	r2, #32
 8007ff6:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8008000:	2300      	movs	r3, #0
 8008002:	e000      	b.n	8008006 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8008004:	2302      	movs	r3, #2
  }
}
 8008006:	4618      	mov	r0, r3
 8008008:	3720      	adds	r7, #32
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
	...

08008010 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008010:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008014:	b088      	sub	sp, #32
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800801a:	2300      	movs	r3, #0
 800801c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800801e:	2300      	movs	r3, #0
 8008020:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8008022:	2300      	movs	r3, #0
 8008024:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	689a      	ldr	r2, [r3, #8]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	691b      	ldr	r3, [r3, #16]
 800802e:	431a      	orrs	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	695b      	ldr	r3, [r3, #20]
 8008034:	431a      	orrs	r2, r3
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	69db      	ldr	r3, [r3, #28]
 800803a:	4313      	orrs	r3, r2
 800803c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	4bac      	ldr	r3, [pc, #688]	; (80082f8 <UART_SetConfig+0x2e8>)
 8008046:	4013      	ands	r3, r2
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	6812      	ldr	r2, [r2, #0]
 800804c:	69f9      	ldr	r1, [r7, #28]
 800804e:	430b      	orrs	r3, r1
 8008050:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	68da      	ldr	r2, [r3, #12]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	430a      	orrs	r2, r1
 8008066:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	699b      	ldr	r3, [r3, #24]
 800806c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4aa2      	ldr	r2, [pc, #648]	; (80082fc <UART_SetConfig+0x2ec>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d004      	beq.n	8008082 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6a1b      	ldr	r3, [r3, #32]
 800807c:	69fa      	ldr	r2, [r7, #28]
 800807e:	4313      	orrs	r3, r2
 8008080:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	69fa      	ldr	r2, [r7, #28]
 8008092:	430a      	orrs	r2, r1
 8008094:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a99      	ldr	r2, [pc, #612]	; (8008300 <UART_SetConfig+0x2f0>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d121      	bne.n	80080e4 <UART_SetConfig+0xd4>
 80080a0:	4b98      	ldr	r3, [pc, #608]	; (8008304 <UART_SetConfig+0x2f4>)
 80080a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080a6:	f003 0303 	and.w	r3, r3, #3
 80080aa:	2b03      	cmp	r3, #3
 80080ac:	d816      	bhi.n	80080dc <UART_SetConfig+0xcc>
 80080ae:	a201      	add	r2, pc, #4	; (adr r2, 80080b4 <UART_SetConfig+0xa4>)
 80080b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b4:	080080c5 	.word	0x080080c5
 80080b8:	080080d1 	.word	0x080080d1
 80080bc:	080080cb 	.word	0x080080cb
 80080c0:	080080d7 	.word	0x080080d7
 80080c4:	2301      	movs	r3, #1
 80080c6:	76fb      	strb	r3, [r7, #27]
 80080c8:	e0e8      	b.n	800829c <UART_SetConfig+0x28c>
 80080ca:	2302      	movs	r3, #2
 80080cc:	76fb      	strb	r3, [r7, #27]
 80080ce:	e0e5      	b.n	800829c <UART_SetConfig+0x28c>
 80080d0:	2304      	movs	r3, #4
 80080d2:	76fb      	strb	r3, [r7, #27]
 80080d4:	e0e2      	b.n	800829c <UART_SetConfig+0x28c>
 80080d6:	2308      	movs	r3, #8
 80080d8:	76fb      	strb	r3, [r7, #27]
 80080da:	e0df      	b.n	800829c <UART_SetConfig+0x28c>
 80080dc:	2310      	movs	r3, #16
 80080de:	76fb      	strb	r3, [r7, #27]
 80080e0:	bf00      	nop
 80080e2:	e0db      	b.n	800829c <UART_SetConfig+0x28c>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a87      	ldr	r2, [pc, #540]	; (8008308 <UART_SetConfig+0x2f8>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d134      	bne.n	8008158 <UART_SetConfig+0x148>
 80080ee:	4b85      	ldr	r3, [pc, #532]	; (8008304 <UART_SetConfig+0x2f4>)
 80080f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080f4:	f003 030c 	and.w	r3, r3, #12
 80080f8:	2b0c      	cmp	r3, #12
 80080fa:	d829      	bhi.n	8008150 <UART_SetConfig+0x140>
 80080fc:	a201      	add	r2, pc, #4	; (adr r2, 8008104 <UART_SetConfig+0xf4>)
 80080fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008102:	bf00      	nop
 8008104:	08008139 	.word	0x08008139
 8008108:	08008151 	.word	0x08008151
 800810c:	08008151 	.word	0x08008151
 8008110:	08008151 	.word	0x08008151
 8008114:	08008145 	.word	0x08008145
 8008118:	08008151 	.word	0x08008151
 800811c:	08008151 	.word	0x08008151
 8008120:	08008151 	.word	0x08008151
 8008124:	0800813f 	.word	0x0800813f
 8008128:	08008151 	.word	0x08008151
 800812c:	08008151 	.word	0x08008151
 8008130:	08008151 	.word	0x08008151
 8008134:	0800814b 	.word	0x0800814b
 8008138:	2300      	movs	r3, #0
 800813a:	76fb      	strb	r3, [r7, #27]
 800813c:	e0ae      	b.n	800829c <UART_SetConfig+0x28c>
 800813e:	2302      	movs	r3, #2
 8008140:	76fb      	strb	r3, [r7, #27]
 8008142:	e0ab      	b.n	800829c <UART_SetConfig+0x28c>
 8008144:	2304      	movs	r3, #4
 8008146:	76fb      	strb	r3, [r7, #27]
 8008148:	e0a8      	b.n	800829c <UART_SetConfig+0x28c>
 800814a:	2308      	movs	r3, #8
 800814c:	76fb      	strb	r3, [r7, #27]
 800814e:	e0a5      	b.n	800829c <UART_SetConfig+0x28c>
 8008150:	2310      	movs	r3, #16
 8008152:	76fb      	strb	r3, [r7, #27]
 8008154:	bf00      	nop
 8008156:	e0a1      	b.n	800829c <UART_SetConfig+0x28c>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a6b      	ldr	r2, [pc, #428]	; (800830c <UART_SetConfig+0x2fc>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d120      	bne.n	80081a4 <UART_SetConfig+0x194>
 8008162:	4b68      	ldr	r3, [pc, #416]	; (8008304 <UART_SetConfig+0x2f4>)
 8008164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008168:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800816c:	2b10      	cmp	r3, #16
 800816e:	d00f      	beq.n	8008190 <UART_SetConfig+0x180>
 8008170:	2b10      	cmp	r3, #16
 8008172:	d802      	bhi.n	800817a <UART_SetConfig+0x16a>
 8008174:	2b00      	cmp	r3, #0
 8008176:	d005      	beq.n	8008184 <UART_SetConfig+0x174>
 8008178:	e010      	b.n	800819c <UART_SetConfig+0x18c>
 800817a:	2b20      	cmp	r3, #32
 800817c:	d005      	beq.n	800818a <UART_SetConfig+0x17a>
 800817e:	2b30      	cmp	r3, #48	; 0x30
 8008180:	d009      	beq.n	8008196 <UART_SetConfig+0x186>
 8008182:	e00b      	b.n	800819c <UART_SetConfig+0x18c>
 8008184:	2300      	movs	r3, #0
 8008186:	76fb      	strb	r3, [r7, #27]
 8008188:	e088      	b.n	800829c <UART_SetConfig+0x28c>
 800818a:	2302      	movs	r3, #2
 800818c:	76fb      	strb	r3, [r7, #27]
 800818e:	e085      	b.n	800829c <UART_SetConfig+0x28c>
 8008190:	2304      	movs	r3, #4
 8008192:	76fb      	strb	r3, [r7, #27]
 8008194:	e082      	b.n	800829c <UART_SetConfig+0x28c>
 8008196:	2308      	movs	r3, #8
 8008198:	76fb      	strb	r3, [r7, #27]
 800819a:	e07f      	b.n	800829c <UART_SetConfig+0x28c>
 800819c:	2310      	movs	r3, #16
 800819e:	76fb      	strb	r3, [r7, #27]
 80081a0:	bf00      	nop
 80081a2:	e07b      	b.n	800829c <UART_SetConfig+0x28c>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a59      	ldr	r2, [pc, #356]	; (8008310 <UART_SetConfig+0x300>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d120      	bne.n	80081f0 <UART_SetConfig+0x1e0>
 80081ae:	4b55      	ldr	r3, [pc, #340]	; (8008304 <UART_SetConfig+0x2f4>)
 80081b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081b4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80081b8:	2b40      	cmp	r3, #64	; 0x40
 80081ba:	d00f      	beq.n	80081dc <UART_SetConfig+0x1cc>
 80081bc:	2b40      	cmp	r3, #64	; 0x40
 80081be:	d802      	bhi.n	80081c6 <UART_SetConfig+0x1b6>
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d005      	beq.n	80081d0 <UART_SetConfig+0x1c0>
 80081c4:	e010      	b.n	80081e8 <UART_SetConfig+0x1d8>
 80081c6:	2b80      	cmp	r3, #128	; 0x80
 80081c8:	d005      	beq.n	80081d6 <UART_SetConfig+0x1c6>
 80081ca:	2bc0      	cmp	r3, #192	; 0xc0
 80081cc:	d009      	beq.n	80081e2 <UART_SetConfig+0x1d2>
 80081ce:	e00b      	b.n	80081e8 <UART_SetConfig+0x1d8>
 80081d0:	2300      	movs	r3, #0
 80081d2:	76fb      	strb	r3, [r7, #27]
 80081d4:	e062      	b.n	800829c <UART_SetConfig+0x28c>
 80081d6:	2302      	movs	r3, #2
 80081d8:	76fb      	strb	r3, [r7, #27]
 80081da:	e05f      	b.n	800829c <UART_SetConfig+0x28c>
 80081dc:	2304      	movs	r3, #4
 80081de:	76fb      	strb	r3, [r7, #27]
 80081e0:	e05c      	b.n	800829c <UART_SetConfig+0x28c>
 80081e2:	2308      	movs	r3, #8
 80081e4:	76fb      	strb	r3, [r7, #27]
 80081e6:	e059      	b.n	800829c <UART_SetConfig+0x28c>
 80081e8:	2310      	movs	r3, #16
 80081ea:	76fb      	strb	r3, [r7, #27]
 80081ec:	bf00      	nop
 80081ee:	e055      	b.n	800829c <UART_SetConfig+0x28c>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a47      	ldr	r2, [pc, #284]	; (8008314 <UART_SetConfig+0x304>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d124      	bne.n	8008244 <UART_SetConfig+0x234>
 80081fa:	4b42      	ldr	r3, [pc, #264]	; (8008304 <UART_SetConfig+0x2f4>)
 80081fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008200:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008204:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008208:	d012      	beq.n	8008230 <UART_SetConfig+0x220>
 800820a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800820e:	d802      	bhi.n	8008216 <UART_SetConfig+0x206>
 8008210:	2b00      	cmp	r3, #0
 8008212:	d007      	beq.n	8008224 <UART_SetConfig+0x214>
 8008214:	e012      	b.n	800823c <UART_SetConfig+0x22c>
 8008216:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800821a:	d006      	beq.n	800822a <UART_SetConfig+0x21a>
 800821c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008220:	d009      	beq.n	8008236 <UART_SetConfig+0x226>
 8008222:	e00b      	b.n	800823c <UART_SetConfig+0x22c>
 8008224:	2300      	movs	r3, #0
 8008226:	76fb      	strb	r3, [r7, #27]
 8008228:	e038      	b.n	800829c <UART_SetConfig+0x28c>
 800822a:	2302      	movs	r3, #2
 800822c:	76fb      	strb	r3, [r7, #27]
 800822e:	e035      	b.n	800829c <UART_SetConfig+0x28c>
 8008230:	2304      	movs	r3, #4
 8008232:	76fb      	strb	r3, [r7, #27]
 8008234:	e032      	b.n	800829c <UART_SetConfig+0x28c>
 8008236:	2308      	movs	r3, #8
 8008238:	76fb      	strb	r3, [r7, #27]
 800823a:	e02f      	b.n	800829c <UART_SetConfig+0x28c>
 800823c:	2310      	movs	r3, #16
 800823e:	76fb      	strb	r3, [r7, #27]
 8008240:	bf00      	nop
 8008242:	e02b      	b.n	800829c <UART_SetConfig+0x28c>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a2c      	ldr	r2, [pc, #176]	; (80082fc <UART_SetConfig+0x2ec>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d124      	bne.n	8008298 <UART_SetConfig+0x288>
 800824e:	4b2d      	ldr	r3, [pc, #180]	; (8008304 <UART_SetConfig+0x2f4>)
 8008250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008254:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800825c:	d012      	beq.n	8008284 <UART_SetConfig+0x274>
 800825e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008262:	d802      	bhi.n	800826a <UART_SetConfig+0x25a>
 8008264:	2b00      	cmp	r3, #0
 8008266:	d007      	beq.n	8008278 <UART_SetConfig+0x268>
 8008268:	e012      	b.n	8008290 <UART_SetConfig+0x280>
 800826a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800826e:	d006      	beq.n	800827e <UART_SetConfig+0x26e>
 8008270:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008274:	d009      	beq.n	800828a <UART_SetConfig+0x27a>
 8008276:	e00b      	b.n	8008290 <UART_SetConfig+0x280>
 8008278:	2300      	movs	r3, #0
 800827a:	76fb      	strb	r3, [r7, #27]
 800827c:	e00e      	b.n	800829c <UART_SetConfig+0x28c>
 800827e:	2302      	movs	r3, #2
 8008280:	76fb      	strb	r3, [r7, #27]
 8008282:	e00b      	b.n	800829c <UART_SetConfig+0x28c>
 8008284:	2304      	movs	r3, #4
 8008286:	76fb      	strb	r3, [r7, #27]
 8008288:	e008      	b.n	800829c <UART_SetConfig+0x28c>
 800828a:	2308      	movs	r3, #8
 800828c:	76fb      	strb	r3, [r7, #27]
 800828e:	e005      	b.n	800829c <UART_SetConfig+0x28c>
 8008290:	2310      	movs	r3, #16
 8008292:	76fb      	strb	r3, [r7, #27]
 8008294:	bf00      	nop
 8008296:	e001      	b.n	800829c <UART_SetConfig+0x28c>
 8008298:	2310      	movs	r3, #16
 800829a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a16      	ldr	r2, [pc, #88]	; (80082fc <UART_SetConfig+0x2ec>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	f040 80fa 	bne.w	800849c <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80082a8:	7efb      	ldrb	r3, [r7, #27]
 80082aa:	2b08      	cmp	r3, #8
 80082ac:	d836      	bhi.n	800831c <UART_SetConfig+0x30c>
 80082ae:	a201      	add	r2, pc, #4	; (adr r2, 80082b4 <UART_SetConfig+0x2a4>)
 80082b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082b4:	080082d9 	.word	0x080082d9
 80082b8:	0800831d 	.word	0x0800831d
 80082bc:	080082e1 	.word	0x080082e1
 80082c0:	0800831d 	.word	0x0800831d
 80082c4:	080082e7 	.word	0x080082e7
 80082c8:	0800831d 	.word	0x0800831d
 80082cc:	0800831d 	.word	0x0800831d
 80082d0:	0800831d 	.word	0x0800831d
 80082d4:	080082ef 	.word	0x080082ef
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80082d8:	f7fe ff7c 	bl	80071d4 <HAL_RCC_GetPCLK1Freq>
 80082dc:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082de:	e020      	b.n	8008322 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80082e0:	4b0d      	ldr	r3, [pc, #52]	; (8008318 <UART_SetConfig+0x308>)
 80082e2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082e4:	e01d      	b.n	8008322 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80082e6:	f7fe fedf 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 80082ea:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082ec:	e019      	b.n	8008322 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80082ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082f2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082f4:	e015      	b.n	8008322 <UART_SetConfig+0x312>
 80082f6:	bf00      	nop
 80082f8:	efff69f3 	.word	0xefff69f3
 80082fc:	40008000 	.word	0x40008000
 8008300:	40013800 	.word	0x40013800
 8008304:	40021000 	.word	0x40021000
 8008308:	40004400 	.word	0x40004400
 800830c:	40004800 	.word	0x40004800
 8008310:	40004c00 	.word	0x40004c00
 8008314:	40005000 	.word	0x40005000
 8008318:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	74fb      	strb	r3, [r7, #19]
        break;
 8008320:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2b00      	cmp	r3, #0
 8008326:	f000 81ac 	beq.w	8008682 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	4613      	mov	r3, r2
 8008330:	005b      	lsls	r3, r3, #1
 8008332:	4413      	add	r3, r2
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	429a      	cmp	r2, r3
 8008338:	d305      	bcc.n	8008346 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	429a      	cmp	r2, r3
 8008344:	d902      	bls.n	800834c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	74fb      	strb	r3, [r7, #19]
 800834a:	e19a      	b.n	8008682 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 800834c:	7efb      	ldrb	r3, [r7, #27]
 800834e:	2b08      	cmp	r3, #8
 8008350:	f200 8091 	bhi.w	8008476 <UART_SetConfig+0x466>
 8008354:	a201      	add	r2, pc, #4	; (adr r2, 800835c <UART_SetConfig+0x34c>)
 8008356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800835a:	bf00      	nop
 800835c:	08008381 	.word	0x08008381
 8008360:	08008477 	.word	0x08008477
 8008364:	080083cd 	.word	0x080083cd
 8008368:	08008477 	.word	0x08008477
 800836c:	08008401 	.word	0x08008401
 8008370:	08008477 	.word	0x08008477
 8008374:	08008477 	.word	0x08008477
 8008378:	08008477 	.word	0x08008477
 800837c:	0800844d 	.word	0x0800844d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008380:	f7fe ff28 	bl	80071d4 <HAL_RCC_GetPCLK1Freq>
 8008384:	4603      	mov	r3, r0
 8008386:	4619      	mov	r1, r3
 8008388:	f04f 0200 	mov.w	r2, #0
 800838c:	f04f 0300 	mov.w	r3, #0
 8008390:	f04f 0400 	mov.w	r4, #0
 8008394:	0214      	lsls	r4, r2, #8
 8008396:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800839a:	020b      	lsls	r3, r1, #8
 800839c:	687a      	ldr	r2, [r7, #4]
 800839e:	6852      	ldr	r2, [r2, #4]
 80083a0:	0852      	lsrs	r2, r2, #1
 80083a2:	4611      	mov	r1, r2
 80083a4:	f04f 0200 	mov.w	r2, #0
 80083a8:	eb13 0b01 	adds.w	fp, r3, r1
 80083ac:	eb44 0c02 	adc.w	ip, r4, r2
 80083b0:	4658      	mov	r0, fp
 80083b2:	4661      	mov	r1, ip
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	f04f 0400 	mov.w	r4, #0
 80083bc:	461a      	mov	r2, r3
 80083be:	4623      	mov	r3, r4
 80083c0:	f7f8 fc42 	bl	8000c48 <__aeabi_uldivmod>
 80083c4:	4603      	mov	r3, r0
 80083c6:	460c      	mov	r4, r1
 80083c8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80083ca:	e057      	b.n	800847c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	085b      	lsrs	r3, r3, #1
 80083d2:	f04f 0400 	mov.w	r4, #0
 80083d6:	49b1      	ldr	r1, [pc, #708]	; (800869c <UART_SetConfig+0x68c>)
 80083d8:	f04f 0200 	mov.w	r2, #0
 80083dc:	eb13 0b01 	adds.w	fp, r3, r1
 80083e0:	eb44 0c02 	adc.w	ip, r4, r2
 80083e4:	4658      	mov	r0, fp
 80083e6:	4661      	mov	r1, ip
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	f04f 0400 	mov.w	r4, #0
 80083f0:	461a      	mov	r2, r3
 80083f2:	4623      	mov	r3, r4
 80083f4:	f7f8 fc28 	bl	8000c48 <__aeabi_uldivmod>
 80083f8:	4603      	mov	r3, r0
 80083fa:	460c      	mov	r4, r1
 80083fc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80083fe:	e03d      	b.n	800847c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008400:	f7fe fe52 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 8008404:	4603      	mov	r3, r0
 8008406:	4619      	mov	r1, r3
 8008408:	f04f 0200 	mov.w	r2, #0
 800840c:	f04f 0300 	mov.w	r3, #0
 8008410:	f04f 0400 	mov.w	r4, #0
 8008414:	0214      	lsls	r4, r2, #8
 8008416:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800841a:	020b      	lsls	r3, r1, #8
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	6852      	ldr	r2, [r2, #4]
 8008420:	0852      	lsrs	r2, r2, #1
 8008422:	4611      	mov	r1, r2
 8008424:	f04f 0200 	mov.w	r2, #0
 8008428:	eb13 0b01 	adds.w	fp, r3, r1
 800842c:	eb44 0c02 	adc.w	ip, r4, r2
 8008430:	4658      	mov	r0, fp
 8008432:	4661      	mov	r1, ip
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	f04f 0400 	mov.w	r4, #0
 800843c:	461a      	mov	r2, r3
 800843e:	4623      	mov	r3, r4
 8008440:	f7f8 fc02 	bl	8000c48 <__aeabi_uldivmod>
 8008444:	4603      	mov	r3, r0
 8008446:	460c      	mov	r4, r1
 8008448:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800844a:	e017      	b.n	800847c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	085b      	lsrs	r3, r3, #1
 8008452:	f04f 0400 	mov.w	r4, #0
 8008456:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800845a:	f144 0100 	adc.w	r1, r4, #0
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	f04f 0400 	mov.w	r4, #0
 8008466:	461a      	mov	r2, r3
 8008468:	4623      	mov	r3, r4
 800846a:	f7f8 fbed 	bl	8000c48 <__aeabi_uldivmod>
 800846e:	4603      	mov	r3, r0
 8008470:	460c      	mov	r4, r1
 8008472:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008474:	e002      	b.n	800847c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	74fb      	strb	r3, [r7, #19]
            break;
 800847a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008482:	d308      	bcc.n	8008496 <UART_SetConfig+0x486>
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800848a:	d204      	bcs.n	8008496 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	697a      	ldr	r2, [r7, #20]
 8008492:	60da      	str	r2, [r3, #12]
 8008494:	e0f5      	b.n	8008682 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8008496:	2301      	movs	r3, #1
 8008498:	74fb      	strb	r3, [r7, #19]
 800849a:	e0f2      	b.n	8008682 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	69db      	ldr	r3, [r3, #28]
 80084a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084a4:	d17f      	bne.n	80085a6 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 80084a6:	7efb      	ldrb	r3, [r7, #27]
 80084a8:	2b08      	cmp	r3, #8
 80084aa:	d85c      	bhi.n	8008566 <UART_SetConfig+0x556>
 80084ac:	a201      	add	r2, pc, #4	; (adr r2, 80084b4 <UART_SetConfig+0x4a4>)
 80084ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084b2:	bf00      	nop
 80084b4:	080084d9 	.word	0x080084d9
 80084b8:	080084f7 	.word	0x080084f7
 80084bc:	08008515 	.word	0x08008515
 80084c0:	08008567 	.word	0x08008567
 80084c4:	08008531 	.word	0x08008531
 80084c8:	08008567 	.word	0x08008567
 80084cc:	08008567 	.word	0x08008567
 80084d0:	08008567 	.word	0x08008567
 80084d4:	0800854f 	.word	0x0800854f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80084d8:	f7fe fe7c 	bl	80071d4 <HAL_RCC_GetPCLK1Freq>
 80084dc:	4603      	mov	r3, r0
 80084de:	005a      	lsls	r2, r3, #1
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	085b      	lsrs	r3, r3, #1
 80084e6:	441a      	add	r2, r3
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084f4:	e03a      	b.n	800856c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80084f6:	f7fe fe83 	bl	8007200 <HAL_RCC_GetPCLK2Freq>
 80084fa:	4603      	mov	r3, r0
 80084fc:	005a      	lsls	r2, r3, #1
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	085b      	lsrs	r3, r3, #1
 8008504:	441a      	add	r2, r3
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	fbb2 f3f3 	udiv	r3, r2, r3
 800850e:	b29b      	uxth	r3, r3
 8008510:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008512:	e02b      	b.n	800856c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	085b      	lsrs	r3, r3, #1
 800851a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800851e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	6852      	ldr	r2, [r2, #4]
 8008526:	fbb3 f3f2 	udiv	r3, r3, r2
 800852a:	b29b      	uxth	r3, r3
 800852c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800852e:	e01d      	b.n	800856c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008530:	f7fe fdba 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 8008534:	4603      	mov	r3, r0
 8008536:	005a      	lsls	r2, r3, #1
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	085b      	lsrs	r3, r3, #1
 800853e:	441a      	add	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	fbb2 f3f3 	udiv	r3, r2, r3
 8008548:	b29b      	uxth	r3, r3
 800854a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800854c:	e00e      	b.n	800856c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	085b      	lsrs	r3, r3, #1
 8008554:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008560:	b29b      	uxth	r3, r3
 8008562:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008564:	e002      	b.n	800856c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8008566:	2301      	movs	r3, #1
 8008568:	74fb      	strb	r3, [r7, #19]
        break;
 800856a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	2b0f      	cmp	r3, #15
 8008570:	d916      	bls.n	80085a0 <UART_SetConfig+0x590>
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008578:	d212      	bcs.n	80085a0 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	b29b      	uxth	r3, r3
 800857e:	f023 030f 	bic.w	r3, r3, #15
 8008582:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	085b      	lsrs	r3, r3, #1
 8008588:	b29b      	uxth	r3, r3
 800858a:	f003 0307 	and.w	r3, r3, #7
 800858e:	b29a      	uxth	r2, r3
 8008590:	897b      	ldrh	r3, [r7, #10]
 8008592:	4313      	orrs	r3, r2
 8008594:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	897a      	ldrh	r2, [r7, #10]
 800859c:	60da      	str	r2, [r3, #12]
 800859e:	e070      	b.n	8008682 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	74fb      	strb	r3, [r7, #19]
 80085a4:	e06d      	b.n	8008682 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 80085a6:	7efb      	ldrb	r3, [r7, #27]
 80085a8:	2b08      	cmp	r3, #8
 80085aa:	d859      	bhi.n	8008660 <UART_SetConfig+0x650>
 80085ac:	a201      	add	r2, pc, #4	; (adr r2, 80085b4 <UART_SetConfig+0x5a4>)
 80085ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b2:	bf00      	nop
 80085b4:	080085d9 	.word	0x080085d9
 80085b8:	080085f5 	.word	0x080085f5
 80085bc:	08008611 	.word	0x08008611
 80085c0:	08008661 	.word	0x08008661
 80085c4:	0800862d 	.word	0x0800862d
 80085c8:	08008661 	.word	0x08008661
 80085cc:	08008661 	.word	0x08008661
 80085d0:	08008661 	.word	0x08008661
 80085d4:	08008649 	.word	0x08008649
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80085d8:	f7fe fdfc 	bl	80071d4 <HAL_RCC_GetPCLK1Freq>
 80085dc:	4602      	mov	r2, r0
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	085b      	lsrs	r3, r3, #1
 80085e4:	441a      	add	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80085f2:	e038      	b.n	8008666 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80085f4:	f7fe fe04 	bl	8007200 <HAL_RCC_GetPCLK2Freq>
 80085f8:	4602      	mov	r2, r0
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	085b      	lsrs	r3, r3, #1
 8008600:	441a      	add	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	fbb2 f3f3 	udiv	r3, r2, r3
 800860a:	b29b      	uxth	r3, r3
 800860c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800860e:	e02a      	b.n	8008666 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	085b      	lsrs	r3, r3, #1
 8008616:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800861a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	6852      	ldr	r2, [r2, #4]
 8008622:	fbb3 f3f2 	udiv	r3, r3, r2
 8008626:	b29b      	uxth	r3, r3
 8008628:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800862a:	e01c      	b.n	8008666 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800862c:	f7fe fd3c 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 8008630:	4602      	mov	r2, r0
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	085b      	lsrs	r3, r3, #1
 8008638:	441a      	add	r2, r3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008642:	b29b      	uxth	r3, r3
 8008644:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008646:	e00e      	b.n	8008666 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	085b      	lsrs	r3, r3, #1
 800864e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	fbb2 f3f3 	udiv	r3, r2, r3
 800865a:	b29b      	uxth	r3, r3
 800865c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800865e:	e002      	b.n	8008666 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8008660:	2301      	movs	r3, #1
 8008662:	74fb      	strb	r3, [r7, #19]
        break;
 8008664:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	2b0f      	cmp	r3, #15
 800866a:	d908      	bls.n	800867e <UART_SetConfig+0x66e>
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008672:	d204      	bcs.n	800867e <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	697a      	ldr	r2, [r7, #20]
 800867a:	60da      	str	r2, [r3, #12]
 800867c:	e001      	b.n	8008682 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800868e:	7cfb      	ldrb	r3, [r7, #19]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3720      	adds	r7, #32
 8008694:	46bd      	mov	sp, r7
 8008696:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800869a:	bf00      	nop
 800869c:	f4240000 	.word	0xf4240000

080086a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ac:	f003 0301 	and.w	r3, r3, #1
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00a      	beq.n	80086ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	430a      	orrs	r2, r1
 80086c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ce:	f003 0302 	and.w	r3, r3, #2
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d00a      	beq.n	80086ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	430a      	orrs	r2, r1
 80086ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f0:	f003 0304 	and.w	r3, r3, #4
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d00a      	beq.n	800870e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	430a      	orrs	r2, r1
 800870c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008712:	f003 0308 	and.w	r3, r3, #8
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00a      	beq.n	8008730 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	430a      	orrs	r2, r1
 800872e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008734:	f003 0310 	and.w	r3, r3, #16
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00a      	beq.n	8008752 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	430a      	orrs	r2, r1
 8008750:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008756:	f003 0320 	and.w	r3, r3, #32
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00a      	beq.n	8008774 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	430a      	orrs	r2, r1
 8008772:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800877c:	2b00      	cmp	r3, #0
 800877e:	d01a      	beq.n	80087b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	430a      	orrs	r2, r1
 8008794:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800879a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800879e:	d10a      	bne.n	80087b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	430a      	orrs	r2, r1
 80087b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d00a      	beq.n	80087d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	430a      	orrs	r2, r1
 80087d6:	605a      	str	r2, [r3, #4]
  }
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr

080087e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b086      	sub	sp, #24
 80087e8:	af02      	add	r7, sp, #8
 80087ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80087f2:	f7fa fbad 	bl	8002f50 <HAL_GetTick>
 80087f6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 0308 	and.w	r3, r3, #8
 8008802:	2b08      	cmp	r3, #8
 8008804:	d10e      	bne.n	8008824 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008806:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800880a:	9300      	str	r3, [sp, #0]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2200      	movs	r2, #0
 8008810:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 f82a 	bl	800886e <UART_WaitOnFlagUntilTimeout>
 800881a:	4603      	mov	r3, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d001      	beq.n	8008824 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008820:	2303      	movs	r3, #3
 8008822:	e020      	b.n	8008866 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 0304 	and.w	r3, r3, #4
 800882e:	2b04      	cmp	r3, #4
 8008830:	d10e      	bne.n	8008850 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008832:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008836:	9300      	str	r3, [sp, #0]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 f814 	bl	800886e <UART_WaitOnFlagUntilTimeout>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d001      	beq.n	8008850 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800884c:	2303      	movs	r3, #3
 800884e:	e00a      	b.n	8008866 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2220      	movs	r2, #32
 8008854:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2220      	movs	r2, #32
 800885a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800886e:	b580      	push	{r7, lr}
 8008870:	b084      	sub	sp, #16
 8008872:	af00      	add	r7, sp, #0
 8008874:	60f8      	str	r0, [r7, #12]
 8008876:	60b9      	str	r1, [r7, #8]
 8008878:	603b      	str	r3, [r7, #0]
 800887a:	4613      	mov	r3, r2
 800887c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800887e:	e02a      	b.n	80088d6 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008886:	d026      	beq.n	80088d6 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008888:	f7fa fb62 	bl	8002f50 <HAL_GetTick>
 800888c:	4602      	mov	r2, r0
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	1ad3      	subs	r3, r2, r3
 8008892:	69ba      	ldr	r2, [r7, #24]
 8008894:	429a      	cmp	r2, r3
 8008896:	d302      	bcc.n	800889e <UART_WaitOnFlagUntilTimeout+0x30>
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d11b      	bne.n	80088d6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80088ac:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	689a      	ldr	r2, [r3, #8]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f022 0201 	bic.w	r2, r2, #1
 80088bc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2220      	movs	r2, #32
 80088c2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2220      	movs	r2, #32
 80088c8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2200      	movs	r2, #0
 80088ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80088d2:	2303      	movs	r3, #3
 80088d4:	e00f      	b.n	80088f6 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	69da      	ldr	r2, [r3, #28]
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	4013      	ands	r3, r2
 80088e0:	68ba      	ldr	r2, [r7, #8]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	bf0c      	ite	eq
 80088e6:	2301      	moveq	r3, #1
 80088e8:	2300      	movne	r3, #0
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	461a      	mov	r2, r3
 80088ee:	79fb      	ldrb	r3, [r7, #7]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d0c5      	beq.n	8008880 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80088f4:	2300      	movs	r3, #0
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3710      	adds	r7, #16
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}

080088fe <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80088fe:	b480      	push	{r7}
 8008900:	b083      	sub	sp, #12
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	f043 0201 	orr.w	r2, r3, #1
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008912:	2300      	movs	r3, #0
}
 8008914:	4618      	mov	r0, r3
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr

08008920 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f023 0201 	bic.w	r2, r3, #1
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	370c      	adds	r7, #12
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr
	...

08008944 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800894e:	2300      	movs	r3, #0
 8008950:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	019b      	lsls	r3, r3, #6
 8008956:	f043 0220 	orr.w	r2, r3, #32
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	3301      	adds	r3, #1
 8008962:	60fb      	str	r3, [r7, #12]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	4a09      	ldr	r2, [pc, #36]	; (800898c <USB_FlushTxFifo+0x48>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d901      	bls.n	8008970 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800896c:	2303      	movs	r3, #3
 800896e:	e006      	b.n	800897e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	f003 0320 	and.w	r3, r3, #32
 8008978:	2b20      	cmp	r3, #32
 800897a:	d0f0      	beq.n	800895e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800897c:	2300      	movs	r3, #0
}
 800897e:	4618      	mov	r0, r3
 8008980:	3714      	adds	r7, #20
 8008982:	46bd      	mov	sp, r7
 8008984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008988:	4770      	bx	lr
 800898a:	bf00      	nop
 800898c:	00030d40 	.word	0x00030d40

08008990 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008990:	b480      	push	{r7}
 8008992:	b085      	sub	sp, #20
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008998:	2300      	movs	r3, #0
 800899a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2210      	movs	r2, #16
 80089a0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	3301      	adds	r3, #1
 80089a6:	60fb      	str	r3, [r7, #12]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	4a09      	ldr	r2, [pc, #36]	; (80089d0 <USB_FlushRxFifo+0x40>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d901      	bls.n	80089b4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80089b0:	2303      	movs	r3, #3
 80089b2:	e006      	b.n	80089c2 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	691b      	ldr	r3, [r3, #16]
 80089b8:	f003 0310 	and.w	r3, r3, #16
 80089bc:	2b10      	cmp	r3, #16
 80089be:	d0f0      	beq.n	80089a2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3714      	adds	r7, #20
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop
 80089d0:	00030d40 	.word	0x00030d40

080089d4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b089      	sub	sp, #36	; 0x24
 80089d8:	af00      	add	r7, sp, #0
 80089da:	60f8      	str	r0, [r7, #12]
 80089dc:	60b9      	str	r1, [r7, #8]
 80089de:	4613      	mov	r3, r2
 80089e0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80089ea:	88fb      	ldrh	r3, [r7, #6]
 80089ec:	3303      	adds	r3, #3
 80089ee:	089b      	lsrs	r3, r3, #2
 80089f0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80089f2:	2300      	movs	r3, #0
 80089f4:	61bb      	str	r3, [r7, #24]
 80089f6:	e00b      	b.n	8008a10 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	601a      	str	r2, [r3, #0]
    pDest++;
 8008a04:	69fb      	ldr	r3, [r7, #28]
 8008a06:	3304      	adds	r3, #4
 8008a08:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008a0a:	69bb      	ldr	r3, [r7, #24]
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	61bb      	str	r3, [r7, #24]
 8008a10:	69ba      	ldr	r2, [r7, #24]
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d3ef      	bcc.n	80089f8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008a18:	69fb      	ldr	r3, [r7, #28]
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3724      	adds	r7, #36	; 0x24
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr

08008a26 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008a26:	b480      	push	{r7}
 8008a28:	b085      	sub	sp, #20
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	695b      	ldr	r3, [r3, #20]
 8008a32:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	699b      	ldr	r3, [r3, #24]
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3714      	adds	r7, #20
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	695b      	ldr	r3, [r3, #20]
 8008a58:	f003 0301 	and.w	r3, r3, #1
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	370c      	adds	r7, #12
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b085      	sub	sp, #20
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	460b      	mov	r3, r1
 8008a72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008a86:	f023 0303 	bic.w	r3, r3, #3
 8008a8a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	78fb      	ldrb	r3, [r7, #3]
 8008a96:	f003 0303 	and.w	r3, r3, #3
 8008a9a:	68f9      	ldr	r1, [r7, #12]
 8008a9c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008aa4:	78fb      	ldrb	r3, [r7, #3]
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	d107      	bne.n	8008aba <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008ab0:	461a      	mov	r2, r3
 8008ab2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008ab6:	6053      	str	r3, [r2, #4]
 8008ab8:	e009      	b.n	8008ace <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008aba:	78fb      	ldrb	r3, [r7, #3]
 8008abc:	2b02      	cmp	r3, #2
 8008abe:	d106      	bne.n	8008ace <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	f241 7370 	movw	r3, #6000	; 0x1770
 8008acc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008ace:	2300      	movs	r3, #0
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3714      	adds	r7, #20
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr

08008adc <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b085      	sub	sp, #20
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	460b      	mov	r3, r1
 8008ae6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008aec:	2300      	movs	r3, #0
 8008aee:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008b00:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d109      	bne.n	8008b20 <USB_DriveVbus+0x44>
 8008b0c:	78fb      	ldrb	r3, [r7, #3]
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d106      	bne.n	8008b20 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	68fa      	ldr	r2, [r7, #12]
 8008b16:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008b1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008b1e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b2a:	d109      	bne.n	8008b40 <USB_DriveVbus+0x64>
 8008b2c:	78fb      	ldrb	r3, [r7, #3]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d106      	bne.n	8008b40 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008b3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b3e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3714      	adds	r7, #20
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr

08008b4e <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b4e:	b480      	push	{r7}
 8008b50:	b085      	sub	sp, #20
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b60:	695b      	ldr	r3, [r3, #20]
 8008b62:	b29b      	uxth	r3, r3
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3714      	adds	r7, #20
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b087      	sub	sp, #28
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	460b      	mov	r3, r1
 8008b7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8008b80:	78fb      	ldrb	r3, [r7, #3]
 8008b82:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008b84:	2300      	movs	r3, #0
 8008b86:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	015a      	lsls	r2, r3, #5
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	4413      	add	r3, r2
 8008b90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	0c9b      	lsrs	r3, r3, #18
 8008b98:	f003 0303 	and.w	r3, r3, #3
 8008b9c:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d002      	beq.n	8008baa <USB_HC_Halt+0x3a>
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	2b02      	cmp	r3, #2
 8008ba8:	d16c      	bne.n	8008c84 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	015a      	lsls	r2, r3, #5
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	0151      	lsls	r1, r2, #5
 8008bbc:	693a      	ldr	r2, [r7, #16]
 8008bbe:	440a      	add	r2, r1
 8008bc0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008bc4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008bc8:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bce:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d143      	bne.n	8008c5e <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	015a      	lsls	r2, r3, #5
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	4413      	add	r3, r2
 8008bde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	68fa      	ldr	r2, [r7, #12]
 8008be6:	0151      	lsls	r1, r2, #5
 8008be8:	693a      	ldr	r2, [r7, #16]
 8008bea:	440a      	add	r2, r1
 8008bec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008bf0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008bf4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	015a      	lsls	r2, r3, #5
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	4413      	add	r3, r2
 8008bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	0151      	lsls	r1, r2, #5
 8008c08:	693a      	ldr	r2, [r7, #16]
 8008c0a:	440a      	add	r2, r1
 8008c0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008c14:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	015a      	lsls	r2, r3, #5
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	4413      	add	r3, r2
 8008c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	0151      	lsls	r1, r2, #5
 8008c28:	693a      	ldr	r2, [r7, #16]
 8008c2a:	440a      	add	r2, r1
 8008c2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c30:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008c34:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	3301      	adds	r3, #1
 8008c3a:	617b      	str	r3, [r7, #20]
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008c42:	d81d      	bhi.n	8008c80 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	015a      	lsls	r2, r3, #5
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	4413      	add	r3, r2
 8008c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c5a:	d0ec      	beq.n	8008c36 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008c5c:	e080      	b.n	8008d60 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	015a      	lsls	r2, r3, #5
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	4413      	add	r3, r2
 8008c66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	0151      	lsls	r1, r2, #5
 8008c70:	693a      	ldr	r2, [r7, #16]
 8008c72:	440a      	add	r2, r1
 8008c74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008c7c:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008c7e:	e06f      	b.n	8008d60 <USB_HC_Halt+0x1f0>
          break;
 8008c80:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008c82:	e06d      	b.n	8008d60 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	015a      	lsls	r2, r3, #5
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	4413      	add	r3, r2
 8008c8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	0151      	lsls	r1, r2, #5
 8008c96:	693a      	ldr	r2, [r7, #16]
 8008c98:	440a      	add	r2, r1
 8008c9a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ca2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008caa:	691b      	ldr	r3, [r3, #16]
 8008cac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d143      	bne.n	8008d3c <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	015a      	lsls	r2, r3, #5
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	4413      	add	r3, r2
 8008cbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	68fa      	ldr	r2, [r7, #12]
 8008cc4:	0151      	lsls	r1, r2, #5
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	440a      	add	r2, r1
 8008cca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cd2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	015a      	lsls	r2, r3, #5
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	4413      	add	r3, r2
 8008cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	68fa      	ldr	r2, [r7, #12]
 8008ce4:	0151      	lsls	r1, r2, #5
 8008ce6:	693a      	ldr	r2, [r7, #16]
 8008ce8:	440a      	add	r2, r1
 8008cea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008cf2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	015a      	lsls	r2, r3, #5
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68fa      	ldr	r2, [r7, #12]
 8008d04:	0151      	lsls	r1, r2, #5
 8008d06:	693a      	ldr	r2, [r7, #16]
 8008d08:	440a      	add	r2, r1
 8008d0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d0e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008d12:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	3301      	adds	r3, #1
 8008d18:	617b      	str	r3, [r7, #20]
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d20:	d81d      	bhi.n	8008d5e <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	015a      	lsls	r2, r3, #5
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	4413      	add	r3, r2
 8008d2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d38:	d0ec      	beq.n	8008d14 <USB_HC_Halt+0x1a4>
 8008d3a:	e011      	b.n	8008d60 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	015a      	lsls	r2, r3, #5
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	4413      	add	r3, r2
 8008d44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	0151      	lsls	r1, r2, #5
 8008d4e:	693a      	ldr	r2, [r7, #16]
 8008d50:	440a      	add	r2, r1
 8008d52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008d5a:	6013      	str	r3, [r2, #0]
 8008d5c:	e000      	b.n	8008d60 <USB_HC_Halt+0x1f0>
          break;
 8008d5e:	bf00      	nop
    }
  }

  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	371c      	adds	r7, #28
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b086      	sub	sp, #24
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f7ff fdce 	bl	8008920 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008d84:	2110      	movs	r1, #16
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7ff fddc 	bl	8008944 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f7ff fdff 	bl	8008990 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008d92:	2300      	movs	r3, #0
 8008d94:	613b      	str	r3, [r7, #16]
 8008d96:	e01f      	b.n	8008dd8 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	015a      	lsls	r2, r3, #5
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	4413      	add	r3, r2
 8008da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008dae:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008db6:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008dbe:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	015a      	lsls	r2, r3, #5
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008dcc:	461a      	mov	r2, r3
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	3301      	adds	r3, #1
 8008dd6:	613b      	str	r3, [r7, #16]
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	2b0f      	cmp	r3, #15
 8008ddc:	d9dc      	bls.n	8008d98 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008dde:	2300      	movs	r3, #0
 8008de0:	613b      	str	r3, [r7, #16]
 8008de2:	e034      	b.n	8008e4e <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	015a      	lsls	r2, r3, #5
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	4413      	add	r3, r2
 8008dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008dfa:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e02:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008e0a:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	015a      	lsls	r2, r3, #5
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4413      	add	r3, r2
 8008e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e18:	461a      	mov	r2, r3
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	3301      	adds	r3, #1
 8008e22:	617b      	str	r3, [r7, #20]
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e2a:	d80c      	bhi.n	8008e46 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008e2c:	693b      	ldr	r3, [r7, #16]
 8008e2e:	015a      	lsls	r2, r3, #5
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	4413      	add	r3, r2
 8008e34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e42:	d0ec      	beq.n	8008e1e <USB_StopHost+0xb0>
 8008e44:	e000      	b.n	8008e48 <USB_StopHost+0xda>
        break;
 8008e46:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	613b      	str	r3, [r7, #16]
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	2b0f      	cmp	r3, #15
 8008e52:	d9c7      	bls.n	8008de4 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e60:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f04f 32ff 	mov.w	r2, #4294967295
 8008e68:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f7ff fd47 	bl	80088fe <USB_EnableGlobalInt>

  return HAL_OK;
 8008e70:	2300      	movs	r3, #0
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3718      	adds	r7, #24
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}

08008e7a <USBH_LL_IncTimer>:
 8008e7a:	b580      	push	{r7, lr}
 8008e7c:	b082      	sub	sp, #8
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	6078      	str	r0, [r7, #4]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8008e88:	1c5a      	adds	r2, r3, #1
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 f804 	bl	8008e9e <USBH_HandleSof>
 8008e96:	bf00      	nop
 8008e98:	3708      	adds	r7, #8
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <USBH_HandleSof>:
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b082      	sub	sp, #8
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	2b0b      	cmp	r3, #11
 8008eae:	d10a      	bne.n	8008ec6 <USBH_HandleSof+0x28>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d005      	beq.n	8008ec6 <USBH_HandleSof+0x28>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008ec0:	699b      	ldr	r3, [r3, #24]
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	4798      	blx	r3
 8008ec6:	bf00      	nop
 8008ec8:	3708      	adds	r7, #8
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}

08008ece <USBH_LL_PortEnabled>:
 8008ece:	b480      	push	{r7}
 8008ed0:	b083      	sub	sp, #12
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	6078      	str	r0, [r7, #4]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
 8008ede:	bf00      	nop
 8008ee0:	370c      	adds	r7, #12
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr

08008eea <USBH_LL_PortDisabled>:
 8008eea:	b480      	push	{r7}
 8008eec:	b083      	sub	sp, #12
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
 8008efa:	bf00      	nop
 8008efc:	370c      	adds	r7, #12
 8008efe:	46bd      	mov	sp, r7
 8008f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f04:	4770      	bx	lr

08008f06 <USBH_LL_Connect>:
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b082      	sub	sp, #8
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	781b      	ldrb	r3, [r3, #0]
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d10f      	bne.n	8008f38 <USBH_LL_Connect+0x32>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00e      	beq.n	8008f48 <USBH_LL_Connect+0x42>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f30:	2104      	movs	r1, #4
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	4798      	blx	r3
 8008f36:	e007      	b.n	8008f48 <USBH_LL_Connect+0x42>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d102      	bne.n	8008f48 <USBH_LL_Connect+0x42>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2202      	movs	r2, #2
 8008f46:	701a      	strb	r2, [r3, #0]
 8008f48:	2300      	movs	r3, #0
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3708      	adds	r7, #8
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}

08008f52 <USBH_LL_Disconnect>:
 8008f52:	b580      	push	{r7, lr}
 8008f54:	b082      	sub	sp, #8
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 f8b1 	bl	80090c2 <USBH_LL_Stop>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	791b      	ldrb	r3, [r3, #4]
 8008f64:	4619      	mov	r1, r3
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f820 	bl	8008fac <USBH_FreePipe>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	795b      	ldrb	r3, [r3, #5]
 8008f70:	4619      	mov	r1, r3
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f81a 	bl	8008fac <USBH_FreePipe>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d005      	beq.n	8008f96 <USBH_LL_Disconnect+0x44>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f90:	2105      	movs	r1, #5
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	4798      	blx	r3
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 f878 	bl	800908c <USBH_LL_Start>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2203      	movs	r2, #3
 8008fa0:	701a      	strb	r2, [r3, #0]
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3708      	adds	r7, #8
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8008fb8:	78fb      	ldrb	r3, [r7, #3]
 8008fba:	2b0a      	cmp	r3, #10
 8008fbc:	d80b      	bhi.n	8008fd6 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8008fbe:	78fa      	ldrb	r2, [r7, #3]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	32e0      	adds	r2, #224	; 0xe0
 8008fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc8:	78fa      	ldrb	r2, [r7, #3]
 8008fca:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	32e0      	adds	r2, #224	; 0xe0
 8008fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <HAL_HCD_SOF_Callback>:
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f7ff ff41 	bl	8008e7a <USBH_LL_IncTimer>
 8008ff8:	bf00      	nop
 8008ffa:	3708      	adds	r7, #8
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <HAL_HCD_Connect_Callback>:
 8009000:	b580      	push	{r7, lr}
 8009002:	b082      	sub	sp, #8
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800900e:	4618      	mov	r0, r3
 8009010:	f7ff ff79 	bl	8008f06 <USBH_LL_Connect>
 8009014:	bf00      	nop
 8009016:	3708      	adds	r7, #8
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <HAL_HCD_Disconnect_Callback>:
 800901c:	b580      	push	{r7, lr}
 800901e:	b082      	sub	sp, #8
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800902a:	4618      	mov	r0, r3
 800902c:	f7ff ff91 	bl	8008f52 <USBH_LL_Disconnect>
 8009030:	bf00      	nop
 8009032:	3708      	adds	r7, #8
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <HAL_HCD_HC_NotifyURBChange_Callback>:
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	460b      	mov	r3, r1
 8009042:	70fb      	strb	r3, [r7, #3]
 8009044:	4613      	mov	r3, r2
 8009046:	70bb      	strb	r3, [r7, #2]
 8009048:	bf00      	nop
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <HAL_HCD_PortEnabled_Callback>:
 8009054:	b580      	push	{r7, lr}
 8009056:	b082      	sub	sp, #8
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009062:	4618      	mov	r0, r3
 8009064:	f7ff ff33 	bl	8008ece <USBH_LL_PortEnabled>
 8009068:	bf00      	nop
 800906a:	3708      	adds	r7, #8
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <HAL_HCD_PortDisabled_Callback>:
 8009070:	b580      	push	{r7, lr}
 8009072:	b082      	sub	sp, #8
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800907e:	4618      	mov	r0, r3
 8009080:	f7ff ff33 	bl	8008eea <USBH_LL_PortDisabled>
 8009084:	bf00      	nop
 8009086:	3708      	adds	r7, #8
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBH_LL_Start>:
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	2300      	movs	r3, #0
 8009096:	73fb      	strb	r3, [r7, #15]
 8009098:	2300      	movs	r3, #0
 800909a:	73bb      	strb	r3, [r7, #14]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7fc f8e9 	bl	800527a <HAL_HCD_Start>
 80090a8:	4603      	mov	r3, r0
 80090aa:	73fb      	strb	r3, [r7, #15]
 80090ac:	7bfb      	ldrb	r3, [r7, #15]
 80090ae:	4618      	mov	r0, r3
 80090b0:	f000 f822 	bl	80090f8 <USBH_Get_USB_Status>
 80090b4:	4603      	mov	r3, r0
 80090b6:	73bb      	strb	r3, [r7, #14]
 80090b8:	7bbb      	ldrb	r3, [r7, #14]
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <USBH_LL_Stop>:
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b084      	sub	sp, #16
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
 80090ca:	2300      	movs	r3, #0
 80090cc:	73fb      	strb	r3, [r7, #15]
 80090ce:	2300      	movs	r3, #0
 80090d0:	73bb      	strb	r3, [r7, #14]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80090d8:	4618      	mov	r0, r3
 80090da:	f7fc f8f1 	bl	80052c0 <HAL_HCD_Stop>
 80090de:	4603      	mov	r3, r0
 80090e0:	73fb      	strb	r3, [r7, #15]
 80090e2:	7bfb      	ldrb	r3, [r7, #15]
 80090e4:	4618      	mov	r0, r3
 80090e6:	f000 f807 	bl	80090f8 <USBH_Get_USB_Status>
 80090ea:	4603      	mov	r3, r0
 80090ec:	73bb      	strb	r3, [r7, #14]
 80090ee:	7bbb      	ldrb	r3, [r7, #14]
 80090f0:	4618      	mov	r0, r3
 80090f2:	3710      	adds	r7, #16
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}

080090f8 <USBH_Get_USB_Status>:
 80090f8:	b480      	push	{r7}
 80090fa:	b085      	sub	sp, #20
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	4603      	mov	r3, r0
 8009100:	71fb      	strb	r3, [r7, #7]
 8009102:	2300      	movs	r3, #0
 8009104:	73fb      	strb	r3, [r7, #15]
 8009106:	79fb      	ldrb	r3, [r7, #7]
 8009108:	2b03      	cmp	r3, #3
 800910a:	d817      	bhi.n	800913c <USBH_Get_USB_Status+0x44>
 800910c:	a201      	add	r2, pc, #4	; (adr r2, 8009114 <USBH_Get_USB_Status+0x1c>)
 800910e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009112:	bf00      	nop
 8009114:	08009125 	.word	0x08009125
 8009118:	0800912b 	.word	0x0800912b
 800911c:	08009131 	.word	0x08009131
 8009120:	08009137 	.word	0x08009137
 8009124:	2300      	movs	r3, #0
 8009126:	73fb      	strb	r3, [r7, #15]
 8009128:	e00b      	b.n	8009142 <USBH_Get_USB_Status+0x4a>
 800912a:	2302      	movs	r3, #2
 800912c:	73fb      	strb	r3, [r7, #15]
 800912e:	e008      	b.n	8009142 <USBH_Get_USB_Status+0x4a>
 8009130:	2301      	movs	r3, #1
 8009132:	73fb      	strb	r3, [r7, #15]
 8009134:	e005      	b.n	8009142 <USBH_Get_USB_Status+0x4a>
 8009136:	2302      	movs	r3, #2
 8009138:	73fb      	strb	r3, [r7, #15]
 800913a:	e002      	b.n	8009142 <USBH_Get_USB_Status+0x4a>
 800913c:	2302      	movs	r3, #2
 800913e:	73fb      	strb	r3, [r7, #15]
 8009140:	bf00      	nop
 8009142:	7bfb      	ldrb	r3, [r7, #15]
 8009144:	4618      	mov	r0, r3
 8009146:	3714      	adds	r7, #20
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <arm_max_f32>:
 8009150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009154:	1e4f      	subs	r7, r1, #1
 8009156:	ea5f 0897 	movs.w	r8, r7, lsr #2
 800915a:	f100 0e04 	add.w	lr, r0, #4
 800915e:	edd0 7a00 	vldr	s15, [r0]
 8009162:	d058      	beq.n	8009216 <arm_max_f32+0xc6>
 8009164:	3014      	adds	r0, #20
 8009166:	46c4      	mov	ip, r8
 8009168:	2604      	movs	r6, #4
 800916a:	2400      	movs	r4, #0
 800916c:	ed10 6a04 	vldr	s12, [r0, #-16]
 8009170:	ed50 6a03 	vldr	s13, [r0, #-12]
 8009174:	ed10 7a02 	vldr	s14, [r0, #-8]
 8009178:	ed50 5a01 	vldr	s11, [r0, #-4]
 800917c:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8009180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009184:	bfc8      	it	gt
 8009186:	eef0 7a46 	vmovgt.f32	s15, s12
 800918a:	f1a6 0503 	sub.w	r5, r6, #3
 800918e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009192:	bfc8      	it	gt
 8009194:	462c      	movgt	r4, r5
 8009196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800919a:	bf48      	it	mi
 800919c:	eef0 7a66 	vmovmi.f32	s15, s13
 80091a0:	f1a6 0502 	sub.w	r5, r6, #2
 80091a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091a8:	bf48      	it	mi
 80091aa:	462c      	movmi	r4, r5
 80091ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091b0:	bf48      	it	mi
 80091b2:	eef0 7a47 	vmovmi.f32	s15, s14
 80091b6:	f106 35ff 	add.w	r5, r6, #4294967295
 80091ba:	eef4 7ae5 	vcmpe.f32	s15, s11
 80091be:	bf48      	it	mi
 80091c0:	462c      	movmi	r4, r5
 80091c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091c6:	bf48      	it	mi
 80091c8:	4634      	movmi	r4, r6
 80091ca:	bf48      	it	mi
 80091cc:	eef0 7a65 	vmovmi.f32	s15, s11
 80091d0:	f1bc 0c01 	subs.w	ip, ip, #1
 80091d4:	f106 0604 	add.w	r6, r6, #4
 80091d8:	f100 0010 	add.w	r0, r0, #16
 80091dc:	d1c6      	bne.n	800916c <arm_max_f32+0x1c>
 80091de:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 80091e2:	f017 0003 	ands.w	r0, r7, #3
 80091e6:	d018      	beq.n	800921a <arm_max_f32+0xca>
 80091e8:	1a08      	subs	r0, r1, r0
 80091ea:	ecbe 7a01 	vldmia	lr!, {s14}
 80091ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80091f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091f6:	bfc8      	it	gt
 80091f8:	4604      	movgt	r4, r0
 80091fa:	f100 0001 	add.w	r0, r0, #1
 80091fe:	bfd8      	it	le
 8009200:	eeb0 7a67 	vmovle.f32	s14, s15
 8009204:	4288      	cmp	r0, r1
 8009206:	eef0 7a47 	vmov.f32	s15, s14
 800920a:	d1ee      	bne.n	80091ea <arm_max_f32+0x9a>
 800920c:	ed82 7a00 	vstr	s14, [r2]
 8009210:	601c      	str	r4, [r3, #0]
 8009212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009216:	4644      	mov	r4, r8
 8009218:	e7e3      	b.n	80091e2 <arm_max_f32+0x92>
 800921a:	eeb0 7a67 	vmov.f32	s14, s15
 800921e:	e7f5      	b.n	800920c <arm_max_f32+0xbc>

08009220 <arm_cfft_radix4_init_f32>:
 8009220:	b410      	push	{r4}
 8009222:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009226:	4c2b      	ldr	r4, [pc, #172]	; (80092d4 <arm_cfft_radix4_init_f32+0xb4>)
 8009228:	7082      	strb	r2, [r0, #2]
 800922a:	70c3      	strb	r3, [r0, #3]
 800922c:	8001      	strh	r1, [r0, #0]
 800922e:	6044      	str	r4, [r0, #4]
 8009230:	d043      	beq.n	80092ba <arm_cfft_radix4_init_f32+0x9a>
 8009232:	d80f      	bhi.n	8009254 <arm_cfft_radix4_init_f32+0x34>
 8009234:	2910      	cmp	r1, #16
 8009236:	d032      	beq.n	800929e <arm_cfft_radix4_init_f32+0x7e>
 8009238:	2940      	cmp	r1, #64	; 0x40
 800923a:	d11e      	bne.n	800927a <arm_cfft_radix4_init_f32+0x5a>
 800923c:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 8009240:	4b25      	ldr	r3, [pc, #148]	; (80092d8 <arm_cfft_radix4_init_f32+0xb8>)
 8009242:	8181      	strh	r1, [r0, #12]
 8009244:	81c1      	strh	r1, [r0, #14]
 8009246:	6102      	str	r2, [r0, #16]
 8009248:	6083      	str	r3, [r0, #8]
 800924a:	2000      	movs	r0, #0
 800924c:	b240      	sxtb	r0, r0
 800924e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009252:	4770      	bx	lr
 8009254:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009258:	d014      	beq.n	8009284 <arm_cfft_radix4_init_f32+0x64>
 800925a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800925e:	d10c      	bne.n	800927a <arm_cfft_radix4_init_f32+0x5a>
 8009260:	f04f 5366 	mov.w	r3, #964689920	; 0x39800000
 8009264:	6103      	str	r3, [r0, #16]
 8009266:	4a1d      	ldr	r2, [pc, #116]	; (80092dc <arm_cfft_radix4_init_f32+0xbc>)
 8009268:	6082      	str	r2, [r0, #8]
 800926a:	2301      	movs	r3, #1
 800926c:	8183      	strh	r3, [r0, #12]
 800926e:	81c3      	strh	r3, [r0, #14]
 8009270:	2000      	movs	r0, #0
 8009272:	b240      	sxtb	r0, r0
 8009274:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009278:	4770      	bx	lr
 800927a:	20ff      	movs	r0, #255	; 0xff
 800927c:	b240      	sxtb	r0, r0
 800927e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009282:	4770      	bx	lr
 8009284:	f04f 536a 	mov.w	r3, #981467136	; 0x3a800000
 8009288:	6103      	str	r3, [r0, #16]
 800928a:	4a15      	ldr	r2, [pc, #84]	; (80092e0 <arm_cfft_radix4_init_f32+0xc0>)
 800928c:	6082      	str	r2, [r0, #8]
 800928e:	2304      	movs	r3, #4
 8009290:	8183      	strh	r3, [r0, #12]
 8009292:	81c3      	strh	r3, [r0, #14]
 8009294:	2000      	movs	r0, #0
 8009296:	b240      	sxtb	r0, r0
 8009298:	f85d 4b04 	ldr.w	r4, [sp], #4
 800929c:	4770      	bx	lr
 800929e:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 80092a2:	6103      	str	r3, [r0, #16]
 80092a4:	4a0f      	ldr	r2, [pc, #60]	; (80092e4 <arm_cfft_radix4_init_f32+0xc4>)
 80092a6:	6082      	str	r2, [r0, #8]
 80092a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80092ac:	8183      	strh	r3, [r0, #12]
 80092ae:	81c3      	strh	r3, [r0, #14]
 80092b0:	2000      	movs	r0, #0
 80092b2:	b240      	sxtb	r0, r0
 80092b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092b8:	4770      	bx	lr
 80092ba:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 80092be:	6103      	str	r3, [r0, #16]
 80092c0:	4a09      	ldr	r2, [pc, #36]	; (80092e8 <arm_cfft_radix4_init_f32+0xc8>)
 80092c2:	6082      	str	r2, [r0, #8]
 80092c4:	2310      	movs	r3, #16
 80092c6:	8183      	strh	r3, [r0, #12]
 80092c8:	81c3      	strh	r3, [r0, #14]
 80092ca:	2000      	movs	r0, #0
 80092cc:	b240      	sxtb	r0, r0
 80092ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092d2:	4770      	bx	lr
 80092d4:	0800c780 	.word	0x0800c780
 80092d8:	0800bffe 	.word	0x0800bffe
 80092dc:	0800bf80 	.word	0x0800bf80
 80092e0:	0800bf86 	.word	0x0800bf86
 80092e4:	0800c17e 	.word	0x0800c17e
 80092e8:	0800bf9e 	.word	0x0800bf9e

080092ec <arm_radix4_butterfly_f32>:
 80092ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f0:	ed2d 8b06 	vpush	{d8-d10}
 80092f4:	468a      	mov	sl, r1
 80092f6:	0889      	lsrs	r1, r1, #2
 80092f8:	b08d      	sub	sp, #52	; 0x34
 80092fa:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 80092fe:	eb00 040c 	add.w	r4, r0, ip
 8009302:	460d      	mov	r5, r1
 8009304:	461f      	mov	r7, r3
 8009306:	4691      	mov	r9, r2
 8009308:	920a      	str	r2, [sp, #40]	; 0x28
 800930a:	eb04 020c 	add.w	r2, r4, ip
 800930e:	4606      	mov	r6, r0
 8009310:	9300      	str	r3, [sp, #0]
 8009312:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 8009316:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800931a:	eba2 07c5 	sub.w	r7, r2, r5, lsl #3
 800931e:	9009      	str	r0, [sp, #36]	; 0x24
 8009320:	f10c 0004 	add.w	r0, ip, #4
 8009324:	9701      	str	r7, [sp, #4]
 8009326:	9103      	str	r1, [sp, #12]
 8009328:	4430      	add	r0, r6
 800932a:	4631      	mov	r1, r6
 800932c:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 8009330:	1d37      	adds	r7, r6, #4
 8009332:	9e00      	ldr	r6, [sp, #0]
 8009334:	46ab      	mov	fp, r5
 8009336:	00f5      	lsls	r5, r6, #3
 8009338:	9502      	str	r5, [sp, #8]
 800933a:	f8cd b010 	str.w	fp, [sp, #16]
 800933e:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009342:	f8cd a008 	str.w	sl, [sp, #8]
 8009346:	f8dd a004 	ldr.w	sl, [sp, #4]
 800934a:	ea4f 1806 	mov.w	r8, r6, lsl #4
 800934e:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8009352:	464e      	mov	r6, r9
 8009354:	464d      	mov	r5, r9
 8009356:	edd1 4a01 	vldr	s9, [r1, #4]
 800935a:	ed10 4a01 	vldr	s8, [r0, #-4]
 800935e:	ed17 6a01 	vldr	s12, [r7, #-4]
 8009362:	edd2 6a00 	vldr	s13, [r2]
 8009366:	ed94 7a01 	vldr	s14, [r4, #4]
 800936a:	edd3 7a01 	vldr	s15, [r3, #4]
 800936e:	ed93 5a00 	vldr	s10, [r3]
 8009372:	edd2 5a01 	vldr	s11, [r2, #4]
 8009376:	ed99 3a00 	vldr	s6, [r9]
 800937a:	edd9 3a01 	vldr	s7, [r9, #4]
 800937e:	ee36 2a26 	vadd.f32	s4, s12, s13
 8009382:	ee74 2a05 	vadd.f32	s5, s8, s10
 8009386:	ee34 1aa5 	vadd.f32	s2, s9, s11
 800938a:	ee77 1a27 	vadd.f32	s3, s14, s15
 800938e:	ee32 0a22 	vadd.f32	s0, s4, s5
 8009392:	ee71 0a21 	vadd.f32	s1, s2, s3
 8009396:	ee36 6a66 	vsub.f32	s12, s12, s13
 800939a:	ee34 5a45 	vsub.f32	s10, s8, s10
 800939e:	ee74 5ae5 	vsub.f32	s11, s9, s11
 80093a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80093a6:	ed07 0a01 	vstr	s0, [r7, #-4]
 80093aa:	edc1 0a01 	vstr	s1, [r1, #4]
 80093ae:	ed95 4a00 	vldr	s8, [r5]
 80093b2:	edd6 6a00 	vldr	s13, [r6]
 80093b6:	edd6 7a01 	vldr	s15, [r6, #4]
 80093ba:	ee72 4a62 	vsub.f32	s9, s4, s5
 80093be:	ee71 1a61 	vsub.f32	s3, s2, s3
 80093c2:	ee75 2ac5 	vsub.f32	s5, s11, s10
 80093c6:	ed95 1a01 	vldr	s2, [r5, #4]
 80093ca:	ee36 2a07 	vadd.f32	s4, s12, s14
 80093ce:	ee36 7a47 	vsub.f32	s14, s12, s14
 80093d2:	ee35 6a25 	vadd.f32	s12, s10, s11
 80093d6:	ee62 0a04 	vmul.f32	s1, s4, s8
 80093da:	ee21 5a83 	vmul.f32	s10, s3, s6
 80093de:	ee22 2a01 	vmul.f32	s4, s4, s2
 80093e2:	ee22 4a84 	vmul.f32	s8, s5, s8
 80093e6:	ee22 1a81 	vmul.f32	s2, s5, s2
 80093ea:	ee67 5a26 	vmul.f32	s11, s14, s13
 80093ee:	ee64 2a83 	vmul.f32	s5, s9, s6
 80093f2:	ee66 6a26 	vmul.f32	s13, s12, s13
 80093f6:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80093fa:	ee26 6a27 	vmul.f32	s12, s12, s15
 80093fe:	ee61 1aa3 	vmul.f32	s3, s3, s7
 8009402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009406:	ee30 3a81 	vadd.f32	s6, s1, s2
 800940a:	ee34 4a42 	vsub.f32	s8, s8, s4
 800940e:	ee72 3aa1 	vadd.f32	s7, s5, s3
 8009412:	ee35 5a64 	vsub.f32	s10, s10, s9
 8009416:	ee35 7a86 	vadd.f32	s14, s11, s12
 800941a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800941e:	3108      	adds	r1, #8
 8009420:	4551      	cmp	r1, sl
 8009422:	ed40 3a01 	vstr	s7, [r0, #-4]
 8009426:	f107 0708 	add.w	r7, r7, #8
 800942a:	ed84 5a01 	vstr	s10, [r4, #4]
 800942e:	44c1      	add	r9, r8
 8009430:	ed82 3a00 	vstr	s6, [r2]
 8009434:	ed82 4a01 	vstr	s8, [r2, #4]
 8009438:	445d      	add	r5, fp
 800943a:	ed83 7a00 	vstr	s14, [r3]
 800943e:	edc3 7a01 	vstr	s15, [r3, #4]
 8009442:	4476      	add	r6, lr
 8009444:	f100 0008 	add.w	r0, r0, #8
 8009448:	f104 0408 	add.w	r4, r4, #8
 800944c:	f102 0208 	add.w	r2, r2, #8
 8009450:	f103 0308 	add.w	r3, r3, #8
 8009454:	f47f af7f 	bne.w	8009356 <arm_radix4_butterfly_f32+0x6a>
 8009458:	9b00      	ldr	r3, [sp, #0]
 800945a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800945e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8009462:	f8dd a008 	ldr.w	sl, [sp, #8]
 8009466:	920b      	str	r2, [sp, #44]	; 0x2c
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	b29b      	uxth	r3, r3
 800946c:	2a04      	cmp	r2, #4
 800946e:	9306      	str	r3, [sp, #24]
 8009470:	f240 80b9 	bls.w	80095e6 <arm_radix4_butterfly_f32+0x2fa>
 8009474:	9207      	str	r2, [sp, #28]
 8009476:	9806      	ldr	r0, [sp, #24]
 8009478:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800947a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800947c:	ea4f 039b 	mov.w	r3, fp, lsr #2
 8009480:	4619      	mov	r1, r3
 8009482:	9308      	str	r3, [sp, #32]
 8009484:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8009488:	1e4a      	subs	r2, r1, #1
 800948a:	00db      	lsls	r3, r3, #3
 800948c:	9205      	str	r2, [sp, #20]
 800948e:	9303      	str	r3, [sp, #12]
 8009490:	010a      	lsls	r2, r1, #4
 8009492:	0103      	lsls	r3, r0, #4
 8009494:	9204      	str	r2, [sp, #16]
 8009496:	9302      	str	r3, [sp, #8]
 8009498:	00c2      	lsls	r2, r0, #3
 800949a:	2300      	movs	r3, #0
 800949c:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 80094a0:	9201      	str	r2, [sp, #4]
 80094a2:	46b8      	mov	r8, r7
 80094a4:	46be      	mov	lr, r7
 80094a6:	9300      	str	r3, [sp, #0]
 80094a8:	9b04      	ldr	r3, [sp, #16]
 80094aa:	ed97 1a00 	vldr	s2, [r7]
 80094ae:	edd7 1a01 	vldr	s3, [r7, #4]
 80094b2:	ed9e 2a00 	vldr	s4, [lr]
 80094b6:	edde 2a01 	vldr	s5, [lr, #4]
 80094ba:	ed98 3a00 	vldr	s6, [r8]
 80094be:	edd8 3a01 	vldr	s7, [r8, #4]
 80094c2:	9d00      	ldr	r5, [sp, #0]
 80094c4:	18f1      	adds	r1, r6, r3
 80094c6:	eb09 0203 	add.w	r2, r9, r3
 80094ca:	1d34      	adds	r4, r6, #4
 80094cc:	464b      	mov	r3, r9
 80094ce:	4630      	mov	r0, r6
 80094d0:	ed90 4a01 	vldr	s8, [r0, #4]
 80094d4:	ed54 5a01 	vldr	s11, [r4, #-4]
 80094d8:	ed91 7a00 	vldr	s14, [r1]
 80094dc:	edd2 7a00 	vldr	s15, [r2]
 80094e0:	edd3 4a01 	vldr	s9, [r3, #4]
 80094e4:	ed92 5a01 	vldr	s10, [r2, #4]
 80094e8:	ed93 6a00 	vldr	s12, [r3]
 80094ec:	edd1 6a01 	vldr	s13, [r1, #4]
 80094f0:	ee35 0a87 	vadd.f32	s0, s11, s14
 80094f4:	ee34 8a26 	vadd.f32	s16, s8, s13
 80094f8:	ee76 8a27 	vadd.f32	s17, s12, s15
 80094fc:	ee74 6a66 	vsub.f32	s13, s8, s13
 8009500:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009504:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8009508:	ee74 7ac5 	vsub.f32	s15, s9, s10
 800950c:	ee74 0a85 	vadd.f32	s1, s9, s10
 8009510:	ee35 7ae7 	vsub.f32	s14, s11, s15
 8009514:	ee78 4a60 	vsub.f32	s9, s16, s1
 8009518:	ee35 5aa7 	vadd.f32	s10, s11, s15
 800951c:	ee30 4a68 	vsub.f32	s8, s0, s17
 8009520:	ee76 5ac6 	vsub.f32	s11, s13, s12
 8009524:	ee76 7a26 	vadd.f32	s15, s12, s13
 8009528:	ee64 aa02 	vmul.f32	s21, s8, s4
 800952c:	ee24 aaa2 	vmul.f32	s20, s9, s5
 8009530:	ee24 4a22 	vmul.f32	s8, s8, s5
 8009534:	ee65 9a01 	vmul.f32	s19, s10, s2
 8009538:	ee25 9aa1 	vmul.f32	s18, s11, s3
 800953c:	ee27 6a03 	vmul.f32	s12, s14, s6
 8009540:	ee67 6aa3 	vmul.f32	s13, s15, s7
 8009544:	ee64 4a82 	vmul.f32	s9, s9, s4
 8009548:	ee25 5a21 	vmul.f32	s10, s10, s3
 800954c:	ee65 5a81 	vmul.f32	s11, s11, s2
 8009550:	ee27 7a23 	vmul.f32	s14, s14, s7
 8009554:	ee67 7a83 	vmul.f32	s15, s15, s6
 8009558:	ee78 0a20 	vadd.f32	s1, s16, s1
 800955c:	ee74 4ac4 	vsub.f32	s9, s9, s8
 8009560:	ee30 0a28 	vadd.f32	s0, s0, s17
 8009564:	ee3a 8a8a 	vadd.f32	s16, s21, s20
 8009568:	ee39 4a89 	vadd.f32	s8, s19, s18
 800956c:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8009570:	ee76 6a26 	vadd.f32	s13, s12, s13
 8009574:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009578:	445d      	add	r5, fp
 800957a:	45aa      	cmp	sl, r5
 800957c:	ed04 0a01 	vstr	s0, [r4, #-4]
 8009580:	edc0 0a01 	vstr	s1, [r0, #4]
 8009584:	4464      	add	r4, ip
 8009586:	ed83 8a00 	vstr	s16, [r3]
 800958a:	edc3 4a01 	vstr	s9, [r3, #4]
 800958e:	4460      	add	r0, ip
 8009590:	ed81 4a00 	vstr	s8, [r1]
 8009594:	edc1 5a01 	vstr	s11, [r1, #4]
 8009598:	4463      	add	r3, ip
 800959a:	edc2 6a00 	vstr	s13, [r2]
 800959e:	edc2 7a01 	vstr	s15, [r2, #4]
 80095a2:	4461      	add	r1, ip
 80095a4:	4462      	add	r2, ip
 80095a6:	d893      	bhi.n	80094d0 <arm_radix4_butterfly_f32+0x1e4>
 80095a8:	9a01      	ldr	r2, [sp, #4]
 80095aa:	9b00      	ldr	r3, [sp, #0]
 80095ac:	4417      	add	r7, r2
 80095ae:	9a02      	ldr	r2, [sp, #8]
 80095b0:	4496      	add	lr, r2
 80095b2:	9a03      	ldr	r2, [sp, #12]
 80095b4:	4490      	add	r8, r2
 80095b6:	9a05      	ldr	r2, [sp, #20]
 80095b8:	3301      	adds	r3, #1
 80095ba:	4293      	cmp	r3, r2
 80095bc:	9300      	str	r3, [sp, #0]
 80095be:	f106 0608 	add.w	r6, r6, #8
 80095c2:	f109 0908 	add.w	r9, r9, #8
 80095c6:	f67f af6f 	bls.w	80094a8 <arm_radix4_butterfly_f32+0x1bc>
 80095ca:	9b06      	ldr	r3, [sp, #24]
 80095cc:	9a07      	ldr	r2, [sp, #28]
 80095ce:	f8dd b020 	ldr.w	fp, [sp, #32]
 80095d2:	0892      	lsrs	r2, r2, #2
 80095d4:	009b      	lsls	r3, r3, #2
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	2a04      	cmp	r2, #4
 80095da:	9207      	str	r2, [sp, #28]
 80095dc:	9306      	str	r3, [sp, #24]
 80095de:	d902      	bls.n	80095e6 <arm_radix4_butterfly_f32+0x2fa>
 80095e0:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 80095e4:	e747      	b.n	8009476 <arm_radix4_butterfly_f32+0x18a>
 80095e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80095ea:	3320      	adds	r3, #32
 80095ec:	ed53 4a04 	vldr	s9, [r3, #-16]
 80095f0:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 80095f4:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 80095f8:	ed53 5a01 	vldr	s11, [r3, #-4]
 80095fc:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 8009600:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 8009604:	ed13 7a02 	vldr	s14, [r3, #-8]
 8009608:	ed53 7a03 	vldr	s15, [r3, #-12]
 800960c:	ee34 3a24 	vadd.f32	s6, s8, s9
 8009610:	ee76 3a07 	vadd.f32	s7, s12, s14
 8009614:	ee34 4a64 	vsub.f32	s8, s8, s9
 8009618:	ee36 7a47 	vsub.f32	s14, s12, s14
 800961c:	ee75 4a65 	vsub.f32	s9, s10, s11
 8009620:	ee35 6a25 	vadd.f32	s12, s10, s11
 8009624:	ee76 5aa7 	vadd.f32	s11, s13, s15
 8009628:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800962c:	ee73 2a23 	vadd.f32	s5, s6, s7
 8009630:	ee35 5a86 	vadd.f32	s10, s11, s12
 8009634:	ee73 3a63 	vsub.f32	s7, s6, s7
 8009638:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800963c:	ee34 3a24 	vadd.f32	s6, s8, s9
 8009640:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8009644:	ee74 4a64 	vsub.f32	s9, s8, s9
 8009648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800964c:	3a01      	subs	r2, #1
 800964e:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 8009652:	ed43 3a06 	vstr	s7, [r3, #-24]	; 0xffffffe8
 8009656:	ed03 3a04 	vstr	s6, [r3, #-16]
 800965a:	ed43 4a02 	vstr	s9, [r3, #-8]
 800965e:	ed03 5a07 	vstr	s10, [r3, #-28]	; 0xffffffe4
 8009662:	ed03 6a05 	vstr	s12, [r3, #-20]	; 0xffffffec
 8009666:	ed43 6a03 	vstr	s13, [r3, #-12]
 800966a:	ed43 7a01 	vstr	s15, [r3, #-4]
 800966e:	f103 0320 	add.w	r3, r3, #32
 8009672:	d1bb      	bne.n	80095ec <arm_radix4_butterfly_f32+0x300>
 8009674:	b00d      	add	sp, #52	; 0x34
 8009676:	ecbd 8b06 	vpop	{d8-d10}
 800967a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800967e:	bf00      	nop

08009680 <arm_radix4_butterfly_inverse_f32>:
 8009680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009684:	ed2d 8b08 	vpush	{d8-d11}
 8009688:	b08d      	sub	sp, #52	; 0x34
 800968a:	468a      	mov	sl, r1
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	0889      	lsrs	r1, r1, #2
 8009690:	9c00      	ldr	r4, [sp, #0]
 8009692:	9103      	str	r1, [sp, #12]
 8009694:	460d      	mov	r5, r1
 8009696:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800969a:	461f      	mov	r7, r3
 800969c:	46ab      	mov	fp, r5
 800969e:	ea4f 0cc5 	mov.w	ip, r5, lsl #3
 80096a2:	eba1 08c5 	sub.w	r8, r1, r5, lsl #3
 80096a6:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80096aa:	0125      	lsls	r5, r4, #4
 80096ac:	00e4      	lsls	r4, r4, #3
 80096ae:	9402      	str	r4, [sp, #8]
 80096b0:	9501      	str	r5, [sp, #4]
 80096b2:	4606      	mov	r6, r0
 80096b4:	4691      	mov	r9, r2
 80096b6:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 80096ba:	9009      	str	r0, [sp, #36]	; 0x24
 80096bc:	f8cd b010 	str.w	fp, [sp, #16]
 80096c0:	f10c 0004 	add.w	r0, ip, #4
 80096c4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80096c8:	f8cd a008 	str.w	sl, [sp, #8]
 80096cc:	f8dd a004 	ldr.w	sl, [sp, #4]
 80096d0:	920a      	str	r2, [sp, #40]	; 0x28
 80096d2:	4430      	add	r0, r6
 80096d4:	4632      	mov	r2, r6
 80096d6:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 80096da:	4647      	mov	r7, r8
 80096dc:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 80096e0:	3604      	adds	r6, #4
 80096e2:	464d      	mov	r5, r9
 80096e4:	464c      	mov	r4, r9
 80096e6:	edd2 4a01 	vldr	s9, [r2, #4]
 80096ea:	ed10 4a01 	vldr	s8, [r0, #-4]
 80096ee:	ed16 6a01 	vldr	s12, [r6, #-4]
 80096f2:	edd1 6a00 	vldr	s13, [r1]
 80096f6:	ed97 7a01 	vldr	s14, [r7, #4]
 80096fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80096fe:	edd3 5a00 	vldr	s11, [r3]
 8009702:	ed91 5a01 	vldr	s10, [r1, #4]
 8009706:	ed99 3a00 	vldr	s6, [r9]
 800970a:	edd9 3a01 	vldr	s7, [r9, #4]
 800970e:	ee36 2a26 	vadd.f32	s4, s12, s13
 8009712:	ee74 2a25 	vadd.f32	s5, s8, s11
 8009716:	ee34 1a85 	vadd.f32	s2, s9, s10
 800971a:	ee77 1a27 	vadd.f32	s3, s14, s15
 800971e:	ee32 8a22 	vadd.f32	s16, s4, s5
 8009722:	ee71 0a21 	vadd.f32	s1, s2, s3
 8009726:	ee36 6a66 	vsub.f32	s12, s12, s13
 800972a:	ee74 5a65 	vsub.f32	s11, s8, s11
 800972e:	ee34 5ac5 	vsub.f32	s10, s9, s10
 8009732:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009736:	ed06 8a01 	vstr	s16, [r6, #-4]
 800973a:	edc2 0a01 	vstr	s1, [r2, #4]
 800973e:	ed94 4a00 	vldr	s8, [r4]
 8009742:	edd5 6a00 	vldr	s13, [r5]
 8009746:	edd5 7a01 	vldr	s15, [r5, #4]
 800974a:	ee72 4a62 	vsub.f32	s9, s4, s5
 800974e:	ee71 1a61 	vsub.f32	s3, s2, s3
 8009752:	ee75 2a25 	vadd.f32	s5, s10, s11
 8009756:	ed94 1a01 	vldr	s2, [r4, #4]
 800975a:	ee36 2a47 	vsub.f32	s4, s12, s14
 800975e:	ee36 7a07 	vadd.f32	s14, s12, s14
 8009762:	ee35 6a65 	vsub.f32	s12, s10, s11
 8009766:	ee62 0a04 	vmul.f32	s1, s4, s8
 800976a:	ee21 5a83 	vmul.f32	s10, s3, s6
 800976e:	ee22 2a01 	vmul.f32	s4, s4, s2
 8009772:	ee22 4a84 	vmul.f32	s8, s5, s8
 8009776:	ee22 1a81 	vmul.f32	s2, s5, s2
 800977a:	ee67 5a26 	vmul.f32	s11, s14, s13
 800977e:	ee64 2a83 	vmul.f32	s5, s9, s6
 8009782:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009786:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800978a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800978e:	ee61 1aa3 	vmul.f32	s3, s3, s7
 8009792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009796:	ee30 3ac1 	vsub.f32	s6, s1, s2
 800979a:	ee34 4a02 	vadd.f32	s8, s8, s4
 800979e:	ee72 3ae1 	vsub.f32	s7, s5, s3
 80097a2:	ee35 5a24 	vadd.f32	s10, s10, s9
 80097a6:	ee35 7ac6 	vsub.f32	s14, s11, s12
 80097aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097ae:	3208      	adds	r2, #8
 80097b0:	4542      	cmp	r2, r8
 80097b2:	ed40 3a01 	vstr	s7, [r0, #-4]
 80097b6:	f106 0608 	add.w	r6, r6, #8
 80097ba:	ed87 5a01 	vstr	s10, [r7, #4]
 80097be:	44d1      	add	r9, sl
 80097c0:	ed81 3a00 	vstr	s6, [r1]
 80097c4:	ed81 4a01 	vstr	s8, [r1, #4]
 80097c8:	445c      	add	r4, fp
 80097ca:	ed83 7a00 	vstr	s14, [r3]
 80097ce:	edc3 7a01 	vstr	s15, [r3, #4]
 80097d2:	4475      	add	r5, lr
 80097d4:	f100 0008 	add.w	r0, r0, #8
 80097d8:	f107 0708 	add.w	r7, r7, #8
 80097dc:	f101 0108 	add.w	r1, r1, #8
 80097e0:	f103 0308 	add.w	r3, r3, #8
 80097e4:	f47f af7f 	bne.w	80096e6 <arm_radix4_butterfly_inverse_f32+0x66>
 80097e8:	9b00      	ldr	r3, [sp, #0]
 80097ea:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80097ee:	f8dd b010 	ldr.w	fp, [sp, #16]
 80097f2:	f8dd a008 	ldr.w	sl, [sp, #8]
 80097f6:	920b      	str	r2, [sp, #44]	; 0x2c
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	b29b      	uxth	r3, r3
 80097fc:	2a04      	cmp	r2, #4
 80097fe:	9306      	str	r3, [sp, #24]
 8009800:	f240 80b9 	bls.w	8009976 <arm_radix4_butterfly_inverse_f32+0x2f6>
 8009804:	9207      	str	r2, [sp, #28]
 8009806:	9806      	ldr	r0, [sp, #24]
 8009808:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800980a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800980c:	ea4f 039b 	mov.w	r3, fp, lsr #2
 8009810:	4619      	mov	r1, r3
 8009812:	9308      	str	r3, [sp, #32]
 8009814:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8009818:	1e4a      	subs	r2, r1, #1
 800981a:	00db      	lsls	r3, r3, #3
 800981c:	9205      	str	r2, [sp, #20]
 800981e:	9303      	str	r3, [sp, #12]
 8009820:	010a      	lsls	r2, r1, #4
 8009822:	0103      	lsls	r3, r0, #4
 8009824:	9204      	str	r2, [sp, #16]
 8009826:	9302      	str	r3, [sp, #8]
 8009828:	00c2      	lsls	r2, r0, #3
 800982a:	2300      	movs	r3, #0
 800982c:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 8009830:	9201      	str	r2, [sp, #4]
 8009832:	46b8      	mov	r8, r7
 8009834:	46be      	mov	lr, r7
 8009836:	9300      	str	r3, [sp, #0]
 8009838:	9b04      	ldr	r3, [sp, #16]
 800983a:	ed97 1a00 	vldr	s2, [r7]
 800983e:	edd7 1a01 	vldr	s3, [r7, #4]
 8009842:	ed9e 2a00 	vldr	s4, [lr]
 8009846:	edde 2a01 	vldr	s5, [lr, #4]
 800984a:	ed98 3a00 	vldr	s6, [r8]
 800984e:	edd8 3a01 	vldr	s7, [r8, #4]
 8009852:	9d00      	ldr	r5, [sp, #0]
 8009854:	18f1      	adds	r1, r6, r3
 8009856:	eb09 0203 	add.w	r2, r9, r3
 800985a:	1d34      	adds	r4, r6, #4
 800985c:	464b      	mov	r3, r9
 800985e:	4630      	mov	r0, r6
 8009860:	ed90 4a01 	vldr	s8, [r0, #4]
 8009864:	ed14 6a01 	vldr	s12, [r4, #-4]
 8009868:	ed91 7a00 	vldr	s14, [r1]
 800986c:	edd2 7a00 	vldr	s15, [r2]
 8009870:	ed93 5a01 	vldr	s10, [r3, #4]
 8009874:	edd1 4a01 	vldr	s9, [r1, #4]
 8009878:	edd2 5a01 	vldr	s11, [r2, #4]
 800987c:	edd3 6a00 	vldr	s13, [r3]
 8009880:	ee76 0a07 	vadd.f32	s1, s12, s14
 8009884:	ee36 8aa7 	vadd.f32	s16, s13, s15
 8009888:	ee36 6a47 	vsub.f32	s12, s12, s14
 800988c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8009890:	ee74 8a24 	vadd.f32	s17, s8, s9
 8009894:	ee74 7a64 	vsub.f32	s15, s8, s9
 8009898:	ee35 7a65 	vsub.f32	s14, s10, s11
 800989c:	ee35 4a25 	vadd.f32	s8, s10, s11
 80098a0:	ee70 4ac8 	vsub.f32	s9, s1, s16
 80098a4:	ee76 5a47 	vsub.f32	s11, s12, s14
 80098a8:	ee38 5ac4 	vsub.f32	s10, s17, s8
 80098ac:	ee36 7a07 	vadd.f32	s14, s12, s14
 80098b0:	ee37 6aa6 	vadd.f32	s12, s15, s13
 80098b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80098b8:	ee24 ba82 	vmul.f32	s22, s9, s4
 80098bc:	ee65 aa22 	vmul.f32	s21, s10, s5
 80098c0:	ee64 4aa2 	vmul.f32	s9, s9, s5
 80098c4:	ee25 aa81 	vmul.f32	s20, s11, s2
 80098c8:	ee66 9a21 	vmul.f32	s19, s12, s3
 80098cc:	ee27 9a03 	vmul.f32	s18, s14, s6
 80098d0:	ee67 6aa3 	vmul.f32	s13, s15, s7
 80098d4:	ee25 5a02 	vmul.f32	s10, s10, s4
 80098d8:	ee65 5aa1 	vmul.f32	s11, s11, s3
 80098dc:	ee26 6a01 	vmul.f32	s12, s12, s2
 80098e0:	ee27 7a23 	vmul.f32	s14, s14, s7
 80098e4:	ee67 7a83 	vmul.f32	s15, s15, s6
 80098e8:	ee70 0a88 	vadd.f32	s1, s1, s16
 80098ec:	ee35 5a24 	vadd.f32	s10, s10, s9
 80098f0:	ee38 4a84 	vadd.f32	s8, s17, s8
 80098f4:	ee3b 8a6a 	vsub.f32	s16, s22, s21
 80098f8:	ee7a 4a69 	vsub.f32	s9, s20, s19
 80098fc:	ee36 6a25 	vadd.f32	s12, s12, s11
 8009900:	ee79 6a66 	vsub.f32	s13, s18, s13
 8009904:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009908:	445d      	add	r5, fp
 800990a:	45aa      	cmp	sl, r5
 800990c:	ed44 0a01 	vstr	s1, [r4, #-4]
 8009910:	ed80 4a01 	vstr	s8, [r0, #4]
 8009914:	4464      	add	r4, ip
 8009916:	ed83 8a00 	vstr	s16, [r3]
 800991a:	ed83 5a01 	vstr	s10, [r3, #4]
 800991e:	4460      	add	r0, ip
 8009920:	edc1 4a00 	vstr	s9, [r1]
 8009924:	ed81 6a01 	vstr	s12, [r1, #4]
 8009928:	4463      	add	r3, ip
 800992a:	edc2 6a00 	vstr	s13, [r2]
 800992e:	edc2 7a01 	vstr	s15, [r2, #4]
 8009932:	4461      	add	r1, ip
 8009934:	4462      	add	r2, ip
 8009936:	d893      	bhi.n	8009860 <arm_radix4_butterfly_inverse_f32+0x1e0>
 8009938:	9a01      	ldr	r2, [sp, #4]
 800993a:	9b00      	ldr	r3, [sp, #0]
 800993c:	4417      	add	r7, r2
 800993e:	9a02      	ldr	r2, [sp, #8]
 8009940:	4496      	add	lr, r2
 8009942:	9a03      	ldr	r2, [sp, #12]
 8009944:	4490      	add	r8, r2
 8009946:	9a05      	ldr	r2, [sp, #20]
 8009948:	3301      	adds	r3, #1
 800994a:	4293      	cmp	r3, r2
 800994c:	9300      	str	r3, [sp, #0]
 800994e:	f106 0608 	add.w	r6, r6, #8
 8009952:	f109 0908 	add.w	r9, r9, #8
 8009956:	f67f af6f 	bls.w	8009838 <arm_radix4_butterfly_inverse_f32+0x1b8>
 800995a:	9b06      	ldr	r3, [sp, #24]
 800995c:	9a07      	ldr	r2, [sp, #28]
 800995e:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009962:	0892      	lsrs	r2, r2, #2
 8009964:	009b      	lsls	r3, r3, #2
 8009966:	b29b      	uxth	r3, r3
 8009968:	2a04      	cmp	r2, #4
 800996a:	9207      	str	r2, [sp, #28]
 800996c:	9306      	str	r3, [sp, #24]
 800996e:	d902      	bls.n	8009976 <arm_radix4_butterfly_inverse_f32+0x2f6>
 8009970:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 8009974:	e747      	b.n	8009806 <arm_radix4_butterfly_inverse_f32+0x186>
 8009976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009978:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800997a:	3320      	adds	r3, #32
 800997c:	ed53 4a04 	vldr	s9, [r3, #-16]
 8009980:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 8009984:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 8009988:	ed53 5a01 	vldr	s11, [r3, #-4]
 800998c:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 8009990:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 8009994:	ed53 7a02 	vldr	s15, [r3, #-8]
 8009998:	ed13 7a03 	vldr	s14, [r3, #-12]
 800999c:	ee34 3a24 	vadd.f32	s6, s8, s9
 80099a0:	ee76 3a27 	vadd.f32	s7, s12, s15
 80099a4:	ee34 4a64 	vsub.f32	s8, s8, s9
 80099a8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80099ac:	ee75 4a65 	vsub.f32	s9, s10, s11
 80099b0:	ee35 6a25 	vadd.f32	s12, s10, s11
 80099b4:	ee76 5a87 	vadd.f32	s11, s13, s14
 80099b8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80099bc:	ee73 2a23 	vadd.f32	s5, s6, s7
 80099c0:	ee74 6a24 	vadd.f32	s13, s8, s9
 80099c4:	ee37 5a27 	vadd.f32	s10, s14, s15
 80099c8:	ee73 3a63 	vsub.f32	s7, s6, s7
 80099cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80099d0:	ee34 3a64 	vsub.f32	s6, s8, s9
 80099d4:	ee75 4a86 	vadd.f32	s9, s11, s12
 80099d8:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80099dc:	ee62 2a80 	vmul.f32	s5, s5, s0
 80099e0:	ee26 7a00 	vmul.f32	s14, s12, s0
 80099e4:	ee63 5a80 	vmul.f32	s11, s7, s0
 80099e8:	ee23 4a00 	vmul.f32	s8, s6, s0
 80099ec:	ee66 6a80 	vmul.f32	s13, s13, s0
 80099f0:	ee64 4a80 	vmul.f32	s9, s9, s0
 80099f4:	ee25 6a00 	vmul.f32	s12, s10, s0
 80099f8:	ee67 7a80 	vmul.f32	s15, s15, s0
 80099fc:	3a01      	subs	r2, #1
 80099fe:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 8009a02:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
 8009a06:	ed03 4a04 	vstr	s8, [r3, #-16]
 8009a0a:	ed43 6a02 	vstr	s13, [r3, #-8]
 8009a0e:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 8009a12:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 8009a16:	ed03 6a03 	vstr	s12, [r3, #-12]
 8009a1a:	ed43 7a01 	vstr	s15, [r3, #-4]
 8009a1e:	f103 0320 	add.w	r3, r3, #32
 8009a22:	d1ab      	bne.n	800997c <arm_radix4_butterfly_inverse_f32+0x2fc>
 8009a24:	b00d      	add	sp, #52	; 0x34
 8009a26:	ecbd 8b08 	vpop	{d8-d11}
 8009a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a2e:	bf00      	nop

08009a30 <arm_cfft_radix4_f32>:
 8009a30:	b570      	push	{r4, r5, r6, lr}
 8009a32:	7883      	ldrb	r3, [r0, #2]
 8009a34:	4604      	mov	r4, r0
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	460d      	mov	r5, r1
 8009a3a:	4608      	mov	r0, r1
 8009a3c:	6862      	ldr	r2, [r4, #4]
 8009a3e:	8821      	ldrh	r1, [r4, #0]
 8009a40:	89a3      	ldrh	r3, [r4, #12]
 8009a42:	d005      	beq.n	8009a50 <arm_cfft_radix4_f32+0x20>
 8009a44:	f7ff fc52 	bl	80092ec <arm_radix4_butterfly_f32>
 8009a48:	78e3      	ldrb	r3, [r4, #3]
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d007      	beq.n	8009a5e <arm_cfft_radix4_f32+0x2e>
 8009a4e:	bd70      	pop	{r4, r5, r6, pc}
 8009a50:	ed94 0a04 	vldr	s0, [r4, #16]
 8009a54:	f7ff fe14 	bl	8009680 <arm_radix4_butterfly_inverse_f32>
 8009a58:	78e3      	ldrb	r3, [r4, #3]
 8009a5a:	2b01      	cmp	r3, #1
 8009a5c:	d1f7      	bne.n	8009a4e <arm_cfft_radix4_f32+0x1e>
 8009a5e:	4628      	mov	r0, r5
 8009a60:	8821      	ldrh	r1, [r4, #0]
 8009a62:	89e2      	ldrh	r2, [r4, #14]
 8009a64:	68a3      	ldr	r3, [r4, #8]
 8009a66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009a6a:	f000 b8e9 	b.w	8009c40 <arm_bitreversal_f32>
 8009a6e:	bf00      	nop

08009a70 <arm_cmplx_mag_f32>:
 8009a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a74:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8009a78:	b084      	sub	sp, #16
 8009a7a:	d07f      	beq.n	8009b7c <arm_cmplx_mag_f32+0x10c>
 8009a7c:	2700      	movs	r7, #0
 8009a7e:	f100 0420 	add.w	r4, r0, #32
 8009a82:	f101 0510 	add.w	r5, r1, #16
 8009a86:	4646      	mov	r6, r8
 8009a88:	e05a      	b.n	8009b40 <arm_cmplx_mag_f32+0xd0>
 8009a8a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009a8e:	eeb4 0a40 	vcmp.f32	s0, s0
 8009a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a96:	f040 80a4 	bne.w	8009be2 <arm_cmplx_mag_f32+0x172>
 8009a9a:	ed05 0a04 	vstr	s0, [r5, #-16]
 8009a9e:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8009aa2:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8009aa6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009aaa:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009aae:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009ab2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aba:	f2c0 808f 	blt.w	8009bdc <arm_cmplx_mag_f32+0x16c>
 8009abe:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009ac2:	eeb4 0a40 	vcmp.f32	s0, s0
 8009ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aca:	f040 80af 	bne.w	8009c2c <arm_cmplx_mag_f32+0x1bc>
 8009ace:	ed05 0a03 	vstr	s0, [r5, #-12]
 8009ad2:	ed54 7a04 	vldr	s15, [r4, #-16]
 8009ad6:	ed14 0a03 	vldr	s0, [r4, #-12]
 8009ada:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009ade:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009ae2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009ae6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aee:	db72      	blt.n	8009bd6 <arm_cmplx_mag_f32+0x166>
 8009af0:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009af4:	eeb4 0a40 	vcmp.f32	s0, s0
 8009af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009afc:	f040 808c 	bne.w	8009c18 <arm_cmplx_mag_f32+0x1a8>
 8009b00:	ed05 0a02 	vstr	s0, [r5, #-8]
 8009b04:	ed54 7a02 	vldr	s15, [r4, #-8]
 8009b08:	ed14 0a01 	vldr	s0, [r4, #-4]
 8009b0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009b10:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009b14:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009b18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b20:	db20      	blt.n	8009b64 <arm_cmplx_mag_f32+0xf4>
 8009b22:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009b26:	eeb4 0a40 	vcmp.f32	s0, s0
 8009b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b2e:	d169      	bne.n	8009c04 <arm_cmplx_mag_f32+0x194>
 8009b30:	3e01      	subs	r6, #1
 8009b32:	ed05 0a01 	vstr	s0, [r5, #-4]
 8009b36:	f104 0420 	add.w	r4, r4, #32
 8009b3a:	f105 0510 	add.w	r5, r5, #16
 8009b3e:	d019      	beq.n	8009b74 <arm_cmplx_mag_f32+0x104>
 8009b40:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8009b44:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8009b48:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009b4c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009b50:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009b54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b5c:	da95      	bge.n	8009a8a <arm_cmplx_mag_f32+0x1a>
 8009b5e:	f845 7c10 	str.w	r7, [r5, #-16]
 8009b62:	e79c      	b.n	8009a9e <arm_cmplx_mag_f32+0x2e>
 8009b64:	3e01      	subs	r6, #1
 8009b66:	f845 7c04 	str.w	r7, [r5, #-4]
 8009b6a:	f104 0420 	add.w	r4, r4, #32
 8009b6e:	f105 0510 	add.w	r5, r5, #16
 8009b72:	d1e5      	bne.n	8009b40 <arm_cmplx_mag_f32+0xd0>
 8009b74:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8009b78:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8009b7c:	f012 0503 	ands.w	r5, r2, #3
 8009b80:	d026      	beq.n	8009bd0 <arm_cmplx_mag_f32+0x160>
 8009b82:	2600      	movs	r6, #0
 8009b84:	f100 0408 	add.w	r4, r0, #8
 8009b88:	e00c      	b.n	8009ba4 <arm_cmplx_mag_f32+0x134>
 8009b8a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009b8e:	eeb4 0a40 	vcmp.f32	s0, s0
 8009b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b96:	d12e      	bne.n	8009bf6 <arm_cmplx_mag_f32+0x186>
 8009b98:	3d01      	subs	r5, #1
 8009b9a:	ed01 0a01 	vstr	s0, [r1, #-4]
 8009b9e:	f104 0408 	add.w	r4, r4, #8
 8009ba2:	d015      	beq.n	8009bd0 <arm_cmplx_mag_f32+0x160>
 8009ba4:	ed54 7a02 	vldr	s15, [r4, #-8]
 8009ba8:	ed14 0a01 	vldr	s0, [r4, #-4]
 8009bac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009bb0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009bb4:	3104      	adds	r1, #4
 8009bb6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009bba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bc2:	dae2      	bge.n	8009b8a <arm_cmplx_mag_f32+0x11a>
 8009bc4:	3d01      	subs	r5, #1
 8009bc6:	f841 6c04 	str.w	r6, [r1, #-4]
 8009bca:	f104 0408 	add.w	r4, r4, #8
 8009bce:	d1e9      	bne.n	8009ba4 <arm_cmplx_mag_f32+0x134>
 8009bd0:	b004      	add	sp, #16
 8009bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bd6:	f845 7c08 	str.w	r7, [r5, #-8]
 8009bda:	e793      	b.n	8009b04 <arm_cmplx_mag_f32+0x94>
 8009bdc:	f845 7c0c 	str.w	r7, [r5, #-12]
 8009be0:	e777      	b.n	8009ad2 <arm_cmplx_mag_f32+0x62>
 8009be2:	eeb0 0a67 	vmov.f32	s0, s15
 8009be6:	9203      	str	r2, [sp, #12]
 8009be8:	9102      	str	r1, [sp, #8]
 8009bea:	9001      	str	r0, [sp, #4]
 8009bec:	f002 f90a 	bl	800be04 <sqrtf>
 8009bf0:	a801      	add	r0, sp, #4
 8009bf2:	c807      	ldmia	r0, {r0, r1, r2}
 8009bf4:	e751      	b.n	8009a9a <arm_cmplx_mag_f32+0x2a>
 8009bf6:	eeb0 0a67 	vmov.f32	s0, s15
 8009bfa:	9101      	str	r1, [sp, #4]
 8009bfc:	f002 f902 	bl	800be04 <sqrtf>
 8009c00:	9901      	ldr	r1, [sp, #4]
 8009c02:	e7c9      	b.n	8009b98 <arm_cmplx_mag_f32+0x128>
 8009c04:	eeb0 0a67 	vmov.f32	s0, s15
 8009c08:	9203      	str	r2, [sp, #12]
 8009c0a:	9102      	str	r1, [sp, #8]
 8009c0c:	9001      	str	r0, [sp, #4]
 8009c0e:	f002 f8f9 	bl	800be04 <sqrtf>
 8009c12:	a801      	add	r0, sp, #4
 8009c14:	c807      	ldmia	r0, {r0, r1, r2}
 8009c16:	e78b      	b.n	8009b30 <arm_cmplx_mag_f32+0xc0>
 8009c18:	eeb0 0a67 	vmov.f32	s0, s15
 8009c1c:	9203      	str	r2, [sp, #12]
 8009c1e:	9102      	str	r1, [sp, #8]
 8009c20:	9001      	str	r0, [sp, #4]
 8009c22:	f002 f8ef 	bl	800be04 <sqrtf>
 8009c26:	a801      	add	r0, sp, #4
 8009c28:	c807      	ldmia	r0, {r0, r1, r2}
 8009c2a:	e769      	b.n	8009b00 <arm_cmplx_mag_f32+0x90>
 8009c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8009c30:	9203      	str	r2, [sp, #12]
 8009c32:	9102      	str	r1, [sp, #8]
 8009c34:	9001      	str	r0, [sp, #4]
 8009c36:	f002 f8e5 	bl	800be04 <sqrtf>
 8009c3a:	a801      	add	r0, sp, #4
 8009c3c:	c807      	ldmia	r0, {r0, r1, r2}
 8009c3e:	e746      	b.n	8009ace <arm_cmplx_mag_f32+0x5e>

08009c40 <arm_bitreversal_f32>:
 8009c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c44:	b085      	sub	sp, #20
 8009c46:	0849      	lsrs	r1, r1, #1
 8009c48:	0052      	lsls	r2, r2, #1
 8009c4a:	2400      	movs	r4, #0
 8009c4c:	9203      	str	r2, [sp, #12]
 8009c4e:	1e8a      	subs	r2, r1, #2
 8009c50:	9101      	str	r1, [sp, #4]
 8009c52:	f101 0c01 	add.w	ip, r1, #1
 8009c56:	9202      	str	r2, [sp, #8]
 8009c58:	4621      	mov	r1, r4
 8009c5a:	4622      	mov	r2, r4
 8009c5c:	9d01      	ldr	r5, [sp, #4]
 8009c5e:	3101      	adds	r1, #1
 8009c60:	442a      	add	r2, r5
 8009c62:	00c9      	lsls	r1, r1, #3
 8009c64:	00d2      	lsls	r2, r2, #3
 8009c66:	1846      	adds	r6, r0, r1
 8009c68:	1885      	adds	r5, r0, r2
 8009c6a:	3104      	adds	r1, #4
 8009c6c:	3204      	adds	r2, #4
 8009c6e:	6837      	ldr	r7, [r6, #0]
 8009c70:	f8d5 e000 	ldr.w	lr, [r5]
 8009c74:	f8c6 e000 	str.w	lr, [r6]
 8009c78:	4401      	add	r1, r0
 8009c7a:	4402      	add	r2, r0
 8009c7c:	602f      	str	r7, [r5, #0]
 8009c7e:	3402      	adds	r4, #2
 8009c80:	680e      	ldr	r6, [r1, #0]
 8009c82:	f8d2 9000 	ldr.w	r9, [r2]
 8009c86:	f8c1 9000 	str.w	r9, [r1]
 8009c8a:	b2a4      	uxth	r4, r4
 8009c8c:	6016      	str	r6, [r2, #0]
 8009c8e:	eb04 050c 	add.w	r5, r4, ip
 8009c92:	881a      	ldrh	r2, [r3, #0]
 8009c94:	00ed      	lsls	r5, r5, #3
 8009c96:	eb00 0e05 	add.w	lr, r0, r5
 8009c9a:	3504      	adds	r5, #4
 8009c9c:	9500      	str	r5, [sp, #0]
 8009c9e:	eb0c 0102 	add.w	r1, ip, r2
 8009ca2:	9d02      	ldr	r5, [sp, #8]
 8009ca4:	00c9      	lsls	r1, r1, #3
 8009ca6:	00e7      	lsls	r7, r4, #3
 8009ca8:	00d6      	lsls	r6, r2, #3
 8009caa:	f101 0b04 	add.w	fp, r1, #4
 8009cae:	eb00 0901 	add.w	r9, r0, r1
 8009cb2:	42ac      	cmp	r4, r5
 8009cb4:	9903      	ldr	r1, [sp, #12]
 8009cb6:	9d00      	ldr	r5, [sp, #0]
 8009cb8:	eb00 0807 	add.w	r8, r0, r7
 8009cbc:	eb00 0a06 	add.w	sl, r0, r6
 8009cc0:	f107 0704 	add.w	r7, r7, #4
 8009cc4:	f106 0604 	add.w	r6, r6, #4
 8009cc8:	440b      	add	r3, r1
 8009cca:	4407      	add	r7, r0
 8009ccc:	4406      	add	r6, r0
 8009cce:	4621      	mov	r1, r4
 8009cd0:	4405      	add	r5, r0
 8009cd2:	4483      	add	fp, r0
 8009cd4:	d820      	bhi.n	8009d18 <arm_bitreversal_f32+0xd8>
 8009cd6:	42a2      	cmp	r2, r4
 8009cd8:	d9c0      	bls.n	8009c5c <arm_bitreversal_f32+0x1c>
 8009cda:	edd8 7a00 	vldr	s15, [r8]
 8009cde:	ed9a 7a00 	vldr	s14, [sl]
 8009ce2:	ed88 7a00 	vstr	s14, [r8]
 8009ce6:	edca 7a00 	vstr	s15, [sl]
 8009cea:	f8d7 8000 	ldr.w	r8, [r7]
 8009cee:	f8d6 a000 	ldr.w	sl, [r6]
 8009cf2:	f8c7 a000 	str.w	sl, [r7]
 8009cf6:	f8c6 8000 	str.w	r8, [r6]
 8009cfa:	f8de 6000 	ldr.w	r6, [lr]
 8009cfe:	f8d9 7000 	ldr.w	r7, [r9]
 8009d02:	f8ce 7000 	str.w	r7, [lr]
 8009d06:	f8c9 6000 	str.w	r6, [r9]
 8009d0a:	682e      	ldr	r6, [r5, #0]
 8009d0c:	f8db 7000 	ldr.w	r7, [fp]
 8009d10:	602f      	str	r7, [r5, #0]
 8009d12:	f8cb 6000 	str.w	r6, [fp]
 8009d16:	e7a1      	b.n	8009c5c <arm_bitreversal_f32+0x1c>
 8009d18:	b005      	add	sp, #20
 8009d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d1e:	bf00      	nop

08009d20 <__errno>:
 8009d20:	4b01      	ldr	r3, [pc, #4]	; (8009d28 <__errno+0x8>)
 8009d22:	6818      	ldr	r0, [r3, #0]
 8009d24:	4770      	bx	lr
 8009d26:	bf00      	nop
 8009d28:	20000028 	.word	0x20000028

08009d2c <__libc_init_array>:
 8009d2c:	b570      	push	{r4, r5, r6, lr}
 8009d2e:	4e0d      	ldr	r6, [pc, #52]	; (8009d64 <__libc_init_array+0x38>)
 8009d30:	4c0d      	ldr	r4, [pc, #52]	; (8009d68 <__libc_init_array+0x3c>)
 8009d32:	1ba4      	subs	r4, r4, r6
 8009d34:	10a4      	asrs	r4, r4, #2
 8009d36:	2500      	movs	r5, #0
 8009d38:	42a5      	cmp	r5, r4
 8009d3a:	d109      	bne.n	8009d50 <__libc_init_array+0x24>
 8009d3c:	4e0b      	ldr	r6, [pc, #44]	; (8009d6c <__libc_init_array+0x40>)
 8009d3e:	4c0c      	ldr	r4, [pc, #48]	; (8009d70 <__libc_init_array+0x44>)
 8009d40:	f002 f8b6 	bl	800beb0 <_init>
 8009d44:	1ba4      	subs	r4, r4, r6
 8009d46:	10a4      	asrs	r4, r4, #2
 8009d48:	2500      	movs	r5, #0
 8009d4a:	42a5      	cmp	r5, r4
 8009d4c:	d105      	bne.n	8009d5a <__libc_init_array+0x2e>
 8009d4e:	bd70      	pop	{r4, r5, r6, pc}
 8009d50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d54:	4798      	blx	r3
 8009d56:	3501      	adds	r5, #1
 8009d58:	e7ee      	b.n	8009d38 <__libc_init_array+0xc>
 8009d5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d5e:	4798      	blx	r3
 8009d60:	3501      	adds	r5, #1
 8009d62:	e7f2      	b.n	8009d4a <__libc_init_array+0x1e>
 8009d64:	080149f0 	.word	0x080149f0
 8009d68:	080149f0 	.word	0x080149f0
 8009d6c:	080149f0 	.word	0x080149f0
 8009d70:	080149f4 	.word	0x080149f4

08009d74 <malloc>:
 8009d74:	4b02      	ldr	r3, [pc, #8]	; (8009d80 <malloc+0xc>)
 8009d76:	4601      	mov	r1, r0
 8009d78:	6818      	ldr	r0, [r3, #0]
 8009d7a:	f000 b865 	b.w	8009e48 <_malloc_r>
 8009d7e:	bf00      	nop
 8009d80:	20000028 	.word	0x20000028

08009d84 <memcpy>:
 8009d84:	b510      	push	{r4, lr}
 8009d86:	1e43      	subs	r3, r0, #1
 8009d88:	440a      	add	r2, r1
 8009d8a:	4291      	cmp	r1, r2
 8009d8c:	d100      	bne.n	8009d90 <memcpy+0xc>
 8009d8e:	bd10      	pop	{r4, pc}
 8009d90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d98:	e7f7      	b.n	8009d8a <memcpy+0x6>

08009d9a <memset>:
 8009d9a:	4402      	add	r2, r0
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d100      	bne.n	8009da4 <memset+0xa>
 8009da2:	4770      	bx	lr
 8009da4:	f803 1b01 	strb.w	r1, [r3], #1
 8009da8:	e7f9      	b.n	8009d9e <memset+0x4>
	...

08009dac <_free_r>:
 8009dac:	b538      	push	{r3, r4, r5, lr}
 8009dae:	4605      	mov	r5, r0
 8009db0:	2900      	cmp	r1, #0
 8009db2:	d045      	beq.n	8009e40 <_free_r+0x94>
 8009db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009db8:	1f0c      	subs	r4, r1, #4
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	bfb8      	it	lt
 8009dbe:	18e4      	addlt	r4, r4, r3
 8009dc0:	f001 fb7c 	bl	800b4bc <__malloc_lock>
 8009dc4:	4a1f      	ldr	r2, [pc, #124]	; (8009e44 <_free_r+0x98>)
 8009dc6:	6813      	ldr	r3, [r2, #0]
 8009dc8:	4610      	mov	r0, r2
 8009dca:	b933      	cbnz	r3, 8009dda <_free_r+0x2e>
 8009dcc:	6063      	str	r3, [r4, #4]
 8009dce:	6014      	str	r4, [r2, #0]
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009dd6:	f001 bb72 	b.w	800b4be <__malloc_unlock>
 8009dda:	42a3      	cmp	r3, r4
 8009ddc:	d90c      	bls.n	8009df8 <_free_r+0x4c>
 8009dde:	6821      	ldr	r1, [r4, #0]
 8009de0:	1862      	adds	r2, r4, r1
 8009de2:	4293      	cmp	r3, r2
 8009de4:	bf04      	itt	eq
 8009de6:	681a      	ldreq	r2, [r3, #0]
 8009de8:	685b      	ldreq	r3, [r3, #4]
 8009dea:	6063      	str	r3, [r4, #4]
 8009dec:	bf04      	itt	eq
 8009dee:	1852      	addeq	r2, r2, r1
 8009df0:	6022      	streq	r2, [r4, #0]
 8009df2:	6004      	str	r4, [r0, #0]
 8009df4:	e7ec      	b.n	8009dd0 <_free_r+0x24>
 8009df6:	4613      	mov	r3, r2
 8009df8:	685a      	ldr	r2, [r3, #4]
 8009dfa:	b10a      	cbz	r2, 8009e00 <_free_r+0x54>
 8009dfc:	42a2      	cmp	r2, r4
 8009dfe:	d9fa      	bls.n	8009df6 <_free_r+0x4a>
 8009e00:	6819      	ldr	r1, [r3, #0]
 8009e02:	1858      	adds	r0, r3, r1
 8009e04:	42a0      	cmp	r0, r4
 8009e06:	d10b      	bne.n	8009e20 <_free_r+0x74>
 8009e08:	6820      	ldr	r0, [r4, #0]
 8009e0a:	4401      	add	r1, r0
 8009e0c:	1858      	adds	r0, r3, r1
 8009e0e:	4282      	cmp	r2, r0
 8009e10:	6019      	str	r1, [r3, #0]
 8009e12:	d1dd      	bne.n	8009dd0 <_free_r+0x24>
 8009e14:	6810      	ldr	r0, [r2, #0]
 8009e16:	6852      	ldr	r2, [r2, #4]
 8009e18:	605a      	str	r2, [r3, #4]
 8009e1a:	4401      	add	r1, r0
 8009e1c:	6019      	str	r1, [r3, #0]
 8009e1e:	e7d7      	b.n	8009dd0 <_free_r+0x24>
 8009e20:	d902      	bls.n	8009e28 <_free_r+0x7c>
 8009e22:	230c      	movs	r3, #12
 8009e24:	602b      	str	r3, [r5, #0]
 8009e26:	e7d3      	b.n	8009dd0 <_free_r+0x24>
 8009e28:	6820      	ldr	r0, [r4, #0]
 8009e2a:	1821      	adds	r1, r4, r0
 8009e2c:	428a      	cmp	r2, r1
 8009e2e:	bf04      	itt	eq
 8009e30:	6811      	ldreq	r1, [r2, #0]
 8009e32:	6852      	ldreq	r2, [r2, #4]
 8009e34:	6062      	str	r2, [r4, #4]
 8009e36:	bf04      	itt	eq
 8009e38:	1809      	addeq	r1, r1, r0
 8009e3a:	6021      	streq	r1, [r4, #0]
 8009e3c:	605c      	str	r4, [r3, #4]
 8009e3e:	e7c7      	b.n	8009dd0 <_free_r+0x24>
 8009e40:	bd38      	pop	{r3, r4, r5, pc}
 8009e42:	bf00      	nop
 8009e44:	2000024c 	.word	0x2000024c

08009e48 <_malloc_r>:
 8009e48:	b570      	push	{r4, r5, r6, lr}
 8009e4a:	1ccd      	adds	r5, r1, #3
 8009e4c:	f025 0503 	bic.w	r5, r5, #3
 8009e50:	3508      	adds	r5, #8
 8009e52:	2d0c      	cmp	r5, #12
 8009e54:	bf38      	it	cc
 8009e56:	250c      	movcc	r5, #12
 8009e58:	2d00      	cmp	r5, #0
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	db01      	blt.n	8009e62 <_malloc_r+0x1a>
 8009e5e:	42a9      	cmp	r1, r5
 8009e60:	d903      	bls.n	8009e6a <_malloc_r+0x22>
 8009e62:	230c      	movs	r3, #12
 8009e64:	6033      	str	r3, [r6, #0]
 8009e66:	2000      	movs	r0, #0
 8009e68:	bd70      	pop	{r4, r5, r6, pc}
 8009e6a:	f001 fb27 	bl	800b4bc <__malloc_lock>
 8009e6e:	4a21      	ldr	r2, [pc, #132]	; (8009ef4 <_malloc_r+0xac>)
 8009e70:	6814      	ldr	r4, [r2, #0]
 8009e72:	4621      	mov	r1, r4
 8009e74:	b991      	cbnz	r1, 8009e9c <_malloc_r+0x54>
 8009e76:	4c20      	ldr	r4, [pc, #128]	; (8009ef8 <_malloc_r+0xb0>)
 8009e78:	6823      	ldr	r3, [r4, #0]
 8009e7a:	b91b      	cbnz	r3, 8009e84 <_malloc_r+0x3c>
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	f000 fc99 	bl	800a7b4 <_sbrk_r>
 8009e82:	6020      	str	r0, [r4, #0]
 8009e84:	4629      	mov	r1, r5
 8009e86:	4630      	mov	r0, r6
 8009e88:	f000 fc94 	bl	800a7b4 <_sbrk_r>
 8009e8c:	1c43      	adds	r3, r0, #1
 8009e8e:	d124      	bne.n	8009eda <_malloc_r+0x92>
 8009e90:	230c      	movs	r3, #12
 8009e92:	6033      	str	r3, [r6, #0]
 8009e94:	4630      	mov	r0, r6
 8009e96:	f001 fb12 	bl	800b4be <__malloc_unlock>
 8009e9a:	e7e4      	b.n	8009e66 <_malloc_r+0x1e>
 8009e9c:	680b      	ldr	r3, [r1, #0]
 8009e9e:	1b5b      	subs	r3, r3, r5
 8009ea0:	d418      	bmi.n	8009ed4 <_malloc_r+0x8c>
 8009ea2:	2b0b      	cmp	r3, #11
 8009ea4:	d90f      	bls.n	8009ec6 <_malloc_r+0x7e>
 8009ea6:	600b      	str	r3, [r1, #0]
 8009ea8:	50cd      	str	r5, [r1, r3]
 8009eaa:	18cc      	adds	r4, r1, r3
 8009eac:	4630      	mov	r0, r6
 8009eae:	f001 fb06 	bl	800b4be <__malloc_unlock>
 8009eb2:	f104 000b 	add.w	r0, r4, #11
 8009eb6:	1d23      	adds	r3, r4, #4
 8009eb8:	f020 0007 	bic.w	r0, r0, #7
 8009ebc:	1ac3      	subs	r3, r0, r3
 8009ebe:	d0d3      	beq.n	8009e68 <_malloc_r+0x20>
 8009ec0:	425a      	negs	r2, r3
 8009ec2:	50e2      	str	r2, [r4, r3]
 8009ec4:	e7d0      	b.n	8009e68 <_malloc_r+0x20>
 8009ec6:	428c      	cmp	r4, r1
 8009ec8:	684b      	ldr	r3, [r1, #4]
 8009eca:	bf16      	itet	ne
 8009ecc:	6063      	strne	r3, [r4, #4]
 8009ece:	6013      	streq	r3, [r2, #0]
 8009ed0:	460c      	movne	r4, r1
 8009ed2:	e7eb      	b.n	8009eac <_malloc_r+0x64>
 8009ed4:	460c      	mov	r4, r1
 8009ed6:	6849      	ldr	r1, [r1, #4]
 8009ed8:	e7cc      	b.n	8009e74 <_malloc_r+0x2c>
 8009eda:	1cc4      	adds	r4, r0, #3
 8009edc:	f024 0403 	bic.w	r4, r4, #3
 8009ee0:	42a0      	cmp	r0, r4
 8009ee2:	d005      	beq.n	8009ef0 <_malloc_r+0xa8>
 8009ee4:	1a21      	subs	r1, r4, r0
 8009ee6:	4630      	mov	r0, r6
 8009ee8:	f000 fc64 	bl	800a7b4 <_sbrk_r>
 8009eec:	3001      	adds	r0, #1
 8009eee:	d0cf      	beq.n	8009e90 <_malloc_r+0x48>
 8009ef0:	6025      	str	r5, [r4, #0]
 8009ef2:	e7db      	b.n	8009eac <_malloc_r+0x64>
 8009ef4:	2000024c 	.word	0x2000024c
 8009ef8:	20000250 	.word	0x20000250

08009efc <__cvt>:
 8009efc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f00:	ec55 4b10 	vmov	r4, r5, d0
 8009f04:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009f06:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009f0a:	2d00      	cmp	r5, #0
 8009f0c:	460e      	mov	r6, r1
 8009f0e:	4691      	mov	r9, r2
 8009f10:	4619      	mov	r1, r3
 8009f12:	bfb8      	it	lt
 8009f14:	4622      	movlt	r2, r4
 8009f16:	462b      	mov	r3, r5
 8009f18:	f027 0720 	bic.w	r7, r7, #32
 8009f1c:	bfbb      	ittet	lt
 8009f1e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009f22:	461d      	movlt	r5, r3
 8009f24:	2300      	movge	r3, #0
 8009f26:	232d      	movlt	r3, #45	; 0x2d
 8009f28:	bfb8      	it	lt
 8009f2a:	4614      	movlt	r4, r2
 8009f2c:	2f46      	cmp	r7, #70	; 0x46
 8009f2e:	700b      	strb	r3, [r1, #0]
 8009f30:	d004      	beq.n	8009f3c <__cvt+0x40>
 8009f32:	2f45      	cmp	r7, #69	; 0x45
 8009f34:	d100      	bne.n	8009f38 <__cvt+0x3c>
 8009f36:	3601      	adds	r6, #1
 8009f38:	2102      	movs	r1, #2
 8009f3a:	e000      	b.n	8009f3e <__cvt+0x42>
 8009f3c:	2103      	movs	r1, #3
 8009f3e:	ab03      	add	r3, sp, #12
 8009f40:	9301      	str	r3, [sp, #4]
 8009f42:	ab02      	add	r3, sp, #8
 8009f44:	9300      	str	r3, [sp, #0]
 8009f46:	4632      	mov	r2, r6
 8009f48:	4653      	mov	r3, sl
 8009f4a:	ec45 4b10 	vmov	d0, r4, r5
 8009f4e:	f000 fcef 	bl	800a930 <_dtoa_r>
 8009f52:	2f47      	cmp	r7, #71	; 0x47
 8009f54:	4680      	mov	r8, r0
 8009f56:	d102      	bne.n	8009f5e <__cvt+0x62>
 8009f58:	f019 0f01 	tst.w	r9, #1
 8009f5c:	d026      	beq.n	8009fac <__cvt+0xb0>
 8009f5e:	2f46      	cmp	r7, #70	; 0x46
 8009f60:	eb08 0906 	add.w	r9, r8, r6
 8009f64:	d111      	bne.n	8009f8a <__cvt+0x8e>
 8009f66:	f898 3000 	ldrb.w	r3, [r8]
 8009f6a:	2b30      	cmp	r3, #48	; 0x30
 8009f6c:	d10a      	bne.n	8009f84 <__cvt+0x88>
 8009f6e:	2200      	movs	r2, #0
 8009f70:	2300      	movs	r3, #0
 8009f72:	4620      	mov	r0, r4
 8009f74:	4629      	mov	r1, r5
 8009f76:	f7f6 fda7 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f7a:	b918      	cbnz	r0, 8009f84 <__cvt+0x88>
 8009f7c:	f1c6 0601 	rsb	r6, r6, #1
 8009f80:	f8ca 6000 	str.w	r6, [sl]
 8009f84:	f8da 3000 	ldr.w	r3, [sl]
 8009f88:	4499      	add	r9, r3
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	4620      	mov	r0, r4
 8009f90:	4629      	mov	r1, r5
 8009f92:	f7f6 fd99 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f96:	b938      	cbnz	r0, 8009fa8 <__cvt+0xac>
 8009f98:	2230      	movs	r2, #48	; 0x30
 8009f9a:	9b03      	ldr	r3, [sp, #12]
 8009f9c:	454b      	cmp	r3, r9
 8009f9e:	d205      	bcs.n	8009fac <__cvt+0xb0>
 8009fa0:	1c59      	adds	r1, r3, #1
 8009fa2:	9103      	str	r1, [sp, #12]
 8009fa4:	701a      	strb	r2, [r3, #0]
 8009fa6:	e7f8      	b.n	8009f9a <__cvt+0x9e>
 8009fa8:	f8cd 900c 	str.w	r9, [sp, #12]
 8009fac:	9b03      	ldr	r3, [sp, #12]
 8009fae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009fb0:	eba3 0308 	sub.w	r3, r3, r8
 8009fb4:	4640      	mov	r0, r8
 8009fb6:	6013      	str	r3, [r2, #0]
 8009fb8:	b004      	add	sp, #16
 8009fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009fbe <__exponent>:
 8009fbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fc0:	2900      	cmp	r1, #0
 8009fc2:	4604      	mov	r4, r0
 8009fc4:	bfba      	itte	lt
 8009fc6:	4249      	neglt	r1, r1
 8009fc8:	232d      	movlt	r3, #45	; 0x2d
 8009fca:	232b      	movge	r3, #43	; 0x2b
 8009fcc:	2909      	cmp	r1, #9
 8009fce:	f804 2b02 	strb.w	r2, [r4], #2
 8009fd2:	7043      	strb	r3, [r0, #1]
 8009fd4:	dd20      	ble.n	800a018 <__exponent+0x5a>
 8009fd6:	f10d 0307 	add.w	r3, sp, #7
 8009fda:	461f      	mov	r7, r3
 8009fdc:	260a      	movs	r6, #10
 8009fde:	fb91 f5f6 	sdiv	r5, r1, r6
 8009fe2:	fb06 1115 	mls	r1, r6, r5, r1
 8009fe6:	3130      	adds	r1, #48	; 0x30
 8009fe8:	2d09      	cmp	r5, #9
 8009fea:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009fee:	f103 32ff 	add.w	r2, r3, #4294967295
 8009ff2:	4629      	mov	r1, r5
 8009ff4:	dc09      	bgt.n	800a00a <__exponent+0x4c>
 8009ff6:	3130      	adds	r1, #48	; 0x30
 8009ff8:	3b02      	subs	r3, #2
 8009ffa:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009ffe:	42bb      	cmp	r3, r7
 800a000:	4622      	mov	r2, r4
 800a002:	d304      	bcc.n	800a00e <__exponent+0x50>
 800a004:	1a10      	subs	r0, r2, r0
 800a006:	b003      	add	sp, #12
 800a008:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a00a:	4613      	mov	r3, r2
 800a00c:	e7e7      	b.n	8009fde <__exponent+0x20>
 800a00e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a012:	f804 2b01 	strb.w	r2, [r4], #1
 800a016:	e7f2      	b.n	8009ffe <__exponent+0x40>
 800a018:	2330      	movs	r3, #48	; 0x30
 800a01a:	4419      	add	r1, r3
 800a01c:	7083      	strb	r3, [r0, #2]
 800a01e:	1d02      	adds	r2, r0, #4
 800a020:	70c1      	strb	r1, [r0, #3]
 800a022:	e7ef      	b.n	800a004 <__exponent+0x46>

0800a024 <_printf_float>:
 800a024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a028:	b08d      	sub	sp, #52	; 0x34
 800a02a:	460c      	mov	r4, r1
 800a02c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a030:	4616      	mov	r6, r2
 800a032:	461f      	mov	r7, r3
 800a034:	4605      	mov	r5, r0
 800a036:	f001 fa33 	bl	800b4a0 <_localeconv_r>
 800a03a:	6803      	ldr	r3, [r0, #0]
 800a03c:	9304      	str	r3, [sp, #16]
 800a03e:	4618      	mov	r0, r3
 800a040:	f7f6 f8c6 	bl	80001d0 <strlen>
 800a044:	2300      	movs	r3, #0
 800a046:	930a      	str	r3, [sp, #40]	; 0x28
 800a048:	f8d8 3000 	ldr.w	r3, [r8]
 800a04c:	9005      	str	r0, [sp, #20]
 800a04e:	3307      	adds	r3, #7
 800a050:	f023 0307 	bic.w	r3, r3, #7
 800a054:	f103 0208 	add.w	r2, r3, #8
 800a058:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a05c:	f8d4 b000 	ldr.w	fp, [r4]
 800a060:	f8c8 2000 	str.w	r2, [r8]
 800a064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a068:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a06c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a070:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a074:	9307      	str	r3, [sp, #28]
 800a076:	f8cd 8018 	str.w	r8, [sp, #24]
 800a07a:	f04f 32ff 	mov.w	r2, #4294967295
 800a07e:	4ba7      	ldr	r3, [pc, #668]	; (800a31c <_printf_float+0x2f8>)
 800a080:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a084:	f7f6 fd52 	bl	8000b2c <__aeabi_dcmpun>
 800a088:	bb70      	cbnz	r0, 800a0e8 <_printf_float+0xc4>
 800a08a:	f04f 32ff 	mov.w	r2, #4294967295
 800a08e:	4ba3      	ldr	r3, [pc, #652]	; (800a31c <_printf_float+0x2f8>)
 800a090:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a094:	f7f6 fd2c 	bl	8000af0 <__aeabi_dcmple>
 800a098:	bb30      	cbnz	r0, 800a0e8 <_printf_float+0xc4>
 800a09a:	2200      	movs	r2, #0
 800a09c:	2300      	movs	r3, #0
 800a09e:	4640      	mov	r0, r8
 800a0a0:	4649      	mov	r1, r9
 800a0a2:	f7f6 fd1b 	bl	8000adc <__aeabi_dcmplt>
 800a0a6:	b110      	cbz	r0, 800a0ae <_printf_float+0x8a>
 800a0a8:	232d      	movs	r3, #45	; 0x2d
 800a0aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0ae:	4a9c      	ldr	r2, [pc, #624]	; (800a320 <_printf_float+0x2fc>)
 800a0b0:	4b9c      	ldr	r3, [pc, #624]	; (800a324 <_printf_float+0x300>)
 800a0b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a0b6:	bf8c      	ite	hi
 800a0b8:	4690      	movhi	r8, r2
 800a0ba:	4698      	movls	r8, r3
 800a0bc:	2303      	movs	r3, #3
 800a0be:	f02b 0204 	bic.w	r2, fp, #4
 800a0c2:	6123      	str	r3, [r4, #16]
 800a0c4:	6022      	str	r2, [r4, #0]
 800a0c6:	f04f 0900 	mov.w	r9, #0
 800a0ca:	9700      	str	r7, [sp, #0]
 800a0cc:	4633      	mov	r3, r6
 800a0ce:	aa0b      	add	r2, sp, #44	; 0x2c
 800a0d0:	4621      	mov	r1, r4
 800a0d2:	4628      	mov	r0, r5
 800a0d4:	f000 f9e6 	bl	800a4a4 <_printf_common>
 800a0d8:	3001      	adds	r0, #1
 800a0da:	f040 808d 	bne.w	800a1f8 <_printf_float+0x1d4>
 800a0de:	f04f 30ff 	mov.w	r0, #4294967295
 800a0e2:	b00d      	add	sp, #52	; 0x34
 800a0e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0e8:	4642      	mov	r2, r8
 800a0ea:	464b      	mov	r3, r9
 800a0ec:	4640      	mov	r0, r8
 800a0ee:	4649      	mov	r1, r9
 800a0f0:	f7f6 fd1c 	bl	8000b2c <__aeabi_dcmpun>
 800a0f4:	b110      	cbz	r0, 800a0fc <_printf_float+0xd8>
 800a0f6:	4a8c      	ldr	r2, [pc, #560]	; (800a328 <_printf_float+0x304>)
 800a0f8:	4b8c      	ldr	r3, [pc, #560]	; (800a32c <_printf_float+0x308>)
 800a0fa:	e7da      	b.n	800a0b2 <_printf_float+0x8e>
 800a0fc:	6861      	ldr	r1, [r4, #4]
 800a0fe:	1c4b      	adds	r3, r1, #1
 800a100:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800a104:	a80a      	add	r0, sp, #40	; 0x28
 800a106:	d13e      	bne.n	800a186 <_printf_float+0x162>
 800a108:	2306      	movs	r3, #6
 800a10a:	6063      	str	r3, [r4, #4]
 800a10c:	2300      	movs	r3, #0
 800a10e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a112:	ab09      	add	r3, sp, #36	; 0x24
 800a114:	9300      	str	r3, [sp, #0]
 800a116:	ec49 8b10 	vmov	d0, r8, r9
 800a11a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a11e:	6022      	str	r2, [r4, #0]
 800a120:	f8cd a004 	str.w	sl, [sp, #4]
 800a124:	6861      	ldr	r1, [r4, #4]
 800a126:	4628      	mov	r0, r5
 800a128:	f7ff fee8 	bl	8009efc <__cvt>
 800a12c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800a130:	2b47      	cmp	r3, #71	; 0x47
 800a132:	4680      	mov	r8, r0
 800a134:	d109      	bne.n	800a14a <_printf_float+0x126>
 800a136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a138:	1cd8      	adds	r0, r3, #3
 800a13a:	db02      	blt.n	800a142 <_printf_float+0x11e>
 800a13c:	6862      	ldr	r2, [r4, #4]
 800a13e:	4293      	cmp	r3, r2
 800a140:	dd47      	ble.n	800a1d2 <_printf_float+0x1ae>
 800a142:	f1aa 0a02 	sub.w	sl, sl, #2
 800a146:	fa5f fa8a 	uxtb.w	sl, sl
 800a14a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a14e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a150:	d824      	bhi.n	800a19c <_printf_float+0x178>
 800a152:	3901      	subs	r1, #1
 800a154:	4652      	mov	r2, sl
 800a156:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a15a:	9109      	str	r1, [sp, #36]	; 0x24
 800a15c:	f7ff ff2f 	bl	8009fbe <__exponent>
 800a160:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a162:	1813      	adds	r3, r2, r0
 800a164:	2a01      	cmp	r2, #1
 800a166:	4681      	mov	r9, r0
 800a168:	6123      	str	r3, [r4, #16]
 800a16a:	dc02      	bgt.n	800a172 <_printf_float+0x14e>
 800a16c:	6822      	ldr	r2, [r4, #0]
 800a16e:	07d1      	lsls	r1, r2, #31
 800a170:	d501      	bpl.n	800a176 <_printf_float+0x152>
 800a172:	3301      	adds	r3, #1
 800a174:	6123      	str	r3, [r4, #16]
 800a176:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d0a5      	beq.n	800a0ca <_printf_float+0xa6>
 800a17e:	232d      	movs	r3, #45	; 0x2d
 800a180:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a184:	e7a1      	b.n	800a0ca <_printf_float+0xa6>
 800a186:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a18a:	f000 8177 	beq.w	800a47c <_printf_float+0x458>
 800a18e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a192:	d1bb      	bne.n	800a10c <_printf_float+0xe8>
 800a194:	2900      	cmp	r1, #0
 800a196:	d1b9      	bne.n	800a10c <_printf_float+0xe8>
 800a198:	2301      	movs	r3, #1
 800a19a:	e7b6      	b.n	800a10a <_printf_float+0xe6>
 800a19c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a1a0:	d119      	bne.n	800a1d6 <_printf_float+0x1b2>
 800a1a2:	2900      	cmp	r1, #0
 800a1a4:	6863      	ldr	r3, [r4, #4]
 800a1a6:	dd0c      	ble.n	800a1c2 <_printf_float+0x19e>
 800a1a8:	6121      	str	r1, [r4, #16]
 800a1aa:	b913      	cbnz	r3, 800a1b2 <_printf_float+0x18e>
 800a1ac:	6822      	ldr	r2, [r4, #0]
 800a1ae:	07d2      	lsls	r2, r2, #31
 800a1b0:	d502      	bpl.n	800a1b8 <_printf_float+0x194>
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	440b      	add	r3, r1
 800a1b6:	6123      	str	r3, [r4, #16]
 800a1b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1ba:	65a3      	str	r3, [r4, #88]	; 0x58
 800a1bc:	f04f 0900 	mov.w	r9, #0
 800a1c0:	e7d9      	b.n	800a176 <_printf_float+0x152>
 800a1c2:	b913      	cbnz	r3, 800a1ca <_printf_float+0x1a6>
 800a1c4:	6822      	ldr	r2, [r4, #0]
 800a1c6:	07d0      	lsls	r0, r2, #31
 800a1c8:	d501      	bpl.n	800a1ce <_printf_float+0x1aa>
 800a1ca:	3302      	adds	r3, #2
 800a1cc:	e7f3      	b.n	800a1b6 <_printf_float+0x192>
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e7f1      	b.n	800a1b6 <_printf_float+0x192>
 800a1d2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a1d6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	db05      	blt.n	800a1ea <_printf_float+0x1c6>
 800a1de:	6822      	ldr	r2, [r4, #0]
 800a1e0:	6123      	str	r3, [r4, #16]
 800a1e2:	07d1      	lsls	r1, r2, #31
 800a1e4:	d5e8      	bpl.n	800a1b8 <_printf_float+0x194>
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	e7e5      	b.n	800a1b6 <_printf_float+0x192>
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	bfd4      	ite	le
 800a1ee:	f1c3 0302 	rsble	r3, r3, #2
 800a1f2:	2301      	movgt	r3, #1
 800a1f4:	4413      	add	r3, r2
 800a1f6:	e7de      	b.n	800a1b6 <_printf_float+0x192>
 800a1f8:	6823      	ldr	r3, [r4, #0]
 800a1fa:	055a      	lsls	r2, r3, #21
 800a1fc:	d407      	bmi.n	800a20e <_printf_float+0x1ea>
 800a1fe:	6923      	ldr	r3, [r4, #16]
 800a200:	4642      	mov	r2, r8
 800a202:	4631      	mov	r1, r6
 800a204:	4628      	mov	r0, r5
 800a206:	47b8      	blx	r7
 800a208:	3001      	adds	r0, #1
 800a20a:	d12b      	bne.n	800a264 <_printf_float+0x240>
 800a20c:	e767      	b.n	800a0de <_printf_float+0xba>
 800a20e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a212:	f240 80dc 	bls.w	800a3ce <_printf_float+0x3aa>
 800a216:	2200      	movs	r2, #0
 800a218:	2300      	movs	r3, #0
 800a21a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a21e:	f7f6 fc53 	bl	8000ac8 <__aeabi_dcmpeq>
 800a222:	2800      	cmp	r0, #0
 800a224:	d033      	beq.n	800a28e <_printf_float+0x26a>
 800a226:	2301      	movs	r3, #1
 800a228:	4a41      	ldr	r2, [pc, #260]	; (800a330 <_printf_float+0x30c>)
 800a22a:	4631      	mov	r1, r6
 800a22c:	4628      	mov	r0, r5
 800a22e:	47b8      	blx	r7
 800a230:	3001      	adds	r0, #1
 800a232:	f43f af54 	beq.w	800a0de <_printf_float+0xba>
 800a236:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a23a:	429a      	cmp	r2, r3
 800a23c:	db02      	blt.n	800a244 <_printf_float+0x220>
 800a23e:	6823      	ldr	r3, [r4, #0]
 800a240:	07d8      	lsls	r0, r3, #31
 800a242:	d50f      	bpl.n	800a264 <_printf_float+0x240>
 800a244:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a248:	4631      	mov	r1, r6
 800a24a:	4628      	mov	r0, r5
 800a24c:	47b8      	blx	r7
 800a24e:	3001      	adds	r0, #1
 800a250:	f43f af45 	beq.w	800a0de <_printf_float+0xba>
 800a254:	f04f 0800 	mov.w	r8, #0
 800a258:	f104 091a 	add.w	r9, r4, #26
 800a25c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a25e:	3b01      	subs	r3, #1
 800a260:	4543      	cmp	r3, r8
 800a262:	dc09      	bgt.n	800a278 <_printf_float+0x254>
 800a264:	6823      	ldr	r3, [r4, #0]
 800a266:	079b      	lsls	r3, r3, #30
 800a268:	f100 8103 	bmi.w	800a472 <_printf_float+0x44e>
 800a26c:	68e0      	ldr	r0, [r4, #12]
 800a26e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a270:	4298      	cmp	r0, r3
 800a272:	bfb8      	it	lt
 800a274:	4618      	movlt	r0, r3
 800a276:	e734      	b.n	800a0e2 <_printf_float+0xbe>
 800a278:	2301      	movs	r3, #1
 800a27a:	464a      	mov	r2, r9
 800a27c:	4631      	mov	r1, r6
 800a27e:	4628      	mov	r0, r5
 800a280:	47b8      	blx	r7
 800a282:	3001      	adds	r0, #1
 800a284:	f43f af2b 	beq.w	800a0de <_printf_float+0xba>
 800a288:	f108 0801 	add.w	r8, r8, #1
 800a28c:	e7e6      	b.n	800a25c <_printf_float+0x238>
 800a28e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a290:	2b00      	cmp	r3, #0
 800a292:	dc2b      	bgt.n	800a2ec <_printf_float+0x2c8>
 800a294:	2301      	movs	r3, #1
 800a296:	4a26      	ldr	r2, [pc, #152]	; (800a330 <_printf_float+0x30c>)
 800a298:	4631      	mov	r1, r6
 800a29a:	4628      	mov	r0, r5
 800a29c:	47b8      	blx	r7
 800a29e:	3001      	adds	r0, #1
 800a2a0:	f43f af1d 	beq.w	800a0de <_printf_float+0xba>
 800a2a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2a6:	b923      	cbnz	r3, 800a2b2 <_printf_float+0x28e>
 800a2a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2aa:	b913      	cbnz	r3, 800a2b2 <_printf_float+0x28e>
 800a2ac:	6823      	ldr	r3, [r4, #0]
 800a2ae:	07d9      	lsls	r1, r3, #31
 800a2b0:	d5d8      	bpl.n	800a264 <_printf_float+0x240>
 800a2b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2b6:	4631      	mov	r1, r6
 800a2b8:	4628      	mov	r0, r5
 800a2ba:	47b8      	blx	r7
 800a2bc:	3001      	adds	r0, #1
 800a2be:	f43f af0e 	beq.w	800a0de <_printf_float+0xba>
 800a2c2:	f04f 0900 	mov.w	r9, #0
 800a2c6:	f104 0a1a 	add.w	sl, r4, #26
 800a2ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2cc:	425b      	negs	r3, r3
 800a2ce:	454b      	cmp	r3, r9
 800a2d0:	dc01      	bgt.n	800a2d6 <_printf_float+0x2b2>
 800a2d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2d4:	e794      	b.n	800a200 <_printf_float+0x1dc>
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	4652      	mov	r2, sl
 800a2da:	4631      	mov	r1, r6
 800a2dc:	4628      	mov	r0, r5
 800a2de:	47b8      	blx	r7
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	f43f aefc 	beq.w	800a0de <_printf_float+0xba>
 800a2e6:	f109 0901 	add.w	r9, r9, #1
 800a2ea:	e7ee      	b.n	800a2ca <_printf_float+0x2a6>
 800a2ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a2ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a2f0:	429a      	cmp	r2, r3
 800a2f2:	bfa8      	it	ge
 800a2f4:	461a      	movge	r2, r3
 800a2f6:	2a00      	cmp	r2, #0
 800a2f8:	4691      	mov	r9, r2
 800a2fa:	dd07      	ble.n	800a30c <_printf_float+0x2e8>
 800a2fc:	4613      	mov	r3, r2
 800a2fe:	4631      	mov	r1, r6
 800a300:	4642      	mov	r2, r8
 800a302:	4628      	mov	r0, r5
 800a304:	47b8      	blx	r7
 800a306:	3001      	adds	r0, #1
 800a308:	f43f aee9 	beq.w	800a0de <_printf_float+0xba>
 800a30c:	f104 031a 	add.w	r3, r4, #26
 800a310:	f04f 0b00 	mov.w	fp, #0
 800a314:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a318:	9306      	str	r3, [sp, #24]
 800a31a:	e015      	b.n	800a348 <_printf_float+0x324>
 800a31c:	7fefffff 	.word	0x7fefffff
 800a320:	08014784 	.word	0x08014784
 800a324:	08014780 	.word	0x08014780
 800a328:	0801478c 	.word	0x0801478c
 800a32c:	08014788 	.word	0x08014788
 800a330:	08014790 	.word	0x08014790
 800a334:	2301      	movs	r3, #1
 800a336:	9a06      	ldr	r2, [sp, #24]
 800a338:	4631      	mov	r1, r6
 800a33a:	4628      	mov	r0, r5
 800a33c:	47b8      	blx	r7
 800a33e:	3001      	adds	r0, #1
 800a340:	f43f aecd 	beq.w	800a0de <_printf_float+0xba>
 800a344:	f10b 0b01 	add.w	fp, fp, #1
 800a348:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a34c:	ebaa 0309 	sub.w	r3, sl, r9
 800a350:	455b      	cmp	r3, fp
 800a352:	dcef      	bgt.n	800a334 <_printf_float+0x310>
 800a354:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a358:	429a      	cmp	r2, r3
 800a35a:	44d0      	add	r8, sl
 800a35c:	db15      	blt.n	800a38a <_printf_float+0x366>
 800a35e:	6823      	ldr	r3, [r4, #0]
 800a360:	07da      	lsls	r2, r3, #31
 800a362:	d412      	bmi.n	800a38a <_printf_float+0x366>
 800a364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a366:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a368:	eba3 020a 	sub.w	r2, r3, sl
 800a36c:	eba3 0a01 	sub.w	sl, r3, r1
 800a370:	4592      	cmp	sl, r2
 800a372:	bfa8      	it	ge
 800a374:	4692      	movge	sl, r2
 800a376:	f1ba 0f00 	cmp.w	sl, #0
 800a37a:	dc0e      	bgt.n	800a39a <_printf_float+0x376>
 800a37c:	f04f 0800 	mov.w	r8, #0
 800a380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a384:	f104 091a 	add.w	r9, r4, #26
 800a388:	e019      	b.n	800a3be <_printf_float+0x39a>
 800a38a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a38e:	4631      	mov	r1, r6
 800a390:	4628      	mov	r0, r5
 800a392:	47b8      	blx	r7
 800a394:	3001      	adds	r0, #1
 800a396:	d1e5      	bne.n	800a364 <_printf_float+0x340>
 800a398:	e6a1      	b.n	800a0de <_printf_float+0xba>
 800a39a:	4653      	mov	r3, sl
 800a39c:	4642      	mov	r2, r8
 800a39e:	4631      	mov	r1, r6
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	47b8      	blx	r7
 800a3a4:	3001      	adds	r0, #1
 800a3a6:	d1e9      	bne.n	800a37c <_printf_float+0x358>
 800a3a8:	e699      	b.n	800a0de <_printf_float+0xba>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	464a      	mov	r2, r9
 800a3ae:	4631      	mov	r1, r6
 800a3b0:	4628      	mov	r0, r5
 800a3b2:	47b8      	blx	r7
 800a3b4:	3001      	adds	r0, #1
 800a3b6:	f43f ae92 	beq.w	800a0de <_printf_float+0xba>
 800a3ba:	f108 0801 	add.w	r8, r8, #1
 800a3be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a3c2:	1a9b      	subs	r3, r3, r2
 800a3c4:	eba3 030a 	sub.w	r3, r3, sl
 800a3c8:	4543      	cmp	r3, r8
 800a3ca:	dcee      	bgt.n	800a3aa <_printf_float+0x386>
 800a3cc:	e74a      	b.n	800a264 <_printf_float+0x240>
 800a3ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3d0:	2a01      	cmp	r2, #1
 800a3d2:	dc01      	bgt.n	800a3d8 <_printf_float+0x3b4>
 800a3d4:	07db      	lsls	r3, r3, #31
 800a3d6:	d53a      	bpl.n	800a44e <_printf_float+0x42a>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	4642      	mov	r2, r8
 800a3dc:	4631      	mov	r1, r6
 800a3de:	4628      	mov	r0, r5
 800a3e0:	47b8      	blx	r7
 800a3e2:	3001      	adds	r0, #1
 800a3e4:	f43f ae7b 	beq.w	800a0de <_printf_float+0xba>
 800a3e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3ec:	4631      	mov	r1, r6
 800a3ee:	4628      	mov	r0, r5
 800a3f0:	47b8      	blx	r7
 800a3f2:	3001      	adds	r0, #1
 800a3f4:	f108 0801 	add.w	r8, r8, #1
 800a3f8:	f43f ae71 	beq.w	800a0de <_printf_float+0xba>
 800a3fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3fe:	2200      	movs	r2, #0
 800a400:	f103 3aff 	add.w	sl, r3, #4294967295
 800a404:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a408:	2300      	movs	r3, #0
 800a40a:	f7f6 fb5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a40e:	b9c8      	cbnz	r0, 800a444 <_printf_float+0x420>
 800a410:	4653      	mov	r3, sl
 800a412:	4642      	mov	r2, r8
 800a414:	4631      	mov	r1, r6
 800a416:	4628      	mov	r0, r5
 800a418:	47b8      	blx	r7
 800a41a:	3001      	adds	r0, #1
 800a41c:	d10e      	bne.n	800a43c <_printf_float+0x418>
 800a41e:	e65e      	b.n	800a0de <_printf_float+0xba>
 800a420:	2301      	movs	r3, #1
 800a422:	4652      	mov	r2, sl
 800a424:	4631      	mov	r1, r6
 800a426:	4628      	mov	r0, r5
 800a428:	47b8      	blx	r7
 800a42a:	3001      	adds	r0, #1
 800a42c:	f43f ae57 	beq.w	800a0de <_printf_float+0xba>
 800a430:	f108 0801 	add.w	r8, r8, #1
 800a434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a436:	3b01      	subs	r3, #1
 800a438:	4543      	cmp	r3, r8
 800a43a:	dcf1      	bgt.n	800a420 <_printf_float+0x3fc>
 800a43c:	464b      	mov	r3, r9
 800a43e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a442:	e6de      	b.n	800a202 <_printf_float+0x1de>
 800a444:	f04f 0800 	mov.w	r8, #0
 800a448:	f104 0a1a 	add.w	sl, r4, #26
 800a44c:	e7f2      	b.n	800a434 <_printf_float+0x410>
 800a44e:	2301      	movs	r3, #1
 800a450:	e7df      	b.n	800a412 <_printf_float+0x3ee>
 800a452:	2301      	movs	r3, #1
 800a454:	464a      	mov	r2, r9
 800a456:	4631      	mov	r1, r6
 800a458:	4628      	mov	r0, r5
 800a45a:	47b8      	blx	r7
 800a45c:	3001      	adds	r0, #1
 800a45e:	f43f ae3e 	beq.w	800a0de <_printf_float+0xba>
 800a462:	f108 0801 	add.w	r8, r8, #1
 800a466:	68e3      	ldr	r3, [r4, #12]
 800a468:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a46a:	1a9b      	subs	r3, r3, r2
 800a46c:	4543      	cmp	r3, r8
 800a46e:	dcf0      	bgt.n	800a452 <_printf_float+0x42e>
 800a470:	e6fc      	b.n	800a26c <_printf_float+0x248>
 800a472:	f04f 0800 	mov.w	r8, #0
 800a476:	f104 0919 	add.w	r9, r4, #25
 800a47a:	e7f4      	b.n	800a466 <_printf_float+0x442>
 800a47c:	2900      	cmp	r1, #0
 800a47e:	f43f ae8b 	beq.w	800a198 <_printf_float+0x174>
 800a482:	2300      	movs	r3, #0
 800a484:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a488:	ab09      	add	r3, sp, #36	; 0x24
 800a48a:	9300      	str	r3, [sp, #0]
 800a48c:	ec49 8b10 	vmov	d0, r8, r9
 800a490:	6022      	str	r2, [r4, #0]
 800a492:	f8cd a004 	str.w	sl, [sp, #4]
 800a496:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a49a:	4628      	mov	r0, r5
 800a49c:	f7ff fd2e 	bl	8009efc <__cvt>
 800a4a0:	4680      	mov	r8, r0
 800a4a2:	e648      	b.n	800a136 <_printf_float+0x112>

0800a4a4 <_printf_common>:
 800a4a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4a8:	4691      	mov	r9, r2
 800a4aa:	461f      	mov	r7, r3
 800a4ac:	688a      	ldr	r2, [r1, #8]
 800a4ae:	690b      	ldr	r3, [r1, #16]
 800a4b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	bfb8      	it	lt
 800a4b8:	4613      	movlt	r3, r2
 800a4ba:	f8c9 3000 	str.w	r3, [r9]
 800a4be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a4c2:	4606      	mov	r6, r0
 800a4c4:	460c      	mov	r4, r1
 800a4c6:	b112      	cbz	r2, 800a4ce <_printf_common+0x2a>
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	f8c9 3000 	str.w	r3, [r9]
 800a4ce:	6823      	ldr	r3, [r4, #0]
 800a4d0:	0699      	lsls	r1, r3, #26
 800a4d2:	bf42      	ittt	mi
 800a4d4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a4d8:	3302      	addmi	r3, #2
 800a4da:	f8c9 3000 	strmi.w	r3, [r9]
 800a4de:	6825      	ldr	r5, [r4, #0]
 800a4e0:	f015 0506 	ands.w	r5, r5, #6
 800a4e4:	d107      	bne.n	800a4f6 <_printf_common+0x52>
 800a4e6:	f104 0a19 	add.w	sl, r4, #25
 800a4ea:	68e3      	ldr	r3, [r4, #12]
 800a4ec:	f8d9 2000 	ldr.w	r2, [r9]
 800a4f0:	1a9b      	subs	r3, r3, r2
 800a4f2:	42ab      	cmp	r3, r5
 800a4f4:	dc28      	bgt.n	800a548 <_printf_common+0xa4>
 800a4f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a4fa:	6822      	ldr	r2, [r4, #0]
 800a4fc:	3300      	adds	r3, #0
 800a4fe:	bf18      	it	ne
 800a500:	2301      	movne	r3, #1
 800a502:	0692      	lsls	r2, r2, #26
 800a504:	d42d      	bmi.n	800a562 <_printf_common+0xbe>
 800a506:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a50a:	4639      	mov	r1, r7
 800a50c:	4630      	mov	r0, r6
 800a50e:	47c0      	blx	r8
 800a510:	3001      	adds	r0, #1
 800a512:	d020      	beq.n	800a556 <_printf_common+0xb2>
 800a514:	6823      	ldr	r3, [r4, #0]
 800a516:	68e5      	ldr	r5, [r4, #12]
 800a518:	f8d9 2000 	ldr.w	r2, [r9]
 800a51c:	f003 0306 	and.w	r3, r3, #6
 800a520:	2b04      	cmp	r3, #4
 800a522:	bf08      	it	eq
 800a524:	1aad      	subeq	r5, r5, r2
 800a526:	68a3      	ldr	r3, [r4, #8]
 800a528:	6922      	ldr	r2, [r4, #16]
 800a52a:	bf0c      	ite	eq
 800a52c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a530:	2500      	movne	r5, #0
 800a532:	4293      	cmp	r3, r2
 800a534:	bfc4      	itt	gt
 800a536:	1a9b      	subgt	r3, r3, r2
 800a538:	18ed      	addgt	r5, r5, r3
 800a53a:	f04f 0900 	mov.w	r9, #0
 800a53e:	341a      	adds	r4, #26
 800a540:	454d      	cmp	r5, r9
 800a542:	d11a      	bne.n	800a57a <_printf_common+0xd6>
 800a544:	2000      	movs	r0, #0
 800a546:	e008      	b.n	800a55a <_printf_common+0xb6>
 800a548:	2301      	movs	r3, #1
 800a54a:	4652      	mov	r2, sl
 800a54c:	4639      	mov	r1, r7
 800a54e:	4630      	mov	r0, r6
 800a550:	47c0      	blx	r8
 800a552:	3001      	adds	r0, #1
 800a554:	d103      	bne.n	800a55e <_printf_common+0xba>
 800a556:	f04f 30ff 	mov.w	r0, #4294967295
 800a55a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a55e:	3501      	adds	r5, #1
 800a560:	e7c3      	b.n	800a4ea <_printf_common+0x46>
 800a562:	18e1      	adds	r1, r4, r3
 800a564:	1c5a      	adds	r2, r3, #1
 800a566:	2030      	movs	r0, #48	; 0x30
 800a568:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a56c:	4422      	add	r2, r4
 800a56e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a572:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a576:	3302      	adds	r3, #2
 800a578:	e7c5      	b.n	800a506 <_printf_common+0x62>
 800a57a:	2301      	movs	r3, #1
 800a57c:	4622      	mov	r2, r4
 800a57e:	4639      	mov	r1, r7
 800a580:	4630      	mov	r0, r6
 800a582:	47c0      	blx	r8
 800a584:	3001      	adds	r0, #1
 800a586:	d0e6      	beq.n	800a556 <_printf_common+0xb2>
 800a588:	f109 0901 	add.w	r9, r9, #1
 800a58c:	e7d8      	b.n	800a540 <_printf_common+0x9c>
	...

0800a590 <_printf_i>:
 800a590:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a594:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a598:	460c      	mov	r4, r1
 800a59a:	7e09      	ldrb	r1, [r1, #24]
 800a59c:	b085      	sub	sp, #20
 800a59e:	296e      	cmp	r1, #110	; 0x6e
 800a5a0:	4617      	mov	r7, r2
 800a5a2:	4606      	mov	r6, r0
 800a5a4:	4698      	mov	r8, r3
 800a5a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5a8:	f000 80b3 	beq.w	800a712 <_printf_i+0x182>
 800a5ac:	d822      	bhi.n	800a5f4 <_printf_i+0x64>
 800a5ae:	2963      	cmp	r1, #99	; 0x63
 800a5b0:	d036      	beq.n	800a620 <_printf_i+0x90>
 800a5b2:	d80a      	bhi.n	800a5ca <_printf_i+0x3a>
 800a5b4:	2900      	cmp	r1, #0
 800a5b6:	f000 80b9 	beq.w	800a72c <_printf_i+0x19c>
 800a5ba:	2958      	cmp	r1, #88	; 0x58
 800a5bc:	f000 8083 	beq.w	800a6c6 <_printf_i+0x136>
 800a5c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a5c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a5c8:	e032      	b.n	800a630 <_printf_i+0xa0>
 800a5ca:	2964      	cmp	r1, #100	; 0x64
 800a5cc:	d001      	beq.n	800a5d2 <_printf_i+0x42>
 800a5ce:	2969      	cmp	r1, #105	; 0x69
 800a5d0:	d1f6      	bne.n	800a5c0 <_printf_i+0x30>
 800a5d2:	6820      	ldr	r0, [r4, #0]
 800a5d4:	6813      	ldr	r3, [r2, #0]
 800a5d6:	0605      	lsls	r5, r0, #24
 800a5d8:	f103 0104 	add.w	r1, r3, #4
 800a5dc:	d52a      	bpl.n	800a634 <_printf_i+0xa4>
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	6011      	str	r1, [r2, #0]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	da03      	bge.n	800a5ee <_printf_i+0x5e>
 800a5e6:	222d      	movs	r2, #45	; 0x2d
 800a5e8:	425b      	negs	r3, r3
 800a5ea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a5ee:	486f      	ldr	r0, [pc, #444]	; (800a7ac <_printf_i+0x21c>)
 800a5f0:	220a      	movs	r2, #10
 800a5f2:	e039      	b.n	800a668 <_printf_i+0xd8>
 800a5f4:	2973      	cmp	r1, #115	; 0x73
 800a5f6:	f000 809d 	beq.w	800a734 <_printf_i+0x1a4>
 800a5fa:	d808      	bhi.n	800a60e <_printf_i+0x7e>
 800a5fc:	296f      	cmp	r1, #111	; 0x6f
 800a5fe:	d020      	beq.n	800a642 <_printf_i+0xb2>
 800a600:	2970      	cmp	r1, #112	; 0x70
 800a602:	d1dd      	bne.n	800a5c0 <_printf_i+0x30>
 800a604:	6823      	ldr	r3, [r4, #0]
 800a606:	f043 0320 	orr.w	r3, r3, #32
 800a60a:	6023      	str	r3, [r4, #0]
 800a60c:	e003      	b.n	800a616 <_printf_i+0x86>
 800a60e:	2975      	cmp	r1, #117	; 0x75
 800a610:	d017      	beq.n	800a642 <_printf_i+0xb2>
 800a612:	2978      	cmp	r1, #120	; 0x78
 800a614:	d1d4      	bne.n	800a5c0 <_printf_i+0x30>
 800a616:	2378      	movs	r3, #120	; 0x78
 800a618:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a61c:	4864      	ldr	r0, [pc, #400]	; (800a7b0 <_printf_i+0x220>)
 800a61e:	e055      	b.n	800a6cc <_printf_i+0x13c>
 800a620:	6813      	ldr	r3, [r2, #0]
 800a622:	1d19      	adds	r1, r3, #4
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	6011      	str	r1, [r2, #0]
 800a628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a62c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a630:	2301      	movs	r3, #1
 800a632:	e08c      	b.n	800a74e <_printf_i+0x1be>
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	6011      	str	r1, [r2, #0]
 800a638:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a63c:	bf18      	it	ne
 800a63e:	b21b      	sxthne	r3, r3
 800a640:	e7cf      	b.n	800a5e2 <_printf_i+0x52>
 800a642:	6813      	ldr	r3, [r2, #0]
 800a644:	6825      	ldr	r5, [r4, #0]
 800a646:	1d18      	adds	r0, r3, #4
 800a648:	6010      	str	r0, [r2, #0]
 800a64a:	0628      	lsls	r0, r5, #24
 800a64c:	d501      	bpl.n	800a652 <_printf_i+0xc2>
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	e002      	b.n	800a658 <_printf_i+0xc8>
 800a652:	0668      	lsls	r0, r5, #25
 800a654:	d5fb      	bpl.n	800a64e <_printf_i+0xbe>
 800a656:	881b      	ldrh	r3, [r3, #0]
 800a658:	4854      	ldr	r0, [pc, #336]	; (800a7ac <_printf_i+0x21c>)
 800a65a:	296f      	cmp	r1, #111	; 0x6f
 800a65c:	bf14      	ite	ne
 800a65e:	220a      	movne	r2, #10
 800a660:	2208      	moveq	r2, #8
 800a662:	2100      	movs	r1, #0
 800a664:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a668:	6865      	ldr	r5, [r4, #4]
 800a66a:	60a5      	str	r5, [r4, #8]
 800a66c:	2d00      	cmp	r5, #0
 800a66e:	f2c0 8095 	blt.w	800a79c <_printf_i+0x20c>
 800a672:	6821      	ldr	r1, [r4, #0]
 800a674:	f021 0104 	bic.w	r1, r1, #4
 800a678:	6021      	str	r1, [r4, #0]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d13d      	bne.n	800a6fa <_printf_i+0x16a>
 800a67e:	2d00      	cmp	r5, #0
 800a680:	f040 808e 	bne.w	800a7a0 <_printf_i+0x210>
 800a684:	4665      	mov	r5, ip
 800a686:	2a08      	cmp	r2, #8
 800a688:	d10b      	bne.n	800a6a2 <_printf_i+0x112>
 800a68a:	6823      	ldr	r3, [r4, #0]
 800a68c:	07db      	lsls	r3, r3, #31
 800a68e:	d508      	bpl.n	800a6a2 <_printf_i+0x112>
 800a690:	6923      	ldr	r3, [r4, #16]
 800a692:	6862      	ldr	r2, [r4, #4]
 800a694:	429a      	cmp	r2, r3
 800a696:	bfde      	ittt	le
 800a698:	2330      	movle	r3, #48	; 0x30
 800a69a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a69e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a6a2:	ebac 0305 	sub.w	r3, ip, r5
 800a6a6:	6123      	str	r3, [r4, #16]
 800a6a8:	f8cd 8000 	str.w	r8, [sp]
 800a6ac:	463b      	mov	r3, r7
 800a6ae:	aa03      	add	r2, sp, #12
 800a6b0:	4621      	mov	r1, r4
 800a6b2:	4630      	mov	r0, r6
 800a6b4:	f7ff fef6 	bl	800a4a4 <_printf_common>
 800a6b8:	3001      	adds	r0, #1
 800a6ba:	d14d      	bne.n	800a758 <_printf_i+0x1c8>
 800a6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c0:	b005      	add	sp, #20
 800a6c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6c6:	4839      	ldr	r0, [pc, #228]	; (800a7ac <_printf_i+0x21c>)
 800a6c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a6cc:	6813      	ldr	r3, [r2, #0]
 800a6ce:	6821      	ldr	r1, [r4, #0]
 800a6d0:	1d1d      	adds	r5, r3, #4
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	6015      	str	r5, [r2, #0]
 800a6d6:	060a      	lsls	r2, r1, #24
 800a6d8:	d50b      	bpl.n	800a6f2 <_printf_i+0x162>
 800a6da:	07ca      	lsls	r2, r1, #31
 800a6dc:	bf44      	itt	mi
 800a6de:	f041 0120 	orrmi.w	r1, r1, #32
 800a6e2:	6021      	strmi	r1, [r4, #0]
 800a6e4:	b91b      	cbnz	r3, 800a6ee <_printf_i+0x15e>
 800a6e6:	6822      	ldr	r2, [r4, #0]
 800a6e8:	f022 0220 	bic.w	r2, r2, #32
 800a6ec:	6022      	str	r2, [r4, #0]
 800a6ee:	2210      	movs	r2, #16
 800a6f0:	e7b7      	b.n	800a662 <_printf_i+0xd2>
 800a6f2:	064d      	lsls	r5, r1, #25
 800a6f4:	bf48      	it	mi
 800a6f6:	b29b      	uxthmi	r3, r3
 800a6f8:	e7ef      	b.n	800a6da <_printf_i+0x14a>
 800a6fa:	4665      	mov	r5, ip
 800a6fc:	fbb3 f1f2 	udiv	r1, r3, r2
 800a700:	fb02 3311 	mls	r3, r2, r1, r3
 800a704:	5cc3      	ldrb	r3, [r0, r3]
 800a706:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a70a:	460b      	mov	r3, r1
 800a70c:	2900      	cmp	r1, #0
 800a70e:	d1f5      	bne.n	800a6fc <_printf_i+0x16c>
 800a710:	e7b9      	b.n	800a686 <_printf_i+0xf6>
 800a712:	6813      	ldr	r3, [r2, #0]
 800a714:	6825      	ldr	r5, [r4, #0]
 800a716:	6961      	ldr	r1, [r4, #20]
 800a718:	1d18      	adds	r0, r3, #4
 800a71a:	6010      	str	r0, [r2, #0]
 800a71c:	0628      	lsls	r0, r5, #24
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	d501      	bpl.n	800a726 <_printf_i+0x196>
 800a722:	6019      	str	r1, [r3, #0]
 800a724:	e002      	b.n	800a72c <_printf_i+0x19c>
 800a726:	066a      	lsls	r2, r5, #25
 800a728:	d5fb      	bpl.n	800a722 <_printf_i+0x192>
 800a72a:	8019      	strh	r1, [r3, #0]
 800a72c:	2300      	movs	r3, #0
 800a72e:	6123      	str	r3, [r4, #16]
 800a730:	4665      	mov	r5, ip
 800a732:	e7b9      	b.n	800a6a8 <_printf_i+0x118>
 800a734:	6813      	ldr	r3, [r2, #0]
 800a736:	1d19      	adds	r1, r3, #4
 800a738:	6011      	str	r1, [r2, #0]
 800a73a:	681d      	ldr	r5, [r3, #0]
 800a73c:	6862      	ldr	r2, [r4, #4]
 800a73e:	2100      	movs	r1, #0
 800a740:	4628      	mov	r0, r5
 800a742:	f7f5 fd4d 	bl	80001e0 <memchr>
 800a746:	b108      	cbz	r0, 800a74c <_printf_i+0x1bc>
 800a748:	1b40      	subs	r0, r0, r5
 800a74a:	6060      	str	r0, [r4, #4]
 800a74c:	6863      	ldr	r3, [r4, #4]
 800a74e:	6123      	str	r3, [r4, #16]
 800a750:	2300      	movs	r3, #0
 800a752:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a756:	e7a7      	b.n	800a6a8 <_printf_i+0x118>
 800a758:	6923      	ldr	r3, [r4, #16]
 800a75a:	462a      	mov	r2, r5
 800a75c:	4639      	mov	r1, r7
 800a75e:	4630      	mov	r0, r6
 800a760:	47c0      	blx	r8
 800a762:	3001      	adds	r0, #1
 800a764:	d0aa      	beq.n	800a6bc <_printf_i+0x12c>
 800a766:	6823      	ldr	r3, [r4, #0]
 800a768:	079b      	lsls	r3, r3, #30
 800a76a:	d413      	bmi.n	800a794 <_printf_i+0x204>
 800a76c:	68e0      	ldr	r0, [r4, #12]
 800a76e:	9b03      	ldr	r3, [sp, #12]
 800a770:	4298      	cmp	r0, r3
 800a772:	bfb8      	it	lt
 800a774:	4618      	movlt	r0, r3
 800a776:	e7a3      	b.n	800a6c0 <_printf_i+0x130>
 800a778:	2301      	movs	r3, #1
 800a77a:	464a      	mov	r2, r9
 800a77c:	4639      	mov	r1, r7
 800a77e:	4630      	mov	r0, r6
 800a780:	47c0      	blx	r8
 800a782:	3001      	adds	r0, #1
 800a784:	d09a      	beq.n	800a6bc <_printf_i+0x12c>
 800a786:	3501      	adds	r5, #1
 800a788:	68e3      	ldr	r3, [r4, #12]
 800a78a:	9a03      	ldr	r2, [sp, #12]
 800a78c:	1a9b      	subs	r3, r3, r2
 800a78e:	42ab      	cmp	r3, r5
 800a790:	dcf2      	bgt.n	800a778 <_printf_i+0x1e8>
 800a792:	e7eb      	b.n	800a76c <_printf_i+0x1dc>
 800a794:	2500      	movs	r5, #0
 800a796:	f104 0919 	add.w	r9, r4, #25
 800a79a:	e7f5      	b.n	800a788 <_printf_i+0x1f8>
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1ac      	bne.n	800a6fa <_printf_i+0x16a>
 800a7a0:	7803      	ldrb	r3, [r0, #0]
 800a7a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a7a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7aa:	e76c      	b.n	800a686 <_printf_i+0xf6>
 800a7ac:	08014792 	.word	0x08014792
 800a7b0:	080147a3 	.word	0x080147a3

0800a7b4 <_sbrk_r>:
 800a7b4:	b538      	push	{r3, r4, r5, lr}
 800a7b6:	4c06      	ldr	r4, [pc, #24]	; (800a7d0 <_sbrk_r+0x1c>)
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	4605      	mov	r5, r0
 800a7bc:	4608      	mov	r0, r1
 800a7be:	6023      	str	r3, [r4, #0]
 800a7c0:	f7f7 fd30 	bl	8002224 <_sbrk>
 800a7c4:	1c43      	adds	r3, r0, #1
 800a7c6:	d102      	bne.n	800a7ce <_sbrk_r+0x1a>
 800a7c8:	6823      	ldr	r3, [r4, #0]
 800a7ca:	b103      	cbz	r3, 800a7ce <_sbrk_r+0x1a>
 800a7cc:	602b      	str	r3, [r5, #0]
 800a7ce:	bd38      	pop	{r3, r4, r5, pc}
 800a7d0:	2000396c 	.word	0x2000396c

0800a7d4 <siprintf>:
 800a7d4:	b40e      	push	{r1, r2, r3}
 800a7d6:	b500      	push	{lr}
 800a7d8:	b09c      	sub	sp, #112	; 0x70
 800a7da:	ab1d      	add	r3, sp, #116	; 0x74
 800a7dc:	9002      	str	r0, [sp, #8]
 800a7de:	9006      	str	r0, [sp, #24]
 800a7e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a7e4:	4809      	ldr	r0, [pc, #36]	; (800a80c <siprintf+0x38>)
 800a7e6:	9107      	str	r1, [sp, #28]
 800a7e8:	9104      	str	r1, [sp, #16]
 800a7ea:	4909      	ldr	r1, [pc, #36]	; (800a810 <siprintf+0x3c>)
 800a7ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7f0:	9105      	str	r1, [sp, #20]
 800a7f2:	6800      	ldr	r0, [r0, #0]
 800a7f4:	9301      	str	r3, [sp, #4]
 800a7f6:	a902      	add	r1, sp, #8
 800a7f8:	f001 f9a6 	bl	800bb48 <_svfiprintf_r>
 800a7fc:	9b02      	ldr	r3, [sp, #8]
 800a7fe:	2200      	movs	r2, #0
 800a800:	701a      	strb	r2, [r3, #0]
 800a802:	b01c      	add	sp, #112	; 0x70
 800a804:	f85d eb04 	ldr.w	lr, [sp], #4
 800a808:	b003      	add	sp, #12
 800a80a:	4770      	bx	lr
 800a80c:	20000028 	.word	0x20000028
 800a810:	ffff0208 	.word	0xffff0208

0800a814 <quorem>:
 800a814:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a818:	6903      	ldr	r3, [r0, #16]
 800a81a:	690c      	ldr	r4, [r1, #16]
 800a81c:	42a3      	cmp	r3, r4
 800a81e:	4680      	mov	r8, r0
 800a820:	f2c0 8082 	blt.w	800a928 <quorem+0x114>
 800a824:	3c01      	subs	r4, #1
 800a826:	f101 0714 	add.w	r7, r1, #20
 800a82a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a82e:	f100 0614 	add.w	r6, r0, #20
 800a832:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a836:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a83a:	eb06 030c 	add.w	r3, r6, ip
 800a83e:	3501      	adds	r5, #1
 800a840:	eb07 090c 	add.w	r9, r7, ip
 800a844:	9301      	str	r3, [sp, #4]
 800a846:	fbb0 f5f5 	udiv	r5, r0, r5
 800a84a:	b395      	cbz	r5, 800a8b2 <quorem+0x9e>
 800a84c:	f04f 0a00 	mov.w	sl, #0
 800a850:	4638      	mov	r0, r7
 800a852:	46b6      	mov	lr, r6
 800a854:	46d3      	mov	fp, sl
 800a856:	f850 2b04 	ldr.w	r2, [r0], #4
 800a85a:	b293      	uxth	r3, r2
 800a85c:	fb05 a303 	mla	r3, r5, r3, sl
 800a860:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a864:	b29b      	uxth	r3, r3
 800a866:	ebab 0303 	sub.w	r3, fp, r3
 800a86a:	0c12      	lsrs	r2, r2, #16
 800a86c:	f8de b000 	ldr.w	fp, [lr]
 800a870:	fb05 a202 	mla	r2, r5, r2, sl
 800a874:	fa13 f38b 	uxtah	r3, r3, fp
 800a878:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a87c:	fa1f fb82 	uxth.w	fp, r2
 800a880:	f8de 2000 	ldr.w	r2, [lr]
 800a884:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a888:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a88c:	b29b      	uxth	r3, r3
 800a88e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a892:	4581      	cmp	r9, r0
 800a894:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a898:	f84e 3b04 	str.w	r3, [lr], #4
 800a89c:	d2db      	bcs.n	800a856 <quorem+0x42>
 800a89e:	f856 300c 	ldr.w	r3, [r6, ip]
 800a8a2:	b933      	cbnz	r3, 800a8b2 <quorem+0x9e>
 800a8a4:	9b01      	ldr	r3, [sp, #4]
 800a8a6:	3b04      	subs	r3, #4
 800a8a8:	429e      	cmp	r6, r3
 800a8aa:	461a      	mov	r2, r3
 800a8ac:	d330      	bcc.n	800a910 <quorem+0xfc>
 800a8ae:	f8c8 4010 	str.w	r4, [r8, #16]
 800a8b2:	4640      	mov	r0, r8
 800a8b4:	f001 f81a 	bl	800b8ec <__mcmp>
 800a8b8:	2800      	cmp	r0, #0
 800a8ba:	db25      	blt.n	800a908 <quorem+0xf4>
 800a8bc:	3501      	adds	r5, #1
 800a8be:	4630      	mov	r0, r6
 800a8c0:	f04f 0c00 	mov.w	ip, #0
 800a8c4:	f857 2b04 	ldr.w	r2, [r7], #4
 800a8c8:	f8d0 e000 	ldr.w	lr, [r0]
 800a8cc:	b293      	uxth	r3, r2
 800a8ce:	ebac 0303 	sub.w	r3, ip, r3
 800a8d2:	0c12      	lsrs	r2, r2, #16
 800a8d4:	fa13 f38e 	uxtah	r3, r3, lr
 800a8d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a8dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8e6:	45b9      	cmp	r9, r7
 800a8e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a8ec:	f840 3b04 	str.w	r3, [r0], #4
 800a8f0:	d2e8      	bcs.n	800a8c4 <quorem+0xb0>
 800a8f2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a8f6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a8fa:	b92a      	cbnz	r2, 800a908 <quorem+0xf4>
 800a8fc:	3b04      	subs	r3, #4
 800a8fe:	429e      	cmp	r6, r3
 800a900:	461a      	mov	r2, r3
 800a902:	d30b      	bcc.n	800a91c <quorem+0x108>
 800a904:	f8c8 4010 	str.w	r4, [r8, #16]
 800a908:	4628      	mov	r0, r5
 800a90a:	b003      	add	sp, #12
 800a90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a910:	6812      	ldr	r2, [r2, #0]
 800a912:	3b04      	subs	r3, #4
 800a914:	2a00      	cmp	r2, #0
 800a916:	d1ca      	bne.n	800a8ae <quorem+0x9a>
 800a918:	3c01      	subs	r4, #1
 800a91a:	e7c5      	b.n	800a8a8 <quorem+0x94>
 800a91c:	6812      	ldr	r2, [r2, #0]
 800a91e:	3b04      	subs	r3, #4
 800a920:	2a00      	cmp	r2, #0
 800a922:	d1ef      	bne.n	800a904 <quorem+0xf0>
 800a924:	3c01      	subs	r4, #1
 800a926:	e7ea      	b.n	800a8fe <quorem+0xea>
 800a928:	2000      	movs	r0, #0
 800a92a:	e7ee      	b.n	800a90a <quorem+0xf6>
 800a92c:	0000      	movs	r0, r0
	...

0800a930 <_dtoa_r>:
 800a930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a934:	ec57 6b10 	vmov	r6, r7, d0
 800a938:	b097      	sub	sp, #92	; 0x5c
 800a93a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a93c:	9106      	str	r1, [sp, #24]
 800a93e:	4604      	mov	r4, r0
 800a940:	920b      	str	r2, [sp, #44]	; 0x2c
 800a942:	9312      	str	r3, [sp, #72]	; 0x48
 800a944:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a948:	e9cd 6700 	strd	r6, r7, [sp]
 800a94c:	b93d      	cbnz	r5, 800a95e <_dtoa_r+0x2e>
 800a94e:	2010      	movs	r0, #16
 800a950:	f7ff fa10 	bl	8009d74 <malloc>
 800a954:	6260      	str	r0, [r4, #36]	; 0x24
 800a956:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a95a:	6005      	str	r5, [r0, #0]
 800a95c:	60c5      	str	r5, [r0, #12]
 800a95e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a960:	6819      	ldr	r1, [r3, #0]
 800a962:	b151      	cbz	r1, 800a97a <_dtoa_r+0x4a>
 800a964:	685a      	ldr	r2, [r3, #4]
 800a966:	604a      	str	r2, [r1, #4]
 800a968:	2301      	movs	r3, #1
 800a96a:	4093      	lsls	r3, r2
 800a96c:	608b      	str	r3, [r1, #8]
 800a96e:	4620      	mov	r0, r4
 800a970:	f000 fdda 	bl	800b528 <_Bfree>
 800a974:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a976:	2200      	movs	r2, #0
 800a978:	601a      	str	r2, [r3, #0]
 800a97a:	1e3b      	subs	r3, r7, #0
 800a97c:	bfbb      	ittet	lt
 800a97e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a982:	9301      	strlt	r3, [sp, #4]
 800a984:	2300      	movge	r3, #0
 800a986:	2201      	movlt	r2, #1
 800a988:	bfac      	ite	ge
 800a98a:	f8c8 3000 	strge.w	r3, [r8]
 800a98e:	f8c8 2000 	strlt.w	r2, [r8]
 800a992:	4baf      	ldr	r3, [pc, #700]	; (800ac50 <_dtoa_r+0x320>)
 800a994:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a998:	ea33 0308 	bics.w	r3, r3, r8
 800a99c:	d114      	bne.n	800a9c8 <_dtoa_r+0x98>
 800a99e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a9a0:	f242 730f 	movw	r3, #9999	; 0x270f
 800a9a4:	6013      	str	r3, [r2, #0]
 800a9a6:	9b00      	ldr	r3, [sp, #0]
 800a9a8:	b923      	cbnz	r3, 800a9b4 <_dtoa_r+0x84>
 800a9aa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	f000 8542 	beq.w	800b438 <_dtoa_r+0xb08>
 800a9b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9b6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ac64 <_dtoa_r+0x334>
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f000 8544 	beq.w	800b448 <_dtoa_r+0xb18>
 800a9c0:	f10b 0303 	add.w	r3, fp, #3
 800a9c4:	f000 bd3e 	b.w	800b444 <_dtoa_r+0xb14>
 800a9c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	4639      	mov	r1, r7
 800a9d4:	f7f6 f878 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9d8:	4681      	mov	r9, r0
 800a9da:	b168      	cbz	r0, 800a9f8 <_dtoa_r+0xc8>
 800a9dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a9de:	2301      	movs	r3, #1
 800a9e0:	6013      	str	r3, [r2, #0]
 800a9e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	f000 8524 	beq.w	800b432 <_dtoa_r+0xb02>
 800a9ea:	4b9a      	ldr	r3, [pc, #616]	; (800ac54 <_dtoa_r+0x324>)
 800a9ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9ee:	f103 3bff 	add.w	fp, r3, #4294967295
 800a9f2:	6013      	str	r3, [r2, #0]
 800a9f4:	f000 bd28 	b.w	800b448 <_dtoa_r+0xb18>
 800a9f8:	aa14      	add	r2, sp, #80	; 0x50
 800a9fa:	a915      	add	r1, sp, #84	; 0x54
 800a9fc:	ec47 6b10 	vmov	d0, r6, r7
 800aa00:	4620      	mov	r0, r4
 800aa02:	f000 ffea 	bl	800b9da <__d2b>
 800aa06:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800aa0a:	9004      	str	r0, [sp, #16]
 800aa0c:	2d00      	cmp	r5, #0
 800aa0e:	d07c      	beq.n	800ab0a <_dtoa_r+0x1da>
 800aa10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aa14:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800aa18:	46b2      	mov	sl, r6
 800aa1a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800aa1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aa22:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800aa26:	2200      	movs	r2, #0
 800aa28:	4b8b      	ldr	r3, [pc, #556]	; (800ac58 <_dtoa_r+0x328>)
 800aa2a:	4650      	mov	r0, sl
 800aa2c:	4659      	mov	r1, fp
 800aa2e:	f7f5 fc2b 	bl	8000288 <__aeabi_dsub>
 800aa32:	a381      	add	r3, pc, #516	; (adr r3, 800ac38 <_dtoa_r+0x308>)
 800aa34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa38:	f7f5 fdde 	bl	80005f8 <__aeabi_dmul>
 800aa3c:	a380      	add	r3, pc, #512	; (adr r3, 800ac40 <_dtoa_r+0x310>)
 800aa3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa42:	f7f5 fc23 	bl	800028c <__adddf3>
 800aa46:	4606      	mov	r6, r0
 800aa48:	4628      	mov	r0, r5
 800aa4a:	460f      	mov	r7, r1
 800aa4c:	f7f5 fd6a 	bl	8000524 <__aeabi_i2d>
 800aa50:	a37d      	add	r3, pc, #500	; (adr r3, 800ac48 <_dtoa_r+0x318>)
 800aa52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa56:	f7f5 fdcf 	bl	80005f8 <__aeabi_dmul>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	460b      	mov	r3, r1
 800aa5e:	4630      	mov	r0, r6
 800aa60:	4639      	mov	r1, r7
 800aa62:	f7f5 fc13 	bl	800028c <__adddf3>
 800aa66:	4606      	mov	r6, r0
 800aa68:	460f      	mov	r7, r1
 800aa6a:	f7f6 f875 	bl	8000b58 <__aeabi_d2iz>
 800aa6e:	2200      	movs	r2, #0
 800aa70:	4682      	mov	sl, r0
 800aa72:	2300      	movs	r3, #0
 800aa74:	4630      	mov	r0, r6
 800aa76:	4639      	mov	r1, r7
 800aa78:	f7f6 f830 	bl	8000adc <__aeabi_dcmplt>
 800aa7c:	b148      	cbz	r0, 800aa92 <_dtoa_r+0x162>
 800aa7e:	4650      	mov	r0, sl
 800aa80:	f7f5 fd50 	bl	8000524 <__aeabi_i2d>
 800aa84:	4632      	mov	r2, r6
 800aa86:	463b      	mov	r3, r7
 800aa88:	f7f6 f81e 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa8c:	b908      	cbnz	r0, 800aa92 <_dtoa_r+0x162>
 800aa8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa92:	f1ba 0f16 	cmp.w	sl, #22
 800aa96:	d859      	bhi.n	800ab4c <_dtoa_r+0x21c>
 800aa98:	4970      	ldr	r1, [pc, #448]	; (800ac5c <_dtoa_r+0x32c>)
 800aa9a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800aa9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aaa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aaa6:	f7f6 f837 	bl	8000b18 <__aeabi_dcmpgt>
 800aaaa:	2800      	cmp	r0, #0
 800aaac:	d050      	beq.n	800ab50 <_dtoa_r+0x220>
 800aaae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aab2:	2300      	movs	r3, #0
 800aab4:	930f      	str	r3, [sp, #60]	; 0x3c
 800aab6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aab8:	1b5d      	subs	r5, r3, r5
 800aaba:	f1b5 0801 	subs.w	r8, r5, #1
 800aabe:	bf49      	itett	mi
 800aac0:	f1c5 0301 	rsbmi	r3, r5, #1
 800aac4:	2300      	movpl	r3, #0
 800aac6:	9305      	strmi	r3, [sp, #20]
 800aac8:	f04f 0800 	movmi.w	r8, #0
 800aacc:	bf58      	it	pl
 800aace:	9305      	strpl	r3, [sp, #20]
 800aad0:	f1ba 0f00 	cmp.w	sl, #0
 800aad4:	db3e      	blt.n	800ab54 <_dtoa_r+0x224>
 800aad6:	2300      	movs	r3, #0
 800aad8:	44d0      	add	r8, sl
 800aada:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800aade:	9307      	str	r3, [sp, #28]
 800aae0:	9b06      	ldr	r3, [sp, #24]
 800aae2:	2b09      	cmp	r3, #9
 800aae4:	f200 8090 	bhi.w	800ac08 <_dtoa_r+0x2d8>
 800aae8:	2b05      	cmp	r3, #5
 800aaea:	bfc4      	itt	gt
 800aaec:	3b04      	subgt	r3, #4
 800aaee:	9306      	strgt	r3, [sp, #24]
 800aaf0:	9b06      	ldr	r3, [sp, #24]
 800aaf2:	f1a3 0302 	sub.w	r3, r3, #2
 800aaf6:	bfcc      	ite	gt
 800aaf8:	2500      	movgt	r5, #0
 800aafa:	2501      	movle	r5, #1
 800aafc:	2b03      	cmp	r3, #3
 800aafe:	f200 808f 	bhi.w	800ac20 <_dtoa_r+0x2f0>
 800ab02:	e8df f003 	tbb	[pc, r3]
 800ab06:	7f7d      	.short	0x7f7d
 800ab08:	7131      	.short	0x7131
 800ab0a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ab0e:	441d      	add	r5, r3
 800ab10:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ab14:	2820      	cmp	r0, #32
 800ab16:	dd13      	ble.n	800ab40 <_dtoa_r+0x210>
 800ab18:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ab1c:	9b00      	ldr	r3, [sp, #0]
 800ab1e:	fa08 f800 	lsl.w	r8, r8, r0
 800ab22:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ab26:	fa23 f000 	lsr.w	r0, r3, r0
 800ab2a:	ea48 0000 	orr.w	r0, r8, r0
 800ab2e:	f7f5 fce9 	bl	8000504 <__aeabi_ui2d>
 800ab32:	2301      	movs	r3, #1
 800ab34:	4682      	mov	sl, r0
 800ab36:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ab3a:	3d01      	subs	r5, #1
 800ab3c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ab3e:	e772      	b.n	800aa26 <_dtoa_r+0xf6>
 800ab40:	9b00      	ldr	r3, [sp, #0]
 800ab42:	f1c0 0020 	rsb	r0, r0, #32
 800ab46:	fa03 f000 	lsl.w	r0, r3, r0
 800ab4a:	e7f0      	b.n	800ab2e <_dtoa_r+0x1fe>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e7b1      	b.n	800aab4 <_dtoa_r+0x184>
 800ab50:	900f      	str	r0, [sp, #60]	; 0x3c
 800ab52:	e7b0      	b.n	800aab6 <_dtoa_r+0x186>
 800ab54:	9b05      	ldr	r3, [sp, #20]
 800ab56:	eba3 030a 	sub.w	r3, r3, sl
 800ab5a:	9305      	str	r3, [sp, #20]
 800ab5c:	f1ca 0300 	rsb	r3, sl, #0
 800ab60:	9307      	str	r3, [sp, #28]
 800ab62:	2300      	movs	r3, #0
 800ab64:	930e      	str	r3, [sp, #56]	; 0x38
 800ab66:	e7bb      	b.n	800aae0 <_dtoa_r+0x1b0>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	930a      	str	r3, [sp, #40]	; 0x28
 800ab6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	dd59      	ble.n	800ac26 <_dtoa_r+0x2f6>
 800ab72:	9302      	str	r3, [sp, #8]
 800ab74:	4699      	mov	r9, r3
 800ab76:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ab78:	2200      	movs	r2, #0
 800ab7a:	6072      	str	r2, [r6, #4]
 800ab7c:	2204      	movs	r2, #4
 800ab7e:	f102 0014 	add.w	r0, r2, #20
 800ab82:	4298      	cmp	r0, r3
 800ab84:	6871      	ldr	r1, [r6, #4]
 800ab86:	d953      	bls.n	800ac30 <_dtoa_r+0x300>
 800ab88:	4620      	mov	r0, r4
 800ab8a:	f000 fc99 	bl	800b4c0 <_Balloc>
 800ab8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab90:	6030      	str	r0, [r6, #0]
 800ab92:	f1b9 0f0e 	cmp.w	r9, #14
 800ab96:	f8d3 b000 	ldr.w	fp, [r3]
 800ab9a:	f200 80e6 	bhi.w	800ad6a <_dtoa_r+0x43a>
 800ab9e:	2d00      	cmp	r5, #0
 800aba0:	f000 80e3 	beq.w	800ad6a <_dtoa_r+0x43a>
 800aba4:	ed9d 7b00 	vldr	d7, [sp]
 800aba8:	f1ba 0f00 	cmp.w	sl, #0
 800abac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800abb0:	dd74      	ble.n	800ac9c <_dtoa_r+0x36c>
 800abb2:	4a2a      	ldr	r2, [pc, #168]	; (800ac5c <_dtoa_r+0x32c>)
 800abb4:	f00a 030f 	and.w	r3, sl, #15
 800abb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800abbc:	ed93 7b00 	vldr	d7, [r3]
 800abc0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800abc4:	06f0      	lsls	r0, r6, #27
 800abc6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800abca:	d565      	bpl.n	800ac98 <_dtoa_r+0x368>
 800abcc:	4b24      	ldr	r3, [pc, #144]	; (800ac60 <_dtoa_r+0x330>)
 800abce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800abd2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800abd6:	f7f5 fe39 	bl	800084c <__aeabi_ddiv>
 800abda:	e9cd 0100 	strd	r0, r1, [sp]
 800abde:	f006 060f 	and.w	r6, r6, #15
 800abe2:	2503      	movs	r5, #3
 800abe4:	4f1e      	ldr	r7, [pc, #120]	; (800ac60 <_dtoa_r+0x330>)
 800abe6:	e04c      	b.n	800ac82 <_dtoa_r+0x352>
 800abe8:	2301      	movs	r3, #1
 800abea:	930a      	str	r3, [sp, #40]	; 0x28
 800abec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abee:	4453      	add	r3, sl
 800abf0:	f103 0901 	add.w	r9, r3, #1
 800abf4:	9302      	str	r3, [sp, #8]
 800abf6:	464b      	mov	r3, r9
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	bfb8      	it	lt
 800abfc:	2301      	movlt	r3, #1
 800abfe:	e7ba      	b.n	800ab76 <_dtoa_r+0x246>
 800ac00:	2300      	movs	r3, #0
 800ac02:	e7b2      	b.n	800ab6a <_dtoa_r+0x23a>
 800ac04:	2300      	movs	r3, #0
 800ac06:	e7f0      	b.n	800abea <_dtoa_r+0x2ba>
 800ac08:	2501      	movs	r5, #1
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	9306      	str	r3, [sp, #24]
 800ac0e:	950a      	str	r5, [sp, #40]	; 0x28
 800ac10:	f04f 33ff 	mov.w	r3, #4294967295
 800ac14:	9302      	str	r3, [sp, #8]
 800ac16:	4699      	mov	r9, r3
 800ac18:	2200      	movs	r2, #0
 800ac1a:	2312      	movs	r3, #18
 800ac1c:	920b      	str	r2, [sp, #44]	; 0x2c
 800ac1e:	e7aa      	b.n	800ab76 <_dtoa_r+0x246>
 800ac20:	2301      	movs	r3, #1
 800ac22:	930a      	str	r3, [sp, #40]	; 0x28
 800ac24:	e7f4      	b.n	800ac10 <_dtoa_r+0x2e0>
 800ac26:	2301      	movs	r3, #1
 800ac28:	9302      	str	r3, [sp, #8]
 800ac2a:	4699      	mov	r9, r3
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	e7f5      	b.n	800ac1c <_dtoa_r+0x2ec>
 800ac30:	3101      	adds	r1, #1
 800ac32:	6071      	str	r1, [r6, #4]
 800ac34:	0052      	lsls	r2, r2, #1
 800ac36:	e7a2      	b.n	800ab7e <_dtoa_r+0x24e>
 800ac38:	636f4361 	.word	0x636f4361
 800ac3c:	3fd287a7 	.word	0x3fd287a7
 800ac40:	8b60c8b3 	.word	0x8b60c8b3
 800ac44:	3fc68a28 	.word	0x3fc68a28
 800ac48:	509f79fb 	.word	0x509f79fb
 800ac4c:	3fd34413 	.word	0x3fd34413
 800ac50:	7ff00000 	.word	0x7ff00000
 800ac54:	08014791 	.word	0x08014791
 800ac58:	3ff80000 	.word	0x3ff80000
 800ac5c:	080147f0 	.word	0x080147f0
 800ac60:	080147c8 	.word	0x080147c8
 800ac64:	080147bd 	.word	0x080147bd
 800ac68:	07f1      	lsls	r1, r6, #31
 800ac6a:	d508      	bpl.n	800ac7e <_dtoa_r+0x34e>
 800ac6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ac70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac74:	f7f5 fcc0 	bl	80005f8 <__aeabi_dmul>
 800ac78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ac7c:	3501      	adds	r5, #1
 800ac7e:	1076      	asrs	r6, r6, #1
 800ac80:	3708      	adds	r7, #8
 800ac82:	2e00      	cmp	r6, #0
 800ac84:	d1f0      	bne.n	800ac68 <_dtoa_r+0x338>
 800ac86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ac8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ac8e:	f7f5 fddd 	bl	800084c <__aeabi_ddiv>
 800ac92:	e9cd 0100 	strd	r0, r1, [sp]
 800ac96:	e01a      	b.n	800acce <_dtoa_r+0x39e>
 800ac98:	2502      	movs	r5, #2
 800ac9a:	e7a3      	b.n	800abe4 <_dtoa_r+0x2b4>
 800ac9c:	f000 80a0 	beq.w	800ade0 <_dtoa_r+0x4b0>
 800aca0:	f1ca 0600 	rsb	r6, sl, #0
 800aca4:	4b9f      	ldr	r3, [pc, #636]	; (800af24 <_dtoa_r+0x5f4>)
 800aca6:	4fa0      	ldr	r7, [pc, #640]	; (800af28 <_dtoa_r+0x5f8>)
 800aca8:	f006 020f 	and.w	r2, r6, #15
 800acac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800acb8:	f7f5 fc9e 	bl	80005f8 <__aeabi_dmul>
 800acbc:	e9cd 0100 	strd	r0, r1, [sp]
 800acc0:	1136      	asrs	r6, r6, #4
 800acc2:	2300      	movs	r3, #0
 800acc4:	2502      	movs	r5, #2
 800acc6:	2e00      	cmp	r6, #0
 800acc8:	d17f      	bne.n	800adca <_dtoa_r+0x49a>
 800acca:	2b00      	cmp	r3, #0
 800accc:	d1e1      	bne.n	800ac92 <_dtoa_r+0x362>
 800acce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	f000 8087 	beq.w	800ade4 <_dtoa_r+0x4b4>
 800acd6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800acda:	2200      	movs	r2, #0
 800acdc:	4b93      	ldr	r3, [pc, #588]	; (800af2c <_dtoa_r+0x5fc>)
 800acde:	4630      	mov	r0, r6
 800ace0:	4639      	mov	r1, r7
 800ace2:	f7f5 fefb 	bl	8000adc <__aeabi_dcmplt>
 800ace6:	2800      	cmp	r0, #0
 800ace8:	d07c      	beq.n	800ade4 <_dtoa_r+0x4b4>
 800acea:	f1b9 0f00 	cmp.w	r9, #0
 800acee:	d079      	beq.n	800ade4 <_dtoa_r+0x4b4>
 800acf0:	9b02      	ldr	r3, [sp, #8]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	dd35      	ble.n	800ad62 <_dtoa_r+0x432>
 800acf6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800acfa:	9308      	str	r3, [sp, #32]
 800acfc:	4639      	mov	r1, r7
 800acfe:	2200      	movs	r2, #0
 800ad00:	4b8b      	ldr	r3, [pc, #556]	; (800af30 <_dtoa_r+0x600>)
 800ad02:	4630      	mov	r0, r6
 800ad04:	f7f5 fc78 	bl	80005f8 <__aeabi_dmul>
 800ad08:	e9cd 0100 	strd	r0, r1, [sp]
 800ad0c:	9f02      	ldr	r7, [sp, #8]
 800ad0e:	3501      	adds	r5, #1
 800ad10:	4628      	mov	r0, r5
 800ad12:	f7f5 fc07 	bl	8000524 <__aeabi_i2d>
 800ad16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad1a:	f7f5 fc6d 	bl	80005f8 <__aeabi_dmul>
 800ad1e:	2200      	movs	r2, #0
 800ad20:	4b84      	ldr	r3, [pc, #528]	; (800af34 <_dtoa_r+0x604>)
 800ad22:	f7f5 fab3 	bl	800028c <__adddf3>
 800ad26:	4605      	mov	r5, r0
 800ad28:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ad2c:	2f00      	cmp	r7, #0
 800ad2e:	d15d      	bne.n	800adec <_dtoa_r+0x4bc>
 800ad30:	2200      	movs	r2, #0
 800ad32:	4b81      	ldr	r3, [pc, #516]	; (800af38 <_dtoa_r+0x608>)
 800ad34:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ad38:	f7f5 faa6 	bl	8000288 <__aeabi_dsub>
 800ad3c:	462a      	mov	r2, r5
 800ad3e:	4633      	mov	r3, r6
 800ad40:	e9cd 0100 	strd	r0, r1, [sp]
 800ad44:	f7f5 fee8 	bl	8000b18 <__aeabi_dcmpgt>
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	f040 8288 	bne.w	800b25e <_dtoa_r+0x92e>
 800ad4e:	462a      	mov	r2, r5
 800ad50:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ad54:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ad58:	f7f5 fec0 	bl	8000adc <__aeabi_dcmplt>
 800ad5c:	2800      	cmp	r0, #0
 800ad5e:	f040 827c 	bne.w	800b25a <_dtoa_r+0x92a>
 800ad62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ad66:	e9cd 2300 	strd	r2, r3, [sp]
 800ad6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	f2c0 8150 	blt.w	800b012 <_dtoa_r+0x6e2>
 800ad72:	f1ba 0f0e 	cmp.w	sl, #14
 800ad76:	f300 814c 	bgt.w	800b012 <_dtoa_r+0x6e2>
 800ad7a:	4b6a      	ldr	r3, [pc, #424]	; (800af24 <_dtoa_r+0x5f4>)
 800ad7c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ad80:	ed93 7b00 	vldr	d7, [r3]
 800ad84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ad8c:	f280 80d8 	bge.w	800af40 <_dtoa_r+0x610>
 800ad90:	f1b9 0f00 	cmp.w	r9, #0
 800ad94:	f300 80d4 	bgt.w	800af40 <_dtoa_r+0x610>
 800ad98:	f040 825e 	bne.w	800b258 <_dtoa_r+0x928>
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	4b66      	ldr	r3, [pc, #408]	; (800af38 <_dtoa_r+0x608>)
 800ada0:	ec51 0b17 	vmov	r0, r1, d7
 800ada4:	f7f5 fc28 	bl	80005f8 <__aeabi_dmul>
 800ada8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adac:	f7f5 feaa 	bl	8000b04 <__aeabi_dcmpge>
 800adb0:	464f      	mov	r7, r9
 800adb2:	464e      	mov	r6, r9
 800adb4:	2800      	cmp	r0, #0
 800adb6:	f040 8234 	bne.w	800b222 <_dtoa_r+0x8f2>
 800adba:	2331      	movs	r3, #49	; 0x31
 800adbc:	f10b 0501 	add.w	r5, fp, #1
 800adc0:	f88b 3000 	strb.w	r3, [fp]
 800adc4:	f10a 0a01 	add.w	sl, sl, #1
 800adc8:	e22f      	b.n	800b22a <_dtoa_r+0x8fa>
 800adca:	07f2      	lsls	r2, r6, #31
 800adcc:	d505      	bpl.n	800adda <_dtoa_r+0x4aa>
 800adce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800add2:	f7f5 fc11 	bl	80005f8 <__aeabi_dmul>
 800add6:	3501      	adds	r5, #1
 800add8:	2301      	movs	r3, #1
 800adda:	1076      	asrs	r6, r6, #1
 800addc:	3708      	adds	r7, #8
 800adde:	e772      	b.n	800acc6 <_dtoa_r+0x396>
 800ade0:	2502      	movs	r5, #2
 800ade2:	e774      	b.n	800acce <_dtoa_r+0x39e>
 800ade4:	f8cd a020 	str.w	sl, [sp, #32]
 800ade8:	464f      	mov	r7, r9
 800adea:	e791      	b.n	800ad10 <_dtoa_r+0x3e0>
 800adec:	4b4d      	ldr	r3, [pc, #308]	; (800af24 <_dtoa_r+0x5f4>)
 800adee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800adf2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800adf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d047      	beq.n	800ae8c <_dtoa_r+0x55c>
 800adfc:	4602      	mov	r2, r0
 800adfe:	460b      	mov	r3, r1
 800ae00:	2000      	movs	r0, #0
 800ae02:	494e      	ldr	r1, [pc, #312]	; (800af3c <_dtoa_r+0x60c>)
 800ae04:	f7f5 fd22 	bl	800084c <__aeabi_ddiv>
 800ae08:	462a      	mov	r2, r5
 800ae0a:	4633      	mov	r3, r6
 800ae0c:	f7f5 fa3c 	bl	8000288 <__aeabi_dsub>
 800ae10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ae14:	465d      	mov	r5, fp
 800ae16:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae1a:	f7f5 fe9d 	bl	8000b58 <__aeabi_d2iz>
 800ae1e:	4606      	mov	r6, r0
 800ae20:	f7f5 fb80 	bl	8000524 <__aeabi_i2d>
 800ae24:	4602      	mov	r2, r0
 800ae26:	460b      	mov	r3, r1
 800ae28:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae2c:	f7f5 fa2c 	bl	8000288 <__aeabi_dsub>
 800ae30:	3630      	adds	r6, #48	; 0x30
 800ae32:	f805 6b01 	strb.w	r6, [r5], #1
 800ae36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ae3a:	e9cd 0100 	strd	r0, r1, [sp]
 800ae3e:	f7f5 fe4d 	bl	8000adc <__aeabi_dcmplt>
 800ae42:	2800      	cmp	r0, #0
 800ae44:	d163      	bne.n	800af0e <_dtoa_r+0x5de>
 800ae46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae4a:	2000      	movs	r0, #0
 800ae4c:	4937      	ldr	r1, [pc, #220]	; (800af2c <_dtoa_r+0x5fc>)
 800ae4e:	f7f5 fa1b 	bl	8000288 <__aeabi_dsub>
 800ae52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ae56:	f7f5 fe41 	bl	8000adc <__aeabi_dcmplt>
 800ae5a:	2800      	cmp	r0, #0
 800ae5c:	f040 80b7 	bne.w	800afce <_dtoa_r+0x69e>
 800ae60:	eba5 030b 	sub.w	r3, r5, fp
 800ae64:	429f      	cmp	r7, r3
 800ae66:	f77f af7c 	ble.w	800ad62 <_dtoa_r+0x432>
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	4b30      	ldr	r3, [pc, #192]	; (800af30 <_dtoa_r+0x600>)
 800ae6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae72:	f7f5 fbc1 	bl	80005f8 <__aeabi_dmul>
 800ae76:	2200      	movs	r2, #0
 800ae78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ae7c:	4b2c      	ldr	r3, [pc, #176]	; (800af30 <_dtoa_r+0x600>)
 800ae7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae82:	f7f5 fbb9 	bl	80005f8 <__aeabi_dmul>
 800ae86:	e9cd 0100 	strd	r0, r1, [sp]
 800ae8a:	e7c4      	b.n	800ae16 <_dtoa_r+0x4e6>
 800ae8c:	462a      	mov	r2, r5
 800ae8e:	4633      	mov	r3, r6
 800ae90:	f7f5 fbb2 	bl	80005f8 <__aeabi_dmul>
 800ae94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ae98:	eb0b 0507 	add.w	r5, fp, r7
 800ae9c:	465e      	mov	r6, fp
 800ae9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aea2:	f7f5 fe59 	bl	8000b58 <__aeabi_d2iz>
 800aea6:	4607      	mov	r7, r0
 800aea8:	f7f5 fb3c 	bl	8000524 <__aeabi_i2d>
 800aeac:	3730      	adds	r7, #48	; 0x30
 800aeae:	4602      	mov	r2, r0
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aeb6:	f7f5 f9e7 	bl	8000288 <__aeabi_dsub>
 800aeba:	f806 7b01 	strb.w	r7, [r6], #1
 800aebe:	42ae      	cmp	r6, r5
 800aec0:	e9cd 0100 	strd	r0, r1, [sp]
 800aec4:	f04f 0200 	mov.w	r2, #0
 800aec8:	d126      	bne.n	800af18 <_dtoa_r+0x5e8>
 800aeca:	4b1c      	ldr	r3, [pc, #112]	; (800af3c <_dtoa_r+0x60c>)
 800aecc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aed0:	f7f5 f9dc 	bl	800028c <__adddf3>
 800aed4:	4602      	mov	r2, r0
 800aed6:	460b      	mov	r3, r1
 800aed8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aedc:	f7f5 fe1c 	bl	8000b18 <__aeabi_dcmpgt>
 800aee0:	2800      	cmp	r0, #0
 800aee2:	d174      	bne.n	800afce <_dtoa_r+0x69e>
 800aee4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aee8:	2000      	movs	r0, #0
 800aeea:	4914      	ldr	r1, [pc, #80]	; (800af3c <_dtoa_r+0x60c>)
 800aeec:	f7f5 f9cc 	bl	8000288 <__aeabi_dsub>
 800aef0:	4602      	mov	r2, r0
 800aef2:	460b      	mov	r3, r1
 800aef4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aef8:	f7f5 fdf0 	bl	8000adc <__aeabi_dcmplt>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	f43f af30 	beq.w	800ad62 <_dtoa_r+0x432>
 800af02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af06:	2b30      	cmp	r3, #48	; 0x30
 800af08:	f105 32ff 	add.w	r2, r5, #4294967295
 800af0c:	d002      	beq.n	800af14 <_dtoa_r+0x5e4>
 800af0e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800af12:	e04a      	b.n	800afaa <_dtoa_r+0x67a>
 800af14:	4615      	mov	r5, r2
 800af16:	e7f4      	b.n	800af02 <_dtoa_r+0x5d2>
 800af18:	4b05      	ldr	r3, [pc, #20]	; (800af30 <_dtoa_r+0x600>)
 800af1a:	f7f5 fb6d 	bl	80005f8 <__aeabi_dmul>
 800af1e:	e9cd 0100 	strd	r0, r1, [sp]
 800af22:	e7bc      	b.n	800ae9e <_dtoa_r+0x56e>
 800af24:	080147f0 	.word	0x080147f0
 800af28:	080147c8 	.word	0x080147c8
 800af2c:	3ff00000 	.word	0x3ff00000
 800af30:	40240000 	.word	0x40240000
 800af34:	401c0000 	.word	0x401c0000
 800af38:	40140000 	.word	0x40140000
 800af3c:	3fe00000 	.word	0x3fe00000
 800af40:	e9dd 6700 	ldrd	r6, r7, [sp]
 800af44:	465d      	mov	r5, fp
 800af46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af4a:	4630      	mov	r0, r6
 800af4c:	4639      	mov	r1, r7
 800af4e:	f7f5 fc7d 	bl	800084c <__aeabi_ddiv>
 800af52:	f7f5 fe01 	bl	8000b58 <__aeabi_d2iz>
 800af56:	4680      	mov	r8, r0
 800af58:	f7f5 fae4 	bl	8000524 <__aeabi_i2d>
 800af5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af60:	f7f5 fb4a 	bl	80005f8 <__aeabi_dmul>
 800af64:	4602      	mov	r2, r0
 800af66:	460b      	mov	r3, r1
 800af68:	4630      	mov	r0, r6
 800af6a:	4639      	mov	r1, r7
 800af6c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800af70:	f7f5 f98a 	bl	8000288 <__aeabi_dsub>
 800af74:	f805 6b01 	strb.w	r6, [r5], #1
 800af78:	eba5 060b 	sub.w	r6, r5, fp
 800af7c:	45b1      	cmp	r9, r6
 800af7e:	4602      	mov	r2, r0
 800af80:	460b      	mov	r3, r1
 800af82:	d139      	bne.n	800aff8 <_dtoa_r+0x6c8>
 800af84:	f7f5 f982 	bl	800028c <__adddf3>
 800af88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af8c:	4606      	mov	r6, r0
 800af8e:	460f      	mov	r7, r1
 800af90:	f7f5 fdc2 	bl	8000b18 <__aeabi_dcmpgt>
 800af94:	b9c8      	cbnz	r0, 800afca <_dtoa_r+0x69a>
 800af96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af9a:	4630      	mov	r0, r6
 800af9c:	4639      	mov	r1, r7
 800af9e:	f7f5 fd93 	bl	8000ac8 <__aeabi_dcmpeq>
 800afa2:	b110      	cbz	r0, 800afaa <_dtoa_r+0x67a>
 800afa4:	f018 0f01 	tst.w	r8, #1
 800afa8:	d10f      	bne.n	800afca <_dtoa_r+0x69a>
 800afaa:	9904      	ldr	r1, [sp, #16]
 800afac:	4620      	mov	r0, r4
 800afae:	f000 fabb 	bl	800b528 <_Bfree>
 800afb2:	2300      	movs	r3, #0
 800afb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800afb6:	702b      	strb	r3, [r5, #0]
 800afb8:	f10a 0301 	add.w	r3, sl, #1
 800afbc:	6013      	str	r3, [r2, #0]
 800afbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	f000 8241 	beq.w	800b448 <_dtoa_r+0xb18>
 800afc6:	601d      	str	r5, [r3, #0]
 800afc8:	e23e      	b.n	800b448 <_dtoa_r+0xb18>
 800afca:	f8cd a020 	str.w	sl, [sp, #32]
 800afce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800afd2:	2a39      	cmp	r2, #57	; 0x39
 800afd4:	f105 33ff 	add.w	r3, r5, #4294967295
 800afd8:	d108      	bne.n	800afec <_dtoa_r+0x6bc>
 800afda:	459b      	cmp	fp, r3
 800afdc:	d10a      	bne.n	800aff4 <_dtoa_r+0x6c4>
 800afde:	9b08      	ldr	r3, [sp, #32]
 800afe0:	3301      	adds	r3, #1
 800afe2:	9308      	str	r3, [sp, #32]
 800afe4:	2330      	movs	r3, #48	; 0x30
 800afe6:	f88b 3000 	strb.w	r3, [fp]
 800afea:	465b      	mov	r3, fp
 800afec:	781a      	ldrb	r2, [r3, #0]
 800afee:	3201      	adds	r2, #1
 800aff0:	701a      	strb	r2, [r3, #0]
 800aff2:	e78c      	b.n	800af0e <_dtoa_r+0x5de>
 800aff4:	461d      	mov	r5, r3
 800aff6:	e7ea      	b.n	800afce <_dtoa_r+0x69e>
 800aff8:	2200      	movs	r2, #0
 800affa:	4b9b      	ldr	r3, [pc, #620]	; (800b268 <_dtoa_r+0x938>)
 800affc:	f7f5 fafc 	bl	80005f8 <__aeabi_dmul>
 800b000:	2200      	movs	r2, #0
 800b002:	2300      	movs	r3, #0
 800b004:	4606      	mov	r6, r0
 800b006:	460f      	mov	r7, r1
 800b008:	f7f5 fd5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b00c:	2800      	cmp	r0, #0
 800b00e:	d09a      	beq.n	800af46 <_dtoa_r+0x616>
 800b010:	e7cb      	b.n	800afaa <_dtoa_r+0x67a>
 800b012:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b014:	2a00      	cmp	r2, #0
 800b016:	f000 808b 	beq.w	800b130 <_dtoa_r+0x800>
 800b01a:	9a06      	ldr	r2, [sp, #24]
 800b01c:	2a01      	cmp	r2, #1
 800b01e:	dc6e      	bgt.n	800b0fe <_dtoa_r+0x7ce>
 800b020:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b022:	2a00      	cmp	r2, #0
 800b024:	d067      	beq.n	800b0f6 <_dtoa_r+0x7c6>
 800b026:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b02a:	9f07      	ldr	r7, [sp, #28]
 800b02c:	9d05      	ldr	r5, [sp, #20]
 800b02e:	9a05      	ldr	r2, [sp, #20]
 800b030:	2101      	movs	r1, #1
 800b032:	441a      	add	r2, r3
 800b034:	4620      	mov	r0, r4
 800b036:	9205      	str	r2, [sp, #20]
 800b038:	4498      	add	r8, r3
 800b03a:	f000 fb15 	bl	800b668 <__i2b>
 800b03e:	4606      	mov	r6, r0
 800b040:	2d00      	cmp	r5, #0
 800b042:	dd0c      	ble.n	800b05e <_dtoa_r+0x72e>
 800b044:	f1b8 0f00 	cmp.w	r8, #0
 800b048:	dd09      	ble.n	800b05e <_dtoa_r+0x72e>
 800b04a:	4545      	cmp	r5, r8
 800b04c:	9a05      	ldr	r2, [sp, #20]
 800b04e:	462b      	mov	r3, r5
 800b050:	bfa8      	it	ge
 800b052:	4643      	movge	r3, r8
 800b054:	1ad2      	subs	r2, r2, r3
 800b056:	9205      	str	r2, [sp, #20]
 800b058:	1aed      	subs	r5, r5, r3
 800b05a:	eba8 0803 	sub.w	r8, r8, r3
 800b05e:	9b07      	ldr	r3, [sp, #28]
 800b060:	b1eb      	cbz	r3, 800b09e <_dtoa_r+0x76e>
 800b062:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b064:	2b00      	cmp	r3, #0
 800b066:	d067      	beq.n	800b138 <_dtoa_r+0x808>
 800b068:	b18f      	cbz	r7, 800b08e <_dtoa_r+0x75e>
 800b06a:	4631      	mov	r1, r6
 800b06c:	463a      	mov	r2, r7
 800b06e:	4620      	mov	r0, r4
 800b070:	f000 fb9a 	bl	800b7a8 <__pow5mult>
 800b074:	9a04      	ldr	r2, [sp, #16]
 800b076:	4601      	mov	r1, r0
 800b078:	4606      	mov	r6, r0
 800b07a:	4620      	mov	r0, r4
 800b07c:	f000 fafd 	bl	800b67a <__multiply>
 800b080:	9904      	ldr	r1, [sp, #16]
 800b082:	9008      	str	r0, [sp, #32]
 800b084:	4620      	mov	r0, r4
 800b086:	f000 fa4f 	bl	800b528 <_Bfree>
 800b08a:	9b08      	ldr	r3, [sp, #32]
 800b08c:	9304      	str	r3, [sp, #16]
 800b08e:	9b07      	ldr	r3, [sp, #28]
 800b090:	1bda      	subs	r2, r3, r7
 800b092:	d004      	beq.n	800b09e <_dtoa_r+0x76e>
 800b094:	9904      	ldr	r1, [sp, #16]
 800b096:	4620      	mov	r0, r4
 800b098:	f000 fb86 	bl	800b7a8 <__pow5mult>
 800b09c:	9004      	str	r0, [sp, #16]
 800b09e:	2101      	movs	r1, #1
 800b0a0:	4620      	mov	r0, r4
 800b0a2:	f000 fae1 	bl	800b668 <__i2b>
 800b0a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0a8:	4607      	mov	r7, r0
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	f000 81d0 	beq.w	800b450 <_dtoa_r+0xb20>
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	4601      	mov	r1, r0
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	f000 fb77 	bl	800b7a8 <__pow5mult>
 800b0ba:	9b06      	ldr	r3, [sp, #24]
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	4607      	mov	r7, r0
 800b0c0:	dc40      	bgt.n	800b144 <_dtoa_r+0x814>
 800b0c2:	9b00      	ldr	r3, [sp, #0]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d139      	bne.n	800b13c <_dtoa_r+0x80c>
 800b0c8:	9b01      	ldr	r3, [sp, #4]
 800b0ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d136      	bne.n	800b140 <_dtoa_r+0x810>
 800b0d2:	9b01      	ldr	r3, [sp, #4]
 800b0d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b0d8:	0d1b      	lsrs	r3, r3, #20
 800b0da:	051b      	lsls	r3, r3, #20
 800b0dc:	b12b      	cbz	r3, 800b0ea <_dtoa_r+0x7ba>
 800b0de:	9b05      	ldr	r3, [sp, #20]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	9305      	str	r3, [sp, #20]
 800b0e4:	f108 0801 	add.w	r8, r8, #1
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	9307      	str	r3, [sp, #28]
 800b0ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d12a      	bne.n	800b148 <_dtoa_r+0x818>
 800b0f2:	2001      	movs	r0, #1
 800b0f4:	e030      	b.n	800b158 <_dtoa_r+0x828>
 800b0f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b0f8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b0fc:	e795      	b.n	800b02a <_dtoa_r+0x6fa>
 800b0fe:	9b07      	ldr	r3, [sp, #28]
 800b100:	f109 37ff 	add.w	r7, r9, #4294967295
 800b104:	42bb      	cmp	r3, r7
 800b106:	bfbf      	itttt	lt
 800b108:	9b07      	ldrlt	r3, [sp, #28]
 800b10a:	9707      	strlt	r7, [sp, #28]
 800b10c:	1afa      	sublt	r2, r7, r3
 800b10e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b110:	bfbb      	ittet	lt
 800b112:	189b      	addlt	r3, r3, r2
 800b114:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b116:	1bdf      	subge	r7, r3, r7
 800b118:	2700      	movlt	r7, #0
 800b11a:	f1b9 0f00 	cmp.w	r9, #0
 800b11e:	bfb5      	itete	lt
 800b120:	9b05      	ldrlt	r3, [sp, #20]
 800b122:	9d05      	ldrge	r5, [sp, #20]
 800b124:	eba3 0509 	sublt.w	r5, r3, r9
 800b128:	464b      	movge	r3, r9
 800b12a:	bfb8      	it	lt
 800b12c:	2300      	movlt	r3, #0
 800b12e:	e77e      	b.n	800b02e <_dtoa_r+0x6fe>
 800b130:	9f07      	ldr	r7, [sp, #28]
 800b132:	9d05      	ldr	r5, [sp, #20]
 800b134:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b136:	e783      	b.n	800b040 <_dtoa_r+0x710>
 800b138:	9a07      	ldr	r2, [sp, #28]
 800b13a:	e7ab      	b.n	800b094 <_dtoa_r+0x764>
 800b13c:	2300      	movs	r3, #0
 800b13e:	e7d4      	b.n	800b0ea <_dtoa_r+0x7ba>
 800b140:	9b00      	ldr	r3, [sp, #0]
 800b142:	e7d2      	b.n	800b0ea <_dtoa_r+0x7ba>
 800b144:	2300      	movs	r3, #0
 800b146:	9307      	str	r3, [sp, #28]
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b14e:	6918      	ldr	r0, [r3, #16]
 800b150:	f000 fa3c 	bl	800b5cc <__hi0bits>
 800b154:	f1c0 0020 	rsb	r0, r0, #32
 800b158:	4440      	add	r0, r8
 800b15a:	f010 001f 	ands.w	r0, r0, #31
 800b15e:	d047      	beq.n	800b1f0 <_dtoa_r+0x8c0>
 800b160:	f1c0 0320 	rsb	r3, r0, #32
 800b164:	2b04      	cmp	r3, #4
 800b166:	dd3b      	ble.n	800b1e0 <_dtoa_r+0x8b0>
 800b168:	9b05      	ldr	r3, [sp, #20]
 800b16a:	f1c0 001c 	rsb	r0, r0, #28
 800b16e:	4403      	add	r3, r0
 800b170:	9305      	str	r3, [sp, #20]
 800b172:	4405      	add	r5, r0
 800b174:	4480      	add	r8, r0
 800b176:	9b05      	ldr	r3, [sp, #20]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	dd05      	ble.n	800b188 <_dtoa_r+0x858>
 800b17c:	461a      	mov	r2, r3
 800b17e:	9904      	ldr	r1, [sp, #16]
 800b180:	4620      	mov	r0, r4
 800b182:	f000 fb5f 	bl	800b844 <__lshift>
 800b186:	9004      	str	r0, [sp, #16]
 800b188:	f1b8 0f00 	cmp.w	r8, #0
 800b18c:	dd05      	ble.n	800b19a <_dtoa_r+0x86a>
 800b18e:	4639      	mov	r1, r7
 800b190:	4642      	mov	r2, r8
 800b192:	4620      	mov	r0, r4
 800b194:	f000 fb56 	bl	800b844 <__lshift>
 800b198:	4607      	mov	r7, r0
 800b19a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b19c:	b353      	cbz	r3, 800b1f4 <_dtoa_r+0x8c4>
 800b19e:	4639      	mov	r1, r7
 800b1a0:	9804      	ldr	r0, [sp, #16]
 800b1a2:	f000 fba3 	bl	800b8ec <__mcmp>
 800b1a6:	2800      	cmp	r0, #0
 800b1a8:	da24      	bge.n	800b1f4 <_dtoa_r+0x8c4>
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	220a      	movs	r2, #10
 800b1ae:	9904      	ldr	r1, [sp, #16]
 800b1b0:	4620      	mov	r0, r4
 800b1b2:	f000 f9d0 	bl	800b556 <__multadd>
 800b1b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1b8:	9004      	str	r0, [sp, #16]
 800b1ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	f000 814d 	beq.w	800b45e <_dtoa_r+0xb2e>
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	4631      	mov	r1, r6
 800b1c8:	220a      	movs	r2, #10
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	f000 f9c3 	bl	800b556 <__multadd>
 800b1d0:	9b02      	ldr	r3, [sp, #8]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	4606      	mov	r6, r0
 800b1d6:	dc4f      	bgt.n	800b278 <_dtoa_r+0x948>
 800b1d8:	9b06      	ldr	r3, [sp, #24]
 800b1da:	2b02      	cmp	r3, #2
 800b1dc:	dd4c      	ble.n	800b278 <_dtoa_r+0x948>
 800b1de:	e011      	b.n	800b204 <_dtoa_r+0x8d4>
 800b1e0:	d0c9      	beq.n	800b176 <_dtoa_r+0x846>
 800b1e2:	9a05      	ldr	r2, [sp, #20]
 800b1e4:	331c      	adds	r3, #28
 800b1e6:	441a      	add	r2, r3
 800b1e8:	9205      	str	r2, [sp, #20]
 800b1ea:	441d      	add	r5, r3
 800b1ec:	4498      	add	r8, r3
 800b1ee:	e7c2      	b.n	800b176 <_dtoa_r+0x846>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	e7f6      	b.n	800b1e2 <_dtoa_r+0x8b2>
 800b1f4:	f1b9 0f00 	cmp.w	r9, #0
 800b1f8:	dc38      	bgt.n	800b26c <_dtoa_r+0x93c>
 800b1fa:	9b06      	ldr	r3, [sp, #24]
 800b1fc:	2b02      	cmp	r3, #2
 800b1fe:	dd35      	ble.n	800b26c <_dtoa_r+0x93c>
 800b200:	f8cd 9008 	str.w	r9, [sp, #8]
 800b204:	9b02      	ldr	r3, [sp, #8]
 800b206:	b963      	cbnz	r3, 800b222 <_dtoa_r+0x8f2>
 800b208:	4639      	mov	r1, r7
 800b20a:	2205      	movs	r2, #5
 800b20c:	4620      	mov	r0, r4
 800b20e:	f000 f9a2 	bl	800b556 <__multadd>
 800b212:	4601      	mov	r1, r0
 800b214:	4607      	mov	r7, r0
 800b216:	9804      	ldr	r0, [sp, #16]
 800b218:	f000 fb68 	bl	800b8ec <__mcmp>
 800b21c:	2800      	cmp	r0, #0
 800b21e:	f73f adcc 	bgt.w	800adba <_dtoa_r+0x48a>
 800b222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b224:	465d      	mov	r5, fp
 800b226:	ea6f 0a03 	mvn.w	sl, r3
 800b22a:	f04f 0900 	mov.w	r9, #0
 800b22e:	4639      	mov	r1, r7
 800b230:	4620      	mov	r0, r4
 800b232:	f000 f979 	bl	800b528 <_Bfree>
 800b236:	2e00      	cmp	r6, #0
 800b238:	f43f aeb7 	beq.w	800afaa <_dtoa_r+0x67a>
 800b23c:	f1b9 0f00 	cmp.w	r9, #0
 800b240:	d005      	beq.n	800b24e <_dtoa_r+0x91e>
 800b242:	45b1      	cmp	r9, r6
 800b244:	d003      	beq.n	800b24e <_dtoa_r+0x91e>
 800b246:	4649      	mov	r1, r9
 800b248:	4620      	mov	r0, r4
 800b24a:	f000 f96d 	bl	800b528 <_Bfree>
 800b24e:	4631      	mov	r1, r6
 800b250:	4620      	mov	r0, r4
 800b252:	f000 f969 	bl	800b528 <_Bfree>
 800b256:	e6a8      	b.n	800afaa <_dtoa_r+0x67a>
 800b258:	2700      	movs	r7, #0
 800b25a:	463e      	mov	r6, r7
 800b25c:	e7e1      	b.n	800b222 <_dtoa_r+0x8f2>
 800b25e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b262:	463e      	mov	r6, r7
 800b264:	e5a9      	b.n	800adba <_dtoa_r+0x48a>
 800b266:	bf00      	nop
 800b268:	40240000 	.word	0x40240000
 800b26c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b26e:	f8cd 9008 	str.w	r9, [sp, #8]
 800b272:	2b00      	cmp	r3, #0
 800b274:	f000 80fa 	beq.w	800b46c <_dtoa_r+0xb3c>
 800b278:	2d00      	cmp	r5, #0
 800b27a:	dd05      	ble.n	800b288 <_dtoa_r+0x958>
 800b27c:	4631      	mov	r1, r6
 800b27e:	462a      	mov	r2, r5
 800b280:	4620      	mov	r0, r4
 800b282:	f000 fadf 	bl	800b844 <__lshift>
 800b286:	4606      	mov	r6, r0
 800b288:	9b07      	ldr	r3, [sp, #28]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d04c      	beq.n	800b328 <_dtoa_r+0x9f8>
 800b28e:	6871      	ldr	r1, [r6, #4]
 800b290:	4620      	mov	r0, r4
 800b292:	f000 f915 	bl	800b4c0 <_Balloc>
 800b296:	6932      	ldr	r2, [r6, #16]
 800b298:	3202      	adds	r2, #2
 800b29a:	4605      	mov	r5, r0
 800b29c:	0092      	lsls	r2, r2, #2
 800b29e:	f106 010c 	add.w	r1, r6, #12
 800b2a2:	300c      	adds	r0, #12
 800b2a4:	f7fe fd6e 	bl	8009d84 <memcpy>
 800b2a8:	2201      	movs	r2, #1
 800b2aa:	4629      	mov	r1, r5
 800b2ac:	4620      	mov	r0, r4
 800b2ae:	f000 fac9 	bl	800b844 <__lshift>
 800b2b2:	9b00      	ldr	r3, [sp, #0]
 800b2b4:	f8cd b014 	str.w	fp, [sp, #20]
 800b2b8:	f003 0301 	and.w	r3, r3, #1
 800b2bc:	46b1      	mov	r9, r6
 800b2be:	9307      	str	r3, [sp, #28]
 800b2c0:	4606      	mov	r6, r0
 800b2c2:	4639      	mov	r1, r7
 800b2c4:	9804      	ldr	r0, [sp, #16]
 800b2c6:	f7ff faa5 	bl	800a814 <quorem>
 800b2ca:	4649      	mov	r1, r9
 800b2cc:	4605      	mov	r5, r0
 800b2ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b2d2:	9804      	ldr	r0, [sp, #16]
 800b2d4:	f000 fb0a 	bl	800b8ec <__mcmp>
 800b2d8:	4632      	mov	r2, r6
 800b2da:	9000      	str	r0, [sp, #0]
 800b2dc:	4639      	mov	r1, r7
 800b2de:	4620      	mov	r0, r4
 800b2e0:	f000 fb1e 	bl	800b920 <__mdiff>
 800b2e4:	68c3      	ldr	r3, [r0, #12]
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	bb03      	cbnz	r3, 800b32c <_dtoa_r+0x9fc>
 800b2ea:	4601      	mov	r1, r0
 800b2ec:	9008      	str	r0, [sp, #32]
 800b2ee:	9804      	ldr	r0, [sp, #16]
 800b2f0:	f000 fafc 	bl	800b8ec <__mcmp>
 800b2f4:	9a08      	ldr	r2, [sp, #32]
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	4611      	mov	r1, r2
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	9308      	str	r3, [sp, #32]
 800b2fe:	f000 f913 	bl	800b528 <_Bfree>
 800b302:	9b08      	ldr	r3, [sp, #32]
 800b304:	b9a3      	cbnz	r3, 800b330 <_dtoa_r+0xa00>
 800b306:	9a06      	ldr	r2, [sp, #24]
 800b308:	b992      	cbnz	r2, 800b330 <_dtoa_r+0xa00>
 800b30a:	9a07      	ldr	r2, [sp, #28]
 800b30c:	b982      	cbnz	r2, 800b330 <_dtoa_r+0xa00>
 800b30e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b312:	d029      	beq.n	800b368 <_dtoa_r+0xa38>
 800b314:	9b00      	ldr	r3, [sp, #0]
 800b316:	2b00      	cmp	r3, #0
 800b318:	dd01      	ble.n	800b31e <_dtoa_r+0x9ee>
 800b31a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b31e:	9b05      	ldr	r3, [sp, #20]
 800b320:	1c5d      	adds	r5, r3, #1
 800b322:	f883 8000 	strb.w	r8, [r3]
 800b326:	e782      	b.n	800b22e <_dtoa_r+0x8fe>
 800b328:	4630      	mov	r0, r6
 800b32a:	e7c2      	b.n	800b2b2 <_dtoa_r+0x982>
 800b32c:	2301      	movs	r3, #1
 800b32e:	e7e3      	b.n	800b2f8 <_dtoa_r+0x9c8>
 800b330:	9a00      	ldr	r2, [sp, #0]
 800b332:	2a00      	cmp	r2, #0
 800b334:	db04      	blt.n	800b340 <_dtoa_r+0xa10>
 800b336:	d125      	bne.n	800b384 <_dtoa_r+0xa54>
 800b338:	9a06      	ldr	r2, [sp, #24]
 800b33a:	bb1a      	cbnz	r2, 800b384 <_dtoa_r+0xa54>
 800b33c:	9a07      	ldr	r2, [sp, #28]
 800b33e:	bb0a      	cbnz	r2, 800b384 <_dtoa_r+0xa54>
 800b340:	2b00      	cmp	r3, #0
 800b342:	ddec      	ble.n	800b31e <_dtoa_r+0x9ee>
 800b344:	2201      	movs	r2, #1
 800b346:	9904      	ldr	r1, [sp, #16]
 800b348:	4620      	mov	r0, r4
 800b34a:	f000 fa7b 	bl	800b844 <__lshift>
 800b34e:	4639      	mov	r1, r7
 800b350:	9004      	str	r0, [sp, #16]
 800b352:	f000 facb 	bl	800b8ec <__mcmp>
 800b356:	2800      	cmp	r0, #0
 800b358:	dc03      	bgt.n	800b362 <_dtoa_r+0xa32>
 800b35a:	d1e0      	bne.n	800b31e <_dtoa_r+0x9ee>
 800b35c:	f018 0f01 	tst.w	r8, #1
 800b360:	d0dd      	beq.n	800b31e <_dtoa_r+0x9ee>
 800b362:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b366:	d1d8      	bne.n	800b31a <_dtoa_r+0x9ea>
 800b368:	9b05      	ldr	r3, [sp, #20]
 800b36a:	9a05      	ldr	r2, [sp, #20]
 800b36c:	1c5d      	adds	r5, r3, #1
 800b36e:	2339      	movs	r3, #57	; 0x39
 800b370:	7013      	strb	r3, [r2, #0]
 800b372:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b376:	2b39      	cmp	r3, #57	; 0x39
 800b378:	f105 32ff 	add.w	r2, r5, #4294967295
 800b37c:	d04f      	beq.n	800b41e <_dtoa_r+0xaee>
 800b37e:	3301      	adds	r3, #1
 800b380:	7013      	strb	r3, [r2, #0]
 800b382:	e754      	b.n	800b22e <_dtoa_r+0x8fe>
 800b384:	9a05      	ldr	r2, [sp, #20]
 800b386:	2b00      	cmp	r3, #0
 800b388:	f102 0501 	add.w	r5, r2, #1
 800b38c:	dd06      	ble.n	800b39c <_dtoa_r+0xa6c>
 800b38e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b392:	d0e9      	beq.n	800b368 <_dtoa_r+0xa38>
 800b394:	f108 0801 	add.w	r8, r8, #1
 800b398:	9b05      	ldr	r3, [sp, #20]
 800b39a:	e7c2      	b.n	800b322 <_dtoa_r+0x9f2>
 800b39c:	9a02      	ldr	r2, [sp, #8]
 800b39e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b3a2:	eba5 030b 	sub.w	r3, r5, fp
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d021      	beq.n	800b3ee <_dtoa_r+0xabe>
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	220a      	movs	r2, #10
 800b3ae:	9904      	ldr	r1, [sp, #16]
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f000 f8d0 	bl	800b556 <__multadd>
 800b3b6:	45b1      	cmp	r9, r6
 800b3b8:	9004      	str	r0, [sp, #16]
 800b3ba:	f04f 0300 	mov.w	r3, #0
 800b3be:	f04f 020a 	mov.w	r2, #10
 800b3c2:	4649      	mov	r1, r9
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	d105      	bne.n	800b3d4 <_dtoa_r+0xaa4>
 800b3c8:	f000 f8c5 	bl	800b556 <__multadd>
 800b3cc:	4681      	mov	r9, r0
 800b3ce:	4606      	mov	r6, r0
 800b3d0:	9505      	str	r5, [sp, #20]
 800b3d2:	e776      	b.n	800b2c2 <_dtoa_r+0x992>
 800b3d4:	f000 f8bf 	bl	800b556 <__multadd>
 800b3d8:	4631      	mov	r1, r6
 800b3da:	4681      	mov	r9, r0
 800b3dc:	2300      	movs	r3, #0
 800b3de:	220a      	movs	r2, #10
 800b3e0:	4620      	mov	r0, r4
 800b3e2:	f000 f8b8 	bl	800b556 <__multadd>
 800b3e6:	4606      	mov	r6, r0
 800b3e8:	e7f2      	b.n	800b3d0 <_dtoa_r+0xaa0>
 800b3ea:	f04f 0900 	mov.w	r9, #0
 800b3ee:	2201      	movs	r2, #1
 800b3f0:	9904      	ldr	r1, [sp, #16]
 800b3f2:	4620      	mov	r0, r4
 800b3f4:	f000 fa26 	bl	800b844 <__lshift>
 800b3f8:	4639      	mov	r1, r7
 800b3fa:	9004      	str	r0, [sp, #16]
 800b3fc:	f000 fa76 	bl	800b8ec <__mcmp>
 800b400:	2800      	cmp	r0, #0
 800b402:	dcb6      	bgt.n	800b372 <_dtoa_r+0xa42>
 800b404:	d102      	bne.n	800b40c <_dtoa_r+0xadc>
 800b406:	f018 0f01 	tst.w	r8, #1
 800b40a:	d1b2      	bne.n	800b372 <_dtoa_r+0xa42>
 800b40c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b410:	2b30      	cmp	r3, #48	; 0x30
 800b412:	f105 32ff 	add.w	r2, r5, #4294967295
 800b416:	f47f af0a 	bne.w	800b22e <_dtoa_r+0x8fe>
 800b41a:	4615      	mov	r5, r2
 800b41c:	e7f6      	b.n	800b40c <_dtoa_r+0xadc>
 800b41e:	4593      	cmp	fp, r2
 800b420:	d105      	bne.n	800b42e <_dtoa_r+0xafe>
 800b422:	2331      	movs	r3, #49	; 0x31
 800b424:	f10a 0a01 	add.w	sl, sl, #1
 800b428:	f88b 3000 	strb.w	r3, [fp]
 800b42c:	e6ff      	b.n	800b22e <_dtoa_r+0x8fe>
 800b42e:	4615      	mov	r5, r2
 800b430:	e79f      	b.n	800b372 <_dtoa_r+0xa42>
 800b432:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b498 <_dtoa_r+0xb68>
 800b436:	e007      	b.n	800b448 <_dtoa_r+0xb18>
 800b438:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b43a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b49c <_dtoa_r+0xb6c>
 800b43e:	b11b      	cbz	r3, 800b448 <_dtoa_r+0xb18>
 800b440:	f10b 0308 	add.w	r3, fp, #8
 800b444:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b446:	6013      	str	r3, [r2, #0]
 800b448:	4658      	mov	r0, fp
 800b44a:	b017      	add	sp, #92	; 0x5c
 800b44c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b450:	9b06      	ldr	r3, [sp, #24]
 800b452:	2b01      	cmp	r3, #1
 800b454:	f77f ae35 	ble.w	800b0c2 <_dtoa_r+0x792>
 800b458:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b45a:	9307      	str	r3, [sp, #28]
 800b45c:	e649      	b.n	800b0f2 <_dtoa_r+0x7c2>
 800b45e:	9b02      	ldr	r3, [sp, #8]
 800b460:	2b00      	cmp	r3, #0
 800b462:	dc03      	bgt.n	800b46c <_dtoa_r+0xb3c>
 800b464:	9b06      	ldr	r3, [sp, #24]
 800b466:	2b02      	cmp	r3, #2
 800b468:	f73f aecc 	bgt.w	800b204 <_dtoa_r+0x8d4>
 800b46c:	465d      	mov	r5, fp
 800b46e:	4639      	mov	r1, r7
 800b470:	9804      	ldr	r0, [sp, #16]
 800b472:	f7ff f9cf 	bl	800a814 <quorem>
 800b476:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b47a:	f805 8b01 	strb.w	r8, [r5], #1
 800b47e:	9a02      	ldr	r2, [sp, #8]
 800b480:	eba5 030b 	sub.w	r3, r5, fp
 800b484:	429a      	cmp	r2, r3
 800b486:	ddb0      	ble.n	800b3ea <_dtoa_r+0xaba>
 800b488:	2300      	movs	r3, #0
 800b48a:	220a      	movs	r2, #10
 800b48c:	9904      	ldr	r1, [sp, #16]
 800b48e:	4620      	mov	r0, r4
 800b490:	f000 f861 	bl	800b556 <__multadd>
 800b494:	9004      	str	r0, [sp, #16]
 800b496:	e7ea      	b.n	800b46e <_dtoa_r+0xb3e>
 800b498:	08014790 	.word	0x08014790
 800b49c:	080147b4 	.word	0x080147b4

0800b4a0 <_localeconv_r>:
 800b4a0:	4b04      	ldr	r3, [pc, #16]	; (800b4b4 <_localeconv_r+0x14>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	6a18      	ldr	r0, [r3, #32]
 800b4a6:	4b04      	ldr	r3, [pc, #16]	; (800b4b8 <_localeconv_r+0x18>)
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	bf08      	it	eq
 800b4ac:	4618      	moveq	r0, r3
 800b4ae:	30f0      	adds	r0, #240	; 0xf0
 800b4b0:	4770      	bx	lr
 800b4b2:	bf00      	nop
 800b4b4:	20000028 	.word	0x20000028
 800b4b8:	2000008c 	.word	0x2000008c

0800b4bc <__malloc_lock>:
 800b4bc:	4770      	bx	lr

0800b4be <__malloc_unlock>:
 800b4be:	4770      	bx	lr

0800b4c0 <_Balloc>:
 800b4c0:	b570      	push	{r4, r5, r6, lr}
 800b4c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b4c4:	4604      	mov	r4, r0
 800b4c6:	460e      	mov	r6, r1
 800b4c8:	b93d      	cbnz	r5, 800b4da <_Balloc+0x1a>
 800b4ca:	2010      	movs	r0, #16
 800b4cc:	f7fe fc52 	bl	8009d74 <malloc>
 800b4d0:	6260      	str	r0, [r4, #36]	; 0x24
 800b4d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b4d6:	6005      	str	r5, [r0, #0]
 800b4d8:	60c5      	str	r5, [r0, #12]
 800b4da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b4dc:	68eb      	ldr	r3, [r5, #12]
 800b4de:	b183      	cbz	r3, 800b502 <_Balloc+0x42>
 800b4e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4e2:	68db      	ldr	r3, [r3, #12]
 800b4e4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b4e8:	b9b8      	cbnz	r0, 800b51a <_Balloc+0x5a>
 800b4ea:	2101      	movs	r1, #1
 800b4ec:	fa01 f506 	lsl.w	r5, r1, r6
 800b4f0:	1d6a      	adds	r2, r5, #5
 800b4f2:	0092      	lsls	r2, r2, #2
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	f000 fabf 	bl	800ba78 <_calloc_r>
 800b4fa:	b160      	cbz	r0, 800b516 <_Balloc+0x56>
 800b4fc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b500:	e00e      	b.n	800b520 <_Balloc+0x60>
 800b502:	2221      	movs	r2, #33	; 0x21
 800b504:	2104      	movs	r1, #4
 800b506:	4620      	mov	r0, r4
 800b508:	f000 fab6 	bl	800ba78 <_calloc_r>
 800b50c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b50e:	60e8      	str	r0, [r5, #12]
 800b510:	68db      	ldr	r3, [r3, #12]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1e4      	bne.n	800b4e0 <_Balloc+0x20>
 800b516:	2000      	movs	r0, #0
 800b518:	bd70      	pop	{r4, r5, r6, pc}
 800b51a:	6802      	ldr	r2, [r0, #0]
 800b51c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b520:	2300      	movs	r3, #0
 800b522:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b526:	e7f7      	b.n	800b518 <_Balloc+0x58>

0800b528 <_Bfree>:
 800b528:	b570      	push	{r4, r5, r6, lr}
 800b52a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b52c:	4606      	mov	r6, r0
 800b52e:	460d      	mov	r5, r1
 800b530:	b93c      	cbnz	r4, 800b542 <_Bfree+0x1a>
 800b532:	2010      	movs	r0, #16
 800b534:	f7fe fc1e 	bl	8009d74 <malloc>
 800b538:	6270      	str	r0, [r6, #36]	; 0x24
 800b53a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b53e:	6004      	str	r4, [r0, #0]
 800b540:	60c4      	str	r4, [r0, #12]
 800b542:	b13d      	cbz	r5, 800b554 <_Bfree+0x2c>
 800b544:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b546:	686a      	ldr	r2, [r5, #4]
 800b548:	68db      	ldr	r3, [r3, #12]
 800b54a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b54e:	6029      	str	r1, [r5, #0]
 800b550:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b554:	bd70      	pop	{r4, r5, r6, pc}

0800b556 <__multadd>:
 800b556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b55a:	690d      	ldr	r5, [r1, #16]
 800b55c:	461f      	mov	r7, r3
 800b55e:	4606      	mov	r6, r0
 800b560:	460c      	mov	r4, r1
 800b562:	f101 0c14 	add.w	ip, r1, #20
 800b566:	2300      	movs	r3, #0
 800b568:	f8dc 0000 	ldr.w	r0, [ip]
 800b56c:	b281      	uxth	r1, r0
 800b56e:	fb02 7101 	mla	r1, r2, r1, r7
 800b572:	0c0f      	lsrs	r7, r1, #16
 800b574:	0c00      	lsrs	r0, r0, #16
 800b576:	fb02 7000 	mla	r0, r2, r0, r7
 800b57a:	b289      	uxth	r1, r1
 800b57c:	3301      	adds	r3, #1
 800b57e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b582:	429d      	cmp	r5, r3
 800b584:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b588:	f84c 1b04 	str.w	r1, [ip], #4
 800b58c:	dcec      	bgt.n	800b568 <__multadd+0x12>
 800b58e:	b1d7      	cbz	r7, 800b5c6 <__multadd+0x70>
 800b590:	68a3      	ldr	r3, [r4, #8]
 800b592:	42ab      	cmp	r3, r5
 800b594:	dc12      	bgt.n	800b5bc <__multadd+0x66>
 800b596:	6861      	ldr	r1, [r4, #4]
 800b598:	4630      	mov	r0, r6
 800b59a:	3101      	adds	r1, #1
 800b59c:	f7ff ff90 	bl	800b4c0 <_Balloc>
 800b5a0:	6922      	ldr	r2, [r4, #16]
 800b5a2:	3202      	adds	r2, #2
 800b5a4:	f104 010c 	add.w	r1, r4, #12
 800b5a8:	4680      	mov	r8, r0
 800b5aa:	0092      	lsls	r2, r2, #2
 800b5ac:	300c      	adds	r0, #12
 800b5ae:	f7fe fbe9 	bl	8009d84 <memcpy>
 800b5b2:	4621      	mov	r1, r4
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	f7ff ffb7 	bl	800b528 <_Bfree>
 800b5ba:	4644      	mov	r4, r8
 800b5bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b5c0:	3501      	adds	r5, #1
 800b5c2:	615f      	str	r7, [r3, #20]
 800b5c4:	6125      	str	r5, [r4, #16]
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b5cc <__hi0bits>:
 800b5cc:	0c02      	lsrs	r2, r0, #16
 800b5ce:	0412      	lsls	r2, r2, #16
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	b9b2      	cbnz	r2, 800b602 <__hi0bits+0x36>
 800b5d4:	0403      	lsls	r3, r0, #16
 800b5d6:	2010      	movs	r0, #16
 800b5d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b5dc:	bf04      	itt	eq
 800b5de:	021b      	lsleq	r3, r3, #8
 800b5e0:	3008      	addeq	r0, #8
 800b5e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b5e6:	bf04      	itt	eq
 800b5e8:	011b      	lsleq	r3, r3, #4
 800b5ea:	3004      	addeq	r0, #4
 800b5ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b5f0:	bf04      	itt	eq
 800b5f2:	009b      	lsleq	r3, r3, #2
 800b5f4:	3002      	addeq	r0, #2
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	db06      	blt.n	800b608 <__hi0bits+0x3c>
 800b5fa:	005b      	lsls	r3, r3, #1
 800b5fc:	d503      	bpl.n	800b606 <__hi0bits+0x3a>
 800b5fe:	3001      	adds	r0, #1
 800b600:	4770      	bx	lr
 800b602:	2000      	movs	r0, #0
 800b604:	e7e8      	b.n	800b5d8 <__hi0bits+0xc>
 800b606:	2020      	movs	r0, #32
 800b608:	4770      	bx	lr

0800b60a <__lo0bits>:
 800b60a:	6803      	ldr	r3, [r0, #0]
 800b60c:	f013 0207 	ands.w	r2, r3, #7
 800b610:	4601      	mov	r1, r0
 800b612:	d00b      	beq.n	800b62c <__lo0bits+0x22>
 800b614:	07da      	lsls	r2, r3, #31
 800b616:	d423      	bmi.n	800b660 <__lo0bits+0x56>
 800b618:	0798      	lsls	r0, r3, #30
 800b61a:	bf49      	itett	mi
 800b61c:	085b      	lsrmi	r3, r3, #1
 800b61e:	089b      	lsrpl	r3, r3, #2
 800b620:	2001      	movmi	r0, #1
 800b622:	600b      	strmi	r3, [r1, #0]
 800b624:	bf5c      	itt	pl
 800b626:	600b      	strpl	r3, [r1, #0]
 800b628:	2002      	movpl	r0, #2
 800b62a:	4770      	bx	lr
 800b62c:	b298      	uxth	r0, r3
 800b62e:	b9a8      	cbnz	r0, 800b65c <__lo0bits+0x52>
 800b630:	0c1b      	lsrs	r3, r3, #16
 800b632:	2010      	movs	r0, #16
 800b634:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b638:	bf04      	itt	eq
 800b63a:	0a1b      	lsreq	r3, r3, #8
 800b63c:	3008      	addeq	r0, #8
 800b63e:	071a      	lsls	r2, r3, #28
 800b640:	bf04      	itt	eq
 800b642:	091b      	lsreq	r3, r3, #4
 800b644:	3004      	addeq	r0, #4
 800b646:	079a      	lsls	r2, r3, #30
 800b648:	bf04      	itt	eq
 800b64a:	089b      	lsreq	r3, r3, #2
 800b64c:	3002      	addeq	r0, #2
 800b64e:	07da      	lsls	r2, r3, #31
 800b650:	d402      	bmi.n	800b658 <__lo0bits+0x4e>
 800b652:	085b      	lsrs	r3, r3, #1
 800b654:	d006      	beq.n	800b664 <__lo0bits+0x5a>
 800b656:	3001      	adds	r0, #1
 800b658:	600b      	str	r3, [r1, #0]
 800b65a:	4770      	bx	lr
 800b65c:	4610      	mov	r0, r2
 800b65e:	e7e9      	b.n	800b634 <__lo0bits+0x2a>
 800b660:	2000      	movs	r0, #0
 800b662:	4770      	bx	lr
 800b664:	2020      	movs	r0, #32
 800b666:	4770      	bx	lr

0800b668 <__i2b>:
 800b668:	b510      	push	{r4, lr}
 800b66a:	460c      	mov	r4, r1
 800b66c:	2101      	movs	r1, #1
 800b66e:	f7ff ff27 	bl	800b4c0 <_Balloc>
 800b672:	2201      	movs	r2, #1
 800b674:	6144      	str	r4, [r0, #20]
 800b676:	6102      	str	r2, [r0, #16]
 800b678:	bd10      	pop	{r4, pc}

0800b67a <__multiply>:
 800b67a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b67e:	4614      	mov	r4, r2
 800b680:	690a      	ldr	r2, [r1, #16]
 800b682:	6923      	ldr	r3, [r4, #16]
 800b684:	429a      	cmp	r2, r3
 800b686:	bfb8      	it	lt
 800b688:	460b      	movlt	r3, r1
 800b68a:	4688      	mov	r8, r1
 800b68c:	bfbc      	itt	lt
 800b68e:	46a0      	movlt	r8, r4
 800b690:	461c      	movlt	r4, r3
 800b692:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b696:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b69a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b69e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b6a2:	eb07 0609 	add.w	r6, r7, r9
 800b6a6:	42b3      	cmp	r3, r6
 800b6a8:	bfb8      	it	lt
 800b6aa:	3101      	addlt	r1, #1
 800b6ac:	f7ff ff08 	bl	800b4c0 <_Balloc>
 800b6b0:	f100 0514 	add.w	r5, r0, #20
 800b6b4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b6b8:	462b      	mov	r3, r5
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	4573      	cmp	r3, lr
 800b6be:	d316      	bcc.n	800b6ee <__multiply+0x74>
 800b6c0:	f104 0214 	add.w	r2, r4, #20
 800b6c4:	f108 0114 	add.w	r1, r8, #20
 800b6c8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b6cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b6d0:	9300      	str	r3, [sp, #0]
 800b6d2:	9b00      	ldr	r3, [sp, #0]
 800b6d4:	9201      	str	r2, [sp, #4]
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d80c      	bhi.n	800b6f4 <__multiply+0x7a>
 800b6da:	2e00      	cmp	r6, #0
 800b6dc:	dd03      	ble.n	800b6e6 <__multiply+0x6c>
 800b6de:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d05d      	beq.n	800b7a2 <__multiply+0x128>
 800b6e6:	6106      	str	r6, [r0, #16]
 800b6e8:	b003      	add	sp, #12
 800b6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ee:	f843 2b04 	str.w	r2, [r3], #4
 800b6f2:	e7e3      	b.n	800b6bc <__multiply+0x42>
 800b6f4:	f8b2 b000 	ldrh.w	fp, [r2]
 800b6f8:	f1bb 0f00 	cmp.w	fp, #0
 800b6fc:	d023      	beq.n	800b746 <__multiply+0xcc>
 800b6fe:	4689      	mov	r9, r1
 800b700:	46ac      	mov	ip, r5
 800b702:	f04f 0800 	mov.w	r8, #0
 800b706:	f859 4b04 	ldr.w	r4, [r9], #4
 800b70a:	f8dc a000 	ldr.w	sl, [ip]
 800b70e:	b2a3      	uxth	r3, r4
 800b710:	fa1f fa8a 	uxth.w	sl, sl
 800b714:	fb0b a303 	mla	r3, fp, r3, sl
 800b718:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b71c:	f8dc 4000 	ldr.w	r4, [ip]
 800b720:	4443      	add	r3, r8
 800b722:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b726:	fb0b 840a 	mla	r4, fp, sl, r8
 800b72a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b72e:	46e2      	mov	sl, ip
 800b730:	b29b      	uxth	r3, r3
 800b732:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b736:	454f      	cmp	r7, r9
 800b738:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b73c:	f84a 3b04 	str.w	r3, [sl], #4
 800b740:	d82b      	bhi.n	800b79a <__multiply+0x120>
 800b742:	f8cc 8004 	str.w	r8, [ip, #4]
 800b746:	9b01      	ldr	r3, [sp, #4]
 800b748:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b74c:	3204      	adds	r2, #4
 800b74e:	f1ba 0f00 	cmp.w	sl, #0
 800b752:	d020      	beq.n	800b796 <__multiply+0x11c>
 800b754:	682b      	ldr	r3, [r5, #0]
 800b756:	4689      	mov	r9, r1
 800b758:	46a8      	mov	r8, r5
 800b75a:	f04f 0b00 	mov.w	fp, #0
 800b75e:	f8b9 c000 	ldrh.w	ip, [r9]
 800b762:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b766:	fb0a 440c 	mla	r4, sl, ip, r4
 800b76a:	445c      	add	r4, fp
 800b76c:	46c4      	mov	ip, r8
 800b76e:	b29b      	uxth	r3, r3
 800b770:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b774:	f84c 3b04 	str.w	r3, [ip], #4
 800b778:	f859 3b04 	ldr.w	r3, [r9], #4
 800b77c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b780:	0c1b      	lsrs	r3, r3, #16
 800b782:	fb0a b303 	mla	r3, sl, r3, fp
 800b786:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b78a:	454f      	cmp	r7, r9
 800b78c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b790:	d805      	bhi.n	800b79e <__multiply+0x124>
 800b792:	f8c8 3004 	str.w	r3, [r8, #4]
 800b796:	3504      	adds	r5, #4
 800b798:	e79b      	b.n	800b6d2 <__multiply+0x58>
 800b79a:	46d4      	mov	ip, sl
 800b79c:	e7b3      	b.n	800b706 <__multiply+0x8c>
 800b79e:	46e0      	mov	r8, ip
 800b7a0:	e7dd      	b.n	800b75e <__multiply+0xe4>
 800b7a2:	3e01      	subs	r6, #1
 800b7a4:	e799      	b.n	800b6da <__multiply+0x60>
	...

0800b7a8 <__pow5mult>:
 800b7a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7ac:	4615      	mov	r5, r2
 800b7ae:	f012 0203 	ands.w	r2, r2, #3
 800b7b2:	4606      	mov	r6, r0
 800b7b4:	460f      	mov	r7, r1
 800b7b6:	d007      	beq.n	800b7c8 <__pow5mult+0x20>
 800b7b8:	3a01      	subs	r2, #1
 800b7ba:	4c21      	ldr	r4, [pc, #132]	; (800b840 <__pow5mult+0x98>)
 800b7bc:	2300      	movs	r3, #0
 800b7be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7c2:	f7ff fec8 	bl	800b556 <__multadd>
 800b7c6:	4607      	mov	r7, r0
 800b7c8:	10ad      	asrs	r5, r5, #2
 800b7ca:	d035      	beq.n	800b838 <__pow5mult+0x90>
 800b7cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b7ce:	b93c      	cbnz	r4, 800b7e0 <__pow5mult+0x38>
 800b7d0:	2010      	movs	r0, #16
 800b7d2:	f7fe facf 	bl	8009d74 <malloc>
 800b7d6:	6270      	str	r0, [r6, #36]	; 0x24
 800b7d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7dc:	6004      	str	r4, [r0, #0]
 800b7de:	60c4      	str	r4, [r0, #12]
 800b7e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b7e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7e8:	b94c      	cbnz	r4, 800b7fe <__pow5mult+0x56>
 800b7ea:	f240 2171 	movw	r1, #625	; 0x271
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	f7ff ff3a 	bl	800b668 <__i2b>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7fa:	4604      	mov	r4, r0
 800b7fc:	6003      	str	r3, [r0, #0]
 800b7fe:	f04f 0800 	mov.w	r8, #0
 800b802:	07eb      	lsls	r3, r5, #31
 800b804:	d50a      	bpl.n	800b81c <__pow5mult+0x74>
 800b806:	4639      	mov	r1, r7
 800b808:	4622      	mov	r2, r4
 800b80a:	4630      	mov	r0, r6
 800b80c:	f7ff ff35 	bl	800b67a <__multiply>
 800b810:	4639      	mov	r1, r7
 800b812:	4681      	mov	r9, r0
 800b814:	4630      	mov	r0, r6
 800b816:	f7ff fe87 	bl	800b528 <_Bfree>
 800b81a:	464f      	mov	r7, r9
 800b81c:	106d      	asrs	r5, r5, #1
 800b81e:	d00b      	beq.n	800b838 <__pow5mult+0x90>
 800b820:	6820      	ldr	r0, [r4, #0]
 800b822:	b938      	cbnz	r0, 800b834 <__pow5mult+0x8c>
 800b824:	4622      	mov	r2, r4
 800b826:	4621      	mov	r1, r4
 800b828:	4630      	mov	r0, r6
 800b82a:	f7ff ff26 	bl	800b67a <__multiply>
 800b82e:	6020      	str	r0, [r4, #0]
 800b830:	f8c0 8000 	str.w	r8, [r0]
 800b834:	4604      	mov	r4, r0
 800b836:	e7e4      	b.n	800b802 <__pow5mult+0x5a>
 800b838:	4638      	mov	r0, r7
 800b83a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b83e:	bf00      	nop
 800b840:	080148b8 	.word	0x080148b8

0800b844 <__lshift>:
 800b844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b848:	460c      	mov	r4, r1
 800b84a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b84e:	6923      	ldr	r3, [r4, #16]
 800b850:	6849      	ldr	r1, [r1, #4]
 800b852:	eb0a 0903 	add.w	r9, sl, r3
 800b856:	68a3      	ldr	r3, [r4, #8]
 800b858:	4607      	mov	r7, r0
 800b85a:	4616      	mov	r6, r2
 800b85c:	f109 0501 	add.w	r5, r9, #1
 800b860:	42ab      	cmp	r3, r5
 800b862:	db32      	blt.n	800b8ca <__lshift+0x86>
 800b864:	4638      	mov	r0, r7
 800b866:	f7ff fe2b 	bl	800b4c0 <_Balloc>
 800b86a:	2300      	movs	r3, #0
 800b86c:	4680      	mov	r8, r0
 800b86e:	f100 0114 	add.w	r1, r0, #20
 800b872:	461a      	mov	r2, r3
 800b874:	4553      	cmp	r3, sl
 800b876:	db2b      	blt.n	800b8d0 <__lshift+0x8c>
 800b878:	6920      	ldr	r0, [r4, #16]
 800b87a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b87e:	f104 0314 	add.w	r3, r4, #20
 800b882:	f016 021f 	ands.w	r2, r6, #31
 800b886:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b88a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b88e:	d025      	beq.n	800b8dc <__lshift+0x98>
 800b890:	f1c2 0e20 	rsb	lr, r2, #32
 800b894:	2000      	movs	r0, #0
 800b896:	681e      	ldr	r6, [r3, #0]
 800b898:	468a      	mov	sl, r1
 800b89a:	4096      	lsls	r6, r2
 800b89c:	4330      	orrs	r0, r6
 800b89e:	f84a 0b04 	str.w	r0, [sl], #4
 800b8a2:	f853 0b04 	ldr.w	r0, [r3], #4
 800b8a6:	459c      	cmp	ip, r3
 800b8a8:	fa20 f00e 	lsr.w	r0, r0, lr
 800b8ac:	d814      	bhi.n	800b8d8 <__lshift+0x94>
 800b8ae:	6048      	str	r0, [r1, #4]
 800b8b0:	b108      	cbz	r0, 800b8b6 <__lshift+0x72>
 800b8b2:	f109 0502 	add.w	r5, r9, #2
 800b8b6:	3d01      	subs	r5, #1
 800b8b8:	4638      	mov	r0, r7
 800b8ba:	f8c8 5010 	str.w	r5, [r8, #16]
 800b8be:	4621      	mov	r1, r4
 800b8c0:	f7ff fe32 	bl	800b528 <_Bfree>
 800b8c4:	4640      	mov	r0, r8
 800b8c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ca:	3101      	adds	r1, #1
 800b8cc:	005b      	lsls	r3, r3, #1
 800b8ce:	e7c7      	b.n	800b860 <__lshift+0x1c>
 800b8d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b8d4:	3301      	adds	r3, #1
 800b8d6:	e7cd      	b.n	800b874 <__lshift+0x30>
 800b8d8:	4651      	mov	r1, sl
 800b8da:	e7dc      	b.n	800b896 <__lshift+0x52>
 800b8dc:	3904      	subs	r1, #4
 800b8de:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8e2:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8e6:	459c      	cmp	ip, r3
 800b8e8:	d8f9      	bhi.n	800b8de <__lshift+0x9a>
 800b8ea:	e7e4      	b.n	800b8b6 <__lshift+0x72>

0800b8ec <__mcmp>:
 800b8ec:	6903      	ldr	r3, [r0, #16]
 800b8ee:	690a      	ldr	r2, [r1, #16]
 800b8f0:	1a9b      	subs	r3, r3, r2
 800b8f2:	b530      	push	{r4, r5, lr}
 800b8f4:	d10c      	bne.n	800b910 <__mcmp+0x24>
 800b8f6:	0092      	lsls	r2, r2, #2
 800b8f8:	3014      	adds	r0, #20
 800b8fa:	3114      	adds	r1, #20
 800b8fc:	1884      	adds	r4, r0, r2
 800b8fe:	4411      	add	r1, r2
 800b900:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b904:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b908:	4295      	cmp	r5, r2
 800b90a:	d003      	beq.n	800b914 <__mcmp+0x28>
 800b90c:	d305      	bcc.n	800b91a <__mcmp+0x2e>
 800b90e:	2301      	movs	r3, #1
 800b910:	4618      	mov	r0, r3
 800b912:	bd30      	pop	{r4, r5, pc}
 800b914:	42a0      	cmp	r0, r4
 800b916:	d3f3      	bcc.n	800b900 <__mcmp+0x14>
 800b918:	e7fa      	b.n	800b910 <__mcmp+0x24>
 800b91a:	f04f 33ff 	mov.w	r3, #4294967295
 800b91e:	e7f7      	b.n	800b910 <__mcmp+0x24>

0800b920 <__mdiff>:
 800b920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b924:	460d      	mov	r5, r1
 800b926:	4607      	mov	r7, r0
 800b928:	4611      	mov	r1, r2
 800b92a:	4628      	mov	r0, r5
 800b92c:	4614      	mov	r4, r2
 800b92e:	f7ff ffdd 	bl	800b8ec <__mcmp>
 800b932:	1e06      	subs	r6, r0, #0
 800b934:	d108      	bne.n	800b948 <__mdiff+0x28>
 800b936:	4631      	mov	r1, r6
 800b938:	4638      	mov	r0, r7
 800b93a:	f7ff fdc1 	bl	800b4c0 <_Balloc>
 800b93e:	2301      	movs	r3, #1
 800b940:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b948:	bfa4      	itt	ge
 800b94a:	4623      	movge	r3, r4
 800b94c:	462c      	movge	r4, r5
 800b94e:	4638      	mov	r0, r7
 800b950:	6861      	ldr	r1, [r4, #4]
 800b952:	bfa6      	itte	ge
 800b954:	461d      	movge	r5, r3
 800b956:	2600      	movge	r6, #0
 800b958:	2601      	movlt	r6, #1
 800b95a:	f7ff fdb1 	bl	800b4c0 <_Balloc>
 800b95e:	692b      	ldr	r3, [r5, #16]
 800b960:	60c6      	str	r6, [r0, #12]
 800b962:	6926      	ldr	r6, [r4, #16]
 800b964:	f105 0914 	add.w	r9, r5, #20
 800b968:	f104 0214 	add.w	r2, r4, #20
 800b96c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b970:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b974:	f100 0514 	add.w	r5, r0, #20
 800b978:	f04f 0e00 	mov.w	lr, #0
 800b97c:	f852 ab04 	ldr.w	sl, [r2], #4
 800b980:	f859 4b04 	ldr.w	r4, [r9], #4
 800b984:	fa1e f18a 	uxtah	r1, lr, sl
 800b988:	b2a3      	uxth	r3, r4
 800b98a:	1ac9      	subs	r1, r1, r3
 800b98c:	0c23      	lsrs	r3, r4, #16
 800b98e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b992:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b996:	b289      	uxth	r1, r1
 800b998:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b99c:	45c8      	cmp	r8, r9
 800b99e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b9a2:	4694      	mov	ip, r2
 800b9a4:	f845 3b04 	str.w	r3, [r5], #4
 800b9a8:	d8e8      	bhi.n	800b97c <__mdiff+0x5c>
 800b9aa:	45bc      	cmp	ip, r7
 800b9ac:	d304      	bcc.n	800b9b8 <__mdiff+0x98>
 800b9ae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b9b2:	b183      	cbz	r3, 800b9d6 <__mdiff+0xb6>
 800b9b4:	6106      	str	r6, [r0, #16]
 800b9b6:	e7c5      	b.n	800b944 <__mdiff+0x24>
 800b9b8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b9bc:	fa1e f381 	uxtah	r3, lr, r1
 800b9c0:	141a      	asrs	r2, r3, #16
 800b9c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b9c6:	b29b      	uxth	r3, r3
 800b9c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9cc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b9d0:	f845 3b04 	str.w	r3, [r5], #4
 800b9d4:	e7e9      	b.n	800b9aa <__mdiff+0x8a>
 800b9d6:	3e01      	subs	r6, #1
 800b9d8:	e7e9      	b.n	800b9ae <__mdiff+0x8e>

0800b9da <__d2b>:
 800b9da:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9de:	460e      	mov	r6, r1
 800b9e0:	2101      	movs	r1, #1
 800b9e2:	ec59 8b10 	vmov	r8, r9, d0
 800b9e6:	4615      	mov	r5, r2
 800b9e8:	f7ff fd6a 	bl	800b4c0 <_Balloc>
 800b9ec:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b9f0:	4607      	mov	r7, r0
 800b9f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b9f6:	bb34      	cbnz	r4, 800ba46 <__d2b+0x6c>
 800b9f8:	9301      	str	r3, [sp, #4]
 800b9fa:	f1b8 0300 	subs.w	r3, r8, #0
 800b9fe:	d027      	beq.n	800ba50 <__d2b+0x76>
 800ba00:	a802      	add	r0, sp, #8
 800ba02:	f840 3d08 	str.w	r3, [r0, #-8]!
 800ba06:	f7ff fe00 	bl	800b60a <__lo0bits>
 800ba0a:	9900      	ldr	r1, [sp, #0]
 800ba0c:	b1f0      	cbz	r0, 800ba4c <__d2b+0x72>
 800ba0e:	9a01      	ldr	r2, [sp, #4]
 800ba10:	f1c0 0320 	rsb	r3, r0, #32
 800ba14:	fa02 f303 	lsl.w	r3, r2, r3
 800ba18:	430b      	orrs	r3, r1
 800ba1a:	40c2      	lsrs	r2, r0
 800ba1c:	617b      	str	r3, [r7, #20]
 800ba1e:	9201      	str	r2, [sp, #4]
 800ba20:	9b01      	ldr	r3, [sp, #4]
 800ba22:	61bb      	str	r3, [r7, #24]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	bf14      	ite	ne
 800ba28:	2102      	movne	r1, #2
 800ba2a:	2101      	moveq	r1, #1
 800ba2c:	6139      	str	r1, [r7, #16]
 800ba2e:	b1c4      	cbz	r4, 800ba62 <__d2b+0x88>
 800ba30:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ba34:	4404      	add	r4, r0
 800ba36:	6034      	str	r4, [r6, #0]
 800ba38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ba3c:	6028      	str	r0, [r5, #0]
 800ba3e:	4638      	mov	r0, r7
 800ba40:	b003      	add	sp, #12
 800ba42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba4a:	e7d5      	b.n	800b9f8 <__d2b+0x1e>
 800ba4c:	6179      	str	r1, [r7, #20]
 800ba4e:	e7e7      	b.n	800ba20 <__d2b+0x46>
 800ba50:	a801      	add	r0, sp, #4
 800ba52:	f7ff fdda 	bl	800b60a <__lo0bits>
 800ba56:	9b01      	ldr	r3, [sp, #4]
 800ba58:	617b      	str	r3, [r7, #20]
 800ba5a:	2101      	movs	r1, #1
 800ba5c:	6139      	str	r1, [r7, #16]
 800ba5e:	3020      	adds	r0, #32
 800ba60:	e7e5      	b.n	800ba2e <__d2b+0x54>
 800ba62:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ba66:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ba6a:	6030      	str	r0, [r6, #0]
 800ba6c:	6918      	ldr	r0, [r3, #16]
 800ba6e:	f7ff fdad 	bl	800b5cc <__hi0bits>
 800ba72:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ba76:	e7e1      	b.n	800ba3c <__d2b+0x62>

0800ba78 <_calloc_r>:
 800ba78:	b538      	push	{r3, r4, r5, lr}
 800ba7a:	fb02 f401 	mul.w	r4, r2, r1
 800ba7e:	4621      	mov	r1, r4
 800ba80:	f7fe f9e2 	bl	8009e48 <_malloc_r>
 800ba84:	4605      	mov	r5, r0
 800ba86:	b118      	cbz	r0, 800ba90 <_calloc_r+0x18>
 800ba88:	4622      	mov	r2, r4
 800ba8a:	2100      	movs	r1, #0
 800ba8c:	f7fe f985 	bl	8009d9a <memset>
 800ba90:	4628      	mov	r0, r5
 800ba92:	bd38      	pop	{r3, r4, r5, pc}

0800ba94 <__ssputs_r>:
 800ba94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba98:	688e      	ldr	r6, [r1, #8]
 800ba9a:	429e      	cmp	r6, r3
 800ba9c:	4682      	mov	sl, r0
 800ba9e:	460c      	mov	r4, r1
 800baa0:	4690      	mov	r8, r2
 800baa2:	4699      	mov	r9, r3
 800baa4:	d837      	bhi.n	800bb16 <__ssputs_r+0x82>
 800baa6:	898a      	ldrh	r2, [r1, #12]
 800baa8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800baac:	d031      	beq.n	800bb12 <__ssputs_r+0x7e>
 800baae:	6825      	ldr	r5, [r4, #0]
 800bab0:	6909      	ldr	r1, [r1, #16]
 800bab2:	1a6f      	subs	r7, r5, r1
 800bab4:	6965      	ldr	r5, [r4, #20]
 800bab6:	2302      	movs	r3, #2
 800bab8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800babc:	fb95 f5f3 	sdiv	r5, r5, r3
 800bac0:	f109 0301 	add.w	r3, r9, #1
 800bac4:	443b      	add	r3, r7
 800bac6:	429d      	cmp	r5, r3
 800bac8:	bf38      	it	cc
 800baca:	461d      	movcc	r5, r3
 800bacc:	0553      	lsls	r3, r2, #21
 800bace:	d530      	bpl.n	800bb32 <__ssputs_r+0x9e>
 800bad0:	4629      	mov	r1, r5
 800bad2:	f7fe f9b9 	bl	8009e48 <_malloc_r>
 800bad6:	4606      	mov	r6, r0
 800bad8:	b950      	cbnz	r0, 800baf0 <__ssputs_r+0x5c>
 800bada:	230c      	movs	r3, #12
 800badc:	f8ca 3000 	str.w	r3, [sl]
 800bae0:	89a3      	ldrh	r3, [r4, #12]
 800bae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bae6:	81a3      	strh	r3, [r4, #12]
 800bae8:	f04f 30ff 	mov.w	r0, #4294967295
 800baec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baf0:	463a      	mov	r2, r7
 800baf2:	6921      	ldr	r1, [r4, #16]
 800baf4:	f7fe f946 	bl	8009d84 <memcpy>
 800baf8:	89a3      	ldrh	r3, [r4, #12]
 800bafa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bafe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb02:	81a3      	strh	r3, [r4, #12]
 800bb04:	6126      	str	r6, [r4, #16]
 800bb06:	6165      	str	r5, [r4, #20]
 800bb08:	443e      	add	r6, r7
 800bb0a:	1bed      	subs	r5, r5, r7
 800bb0c:	6026      	str	r6, [r4, #0]
 800bb0e:	60a5      	str	r5, [r4, #8]
 800bb10:	464e      	mov	r6, r9
 800bb12:	454e      	cmp	r6, r9
 800bb14:	d900      	bls.n	800bb18 <__ssputs_r+0x84>
 800bb16:	464e      	mov	r6, r9
 800bb18:	4632      	mov	r2, r6
 800bb1a:	4641      	mov	r1, r8
 800bb1c:	6820      	ldr	r0, [r4, #0]
 800bb1e:	f000 f91d 	bl	800bd5c <memmove>
 800bb22:	68a3      	ldr	r3, [r4, #8]
 800bb24:	1b9b      	subs	r3, r3, r6
 800bb26:	60a3      	str	r3, [r4, #8]
 800bb28:	6823      	ldr	r3, [r4, #0]
 800bb2a:	441e      	add	r6, r3
 800bb2c:	6026      	str	r6, [r4, #0]
 800bb2e:	2000      	movs	r0, #0
 800bb30:	e7dc      	b.n	800baec <__ssputs_r+0x58>
 800bb32:	462a      	mov	r2, r5
 800bb34:	f000 f92b 	bl	800bd8e <_realloc_r>
 800bb38:	4606      	mov	r6, r0
 800bb3a:	2800      	cmp	r0, #0
 800bb3c:	d1e2      	bne.n	800bb04 <__ssputs_r+0x70>
 800bb3e:	6921      	ldr	r1, [r4, #16]
 800bb40:	4650      	mov	r0, sl
 800bb42:	f7fe f933 	bl	8009dac <_free_r>
 800bb46:	e7c8      	b.n	800bada <__ssputs_r+0x46>

0800bb48 <_svfiprintf_r>:
 800bb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb4c:	461d      	mov	r5, r3
 800bb4e:	898b      	ldrh	r3, [r1, #12]
 800bb50:	061f      	lsls	r7, r3, #24
 800bb52:	b09d      	sub	sp, #116	; 0x74
 800bb54:	4680      	mov	r8, r0
 800bb56:	460c      	mov	r4, r1
 800bb58:	4616      	mov	r6, r2
 800bb5a:	d50f      	bpl.n	800bb7c <_svfiprintf_r+0x34>
 800bb5c:	690b      	ldr	r3, [r1, #16]
 800bb5e:	b96b      	cbnz	r3, 800bb7c <_svfiprintf_r+0x34>
 800bb60:	2140      	movs	r1, #64	; 0x40
 800bb62:	f7fe f971 	bl	8009e48 <_malloc_r>
 800bb66:	6020      	str	r0, [r4, #0]
 800bb68:	6120      	str	r0, [r4, #16]
 800bb6a:	b928      	cbnz	r0, 800bb78 <_svfiprintf_r+0x30>
 800bb6c:	230c      	movs	r3, #12
 800bb6e:	f8c8 3000 	str.w	r3, [r8]
 800bb72:	f04f 30ff 	mov.w	r0, #4294967295
 800bb76:	e0c8      	b.n	800bd0a <_svfiprintf_r+0x1c2>
 800bb78:	2340      	movs	r3, #64	; 0x40
 800bb7a:	6163      	str	r3, [r4, #20]
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	9309      	str	r3, [sp, #36]	; 0x24
 800bb80:	2320      	movs	r3, #32
 800bb82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bb86:	2330      	movs	r3, #48	; 0x30
 800bb88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bb8c:	9503      	str	r5, [sp, #12]
 800bb8e:	f04f 0b01 	mov.w	fp, #1
 800bb92:	4637      	mov	r7, r6
 800bb94:	463d      	mov	r5, r7
 800bb96:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bb9a:	b10b      	cbz	r3, 800bba0 <_svfiprintf_r+0x58>
 800bb9c:	2b25      	cmp	r3, #37	; 0x25
 800bb9e:	d13e      	bne.n	800bc1e <_svfiprintf_r+0xd6>
 800bba0:	ebb7 0a06 	subs.w	sl, r7, r6
 800bba4:	d00b      	beq.n	800bbbe <_svfiprintf_r+0x76>
 800bba6:	4653      	mov	r3, sl
 800bba8:	4632      	mov	r2, r6
 800bbaa:	4621      	mov	r1, r4
 800bbac:	4640      	mov	r0, r8
 800bbae:	f7ff ff71 	bl	800ba94 <__ssputs_r>
 800bbb2:	3001      	adds	r0, #1
 800bbb4:	f000 80a4 	beq.w	800bd00 <_svfiprintf_r+0x1b8>
 800bbb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbba:	4453      	add	r3, sl
 800bbbc:	9309      	str	r3, [sp, #36]	; 0x24
 800bbbe:	783b      	ldrb	r3, [r7, #0]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f000 809d 	beq.w	800bd00 <_svfiprintf_r+0x1b8>
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	f04f 32ff 	mov.w	r2, #4294967295
 800bbcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbd0:	9304      	str	r3, [sp, #16]
 800bbd2:	9307      	str	r3, [sp, #28]
 800bbd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bbd8:	931a      	str	r3, [sp, #104]	; 0x68
 800bbda:	462f      	mov	r7, r5
 800bbdc:	2205      	movs	r2, #5
 800bbde:	f817 1b01 	ldrb.w	r1, [r7], #1
 800bbe2:	4850      	ldr	r0, [pc, #320]	; (800bd24 <_svfiprintf_r+0x1dc>)
 800bbe4:	f7f4 fafc 	bl	80001e0 <memchr>
 800bbe8:	9b04      	ldr	r3, [sp, #16]
 800bbea:	b9d0      	cbnz	r0, 800bc22 <_svfiprintf_r+0xda>
 800bbec:	06d9      	lsls	r1, r3, #27
 800bbee:	bf44      	itt	mi
 800bbf0:	2220      	movmi	r2, #32
 800bbf2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bbf6:	071a      	lsls	r2, r3, #28
 800bbf8:	bf44      	itt	mi
 800bbfa:	222b      	movmi	r2, #43	; 0x2b
 800bbfc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bc00:	782a      	ldrb	r2, [r5, #0]
 800bc02:	2a2a      	cmp	r2, #42	; 0x2a
 800bc04:	d015      	beq.n	800bc32 <_svfiprintf_r+0xea>
 800bc06:	9a07      	ldr	r2, [sp, #28]
 800bc08:	462f      	mov	r7, r5
 800bc0a:	2000      	movs	r0, #0
 800bc0c:	250a      	movs	r5, #10
 800bc0e:	4639      	mov	r1, r7
 800bc10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc14:	3b30      	subs	r3, #48	; 0x30
 800bc16:	2b09      	cmp	r3, #9
 800bc18:	d94d      	bls.n	800bcb6 <_svfiprintf_r+0x16e>
 800bc1a:	b1b8      	cbz	r0, 800bc4c <_svfiprintf_r+0x104>
 800bc1c:	e00f      	b.n	800bc3e <_svfiprintf_r+0xf6>
 800bc1e:	462f      	mov	r7, r5
 800bc20:	e7b8      	b.n	800bb94 <_svfiprintf_r+0x4c>
 800bc22:	4a40      	ldr	r2, [pc, #256]	; (800bd24 <_svfiprintf_r+0x1dc>)
 800bc24:	1a80      	subs	r0, r0, r2
 800bc26:	fa0b f000 	lsl.w	r0, fp, r0
 800bc2a:	4318      	orrs	r0, r3
 800bc2c:	9004      	str	r0, [sp, #16]
 800bc2e:	463d      	mov	r5, r7
 800bc30:	e7d3      	b.n	800bbda <_svfiprintf_r+0x92>
 800bc32:	9a03      	ldr	r2, [sp, #12]
 800bc34:	1d11      	adds	r1, r2, #4
 800bc36:	6812      	ldr	r2, [r2, #0]
 800bc38:	9103      	str	r1, [sp, #12]
 800bc3a:	2a00      	cmp	r2, #0
 800bc3c:	db01      	blt.n	800bc42 <_svfiprintf_r+0xfa>
 800bc3e:	9207      	str	r2, [sp, #28]
 800bc40:	e004      	b.n	800bc4c <_svfiprintf_r+0x104>
 800bc42:	4252      	negs	r2, r2
 800bc44:	f043 0302 	orr.w	r3, r3, #2
 800bc48:	9207      	str	r2, [sp, #28]
 800bc4a:	9304      	str	r3, [sp, #16]
 800bc4c:	783b      	ldrb	r3, [r7, #0]
 800bc4e:	2b2e      	cmp	r3, #46	; 0x2e
 800bc50:	d10c      	bne.n	800bc6c <_svfiprintf_r+0x124>
 800bc52:	787b      	ldrb	r3, [r7, #1]
 800bc54:	2b2a      	cmp	r3, #42	; 0x2a
 800bc56:	d133      	bne.n	800bcc0 <_svfiprintf_r+0x178>
 800bc58:	9b03      	ldr	r3, [sp, #12]
 800bc5a:	1d1a      	adds	r2, r3, #4
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	9203      	str	r2, [sp, #12]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	bfb8      	it	lt
 800bc64:	f04f 33ff 	movlt.w	r3, #4294967295
 800bc68:	3702      	adds	r7, #2
 800bc6a:	9305      	str	r3, [sp, #20]
 800bc6c:	4d2e      	ldr	r5, [pc, #184]	; (800bd28 <_svfiprintf_r+0x1e0>)
 800bc6e:	7839      	ldrb	r1, [r7, #0]
 800bc70:	2203      	movs	r2, #3
 800bc72:	4628      	mov	r0, r5
 800bc74:	f7f4 fab4 	bl	80001e0 <memchr>
 800bc78:	b138      	cbz	r0, 800bc8a <_svfiprintf_r+0x142>
 800bc7a:	2340      	movs	r3, #64	; 0x40
 800bc7c:	1b40      	subs	r0, r0, r5
 800bc7e:	fa03 f000 	lsl.w	r0, r3, r0
 800bc82:	9b04      	ldr	r3, [sp, #16]
 800bc84:	4303      	orrs	r3, r0
 800bc86:	3701      	adds	r7, #1
 800bc88:	9304      	str	r3, [sp, #16]
 800bc8a:	7839      	ldrb	r1, [r7, #0]
 800bc8c:	4827      	ldr	r0, [pc, #156]	; (800bd2c <_svfiprintf_r+0x1e4>)
 800bc8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc92:	2206      	movs	r2, #6
 800bc94:	1c7e      	adds	r6, r7, #1
 800bc96:	f7f4 faa3 	bl	80001e0 <memchr>
 800bc9a:	2800      	cmp	r0, #0
 800bc9c:	d038      	beq.n	800bd10 <_svfiprintf_r+0x1c8>
 800bc9e:	4b24      	ldr	r3, [pc, #144]	; (800bd30 <_svfiprintf_r+0x1e8>)
 800bca0:	bb13      	cbnz	r3, 800bce8 <_svfiprintf_r+0x1a0>
 800bca2:	9b03      	ldr	r3, [sp, #12]
 800bca4:	3307      	adds	r3, #7
 800bca6:	f023 0307 	bic.w	r3, r3, #7
 800bcaa:	3308      	adds	r3, #8
 800bcac:	9303      	str	r3, [sp, #12]
 800bcae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcb0:	444b      	add	r3, r9
 800bcb2:	9309      	str	r3, [sp, #36]	; 0x24
 800bcb4:	e76d      	b.n	800bb92 <_svfiprintf_r+0x4a>
 800bcb6:	fb05 3202 	mla	r2, r5, r2, r3
 800bcba:	2001      	movs	r0, #1
 800bcbc:	460f      	mov	r7, r1
 800bcbe:	e7a6      	b.n	800bc0e <_svfiprintf_r+0xc6>
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	3701      	adds	r7, #1
 800bcc4:	9305      	str	r3, [sp, #20]
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	250a      	movs	r5, #10
 800bcca:	4638      	mov	r0, r7
 800bccc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bcd0:	3a30      	subs	r2, #48	; 0x30
 800bcd2:	2a09      	cmp	r2, #9
 800bcd4:	d903      	bls.n	800bcde <_svfiprintf_r+0x196>
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d0c8      	beq.n	800bc6c <_svfiprintf_r+0x124>
 800bcda:	9105      	str	r1, [sp, #20]
 800bcdc:	e7c6      	b.n	800bc6c <_svfiprintf_r+0x124>
 800bcde:	fb05 2101 	mla	r1, r5, r1, r2
 800bce2:	2301      	movs	r3, #1
 800bce4:	4607      	mov	r7, r0
 800bce6:	e7f0      	b.n	800bcca <_svfiprintf_r+0x182>
 800bce8:	ab03      	add	r3, sp, #12
 800bcea:	9300      	str	r3, [sp, #0]
 800bcec:	4622      	mov	r2, r4
 800bcee:	4b11      	ldr	r3, [pc, #68]	; (800bd34 <_svfiprintf_r+0x1ec>)
 800bcf0:	a904      	add	r1, sp, #16
 800bcf2:	4640      	mov	r0, r8
 800bcf4:	f7fe f996 	bl	800a024 <_printf_float>
 800bcf8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bcfc:	4681      	mov	r9, r0
 800bcfe:	d1d6      	bne.n	800bcae <_svfiprintf_r+0x166>
 800bd00:	89a3      	ldrh	r3, [r4, #12]
 800bd02:	065b      	lsls	r3, r3, #25
 800bd04:	f53f af35 	bmi.w	800bb72 <_svfiprintf_r+0x2a>
 800bd08:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bd0a:	b01d      	add	sp, #116	; 0x74
 800bd0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd10:	ab03      	add	r3, sp, #12
 800bd12:	9300      	str	r3, [sp, #0]
 800bd14:	4622      	mov	r2, r4
 800bd16:	4b07      	ldr	r3, [pc, #28]	; (800bd34 <_svfiprintf_r+0x1ec>)
 800bd18:	a904      	add	r1, sp, #16
 800bd1a:	4640      	mov	r0, r8
 800bd1c:	f7fe fc38 	bl	800a590 <_printf_i>
 800bd20:	e7ea      	b.n	800bcf8 <_svfiprintf_r+0x1b0>
 800bd22:	bf00      	nop
 800bd24:	080148c4 	.word	0x080148c4
 800bd28:	080148ca 	.word	0x080148ca
 800bd2c:	080148ce 	.word	0x080148ce
 800bd30:	0800a025 	.word	0x0800a025
 800bd34:	0800ba95 	.word	0x0800ba95

0800bd38 <__ascii_mbtowc>:
 800bd38:	b082      	sub	sp, #8
 800bd3a:	b901      	cbnz	r1, 800bd3e <__ascii_mbtowc+0x6>
 800bd3c:	a901      	add	r1, sp, #4
 800bd3e:	b142      	cbz	r2, 800bd52 <__ascii_mbtowc+0x1a>
 800bd40:	b14b      	cbz	r3, 800bd56 <__ascii_mbtowc+0x1e>
 800bd42:	7813      	ldrb	r3, [r2, #0]
 800bd44:	600b      	str	r3, [r1, #0]
 800bd46:	7812      	ldrb	r2, [r2, #0]
 800bd48:	1c10      	adds	r0, r2, #0
 800bd4a:	bf18      	it	ne
 800bd4c:	2001      	movne	r0, #1
 800bd4e:	b002      	add	sp, #8
 800bd50:	4770      	bx	lr
 800bd52:	4610      	mov	r0, r2
 800bd54:	e7fb      	b.n	800bd4e <__ascii_mbtowc+0x16>
 800bd56:	f06f 0001 	mvn.w	r0, #1
 800bd5a:	e7f8      	b.n	800bd4e <__ascii_mbtowc+0x16>

0800bd5c <memmove>:
 800bd5c:	4288      	cmp	r0, r1
 800bd5e:	b510      	push	{r4, lr}
 800bd60:	eb01 0302 	add.w	r3, r1, r2
 800bd64:	d807      	bhi.n	800bd76 <memmove+0x1a>
 800bd66:	1e42      	subs	r2, r0, #1
 800bd68:	4299      	cmp	r1, r3
 800bd6a:	d00a      	beq.n	800bd82 <memmove+0x26>
 800bd6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd70:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bd74:	e7f8      	b.n	800bd68 <memmove+0xc>
 800bd76:	4283      	cmp	r3, r0
 800bd78:	d9f5      	bls.n	800bd66 <memmove+0xa>
 800bd7a:	1881      	adds	r1, r0, r2
 800bd7c:	1ad2      	subs	r2, r2, r3
 800bd7e:	42d3      	cmn	r3, r2
 800bd80:	d100      	bne.n	800bd84 <memmove+0x28>
 800bd82:	bd10      	pop	{r4, pc}
 800bd84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd88:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bd8c:	e7f7      	b.n	800bd7e <memmove+0x22>

0800bd8e <_realloc_r>:
 800bd8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd90:	4607      	mov	r7, r0
 800bd92:	4614      	mov	r4, r2
 800bd94:	460e      	mov	r6, r1
 800bd96:	b921      	cbnz	r1, 800bda2 <_realloc_r+0x14>
 800bd98:	4611      	mov	r1, r2
 800bd9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bd9e:	f7fe b853 	b.w	8009e48 <_malloc_r>
 800bda2:	b922      	cbnz	r2, 800bdae <_realloc_r+0x20>
 800bda4:	f7fe f802 	bl	8009dac <_free_r>
 800bda8:	4625      	mov	r5, r4
 800bdaa:	4628      	mov	r0, r5
 800bdac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdae:	f000 f821 	bl	800bdf4 <_malloc_usable_size_r>
 800bdb2:	42a0      	cmp	r0, r4
 800bdb4:	d20f      	bcs.n	800bdd6 <_realloc_r+0x48>
 800bdb6:	4621      	mov	r1, r4
 800bdb8:	4638      	mov	r0, r7
 800bdba:	f7fe f845 	bl	8009e48 <_malloc_r>
 800bdbe:	4605      	mov	r5, r0
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	d0f2      	beq.n	800bdaa <_realloc_r+0x1c>
 800bdc4:	4631      	mov	r1, r6
 800bdc6:	4622      	mov	r2, r4
 800bdc8:	f7fd ffdc 	bl	8009d84 <memcpy>
 800bdcc:	4631      	mov	r1, r6
 800bdce:	4638      	mov	r0, r7
 800bdd0:	f7fd ffec 	bl	8009dac <_free_r>
 800bdd4:	e7e9      	b.n	800bdaa <_realloc_r+0x1c>
 800bdd6:	4635      	mov	r5, r6
 800bdd8:	e7e7      	b.n	800bdaa <_realloc_r+0x1c>

0800bdda <__ascii_wctomb>:
 800bdda:	b149      	cbz	r1, 800bdf0 <__ascii_wctomb+0x16>
 800bddc:	2aff      	cmp	r2, #255	; 0xff
 800bdde:	bf85      	ittet	hi
 800bde0:	238a      	movhi	r3, #138	; 0x8a
 800bde2:	6003      	strhi	r3, [r0, #0]
 800bde4:	700a      	strbls	r2, [r1, #0]
 800bde6:	f04f 30ff 	movhi.w	r0, #4294967295
 800bdea:	bf98      	it	ls
 800bdec:	2001      	movls	r0, #1
 800bdee:	4770      	bx	lr
 800bdf0:	4608      	mov	r0, r1
 800bdf2:	4770      	bx	lr

0800bdf4 <_malloc_usable_size_r>:
 800bdf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdf8:	1f18      	subs	r0, r3, #4
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	bfbc      	itt	lt
 800bdfe:	580b      	ldrlt	r3, [r1, r0]
 800be00:	18c0      	addlt	r0, r0, r3
 800be02:	4770      	bx	lr

0800be04 <sqrtf>:
 800be04:	b510      	push	{r4, lr}
 800be06:	ed2d 8b02 	vpush	{d8}
 800be0a:	b08a      	sub	sp, #40	; 0x28
 800be0c:	eeb0 8a40 	vmov.f32	s16, s0
 800be10:	f000 f848 	bl	800bea4 <__ieee754_sqrtf>
 800be14:	4b21      	ldr	r3, [pc, #132]	; (800be9c <sqrtf+0x98>)
 800be16:	f993 4000 	ldrsb.w	r4, [r3]
 800be1a:	1c63      	adds	r3, r4, #1
 800be1c:	d02c      	beq.n	800be78 <sqrtf+0x74>
 800be1e:	eeb4 8a48 	vcmp.f32	s16, s16
 800be22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be26:	d627      	bvs.n	800be78 <sqrtf+0x74>
 800be28:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800be2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be30:	d522      	bpl.n	800be78 <sqrtf+0x74>
 800be32:	2301      	movs	r3, #1
 800be34:	9300      	str	r3, [sp, #0]
 800be36:	4b1a      	ldr	r3, [pc, #104]	; (800bea0 <sqrtf+0x9c>)
 800be38:	9301      	str	r3, [sp, #4]
 800be3a:	ee18 0a10 	vmov	r0, s16
 800be3e:	2300      	movs	r3, #0
 800be40:	9308      	str	r3, [sp, #32]
 800be42:	f7f4 fb81 	bl	8000548 <__aeabi_f2d>
 800be46:	2200      	movs	r2, #0
 800be48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be50:	2300      	movs	r3, #0
 800be52:	b9ac      	cbnz	r4, 800be80 <sqrtf+0x7c>
 800be54:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800be58:	4668      	mov	r0, sp
 800be5a:	f000 f826 	bl	800beaa <matherr>
 800be5e:	b1b8      	cbz	r0, 800be90 <sqrtf+0x8c>
 800be60:	9b08      	ldr	r3, [sp, #32]
 800be62:	b11b      	cbz	r3, 800be6c <sqrtf+0x68>
 800be64:	f7fd ff5c 	bl	8009d20 <__errno>
 800be68:	9b08      	ldr	r3, [sp, #32]
 800be6a:	6003      	str	r3, [r0, #0]
 800be6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be70:	f7f4 fe9a 	bl	8000ba8 <__aeabi_d2f>
 800be74:	ee00 0a10 	vmov	s0, r0
 800be78:	b00a      	add	sp, #40	; 0x28
 800be7a:	ecbd 8b02 	vpop	{d8}
 800be7e:	bd10      	pop	{r4, pc}
 800be80:	4610      	mov	r0, r2
 800be82:	4619      	mov	r1, r3
 800be84:	f7f4 fce2 	bl	800084c <__aeabi_ddiv>
 800be88:	2c02      	cmp	r4, #2
 800be8a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800be8e:	d1e3      	bne.n	800be58 <sqrtf+0x54>
 800be90:	f7fd ff46 	bl	8009d20 <__errno>
 800be94:	2321      	movs	r3, #33	; 0x21
 800be96:	6003      	str	r3, [r0, #0]
 800be98:	e7e2      	b.n	800be60 <sqrtf+0x5c>
 800be9a:	bf00      	nop
 800be9c:	200001f8 	.word	0x200001f8
 800bea0:	080149e0 	.word	0x080149e0

0800bea4 <__ieee754_sqrtf>:
 800bea4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bea8:	4770      	bx	lr

0800beaa <matherr>:
 800beaa:	2000      	movs	r0, #0
 800beac:	4770      	bx	lr
	...

0800beb0 <_init>:
 800beb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beb2:	bf00      	nop
 800beb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beb6:	bc08      	pop	{r3}
 800beb8:	469e      	mov	lr, r3
 800beba:	4770      	bx	lr

0800bebc <_fini>:
 800bebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bebe:	bf00      	nop
 800bec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bec2:	bc08      	pop	{r3}
 800bec4:	469e      	mov	lr, r3
 800bec6:	4770      	bx	lr
