<h1 align="center">- Jeeva Nandhipatti -</h1>
<h3 align="center">Aspiring VLSI Design Verification Engineer </h3>

<p align="center">
  ğŸ“ ECE Graduate (2025) | ASIC & SoC Verification Enthusiast  
</p>

<p align="center">
  <img src="https://img.shields.io/badge/Focus-RTL%20Verification-blue?style=flat-square" />
  <img src="https://img.shields.io/badge/Domain-ASIC%20%7C%20SoC-green?style=flat-square" />
  <img src="https://img.shields.io/badge/Actively-%20Seeking%20Opportunities-orange?style=flat-square" />
</p>

---

## ğŸ‘¨â€ğŸ’» Professional Overview

Electronics and Communication Engineering graduate with a focused career path in **VLSI Design Verification**, particularly in **ASIC and SoC verification environments**.

Hands-on experience in:

âœ” Writing structured testbenches  
âœ” Assertion-Based Verification (SVA)  
âœ” Functional Coverage modeling  
âœ” Simulation-based debugging  
âœ” Automation using scripting  

This GitHub profile reflects my **structured verification journey**, practical experiments, and continuous skill development aligned with industry standards.

---

## ğŸ› ï¸ Technical Expertise

### ğŸ”¹ HDL & Verification
- Verilog  
- SystemVerilog  
- Assertions (SVA)  
- Functional Coverage  

### ğŸ”¹ Verification Methodologies
- Universal Verification Methodology (UVM â€“ Learning & Implementation Practice)  
- Coverage-Driven Verification  

### ğŸ”¹ Tools
- Synopsys VCS (via VNC environment)  
- QuestaSim  
- Git  

### ğŸ”¹ Scripting
- TCL  
- Python  

### ğŸ”¹ Core Foundations
- Digital Logic Design  
- Sequential & Combinational Circuits  
- Basic Semiconductor Fabrication Concepts  

---

## ğŸŒ± Current Focus Areas

- UVM Testbench Architecture (Agents, Drivers, Monitors, Scoreboards)
- Constraint Randomization Techniques
- Functional & Code Coverage Analysis
- Regression Setup & Verification Flow Automation
- Debug Methodologies for ASIC/SoC Blocks

---

## ğŸ“‚ What Youâ€™ll Find in This Repository

ğŸ”¹ RTL Verification Projects  
ğŸ”¹ Assertion-Based Verification Examples  
ğŸ”¹ Functional Coverage Models  
ğŸ”¹ Digital Design Implementations  
ğŸ”¹ Structured Learning Notes  

---

## ğŸ¯ Career Vision

To contribute as a **Design Verification Engineer** in a semiconductor organization by ensuring robust RTL validation, minimizing functional escapes, and delivering silicon-ready designs.

---

## ğŸŒ Connect With Me

ğŸ“§ **Email:** jeevanandhipatti@gmail.com  
ğŸ’¼ **LinkedIn:** https://www.linkedin.com/in/nandhipatti-jeeva/

---

<p align="center">
  <i>â€œStrong verification today prevents silicon failure tomorrow.â€</i>
</p>
