{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576426002770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576426002776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 19:06:42 2019 " "Processing started: Sun Dec 15 19:06:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576426002776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426002776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FpgaOnTheCar -c FpgaOnTheCar " "Command: quartus_map --read_settings_files=on --write_settings_files=off FpgaOnTheCar -c FpgaOnTheCar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426002776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576426003273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576426003273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaonthecar/dc motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgaonthecar/dc motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firs-Behavioral " "Found design unit 1: firs-Behavioral" {  } { { "FPGAONTHECAR/dc motor.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/FPGAONTHECAR/dc motor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015381 ""} { "Info" "ISGN_ENTITY_NAME" "1 firs " "Found entity 1: firs" {  } { { "FPGAONTHECAR/dc motor.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/FPGAONTHECAR/dc motor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaonthecar/fpgaonthecar.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fpgaonthecar/fpgaonthecar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoopBack-Behaviour " "Found design unit 1: LoopBack-Behaviour" {  } { { "FPGAONTHECAR/FpgaOnTheCar.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/FPGAONTHECAR/FpgaOnTheCar.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015384 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UARTTEST-behaviour " "Found design unit 2: UARTTEST-behaviour" {  } { { "FPGAONTHECAR/FpgaOnTheCar.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/FPGAONTHECAR/FpgaOnTheCar.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015384 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoopBack " "Found entity 1: LoopBack" {  } { { "FPGAONTHECAR/FpgaOnTheCar.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/FPGAONTHECAR/FpgaOnTheCar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015384 ""} { "Info" "ISGN_ENTITY_NAME" "2 UARTTEST " "Found entity 2: UARTTEST" {  } { { "FPGAONTHECAR/FpgaOnTheCar.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/FPGAONTHECAR/FpgaOnTheCar.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxUnit-Behaviour " "Found design unit 1: RxUnit-Behaviour" {  } { { "RxUnit.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/RxUnit.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015388 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Found entity 1: RxUnit" {  } { { "RxUnit.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/RxUnit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxUnit-Behaviour " "Found design unit 1: TxUnit-Behaviour" {  } { { "TxUnit.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/TxUnit.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015392 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Found entity 1: TxUnit" {  } { { "TxUnit.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/TxUnit.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file uart_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Def " "Found design unit 1: UART_Def" {  } { { "uart_lib.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/uart_lib.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015395 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UART_Def-body " "Found design unit 2: UART_Def-body" {  } { { "uart_lib.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/uart_lib.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015395 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "UARTTEST work UARTtest.vhd(31) " "VHDL Primary Unit Declaration error at UARTtest.vhd(31): primary unit \"UARTTEST\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UARTtest.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/UARTtest.vhd" 31 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1576426015398 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "UARTTEST FpgaOnTheCar.vhd(34) " "HDL error at FpgaOnTheCar.vhd(34): see declaration for object \"UARTTEST\"" {  } { { "FPGAONTHECAR/FpgaOnTheCar.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/FPGAONTHECAR/FpgaOnTheCar.vhd" 34 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576426015399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttest.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uarttest.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkUnit-Behaviour " "Found design unit 1: ClkUnit-Behaviour" {  } { { "clkUnit.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/clkUnit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015403 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Found entity 1: ClkUnit" {  } { { "clkUnit.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/clkUnit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniuart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniuart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miniUART-uart " "Found design unit 1: miniUART-uart" {  } { { "miniUART.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/miniUART.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015407 ""} { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Found entity 1: miniUART" {  } { { "miniUART.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/miniUART.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576426015407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576426015519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 15 19:06:55 2019 " "Processing ended: Sun Dec 15 19:06:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576426015519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576426015519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576426015519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576426015519 ""}
