{"vcs1":{"timestamp_begin":1747727545.138105452, "rt":10.52, "ut":9.15, "st":0.62}}
{"vcselab":{"timestamp_begin":1747727555.741772629, "rt":0.40, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1747727556.203788537, "rt":0.41, "ut":0.20, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747727544.428828019}
{"VCS_COMP_START_TIME": 1747727544.428828019}
{"VCS_COMP_END_TIME": 1747727556.766554974}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487748}}
{"vcselab": {"peak_mem": 183892}}
