#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d9bd60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d6d640 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d71060 .functor NOT 1, L_0x1dc6fa0, C4<0>, C4<0>, C4<0>;
L_0x1dc6d80 .functor XOR 2, L_0x1dc6c20, L_0x1dc6ce0, C4<00>, C4<00>;
L_0x1dc6e90 .functor XOR 2, L_0x1dc6d80, L_0x1dc6df0, C4<00>, C4<00>;
v0x1dc3980_0 .net *"_ivl_10", 1 0, L_0x1dc6df0;  1 drivers
v0x1dc3a80_0 .net *"_ivl_12", 1 0, L_0x1dc6e90;  1 drivers
v0x1dc3b60_0 .net *"_ivl_2", 1 0, L_0x1dc6b60;  1 drivers
v0x1dc3c20_0 .net *"_ivl_4", 1 0, L_0x1dc6c20;  1 drivers
v0x1dc3d00_0 .net *"_ivl_6", 1 0, L_0x1dc6ce0;  1 drivers
v0x1dc3e30_0 .net *"_ivl_8", 1 0, L_0x1dc6d80;  1 drivers
v0x1dc3f10_0 .net "a", 0 0, v0x1dc19e0_0;  1 drivers
v0x1dc3fb0_0 .net "b", 0 0, v0x1dc1a80_0;  1 drivers
v0x1dc4050_0 .net "c", 0 0, v0x1dc1b20_0;  1 drivers
v0x1dc40f0_0 .var "clk", 0 0;
v0x1dc4190_0 .net "d", 0 0, v0x1dc1c60_0;  1 drivers
v0x1dc4230_0 .net "out_pos_dut", 0 0, L_0x1dc69d0;  1 drivers
v0x1dc42d0_0 .net "out_pos_ref", 0 0, L_0x1dc5910;  1 drivers
v0x1dc4370_0 .net "out_sop_dut", 0 0, L_0x1dc6180;  1 drivers
v0x1dc4410_0 .net "out_sop_ref", 0 0, L_0x1d9d270;  1 drivers
v0x1dc44b0_0 .var/2u "stats1", 223 0;
v0x1dc4550_0 .var/2u "strobe", 0 0;
v0x1dc4700_0 .net "tb_match", 0 0, L_0x1dc6fa0;  1 drivers
v0x1dc47d0_0 .net "tb_mismatch", 0 0, L_0x1d71060;  1 drivers
v0x1dc4870_0 .net "wavedrom_enable", 0 0, v0x1dc1f30_0;  1 drivers
v0x1dc4940_0 .net "wavedrom_title", 511 0, v0x1dc1fd0_0;  1 drivers
L_0x1dc6b60 .concat [ 1 1 0 0], L_0x1dc5910, L_0x1d9d270;
L_0x1dc6c20 .concat [ 1 1 0 0], L_0x1dc5910, L_0x1d9d270;
L_0x1dc6ce0 .concat [ 1 1 0 0], L_0x1dc69d0, L_0x1dc6180;
L_0x1dc6df0 .concat [ 1 1 0 0], L_0x1dc5910, L_0x1d9d270;
L_0x1dc6fa0 .cmp/eeq 2, L_0x1dc6b60, L_0x1dc6e90;
S_0x1d69320 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d6d640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d71440 .functor AND 1, v0x1dc1b20_0, v0x1dc1c60_0, C4<1>, C4<1>;
L_0x1d71820 .functor NOT 1, v0x1dc19e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d71c00 .functor NOT 1, v0x1dc1a80_0, C4<0>, C4<0>, C4<0>;
L_0x1d71e80 .functor AND 1, L_0x1d71820, L_0x1d71c00, C4<1>, C4<1>;
L_0x1d894c0 .functor AND 1, L_0x1d71e80, v0x1dc1b20_0, C4<1>, C4<1>;
L_0x1d9d270 .functor OR 1, L_0x1d71440, L_0x1d894c0, C4<0>, C4<0>;
L_0x1dc4d90 .functor NOT 1, v0x1dc1a80_0, C4<0>, C4<0>, C4<0>;
L_0x1dc4e00 .functor OR 1, L_0x1dc4d90, v0x1dc1c60_0, C4<0>, C4<0>;
L_0x1dc4f10 .functor AND 1, v0x1dc1b20_0, L_0x1dc4e00, C4<1>, C4<1>;
L_0x1dc4fd0 .functor NOT 1, v0x1dc19e0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc50a0 .functor OR 1, L_0x1dc4fd0, v0x1dc1a80_0, C4<0>, C4<0>;
L_0x1dc5110 .functor AND 1, L_0x1dc4f10, L_0x1dc50a0, C4<1>, C4<1>;
L_0x1dc5290 .functor NOT 1, v0x1dc1a80_0, C4<0>, C4<0>, C4<0>;
L_0x1dc5300 .functor OR 1, L_0x1dc5290, v0x1dc1c60_0, C4<0>, C4<0>;
L_0x1dc5220 .functor AND 1, v0x1dc1b20_0, L_0x1dc5300, C4<1>, C4<1>;
L_0x1dc5490 .functor NOT 1, v0x1dc19e0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc5590 .functor OR 1, L_0x1dc5490, v0x1dc1c60_0, C4<0>, C4<0>;
L_0x1dc5650 .functor AND 1, L_0x1dc5220, L_0x1dc5590, C4<1>, C4<1>;
L_0x1dc5800 .functor XNOR 1, L_0x1dc5110, L_0x1dc5650, C4<0>, C4<0>;
v0x1d70990_0 .net *"_ivl_0", 0 0, L_0x1d71440;  1 drivers
v0x1d70d90_0 .net *"_ivl_12", 0 0, L_0x1dc4d90;  1 drivers
v0x1d71170_0 .net *"_ivl_14", 0 0, L_0x1dc4e00;  1 drivers
v0x1d71550_0 .net *"_ivl_16", 0 0, L_0x1dc4f10;  1 drivers
v0x1d71930_0 .net *"_ivl_18", 0 0, L_0x1dc4fd0;  1 drivers
v0x1d71d10_0 .net *"_ivl_2", 0 0, L_0x1d71820;  1 drivers
v0x1d71f90_0 .net *"_ivl_20", 0 0, L_0x1dc50a0;  1 drivers
v0x1dbff50_0 .net *"_ivl_24", 0 0, L_0x1dc5290;  1 drivers
v0x1dc0030_0 .net *"_ivl_26", 0 0, L_0x1dc5300;  1 drivers
v0x1dc0110_0 .net *"_ivl_28", 0 0, L_0x1dc5220;  1 drivers
v0x1dc01f0_0 .net *"_ivl_30", 0 0, L_0x1dc5490;  1 drivers
v0x1dc02d0_0 .net *"_ivl_32", 0 0, L_0x1dc5590;  1 drivers
v0x1dc03b0_0 .net *"_ivl_36", 0 0, L_0x1dc5800;  1 drivers
L_0x7fc54ab61018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1dc0470_0 .net *"_ivl_38", 0 0, L_0x7fc54ab61018;  1 drivers
v0x1dc0550_0 .net *"_ivl_4", 0 0, L_0x1d71c00;  1 drivers
v0x1dc0630_0 .net *"_ivl_6", 0 0, L_0x1d71e80;  1 drivers
v0x1dc0710_0 .net *"_ivl_8", 0 0, L_0x1d894c0;  1 drivers
v0x1dc07f0_0 .net "a", 0 0, v0x1dc19e0_0;  alias, 1 drivers
v0x1dc08b0_0 .net "b", 0 0, v0x1dc1a80_0;  alias, 1 drivers
v0x1dc0970_0 .net "c", 0 0, v0x1dc1b20_0;  alias, 1 drivers
v0x1dc0a30_0 .net "d", 0 0, v0x1dc1c60_0;  alias, 1 drivers
v0x1dc0af0_0 .net "out_pos", 0 0, L_0x1dc5910;  alias, 1 drivers
v0x1dc0bb0_0 .net "out_sop", 0 0, L_0x1d9d270;  alias, 1 drivers
v0x1dc0c70_0 .net "pos0", 0 0, L_0x1dc5110;  1 drivers
v0x1dc0d30_0 .net "pos1", 0 0, L_0x1dc5650;  1 drivers
L_0x1dc5910 .functor MUXZ 1, L_0x7fc54ab61018, L_0x1dc5110, L_0x1dc5800, C4<>;
S_0x1dc0eb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d6d640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1dc19e0_0 .var "a", 0 0;
v0x1dc1a80_0 .var "b", 0 0;
v0x1dc1b20_0 .var "c", 0 0;
v0x1dc1bc0_0 .net "clk", 0 0, v0x1dc40f0_0;  1 drivers
v0x1dc1c60_0 .var "d", 0 0;
v0x1dc1d50_0 .var/2u "fail", 0 0;
v0x1dc1df0_0 .var/2u "fail1", 0 0;
v0x1dc1e90_0 .net "tb_match", 0 0, L_0x1dc6fa0;  alias, 1 drivers
v0x1dc1f30_0 .var "wavedrom_enable", 0 0;
v0x1dc1fd0_0 .var "wavedrom_title", 511 0;
E_0x1d7cd80/0 .event negedge, v0x1dc1bc0_0;
E_0x1d7cd80/1 .event posedge, v0x1dc1bc0_0;
E_0x1d7cd80 .event/or E_0x1d7cd80/0, E_0x1d7cd80/1;
S_0x1dc11e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1dc0eb0;
 .timescale -12 -12;
v0x1dc1420_0 .var/2s "i", 31 0;
E_0x1d7cc20 .event posedge, v0x1dc1bc0_0;
S_0x1dc1520 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1dc0eb0;
 .timescale -12 -12;
v0x1dc1720_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1dc1800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1dc0eb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1dc21b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d6d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dc5ac0 .functor NOT 1, v0x1dc19e0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc5b50 .functor NOT 1, v0x1dc1a80_0, C4<0>, C4<0>, C4<0>;
L_0x1dc5cf0 .functor AND 1, v0x1dc1b20_0, v0x1dc1c60_0, C4<1>, C4<1>;
L_0x1dc5f80 .functor AND 1, L_0x1dc5ac0, L_0x1dc5b50, C4<1>, C4<1>;
L_0x1dc60c0 .functor AND 1, L_0x1dc5f80, v0x1dc1b20_0, C4<1>, C4<1>;
L_0x1dc6180 .functor OR 1, L_0x1dc5cf0, L_0x1dc60c0, C4<0>, C4<0>;
L_0x1dc6320 .functor OR 1, L_0x1dc5b50, v0x1dc1c60_0, C4<0>, C4<0>;
L_0x1dc6390 .functor AND 1, v0x1dc1b20_0, L_0x1dc6320, C4<1>, C4<1>;
L_0x1dc64a0 .functor OR 1, L_0x1dc5ac0, v0x1dc1a80_0, C4<0>, C4<0>;
L_0x1dc6510 .functor AND 1, L_0x1dc6390, L_0x1dc64a0, C4<1>, C4<1>;
L_0x1dc6680 .functor OR 1, L_0x1dc5b50, v0x1dc1c60_0, C4<0>, C4<0>;
L_0x1dc66f0 .functor AND 1, v0x1dc1b20_0, L_0x1dc6680, C4<1>, C4<1>;
L_0x1dc67d0 .functor OR 1, L_0x1dc5ac0, v0x1dc1c60_0, C4<0>, C4<0>;
L_0x1dc6840 .functor AND 1, L_0x1dc66f0, L_0x1dc67d0, C4<1>, C4<1>;
L_0x1dc6760 .functor XNOR 1, L_0x1dc6510, L_0x1dc6840, C4<0>, C4<0>;
v0x1dc2370_0 .net *"_ivl_12", 0 0, L_0x1dc6320;  1 drivers
v0x1dc2450_0 .net *"_ivl_14", 0 0, L_0x1dc6390;  1 drivers
v0x1dc2530_0 .net *"_ivl_16", 0 0, L_0x1dc64a0;  1 drivers
v0x1dc2620_0 .net *"_ivl_20", 0 0, L_0x1dc6680;  1 drivers
v0x1dc2700_0 .net *"_ivl_22", 0 0, L_0x1dc66f0;  1 drivers
v0x1dc2830_0 .net *"_ivl_24", 0 0, L_0x1dc67d0;  1 drivers
v0x1dc2910_0 .net *"_ivl_28", 0 0, L_0x1dc6760;  1 drivers
L_0x7fc54ab61060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1dc29d0_0 .net *"_ivl_30", 0 0, L_0x7fc54ab61060;  1 drivers
v0x1dc2ab0_0 .net *"_ivl_6", 0 0, L_0x1dc5f80;  1 drivers
v0x1dc2c20_0 .net "a", 0 0, v0x1dc19e0_0;  alias, 1 drivers
v0x1dc2cc0_0 .net "and_cd", 0 0, L_0x1dc5cf0;  1 drivers
v0x1dc2d80_0 .net "and_notab_c", 0 0, L_0x1dc60c0;  1 drivers
v0x1dc2e40_0 .net "b", 0 0, v0x1dc1a80_0;  alias, 1 drivers
v0x1dc2f30_0 .net "c", 0 0, v0x1dc1b20_0;  alias, 1 drivers
v0x1dc3020_0 .net "d", 0 0, v0x1dc1c60_0;  alias, 1 drivers
v0x1dc3110_0 .net "not_a", 0 0, L_0x1dc5ac0;  1 drivers
v0x1dc31d0_0 .net "not_b", 0 0, L_0x1dc5b50;  1 drivers
v0x1dc33a0_0 .net "out_pos", 0 0, L_0x1dc69d0;  alias, 1 drivers
v0x1dc3460_0 .net "out_sop", 0 0, L_0x1dc6180;  alias, 1 drivers
v0x1dc3520_0 .net "pos0", 0 0, L_0x1dc6510;  1 drivers
v0x1dc35e0_0 .net "pos1", 0 0, L_0x1dc6840;  1 drivers
L_0x1dc69d0 .functor MUXZ 1, L_0x7fc54ab61060, L_0x1dc6510, L_0x1dc6760, C4<>;
S_0x1dc3760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d6d640;
 .timescale -12 -12;
E_0x1d659f0 .event anyedge, v0x1dc4550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dc4550_0;
    %nor/r;
    %assign/vec4 v0x1dc4550_0, 0;
    %wait E_0x1d659f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dc0eb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc1d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc1df0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1dc0eb0;
T_4 ;
    %wait E_0x1d7cd80;
    %load/vec4 v0x1dc1e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dc1d50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1dc0eb0;
T_5 ;
    %wait E_0x1d7cc20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %wait E_0x1d7cc20;
    %load/vec4 v0x1dc1d50_0;
    %store/vec4 v0x1dc1df0_0, 0, 1;
    %fork t_1, S_0x1dc11e0;
    %jmp t_0;
    .scope S_0x1dc11e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dc1420_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1dc1420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d7cc20;
    %load/vec4 v0x1dc1420_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc1420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1dc1420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1dc0eb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d7cd80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1dc1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc1a80_0, 0;
    %assign/vec4 v0x1dc19e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1dc1d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1dc1df0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d6d640;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc40f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc4550_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d6d640;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dc40f0_0;
    %inv;
    %store/vec4 v0x1dc40f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d6d640;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dc1bc0_0, v0x1dc47d0_0, v0x1dc3f10_0, v0x1dc3fb0_0, v0x1dc4050_0, v0x1dc4190_0, v0x1dc4410_0, v0x1dc4370_0, v0x1dc42d0_0, v0x1dc4230_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d6d640;
T_9 ;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d6d640;
T_10 ;
    %wait E_0x1d7cd80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc44b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc44b0_0, 4, 32;
    %load/vec4 v0x1dc4700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc44b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc44b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc44b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1dc4410_0;
    %load/vec4 v0x1dc4410_0;
    %load/vec4 v0x1dc4370_0;
    %xor;
    %load/vec4 v0x1dc4410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc44b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc44b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1dc42d0_0;
    %load/vec4 v0x1dc42d0_0;
    %load/vec4 v0x1dc4230_0;
    %xor;
    %load/vec4 v0x1dc42d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc44b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1dc44b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc44b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response32/top_module.sv";
