ASPEED_CLK_STOP_CTRL,VAR_0
ASPEED_RESET_CTRL,VAR_1
BIT,FUNC_0
CLK_GATE_SET_TO_DISABLE,VAR_2
aspeed_clk_is_enabled,FUNC_1
mdelay,FUNC_2
regmap_update_bits,FUNC_3
spin_lock_irqsave,FUNC_4
spin_unlock_irqrestore,FUNC_5
to_aspeed_clk_gate,FUNC_6
udelay,FUNC_7
aspeed_clk_enable,FUNC_8
hw,VAR_3
gate,VAR_4
flags,VAR_5
clk,VAR_6
rst,VAR_7
enval,VAR_8
