Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Wed Mar 16 12:15:58 2022
| Host         : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file video_cp_wrapper_timing_summary_routed.rpt -pb video_cp_wrapper_timing_summary_routed.pb -rpx video_cp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : video_cp_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0               114359        0.017        0.000                      0               112705        0.000        0.000                       0                 51572  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
  I                         {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O  {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out            {0.000 5.000}        10.000          100.000         
clk_fpga_1                  {0.000 3.500}        7.000           142.857         
clk_fpga_2                  {0.000 2.500}        5.000           200.000         
hdmi_in_clk_p               {0.000 4.167}        8.334           119.990         
  CLKFBIN                   {0.000 4.167}        8.334           119.990         
  CLK_OUT_5x_hdmi_clk       {0.000 0.833}        1.667           599.952         
    hdmi_in_PixelClk        {0.000 3.334}        8.334           119.990         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                        0.373        0.000                      0                16208        0.018        0.000                      0                16208        2.500        0.000                       0                  8692  
  I                                                                                                                                                                           0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O        2.855        0.000                      0                 5066        0.098        0.000                      0                 5066        3.020        0.000                       0                  2775  
  mmcm_fbclk_out                                                                                                                                                              8.751        0.000                       0                     2  
clk_fpga_1                        0.066        0.000                      0                85040        0.017        0.000                      0                85040        2.250        0.000                       0                 36944  
clk_fpga_2                        0.783        0.000                      0                  337        0.122        0.000                      0                  337        0.264        0.000                       0                   158  
hdmi_in_clk_p                                                                                                                                                                 2.167        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                     7.085        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                         0.000        0.000                       0                    15  
    hdmi_in_PixelClk              1.564        0.000                      0                 5908        0.033        0.000                      0                 5908        2.084        0.000                       0                  2972  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_dynclk_0_PXL_CLK_O  clk_fpga_0                    8.182        0.000                      0                   34                                                                        
clk_fpga_1              clk_fpga_0                   27.258        0.000                      0                  648                                                                        
hdmi_in_PixelClk        clk_fpga_0                    6.381        0.000                      0                   34                                                                        
clk_fpga_0              axi_dynclk_0_PXL_CLK_O        8.215        0.000                      0                   42                                                                        
clk_fpga_1              axi_dynclk_0_PXL_CLK_O        5.510        0.000                      0                   23                                                                        
clk_fpga_0              clk_fpga_1                   19.088        0.000                      0                  796                                                                        
axi_dynclk_0_PXL_CLK_O  clk_fpga_1                    8.150        0.000                      0                   11                                                                        
hdmi_in_PixelClk        clk_fpga_1                    6.789        0.000                      0                   12                                                                        
clk_fpga_0              hdmi_in_PixelClk              8.410        0.000                      0                   42                                                                        
clk_fpga_1              hdmi_in_PixelClk              5.486        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       axi_dynclk_0_PXL_CLK_O  axi_dynclk_0_PXL_CLK_O        5.861        0.000                      0                   42        0.521        0.000                      0                   42  
**async_default**       clk_fpga_0              axi_dynclk_0_PXL_CLK_O        6.624        0.000                      0                    2        0.582        0.000                      0                    2  
**async_default**       clk_fpga_1              clk_fpga_1                    2.408        0.000                      0                   96        0.718        0.000                      0                   96  
**async_default**       clk_fpga_2              clk_fpga_2                    2.763        0.000                      0                    3        0.630        0.000                      0                    3  
**async_default**       hdmi_in_PixelClk        hdmi_in_PixelClk              6.083        0.000                      0                    3        0.730        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 0.456ns (4.851%)  route 8.943ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.694     2.988    static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[4]/Q
                         net (fo=27, routed)          8.943    12.387    static         video_cp_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[4]
    SLICE_X107Y48        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.701    12.880    static         video_cp_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X107Y48        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
                         clock pessimism              0.115    12.995                     
                         clock uncertainty           -0.154    12.841                     
    SLICE_X107Y48        FDRE (Setup_fdre_C_D)       -0.081    12.760    static           video_cp_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.760                     
                         arrival time                         -12.387                     
  -------------------------------------------------------------------
                         slack                                  0.373                     

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 0.518ns (5.396%)  route 9.082ns (94.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.694     2.988    static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[8]/Q
                         net (fo=26, routed)          9.082    12.588    static         video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/D[8]
    SLICE_X110Y146       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.860    13.039    static         video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X110Y146       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[8]/C
                         clock pessimism              0.129    13.168                     
                         clock uncertainty           -0.154    13.014                     
    SLICE_X110Y146       FDRE (Setup_fdre_C_D)       -0.043    12.971    static           video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.971                     
                         arrival time                         -12.588                     
  -------------------------------------------------------------------
                         slack                                  0.383                     

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 0.518ns (5.535%)  route 8.841ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.695     2.989    static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[30]/Q
                         net (fo=22, routed)          8.841    12.348    static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[30]
    SLICE_X94Y13         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.619    12.799    static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X94Y13         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                         clock pessimism              0.115    12.913                     
                         clock uncertainty           -0.154    12.759                     
    SLICE_X94Y13         FDRE (Setup_fdre_C_D)       -0.028    12.731    static           video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         12.731                     
                         arrival time                         -12.348                     
  -------------------------------------------------------------------
                         slack                                  0.383                     

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 0.419ns (4.493%)  route 8.906ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.693     2.987    static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/Q
                         net (fo=18, routed)          8.906    12.312    static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[33]
    SLICE_X103Y137       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.779    12.958    static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X103Y137       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                         clock pessimism              0.129    13.087                     
                         clock uncertainty           -0.154    12.933                     
    SLICE_X103Y137       FDRE (Setup_fdre_C_D)       -0.235    12.698    static           video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         12.698                     
                         arrival time                         -12.312                     
  -------------------------------------------------------------------
                         slack                                  0.386                     

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.478ns (5.191%)  route 8.729ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.695     2.989    static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/Q
                         net (fo=27, routed)          8.729    12.196    static         video_cp_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[31]
    SLICE_X113Y24        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.685    12.865    static         video_cp_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X113Y24        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
                         clock pessimism              0.115    12.979                     
                         clock uncertainty           -0.154    12.825                     
    SLICE_X113Y24        FDRE (Setup_fdre_C_D)       -0.238    12.587    static           video_cp_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         12.587                     
                         arrival time                         -12.196                     
  -------------------------------------------------------------------
                         slack                                  0.391                     

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 0.456ns (5.023%)  route 8.622ns (94.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.906     3.200    static         video_cp_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X67Y141        FDRE                                         r  static         video_cp_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  static         video_cp_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=16, routed)          8.622    12.278    static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_in[3]
    SLICE_X82Y14         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.557    12.736    static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X82Y14         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
                         clock pessimism              0.115    12.851                     
                         clock uncertainty           -0.154    12.697                     
    SLICE_X82Y14         FDRE (Setup_fdre_C_D)       -0.028    12.669    static           video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         12.669                     
                         arrival time                         -12.278                     
  -------------------------------------------------------------------
                         slack                                  0.392                     

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 1.990ns (21.790%)  route 7.143ns (78.210%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.824     3.118    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X52Y134        FDSE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y134        FDSE (Prop_fdse_C_Q)         0.456     3.574 f  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=28, routed)          0.899     4.473    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in
    SLICE_X50Y135        LUT6 (Prop_lut6_I0_O)        0.124     4.597 f  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[13].mux_s2_inst_i_2__0/O
                         net (fo=14, routed)          0.928     5.525    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[13].mux_s2_inst_i_2__0_n_0
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.649 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[2].mux_s2_inst_i_2__0/O
                         net (fo=1, routed)           1.247     6.896    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[2].mux_s2_inst_i_2__0_n_0
    SLICE_X26Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.020 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[2].mux_s2_inst_i_1__0/O
                         net (fo=1, routed)           0.000     7.020    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[2]
    SLICE_X26Y140        MUXF7 (Prop_muxf7_I0_O)      0.209     7.229 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[2].mux_s2_inst/O
                         net (fo=9, routed)           1.150     8.379    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[4]
    SLICE_X27Y128        LUT6 (Prop_lut6_I2_O)        0.297     8.676 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.rid_match_40_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.676    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_35
    SLICE_X27Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.208 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.rid_match_40_carry/CO[3]
                         net (fo=1, routed)           1.685    10.893    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34]_1[0]
    SLICE_X48Y127        LUT4 (Prop_lut4_I1_O)        0.124    11.017 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           1.234    12.251    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_19
    SLICE_X27Y124        FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.678    12.857    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y124        FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/C
                         clock pessimism              0.147    13.004                     
                         clock uncertainty           -0.154    12.850                     
    SLICE_X27Y124        FDRE (Setup_fdre_C_CE)      -0.205    12.645    static           video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         12.645                     
                         arrival time                         -12.251                     
  -------------------------------------------------------------------
                         slack                                  0.394                     

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 1.990ns (21.790%)  route 7.143ns (78.210%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.824     3.118    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X52Y134        FDSE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y134        FDSE (Prop_fdse_C_Q)         0.456     3.574 f  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=28, routed)          0.899     4.473    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in
    SLICE_X50Y135        LUT6 (Prop_lut6_I0_O)        0.124     4.597 f  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[13].mux_s2_inst_i_2__0/O
                         net (fo=14, routed)          0.928     5.525    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[13].mux_s2_inst_i_2__0_n_0
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.649 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[2].mux_s2_inst_i_2__0/O
                         net (fo=1, routed)           1.247     6.896    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[2].mux_s2_inst_i_2__0_n_0
    SLICE_X26Y140        LUT5 (Prop_lut5_I4_O)        0.124     7.020 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[2].mux_s2_inst_i_1__0/O
                         net (fo=1, routed)           0.000     7.020    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[2]
    SLICE_X26Y140        MUXF7 (Prop_muxf7_I0_O)      0.209     7.229 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[2].mux_s2_inst/O
                         net (fo=9, routed)           1.150     8.379    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[4]
    SLICE_X27Y128        LUT6 (Prop_lut6_I2_O)        0.297     8.676 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.rid_match_40_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.676    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_35
    SLICE_X27Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.208 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.rid_match_40_carry/CO[3]
                         net (fo=1, routed)           1.685    10.893    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34]_1[0]
    SLICE_X48Y127        LUT4 (Prop_lut4_I1_O)        0.124    11.017 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           1.234    12.251    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_19
    SLICE_X27Y124        FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.678    12.857    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y124        FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]/C
                         clock pessimism              0.147    13.004                     
                         clock uncertainty           -0.154    12.850                     
    SLICE_X27Y124        FDRE (Setup_fdre_C_CE)      -0.205    12.645    static           video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         12.645                     
                         arrival time                         -12.251                     
  -------------------------------------------------------------------
                         slack                                  0.394                     

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 0.518ns (5.409%)  route 9.059ns (94.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.694     2.988    static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[8]/Q
                         net (fo=26, routed)          9.059    12.565    static         video_cp_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[8]
    SLICE_X106Y146       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.857    13.036    static         video_cp_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X106Y146       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                         clock pessimism              0.129    13.165                     
                         clock uncertainty           -0.154    13.011                     
    SLICE_X106Y146       FDRE (Setup_fdre_C_D)       -0.047    12.964    static           video_cp_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         12.964                     
                         arrival time                         -12.565                     
  -------------------------------------------------------------------
                         slack                                  0.399                     

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 0.419ns (4.465%)  route 8.966ns (95.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.693     2.987    static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  static         video_cp_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/Q
                         net (fo=18, routed)          8.966    12.372    static         video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/D[33]
    SLICE_X110Y146       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.860    13.039    static         video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X110Y146       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[33]/C
                         clock pessimism              0.129    13.168                     
                         clock uncertainty           -0.154    13.014                     
    SLICE_X110Y146       FDRE (Setup_fdre_C_D)       -0.235    12.779    static           video_cp_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         12.779                     
                         arrival time                         -12.372                     
  -------------------------------------------------------------------
                         slack                                  0.407                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.213ns (54.273%)  route 0.179ns (45.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.633     0.969    static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y142        FDRE                                         r  static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y142        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.179     1.312    static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X49Y142        LUT3 (Prop_lut3_I2_O)        0.049     1.361 r  static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.361    static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X49Y142        FDRE                                         r  static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.909     1.275    static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X49Y142        FDRE                                         r  static         video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.039     1.236                     
    SLICE_X49Y142        FDRE (Hold_fdre_C_D)         0.107     1.343    static           video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.343                     
                         arrival time                           1.361                     
  -------------------------------------------------------------------
                         slack                                  0.018                     

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.930%)  route 0.194ns (51.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.551     0.887    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y92         FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/Q
                         net (fo=1, routed)           0.194     1.222    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17]
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.267 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.267    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[17]
    SLICE_X49Y92         FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.823     1.189    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y92         FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[17]/C
                         clock pessimism             -0.035     1.154                     
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.092     1.246    static           video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.246                     
                         arrival time                           1.267                     
  -------------------------------------------------------------------
                         slack                                  0.021                     

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.902%)  route 0.180ns (56.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.661     0.997    static         video_cp_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X65Y104        FDRE                                         r  static         video_cp_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  static         video_cp_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.180     1.318    static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X62Y99         SRLC32E                                      r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.849     1.215    static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X62Y99         SRLC32E                                      r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.035     1.180                     
    SLICE_X62Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.297    static           video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.297                     
                         arrival time                           1.318                     
  -------------------------------------------------------------------
                         slack                                  0.021                     

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.558%)  route 0.189ns (50.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.637     0.973    static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X49Y144        FDRE                                         r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y144        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.189     1.303    static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X53Y143        LUT3 (Prop_lut3_I2_O)        0.045     1.348 r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     1.348    static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[57]
    SLICE_X53Y143        FDRE                                         r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.906     1.272    static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X53Y143        FDRE                                         r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism             -0.039     1.233                     
    SLICE_X53Y143        FDRE (Hold_fdre_C_D)         0.092     1.325    static           video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.325                     
                         arrival time                           1.348                     
  -------------------------------------------------------------------
                         slack                                  0.023                     

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.185ns (38.239%)  route 0.299ns (61.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.583     0.919    static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X80Y96         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[2]/Q
                         net (fo=4, routed)           0.299     1.358    static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_rcv
    SLICE_X80Y104        LUT4 (Prop_lut4_I1_O)        0.044     1.402 r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.402    static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_ready_i_i_1_n_0
    SLICE_X80Y104        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_ready_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.938     1.304    static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X80Y104        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_ready_i_reg/C
                         clock pessimism             -0.035     1.269                     
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.107     1.376    static           video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.376                     
                         arrival time                           1.402                     
  -------------------------------------------------------------------
                         slack                                  0.026                     

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.637%)  route 0.221ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.637     0.973    static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X48Y105        FDRE                                         r  static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.221     1.322    static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X50Y107        SRLC32E                                      r  static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.905     1.271    static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y107        SRLC32E                                      r  static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.039     1.232                     
    SLICE_X50Y107        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.294    static           video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.294                     
                         arrival time                           1.322                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.910%)  route 0.202ns (52.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.552     0.888    static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y95         FDRE                                         r  static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/Q
                         net (fo=2, routed)           0.202     1.231    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rdata[11]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.276 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[11]_i_1__2/O
                         net (fo=1, routed)           0.000     1.276    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer[11]
    SLICE_X49Y94         FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.824     1.190    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y94         FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.155                     
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.091     1.246    static           video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.246                     
                         arrival time                           1.276                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.276%)  route 0.225ns (54.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.636     0.972    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X48Y109        FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[47]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[47]/Q
                         net (fo=10, routed)          0.225     1.338    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[15]
    SLICE_X50Y113        LUT6 (Prop_lut6_I5_O)        0.045     1.383 r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.383    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/p_0_in[3]
    SLICE_X50Y113        FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.901     1.267    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X50Y113        FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[3]/C
                         clock pessimism             -0.039     1.228                     
    SLICE_X50Y113        FDRE (Hold_fdre_C_D)         0.121     1.349    static           video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.349                     
                         arrival time                           1.383                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.873%)  route 0.231ns (62.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.552     0.888    static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y95         FDRE                                         r  static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  static         video_cp_i/axi_interconnect_0/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/Q
                         net (fo=2, routed)           0.231     1.260    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rdata[21]
    SLICE_X48Y93         FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.824     1.190    static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y93         FDRE                                         r  static         video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]/C
                         clock pessimism             -0.035     1.155                     
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.071     1.226    static           video_cp_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.226                     
                         arrival time                           1.260                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.427%)  route 0.191ns (57.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.662     0.998    static         video_cp_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X63Y101        FDRE                                         r  static         video_cp_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  static         video_cp_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.191     1.330    static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X58Y98         SRLC32E                                      r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.848     1.214    static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X58Y98         SRLC32E                                      r  static         video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.035     1.179                     
    SLICE_X58Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.296    static           video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.296                     
                         arrival time                           1.330                     
  -------------------------------------------------------------------
                         slack                                  0.034                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X66Y142    video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X66Y142    video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y143    video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y145    video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y145    video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y143    video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y143    video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X62Y81     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X62Y81     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X58Y73     video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X58Y73     video_cp_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X58Y89     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X58Y89     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X58Y82     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X58Y82     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X50Y90     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X50Y90     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X62Y95     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X58Y98     video_cp_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y126    video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y125    video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y128    video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y127    video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y130    video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y129    video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y122    video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y121    video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_r/oserdes_s/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X1Y9       video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X1Y9        video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        2.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.580ns (8.835%)  route 5.985ns (91.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 15.819 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        1.018     6.474    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y114        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y114        FDRE (Prop_fdre_C_Q)         0.456     6.930 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          3.482    10.412    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X81Y128        LUT3 (Prop_lut3_I2_O)        0.124    10.536 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0/O
                         net (fo=32, routed)          2.503    13.039    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X67Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.909    15.819    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X67Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]/C
                         clock pessimism              0.570    16.389                     
                         clock uncertainty           -0.066    16.323                     
    SLICE_X67Y103        FDRE (Setup_fdre_C_R)       -0.429    15.894    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]
  -------------------------------------------------------------------
                         required time                         15.894                     
                         arrival time                         -13.039                     
  -------------------------------------------------------------------
                         slack                                  2.855                     

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.580ns (8.835%)  route 5.985ns (91.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 15.819 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        1.018     6.474    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y114        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y114        FDRE (Prop_fdre_C_Q)         0.456     6.930 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          3.482    10.412    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X81Y128        LUT3 (Prop_lut3_I2_O)        0.124    10.536 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0/O
                         net (fo=32, routed)          2.503    13.039    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X67Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.909    15.819    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X67Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]/C
                         clock pessimism              0.570    16.389                     
                         clock uncertainty           -0.066    16.323                     
    SLICE_X67Y103        FDRE (Setup_fdre_C_R)       -0.429    15.894    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]
  -------------------------------------------------------------------
                         required time                         15.894                     
                         arrival time                         -13.039                     
  -------------------------------------------------------------------
                         slack                                  2.855                     

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.606ns (9.485%)  route 5.783ns (90.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 15.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.974     6.430    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y110        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.456     6.886 f  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.018     8.904    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X61Y123        LUT1 (Prop_lut1_I0_O)        0.150     9.054 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1067, routed)        3.764    12.819    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.910    15.820    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                         clock pessimism              0.570    16.390                     
                         clock uncertainty           -0.066    16.324                     
    SLICE_X56Y103        FDRE (Setup_fdre_C_R)       -0.631    15.693    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]
  -------------------------------------------------------------------
                         required time                         15.693                     
                         arrival time                         -12.819                     
  -------------------------------------------------------------------
                         slack                                  2.874                     

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.606ns (9.485%)  route 5.783ns (90.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 15.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.974     6.430    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y110        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.456     6.886 f  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.018     8.904    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X61Y123        LUT1 (Prop_lut1_I0_O)        0.150     9.054 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1067, routed)        3.764    12.819    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[13]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.910    15.820    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[13]/C
                         clock pessimism              0.570    16.390                     
                         clock uncertainty           -0.066    16.324                     
    SLICE_X56Y103        FDRE (Setup_fdre_C_R)       -0.631    15.693    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[13]
  -------------------------------------------------------------------
                         required time                         15.693                     
                         arrival time                         -12.819                     
  -------------------------------------------------------------------
                         slack                                  2.874                     

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.606ns (9.485%)  route 5.783ns (90.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 15.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.974     6.430    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y110        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.456     6.886 f  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.018     8.904    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X61Y123        LUT1 (Prop_lut1_I0_O)        0.150     9.054 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1067, routed)        3.764    12.819    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[30]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.910    15.820    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[30]/C
                         clock pessimism              0.570    16.390                     
                         clock uncertainty           -0.066    16.324                     
    SLICE_X56Y103        FDRE (Setup_fdre_C_R)       -0.631    15.693    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[30]
  -------------------------------------------------------------------
                         required time                         15.693                     
                         arrival time                         -12.819                     
  -------------------------------------------------------------------
                         slack                                  2.874                     

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.606ns (9.485%)  route 5.783ns (90.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 15.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.974     6.430    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y110        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.456     6.886 f  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.018     8.904    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X61Y123        LUT1 (Prop_lut1_I0_O)        0.150     9.054 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1067, routed)        3.764    12.819    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[31]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.910    15.820    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[31]/C
                         clock pessimism              0.570    16.390                     
                         clock uncertainty           -0.066    16.324                     
    SLICE_X56Y103        FDRE (Setup_fdre_C_R)       -0.631    15.693    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[31]
  -------------------------------------------------------------------
                         required time                         15.693                     
                         arrival time                         -12.819                     
  -------------------------------------------------------------------
                         slack                                  2.874                     

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.606ns (9.485%)  route 5.783ns (90.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 15.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.974     6.430    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y110        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.456     6.886 f  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.018     8.904    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X61Y123        LUT1 (Prop_lut1_I0_O)        0.150     9.054 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1067, routed)        3.764    12.819    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[28]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.910    15.820    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[28]/C
                         clock pessimism              0.570    16.390                     
                         clock uncertainty           -0.066    16.324                     
    SLICE_X56Y103        FDRE (Setup_fdre_C_R)       -0.631    15.693    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[28]
  -------------------------------------------------------------------
                         required time                         15.693                     
                         arrival time                         -12.819                     
  -------------------------------------------------------------------
                         slack                                  2.874                     

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.606ns (9.485%)  route 5.783ns (90.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 15.820 - 10.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.974     6.430    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X60Y110        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.456     6.886 f  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.018     8.904    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X61Y123        LUT1 (Prop_lut1_I0_O)        0.150     9.054 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1067, routed)        3.764    12.819    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[31]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.910    15.820    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y103        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[31]/C
                         clock pessimism              0.570    16.390                     
                         clock uncertainty           -0.066    16.324                     
    SLICE_X56Y103        FDRE (Setup_fdre_C_R)       -0.631    15.693    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[31]
  -------------------------------------------------------------------
                         required time                         15.693                     
                         arrival time                         -12.819                     
  -------------------------------------------------------------------
                         slack                                  2.874                     

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 0.580ns (9.011%)  route 5.856ns (90.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 15.818 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        1.018     6.474    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y114        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y114        FDRE (Prop_fdre_C_Q)         0.456     6.930 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          3.482    10.412    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X81Y128        LUT3 (Prop_lut3_I2_O)        0.124    10.536 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0/O
                         net (fo=32, routed)          2.375    12.910    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X54Y107        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.908    15.818    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X54Y107        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]/C
                         clock pessimism              0.570    16.388                     
                         clock uncertainty           -0.066    16.322                     
    SLICE_X54Y107        FDRE (Setup_fdre_C_R)       -0.524    15.798    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]
  -------------------------------------------------------------------
                         required time                         15.798                     
                         arrival time                         -12.910                     
  -------------------------------------------------------------------
                         slack                                  2.887                     

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 0.580ns (9.011%)  route 5.856ns (90.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 15.818 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        1.018     6.474    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y114        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y114        FDRE (Prop_fdre_C_Q)         0.456     6.930 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=97, routed)          3.482    10.412    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0]
    SLICE_X81Y128        LUT3 (Prop_lut3_I2_O)        0.124    10.536 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0/O
                         net (fo=32, routed)          2.375    12.910    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X54Y107        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.908    15.818    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X54Y107        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]/C
                         clock pessimism              0.570    16.388                     
                         clock uncertainty           -0.066    16.322                     
    SLICE_X54Y107        FDRE (Setup_fdre_C_R)       -0.524    15.798    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]
  -------------------------------------------------------------------
                         required time                         15.798                     
                         arrival time                         -12.910                     
  -------------------------------------------------------------------
                         slack                                  2.887                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.250     1.941    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X109Y124       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.128     2.069 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[20]/Q
                         net (fo=1, routed)           0.114     2.183    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/data_i[7]
    SLICE_X108Y123       SRL16E                                       r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.285     2.482    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism             -0.527     1.955                     
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     2.085    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -2.085                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.098                     

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.308     1.999    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X67Y125        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X67Y125        FDRE (Prop_fdre_C_Q)         0.141     2.140 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/Q
                         net (fo=1, routed)           0.054     2.194    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[16][6]
    SLICE_X66Y125        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.343     2.540    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X66Y125        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[6]/C
                         clock pessimism             -0.528     2.012                     
    SLICE_X66Y125        FDRE (Hold_fdre_C_D)         0.076     2.088    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.088                     
                         arrival time                           2.194                     
  -------------------------------------------------------------------
                         slack                                  0.106                     

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][42]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.311     2.002    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X85Y118        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.141     2.143 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/Q
                         net (fo=1, routed)           0.056     2.199    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[42]
    SLICE_X85Y118        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][42]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.346     2.543    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X85Y118        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][42]/C
                         clock pessimism             -0.541     2.002                     
    SLICE_X85Y118        FDRE (Hold_fdre_C_D)         0.076     2.078    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][42]
  -------------------------------------------------------------------
                         required time                         -2.078                     
                         arrival time                           2.199                     
  -------------------------------------------------------------------
                         slack                                  0.121                     

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.315     2.006    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X81Y134        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.141     2.147 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.203    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[7]
    SLICE_X81Y134        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.351     2.548    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X81Y134        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][7]/C
                         clock pessimism             -0.542     2.006                     
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.076     2.082    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.082                     
                         arrival time                           2.203                     
  -------------------------------------------------------------------
                         slack                                  0.121                     

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.258     1.949    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y116       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.141     2.090 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.146    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X109Y116       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.293     2.490    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y116       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.541     1.949                     
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.076     2.025    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.025                     
                         arrival time                           2.146                     
  -------------------------------------------------------------------
                         slack                                  0.121                     

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y113       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X107Y113       FDRE (Prop_fdre_C_Q)         0.141     2.091 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.147    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X107Y113       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.295     2.492    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y113       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.542     1.950                     
    SLICE_X107Y113       FDRE (Hold_fdre_C_D)         0.076     2.026    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.026                     
                         arrival time                           2.147                     
  -------------------------------------------------------------------
                         slack                                  0.121                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.255     1.946    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y130       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X107Y130       FDRE (Prop_fdre_C_Q)         0.141     2.087 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     2.143    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X107Y130       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.290     2.487    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y130       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.541     1.946                     
    SLICE_X107Y130       FDRE (Hold_fdre_C_D)         0.075     2.021    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.021                     
                         arrival time                           2.143                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.255     1.946    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y119       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.141     2.087 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.143    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X113Y119       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.290     2.487    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y119       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.541     1.946                     
    SLICE_X113Y119       FDRE (Hold_fdre_C_D)         0.075     2.021    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.021                     
                         arrival time                           2.143                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.256     1.947    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y118       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141     2.088 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     2.144    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X113Y118       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.291     2.488    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y118       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.541     1.947                     
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.075     2.022    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.022                     
                         arrival time                           2.144                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.256     1.947    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X107Y131       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X107Y131       FDRE (Prop_fdre_C_Q)         0.141     2.088 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.144    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X107Y131       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.291     2.488    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X107Y131       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.541     1.947                     
    SLICE_X107Y131       FDRE (Hold_fdre_C_D)         0.075     2.022    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.022                     
                         arrival time                           2.144                     
  -------------------------------------------------------------------
                         slack                                  0.122                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y25    video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y48    video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y126   video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y125   video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y128   video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y127   video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y130   video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y129   video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y122   video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y121   video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/serial_r/oserdes_s/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y124  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y124  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y124  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y124  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y124  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y124  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y124  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y124  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[28].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y125  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[37].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X108Y125  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[38].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y116   video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y116   video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y116   video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y116   video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y123  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y123  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y123  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y123  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y123  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y123  video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/srldly_0/srl[18].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.881ns (43.107%)  route 3.802ns (56.893%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 9.660 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.667     2.961    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X49Y5          FDRE                                         r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.822     4.239    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X49Y7          LUT4 (Prop_lut4_I0_O)        0.124     4.363 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.363    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.895 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          1.165     6.174    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.298 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.298    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_3_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.848 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.962    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.275 f  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=1, routed)           0.542     7.817    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.306     8.123 f  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3__0/O
                         net (fo=3, routed)           0.701     8.824    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.948 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.572     9.520    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_reg_2
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.644 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.644    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO_n_10
    SLICE_X51Y8          FDRE                                         r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.481     9.660    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X51Y8          FDRE                                         r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.129     9.789                     
                         clock uncertainty           -0.111     9.679                     
    SLICE_X51Y8          FDRE (Setup_fdre_C_D)        0.032     9.711    static           video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.711                     
                         arrival time                          -9.644                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/axi_data_V_5_ph_reg_275_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.583ns (24.407%)  route 4.903ns (75.593%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 9.961 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.971     8.920    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X100Y110       LUT4 (Prop_lut4_I2_O)        0.124     9.044 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/axi_data_V_5_ph_reg_275[7]_i_1/O
                         net (fo=9, routed)           0.713     9.757    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/axi_data_V_5_ph_reg_275[7]_i_1_n_4
    SLICE_X99Y106        FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/axi_data_V_5_ph_reg_275_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.782     9.961    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X99Y106        FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/axi_data_V_5_ph_reg_275_reg[5]/C
                         clock pessimism              0.247    10.208                     
                         clock uncertainty           -0.111    10.097                     
    SLICE_X99Y106        FDRE (Setup_fdre_C_CE)      -0.205     9.892    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/axi_data_V_5_ph_reg_275_reg[5]
  -------------------------------------------------------------------
                         required time                          9.892                     
                         arrival time                          -9.757                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.583ns (25.994%)  route 4.507ns (74.006%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 9.950 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.726     8.675    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X101Y123       LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183[10]_i_1/O
                         net (fo=14, routed)          0.562     9.361    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_NS_fsm115_out
    SLICE_X98Y119        FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.771     9.950    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X98Y119        FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[0]/C
                         clock pessimism              0.247    10.197                     
                         clock uncertainty           -0.111    10.086                     
    SLICE_X98Y119        FDRE (Setup_fdre_C_R)       -0.524     9.562    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[0]
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.361                     
  -------------------------------------------------------------------
                         slack                                  0.201                     

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.583ns (25.994%)  route 4.507ns (74.006%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 9.950 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.726     8.675    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X101Y123       LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183[10]_i_1/O
                         net (fo=14, routed)          0.562     9.361    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_NS_fsm115_out
    SLICE_X98Y119        FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.771     9.950    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X98Y119        FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[2]/C
                         clock pessimism              0.247    10.197                     
                         clock uncertainty           -0.111    10.086                     
    SLICE_X98Y119        FDRE (Setup_fdre_C_R)       -0.524     9.562    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[2]
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.361                     
  -------------------------------------------------------------------
                         slack                                  0.201                     

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.583ns (25.994%)  route 4.507ns (74.006%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 9.950 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.726     8.675    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X101Y123       LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183[10]_i_1/O
                         net (fo=14, routed)          0.562     9.361    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_NS_fsm115_out
    SLICE_X98Y119        FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.771     9.950    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X98Y119        FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[5]/C
                         clock pessimism              0.247    10.197                     
                         clock uncertainty           -0.111    10.086                     
    SLICE_X98Y119        FDRE (Setup_fdre_C_R)       -0.524     9.562    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[5]
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.361                     
  -------------------------------------------------------------------
                         slack                                  0.201                     

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 1.583ns (26.097%)  route 4.483ns (73.903%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 9.950 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.726     8.675    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X101Y123       LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183[10]_i_1/O
                         net (fo=14, routed)          0.537     9.337    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_NS_fsm115_out
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[10]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.771     9.950    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[10]/C
                         clock pessimism              0.247    10.197                     
                         clock uncertainty           -0.111    10.086                     
    SLICE_X100Y120       FDRE (Setup_fdre_C_R)       -0.524     9.562    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[10]
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.337                     
  -------------------------------------------------------------------
                         slack                                  0.225                     

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 1.583ns (26.097%)  route 4.483ns (73.903%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 9.950 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.726     8.675    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X101Y123       LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183[10]_i_1/O
                         net (fo=14, routed)          0.537     9.337    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_NS_fsm115_out
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.771     9.950    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[3]/C
                         clock pessimism              0.247    10.197                     
                         clock uncertainty           -0.111    10.086                     
    SLICE_X100Y120       FDRE (Setup_fdre_C_R)       -0.524     9.562    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[3]
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.337                     
  -------------------------------------------------------------------
                         slack                                  0.225                     

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 1.583ns (26.097%)  route 4.483ns (73.903%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 9.950 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.726     8.675    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X101Y123       LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183[10]_i_1/O
                         net (fo=14, routed)          0.537     9.337    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_NS_fsm115_out
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.771     9.950    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[6]/C
                         clock pessimism              0.247    10.197                     
                         clock uncertainty           -0.111    10.086                     
    SLICE_X100Y120       FDRE (Setup_fdre_C_R)       -0.524     9.562    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[6]
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.337                     
  -------------------------------------------------------------------
                         slack                                  0.225                     

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 1.583ns (26.097%)  route 4.483ns (73.903%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 9.950 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.726     8.675    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X101Y123       LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183[10]_i_1/O
                         net (fo=14, routed)          0.537     9.337    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_NS_fsm115_out
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[8]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.771     9.950    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[8]/C
                         clock pessimism              0.247    10.197                     
                         clock uncertainty           -0.111    10.086                     
    SLICE_X100Y120       FDRE (Setup_fdre_C_R)       -0.524     9.562    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[8]
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.337                     
  -------------------------------------------------------------------
                         slack                                  0.225                     

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 1.583ns (26.097%)  route 4.483ns (73.903%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 9.950 - 7.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.977     3.271    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/ap_clk
    SLICE_X101Y145       FDSE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X101Y145       FDSE (Prop_fdse_C_Q)         0.456     3.727 f  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg[1]/Q
                         net (fo=29, routed)          0.583     4.310    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/mOutPtr_reg_n_4_[1]
    SLICE_X101Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/icmp_ln128_fu_377_p2_carry_i_10/O
                         net (fo=12, routed)          0.890     5.324    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry
    SLICE_X99Y144        LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/img_in1_rows_channel_U/U_absdiff_accel_fifo_w32_d2_S_ram/icmp_ln128_fu_377_p2_carry_i_2/O
                         net (fo=1, routed)           0.746     6.194    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_0[2]
    SLICE_X100Y144       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.598 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry_n_4
    SLICE_X100Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__0_n_4
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__1_n_4
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/icmp_ln128_fu_377_p2_carry__2/CO[3]
                         net (fo=23, routed)          1.726     8.675    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/CO[0]
    SLICE_X101Y123       LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183[10]_i_1/O
                         net (fo=14, routed)          0.537     9.337    reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_NS_fsm115_out
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[9]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.771     9.950    boundary       video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/ap_clk
    SLICE_X100Y120       FDRE                                         r  reconfigurable video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[9]/C
                         clock pessimism              0.247    10.197                     
                         clock uncertainty           -0.111    10.086                     
    SLICE_X100Y120       FDRE (Setup_fdre_C_R)       -0.524     9.562    reconfigurable   video_cp_i/composable/pr_join/absdiff_accel/inst/AXIvideo2xfMat_24_9_1080_1920_1_U0/j_reg_183_reg[9]
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.337                     
  -------------------------------------------------------------------
                         slack                                  0.225                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.528%)  route 0.190ns (50.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.552     0.888    static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/aclk
    SLICE_X53Y54         FDRE                                         r  static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data2_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data2_reg[17]/Q
                         net (fo=1, routed)           0.190     1.218    static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data2[17]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.263 r  static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.263    static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/p_0_in[17]
    SLICE_X49Y53         FDRE                                         r  static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data1_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.824     1.190    static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/aclk
    SLICE_X49Y53         FDRE                                         r  static         video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data1_reg[17]/C
                         clock pessimism             -0.035     1.155                     
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.091     1.246    static           video_cp_i/composable/dfx_decouplers/pr_0_in0/inst/axisc_register_slice_0/storage_data1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.246                     
                         arrival time                           1.263                     
  -------------------------------------------------------------------
                         slack                                  0.017                     

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.238%)  route 0.150ns (39.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.561     0.896    static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/aclk
    SLICE_X49Y45         FDRE                                         r  static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data2_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data2_reg[4]/Q
                         net (fo=1, routed)           0.150     1.174    static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data2[4]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.099     1.273 r  static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.273    static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/p_0_in[4]
    SLICE_X51Y46         FDRE                                         r  static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data1_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.825     1.191    static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/aclk
    SLICE_X51Y46         FDRE                                         r  static         video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data1_reg[4]/C
                         clock pessimism             -0.035     1.156                     
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.092     1.248    static           video_cp_i/composable/dfx_decouplers/pr_1_out1/inst/axisc_register_slice_0/storage_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248                     
                         arrival time                           1.273                     
  -------------------------------------------------------------------
                         slack                                  0.025                     

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/color_convert/inst/add_ln1192_10_reg_1309_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/color_convert/inst/p_Val2_5_reg_1407_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.279ns (57.675%)  route 0.205ns (42.325%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.609     0.945    static         video_cp_i/video/hdmi_out/color_convert/inst/ap_clk
    SLICE_X104Y98        FDRE                                         r  static         video_cp_i/video/hdmi_out/color_convert/inst/add_ln1192_10_reg_1309_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  static         video_cp_i/video/hdmi_out/color_convert/inst/add_ln1192_10_reg_1309_reg[12]/Q
                         net (fo=2, routed)           0.205     1.313    static         video_cp_i/video/hdmi_out/color_convert/inst/add_ln1192_10_reg_1309[12]
    SLICE_X103Y103       LUT4 (Prop_lut4_I1_O)        0.045     1.358 r  static         video_cp_i/video/hdmi_out/color_convert/inst/p_Result_3_reg_1412[0]_i_8/O
                         net (fo=1, routed)           0.000     1.358    static         video_cp_i/video/hdmi_out/color_convert/inst/p_Result_3_reg_1412[0]_i_8_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.428 r  static         video_cp_i/video/hdmi_out/color_convert/inst/p_Result_3_reg_1412_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.428    static         video_cp_i/video/hdmi_out/color_convert/inst/add_ln1192_9_fu_647_p2[12]
    SLICE_X103Y103       FDRE                                         r  static         video_cp_i/video/hdmi_out/color_convert/inst/p_Val2_5_reg_1407_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.964     1.330    static         video_cp_i/video/hdmi_out/color_convert/inst/ap_clk
    SLICE_X103Y103       FDRE                                         r  static         video_cp_i/video/hdmi_out/color_convert/inst/p_Val2_5_reg_1407_reg[4]/C
                         clock pessimism             -0.035     1.295                     
    SLICE_X103Y103       FDRE (Hold_fdre_C_D)         0.105     1.400    static           video_cp_i/video/hdmi_out/color_convert/inst/p_Val2_5_reg_1407_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.400                     
                         arrival time                           1.428                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.791%)  route 0.222ns (61.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.553     0.889    static         video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y61         FDRE                                         r  static         video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  static         video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.222     1.252    static         video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/p_3_in6_in
    SLICE_X51Y63         FDRE                                         r  static         video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.815     1.181    static         video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y63         FDRE                                         r  static         video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.146                     
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.076     1.222    static           video_cp_i/composable/ps_user_soft_reset/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222                     
                         arrival time                           1.252                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.722%)  route 0.223ns (61.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.547     0.883    static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X49Y69         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.223     1.247    static         video_cp_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/D[19]
    SLICE_X52Y71         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.808     1.174    static         video_cp_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y71         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[19]/C
                         clock pessimism             -0.035     1.139                     
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.075     1.214    static           video_cp_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.214                     
                         arrival time                           1.247                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.283%)  route 0.175ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.547     0.883    static         video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/out
    SLICE_X48Y69         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_send_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  static         video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_send_reg/Q
                         net (fo=2, routed)           0.175     1.185    static         video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_send
    SLICE_X50Y69         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.810     1.176    static         video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X50Y69         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
                         clock pessimism             -0.035     1.141                     
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.011     1.152    static           video_cp_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.152                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.116%)  route 0.176ns (57.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.546     0.882    static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y70         FDRE                                         r  static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.176     1.186    static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/gpio2_io_i_d2[4]
    SLICE_X50Y69         FDRE                                         r  static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.810     1.176    static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y69         FDRE                                         r  static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]/C
                         clock pessimism             -0.035     1.141                     
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.011     1.152    static           video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.gpio2_Data_In_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.152                     
                         arrival time                           1.186                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.271%)  route 0.182ns (58.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.553     0.889    static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y61         FDRE                                         r  static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.182     1.199    static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/gpio2_io_i_d2[6]
    SLICE_X51Y63         FDRE                                         r  static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.815     1.181    static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y63         FDRE                                         r  static         video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
                         clock pessimism             -0.035     1.146                     
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.019     1.165    static           video_cp_i/composable/pipeline_control/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.165                     
                         arrival time                           1.199                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.037%)  route 0.201ns (51.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.561     0.896    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y3          FDRE                                         r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_reg_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_reg_reg/Q
                         net (fo=2, routed)           0.201     1.239    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_reg
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.045     1.284 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_done_i_1__3/O
                         net (fo=1, routed)           0.000     1.284    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_done_i_1__3_n_0
    SLICE_X53Y4          FDRE                                         r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_done_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.825     1.191    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/m_axi_s2mm_aclk
    SLICE_X53Y4          FDRE                                         r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_done_reg/C
                         clock pessimism             -0.035     1.156                     
    SLICE_X53Y4          FDRE (Hold_fdre_C_D)         0.092     1.248    static           video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_init_done_reg
  -------------------------------------------------------------------
                         required time                         -1.248                     
                         arrival time                           1.284                     
  -------------------------------------------------------------------
                         slack                                  0.036                     

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.820%)  route 0.253ns (64.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.560     0.896    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X49Y8          FDRE                                         r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.141     1.037 r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[4]/Q
                         net (fo=1, routed)           0.253     1.289    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_dre2ibtt_tlast_reg_reg[4]
    SLICE_X50Y13         SRL16E                                       r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.820     1.186    static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y13         SRL16E                                       r  static         video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.035     1.151                     
    SLICE_X50Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.253    static           video_cp_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.253                     
                         arrival time                           1.289                     
  -------------------------------------------------------------------
                         slack                                  0.036                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y19   video_cp_i/video/hdmi_in/color_convert/inst/trunc_ln1192_7_reg_1334_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y23   video_cp_i/video/hdmi_in/color_convert/inst/add_ln1192_1_fu_399_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y22   video_cp_i/video/hdmi_in/color_convert/inst/r_V_5_reg_1289_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y38   video_cp_i/video/hdmi_out/color_convert/inst/r_V_8_reg_1319_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y20   video_cp_i/video/hdmi_in/color_convert/inst/r_V_6_reg_1239_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y49   video_cp_i/video/hdmi_out/color_convert/inst/r_V_9_reg_1259_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y44   video_cp_i/video/hdmi_out/color_convert/inst/r_V_reg_1219_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y18   video_cp_i/video/hdmi_in/color_convert/inst/r_V_8_reg_1319_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y25   video_cp_i/video/hdmi_in/color_convert/inst/r_V_9_reg_1259_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y21   video_cp_i/video/hdmi_in/color_convert/inst/r_V_reg_1219_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y28  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y28  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X50Y39  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y28  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y28  video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.955ns (24.993%)  route 2.866ns (75.007%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.902     4.479    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.296     4.775 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.670     5.446    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.124     5.570 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.678     6.248    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X112Y96        LUT3 (Prop_lut3_I1_O)        0.116     6.364 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.615     6.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X112Y96        FDRE (Setup_fdre_C_D)       -0.249     7.762    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          7.762                     
                         arrival time                          -6.979                     
  -------------------------------------------------------------------
                         slack                                  0.783                     

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.956ns (26.902%)  route 2.598ns (73.098%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.902     4.479    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.296     4.775 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.670     5.446    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.124     5.570 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.689     6.259    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X112Y96        LUT3 (Prop_lut3_I1_O)        0.117     6.376 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.336     6.712    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X112Y96        FDRE (Setup_fdre_C_D)       -0.255     7.756    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          7.756                     
                         arrival time                          -6.712                     
  -------------------------------------------------------------------
                         slack                                  1.045                     

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.431ns (38.458%)  route 2.290ns (61.542%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.889     4.466    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X109Y96        LUT4 (Prop_lut4_I3_O)        0.324     4.790 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.835     5.626    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I0_O)        0.361     5.987 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_2/O
                         net (fo=1, routed)           0.565     6.552    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_2_n_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I1_O)        0.327     6.879 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.879    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)        0.031     8.042    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.042                     
                         arrival time                          -6.879                     
  -------------------------------------------------------------------
                         slack                                  1.163                     

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.963ns (27.642%)  route 2.521ns (72.358%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.902     4.479    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.296     4.775 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.670     5.446    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.474     6.043    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y97        LUT6 (Prop_lut6_I5_O)        0.124     6.167 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.474     6.642    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X112Y96        FDRE (Setup_fdre_C_CE)      -0.169     7.842    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          7.842                     
                         arrival time                          -6.642                     
  -------------------------------------------------------------------
                         slack                                  1.200                     

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.963ns (27.642%)  route 2.521ns (72.358%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.902     4.479    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.296     4.775 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.670     5.446    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.474     6.043    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y97        LUT6 (Prop_lut6_I5_O)        0.124     6.167 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.474     6.642    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X112Y96        FDRE (Setup_fdre_C_CE)      -0.169     7.842    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          7.842                     
                         arrival time                          -6.642                     
  -------------------------------------------------------------------
                         slack                                  1.200                     

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.963ns (27.642%)  route 2.521ns (72.358%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.902     4.479    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.296     4.775 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.670     5.446    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.474     6.043    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y97        LUT6 (Prop_lut6_I5_O)        0.124     6.167 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.474     6.642    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X112Y96        FDRE (Setup_fdre_C_CE)      -0.169     7.842    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          7.842                     
                         arrival time                          -6.642                     
  -------------------------------------------------------------------
                         slack                                  1.200                     

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.963ns (27.642%)  route 2.521ns (72.358%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.902     4.479    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.296     4.775 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.670     5.446    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.474     6.043    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y97        LUT6 (Prop_lut6_I5_O)        0.124     6.167 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.474     6.642    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X112Y96        FDRE (Setup_fdre_C_CE)      -0.169     7.842    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          7.842                     
                         arrival time                          -6.642                     
  -------------------------------------------------------------------
                         slack                                  1.200                     

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.963ns (27.642%)  route 2.521ns (72.358%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.902     4.479    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.296     4.775 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.670     5.446    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.474     6.043    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y97        LUT6 (Prop_lut6_I5_O)        0.124     6.167 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.474     6.642    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X112Y96        FDRE (Setup_fdre_C_CE)      -0.169     7.842    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          7.842                     
                         arrival time                          -6.642                     
  -------------------------------------------------------------------
                         slack                                  1.200                     

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.963ns (27.642%)  route 2.521ns (72.358%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 7.865 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.864     3.158    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y97        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.419     3.577 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=12, routed)          0.902     4.479    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y96        LUT5 (Prop_lut5_I0_O)        0.296     4.775 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.670     5.446    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.474     6.043    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X111Y97        LUT6 (Prop_lut6_I5_O)        0.124     6.167 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.474     6.642    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.686     7.865    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y96        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.229     8.094                     
                         clock uncertainty           -0.083     8.011                     
    SLICE_X112Y96        FDRE (Setup_fdre_C_CE)      -0.169     7.842    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          7.842                     
                         arrival time                          -6.642                     
  -------------------------------------------------------------------
                         slack                                  1.200                     

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.704ns (20.366%)  route 2.753ns (79.634%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 7.776 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.767     3.061    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X105Y76        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.456     3.517 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/Q
                         net (fo=2, routed)           1.010     4.527    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[14]
    SLICE_X104Y76        LUT4 (Prop_lut4_I0_O)        0.124     4.651 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           1.045     5.695    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.124     5.819 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.699     6.518    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X105Y78        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.597     7.776    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X105Y78        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism              0.266     8.042                     
                         clock uncertainty           -0.083     7.959                     
    SLICE_X105Y78        FDRE (Setup_fdre_C_CE)      -0.205     7.754    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          7.754                     
                         arrival time                          -6.518                     
  -------------------------------------------------------------------
                         slack                                  1.236                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.598     0.934    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X105Y71        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y71        FDPE (Prop_fdpe_C_Q)         0.141     1.075 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.130    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y71        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.867     1.233    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X105Y71        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.299     0.934                     
    SLICE_X105Y71        FDPE (Hold_fdpe_C_D)         0.075     1.009    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.009                     
                         arrival time                           1.130                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.623     0.959    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141     1.100 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.155    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y74        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.892     1.258    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.299     0.959                     
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.075     1.034    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034                     
                         arrival time                           1.155                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.623     0.959    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y73        FDPE (Prop_fdpe_C_Q)         0.141     1.100 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.165    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.890     1.256    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.297     0.959                     
    SLICE_X106Y73        FDPE (Hold_fdpe_C_D)         0.075     1.034    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034                     
                         arrival time                           1.165                     
  -------------------------------------------------------------------
                         slack                                  0.131                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.226ns (35.099%)  route 0.418ns (64.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.636     0.972    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/Q
                         net (fo=12, routed)          0.418     1.517    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_reg[0]_0
    SLICE_X112Y100       LUT5 (Prop_lut5_I1_O)        0.098     1.615 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.615    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr__0[6]
    SLICE_X112Y100       FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.995     1.361    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X112Y100       FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[6]/C
                         clock pessimism             -0.035     1.326                     
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.121     1.447    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.447                     
                         arrival time                           1.615                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.636     0.972    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.113     1.226    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X113Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.908     1.274    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.302     0.972                     
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.075     1.047    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.047                     
                         arrival time                           1.226                     
  -------------------------------------------------------------------
                         slack                                  0.179                     

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.636     0.972    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.116     1.229    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.908     1.274    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.302     0.972                     
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.071     1.043    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.043                     
                         arrival time                           1.229                     
  -------------------------------------------------------------------
                         slack                                  0.186                     

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.623     0.959    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y75        FDPE (Prop_fdpe_C_Q)         0.128     1.087 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054     1.141    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X111Y75        LUT2 (Prop_lut2_I1_O)        0.099     1.240 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.240    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.892     1.258    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.299     0.959                     
    SLICE_X111Y75        FDPE (Hold_fdpe_C_D)         0.091     1.050    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.050                     
                         arrival time                           1.240                     
  -------------------------------------------------------------------
                         slack                                  0.190                     

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.636     0.972    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y94        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.123     1.236    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X112Y95        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.908     1.274    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y95        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.286     0.988                     
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.052     1.040    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                         -1.040                     
                         arrival time                           1.236                     
  -------------------------------------------------------------------
                         slack                                  0.196                     

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.006%)  route 0.165ns (53.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.623     0.959    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y74        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141     1.100 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.165     1.265    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.892     1.258    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.264     0.994                     
    SLICE_X111Y75        FDPE (Hold_fdpe_C_D)         0.075     1.069    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069                     
                         arrival time                           1.265                     
  -------------------------------------------------------------------
                         slack                                  0.196                     

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.271ns (55.444%)  route 0.218ns (44.556%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.719     1.055    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X112Y100       FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.164     1.219 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/Q
                         net (fo=22, routed)          0.218     1.437    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sAddr[0]
    SLICE_X113Y98        LUT6 (Prop_lut6_I1_O)        0.045     1.482 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[6]_i_2/O
                         net (fo=1, routed)           0.000     1.482    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[6]_i_2_n_0
    SLICE_X113Y98        MUXF7 (Prop_muxf7_I0_O)      0.062     1.544 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.544    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.909     1.275    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X113Y98        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
                         clock pessimism             -0.035     1.240                     
    SLICE_X113Y98        FDRE (Hold_fdre_C_D)         0.105     1.345    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.345                     
                         arrival time                           1.544                     
  -------------------------------------------------------------------
                         slack                                  0.199                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X103Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X106Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X106Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y72    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y74    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y74    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y75    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y75    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X103Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X106Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X106Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y72    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y76    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y76    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y76    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y76    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y72    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y77    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X103Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y76    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y76    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y76    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y76    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X101Y73    video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.334       91.666     MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.334       91.666     MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.334       205.026    MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y68     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y68     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y67     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y67     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y70     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y70     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y69     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y69     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y72     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y72     video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_PixelClk
  To Clock:  hdmi_in_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.839ns (12.588%)  route 5.826ns (87.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 13.234 - 8.334 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.963     5.361    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y71         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419     5.780 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=479, routed)         3.248     9.028    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.296     9.324 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2/O
                         net (fo=22, routed)          2.579    11.902    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0
    SLICE_X84Y73         LUT5 (Prop_lut5_I2_O)        0.124    12.026 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][10]_i_1/O
                         net (fo=1, routed)           0.000    12.026    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62
    SLICE_X84Y73         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.889    13.234    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X84Y73         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]/C
                         clock pessimism              0.387    13.621                     
                         clock uncertainty           -0.060    13.561                     
    SLICE_X84Y73         FDRE (Setup_fdre_C_D)        0.029    13.590    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10]
  -------------------------------------------------------------------
                         required time                         13.590                     
                         arrival time                         -12.026                     
  -------------------------------------------------------------------
                         slack                                  1.564                     

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 0.797ns (12.181%)  route 5.746ns (87.819%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 13.236 - 8.334 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.965     5.363    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X60Y81         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.456     5.819 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         5.746    11.565    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3/O
                         net (fo=1, routed)           0.000    11.689    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3_n_0
    SLICE_X80Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    11.906 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_i_1/O
                         net (fo=1, routed)           0.000    11.906    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_i_1_n_0
    SLICE_X80Y73         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.891    13.236    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X80Y73         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/C
                         clock pessimism              0.387    13.623                     
                         clock uncertainty           -0.060    13.563                     
    SLICE_X80Y73         FDRE (Setup_fdre_C_D)        0.064    13.627    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                         13.627                     
                         arrival time                         -11.906                     
  -------------------------------------------------------------------
                         slack                                  1.721                     

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.715ns (11.436%)  route 5.537ns (88.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 13.234 - 8.334 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.963     5.361    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y71         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419     5.780 f  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=479, routed)         3.377     9.157    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y79         LUT6 (Prop_lut6_I4_O)        0.296     9.453 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          2.161    11.613    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X81Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.889    13.234    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X81Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]/C
                         clock pessimism              0.387    13.621                     
                         clock uncertainty           -0.060    13.561                     
    SLICE_X81Y74         FDRE (Setup_fdre_C_CE)      -0.205    13.356    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.356                     
                         arrival time                         -11.613                     
  -------------------------------------------------------------------
                         slack                                  1.743                     

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.715ns (11.436%)  route 5.537ns (88.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 13.234 - 8.334 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.963     5.361    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y71         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419     5.780 f  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=479, routed)         3.377     9.157    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y79         LUT6 (Prop_lut6_I4_O)        0.296     9.453 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          2.161    11.613    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X81Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.889    13.234    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X81Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]/C
                         clock pessimism              0.387    13.621                     
                         clock uncertainty           -0.060    13.561                     
    SLICE_X81Y74         FDRE (Setup_fdre_C_CE)      -0.205    13.356    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.356                     
                         arrival time                         -11.613                     
  -------------------------------------------------------------------
                         slack                                  1.743                     

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.715ns (11.436%)  route 5.537ns (88.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 13.234 - 8.334 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.963     5.361    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y71         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419     5.780 f  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=479, routed)         3.377     9.157    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y79         LUT6 (Prop_lut6_I4_O)        0.296     9.453 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          2.161    11.613    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X81Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.889    13.234    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X81Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][3]/C
                         clock pessimism              0.387    13.621                     
                         clock uncertainty           -0.060    13.561                     
    SLICE_X81Y74         FDRE (Setup_fdre_C_CE)      -0.205    13.356    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.356                     
                         arrival time                         -11.613                     
  -------------------------------------------------------------------
                         slack                                  1.743                     

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][8]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.715ns (11.436%)  route 5.537ns (88.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 13.234 - 8.334 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.963     5.361    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y71         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419     5.780 f  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=479, routed)         3.377     9.157    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y79         LUT6 (Prop_lut6_I4_O)        0.296     9.453 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1/O
                         net (fo=25, routed)          2.161    11.613    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]
    SLICE_X81Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.889    13.234    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X81Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][8]/C
                         clock pessimism              0.387    13.621                     
                         clock uncertainty           -0.060    13.561                     
    SLICE_X81Y74         FDRE (Setup_fdre_C_CE)      -0.205    13.356    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.356                     
                         arrival time                         -11.613                     
  -------------------------------------------------------------------
                         slack                                  1.743                     

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.839ns (13.018%)  route 5.606ns (86.982%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 13.240 - 8.334 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.963     5.361    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y71         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419     5.780 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=479, routed)         3.248     9.028    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.296     9.324 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2/O
                         net (fo=22, routed)          2.359    11.682    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0
    SLICE_X80Y79         LUT5 (Prop_lut5_I2_O)        0.124    11.806 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][11]_i_1/O
                         net (fo=1, routed)           0.000    11.806    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61
    SLICE_X80Y79         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.895    13.240    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X80Y79         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]/C
                         clock pessimism              0.387    13.627                     
                         clock uncertainty           -0.060    13.567                     
    SLICE_X80Y79         FDRE (Setup_fdre_C_D)        0.029    13.596    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.596                     
                         arrival time                         -11.806                     
  -------------------------------------------------------------------
                         slack                                  1.790                     

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.733ns (13.089%)  route 4.867ns (86.911%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 13.155 - 8.334 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.966     5.364    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y85         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.820 f  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=66, routed)          1.657     7.477    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.601 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1/O
                         net (fo=177, routed)         2.340     9.941    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1
    SLICE_X94Y75         LUT3 (Prop_lut3_I0_O)        0.153    10.094 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1/O
                         net (fo=12, routed)          0.870    10.964    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[10]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.810    13.155    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X95Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[10]/C
                         clock pessimism              0.387    13.542                     
                         clock uncertainty           -0.060    13.482                     
    SLICE_X95Y74         FDRE (Setup_fdre_C_R)       -0.636    12.846    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.846                     
                         arrival time                         -10.964                     
  -------------------------------------------------------------------
                         slack                                  1.882                     

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.733ns (13.089%)  route 4.867ns (86.911%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 13.155 - 8.334 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.966     5.364    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y85         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.820 f  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=66, routed)          1.657     7.477    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.601 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1/O
                         net (fo=177, routed)         2.340     9.941    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1
    SLICE_X94Y75         LUT3 (Prop_lut3_I0_O)        0.153    10.094 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1/O
                         net (fo=12, routed)          0.870    10.964    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[11]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.810    13.155    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X95Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[11]/C
                         clock pessimism              0.387    13.542                     
                         clock uncertainty           -0.060    13.482                     
    SLICE_X95Y74         FDRE (Setup_fdre_C_R)       -0.636    12.846    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.846                     
                         arrival time                         -10.964                     
  -------------------------------------------------------------------
                         slack                                  1.882                     

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.733ns (13.089%)  route 4.867ns (86.911%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 13.155 - 8.334 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.966     5.364    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y85         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.820 f  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=66, routed)          1.657     7.477    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/resetn_out
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.601 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1/O
                         net (fo=177, routed)         2.340     9.941    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1
    SLICE_X94Y75         LUT3 (Prop_lut3_I0_O)        0.153    10.094 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1/O
                         net (fo=12, routed)          0.870    10.964    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0
    SLICE_X95Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[8]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.810    13.155    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X95Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[8]/C
                         clock pessimism              0.387    13.542                     
                         clock uncertainty           -0.060    13.482                     
    SLICE_X95Y74         FDRE (Setup_fdre_C_R)       -0.636    12.846    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.846                     
                         arrival time                         -10.964                     
  -------------------------------------------------------------------
                         slack                                  1.882                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.256     1.831    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataFIFO_reg[0]_0
    SLICE_X109Y68        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.118    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.291     2.157    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.312     1.844                     
    SLICE_X108Y68        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.084    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.256     1.831    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataFIFO_reg[0]_0
    SLICE_X109Y68        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.118    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.291     2.157    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.312     1.844                     
    SLICE_X108Y68        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.084    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.256     1.831    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataFIFO_reg[0]_0
    SLICE_X109Y68        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.118    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.291     2.157    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.312     1.844                     
    SLICE_X108Y68        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.084    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.256     1.831    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataFIFO_reg[0]_0
    SLICE_X109Y68        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.118    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.291     2.157    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.312     1.844                     
    SLICE_X108Y68        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.084    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.256     1.831    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataFIFO_reg[0]_0
    SLICE_X109Y68        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.118    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.291     2.157    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.312     1.844                     
    SLICE_X108Y68        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.084    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.256     1.831    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataFIFO_reg[0]_0
    SLICE_X109Y68        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.118    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.291     2.157    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y68        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.312     1.844                     
    SLICE_X108Y68        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.084    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.256     1.831    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataFIFO_reg[0]_0
    SLICE_X109Y68        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.118    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y68        RAMS32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.291     2.157    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y68        RAMS32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.312     1.844                     
    SLICE_X108Y68        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.084    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.256     1.831    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataFIFO_reg[0]_0
    SLICE_X109Y68        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.118    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y68        RAMS32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.291     2.157    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y68        RAMS32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.312     1.844                     
    SLICE_X108Y68        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.084    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.802%)  route 0.251ns (66.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.285     1.860    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X105Y61        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y61        FDRE (Prop_fdre_C_Q)         0.128     1.988 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/Q
                         net (fo=1, routed)           0.251     2.239    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X5Y10         RAMB36E1                                     r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.367     2.233    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y10         RAMB36E1                                     r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.312     1.921                     
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     2.164    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.164                     
                         arrival time                           2.239                     
  -------------------------------------------------------------------
                         slack                                  0.075                     

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.537%)  route 0.190ns (57.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.254     1.829    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pTokenFlag_q_reg_0
    SLICE_X111Y70        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.190     2.161    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X112Y70        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.289     2.155    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X112Y70        RAMD32                                       r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.311     1.843                     
    SLICE_X112Y70        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.083    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.083                     
                         arrival time                           2.161                     
  -------------------------------------------------------------------
                         slack                                  0.077                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_PixelClk
Waveform(ns):       { 0.000 3.334 }
Period(ns):         8.334
Sources:            { video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X5Y10   video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X4Y11   video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X4Y10   video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y68   video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y70   video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y72   video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y68   video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y67   video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y70   video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y69   video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y70  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y70  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y67  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y67  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y67  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y67  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y67  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y67  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y67  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y67  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y68  video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.182ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.751ns  (logic 0.456ns (26.044%)  route 1.295ns (73.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y129                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           1.295     1.751    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X85Y138        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X85Y138        FDRE (Setup_fdre_C_D)       -0.067     9.933    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          9.933                     
                         arrival time                          -1.751                     
  -------------------------------------------------------------------
                         slack                                  8.182                     

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.600ns  (logic 0.456ns (28.506%)  route 1.144ns (71.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y115                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X55Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           1.144     1.600    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X81Y121        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X81Y121        FDRE (Setup_fdre_C_D)       -0.093     9.907    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.907                     
                         arrival time                          -1.600                     
  -------------------------------------------------------------------
                         slack                                  8.307                     

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.545ns  (logic 0.456ns (29.523%)  route 1.089ns (70.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y116                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           1.089     1.545    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X84Y111        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X84Y111        FDRE (Setup_fdre_C_D)       -0.103     9.897    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.897                     
                         arrival time                          -1.545                     
  -------------------------------------------------------------------
                         slack                                  8.352                     

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.464ns  (logic 0.456ns (31.138%)  route 1.008ns (68.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y131                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X60Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           1.008     1.464    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X67Y140        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X67Y140        FDRE (Setup_fdre_C_D)       -0.058     9.942    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          9.942                     
                         arrival time                          -1.464                     
  -------------------------------------------------------------------
                         slack                                  8.478                     

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.418ns  (logic 0.518ns (36.536%)  route 0.900ns (63.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y120                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)           0.900     1.418    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X50Y128        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X50Y128        FDRE (Setup_fdre_C_D)       -0.045     9.955    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.955                     
                         arrival time                          -1.418                     
  -------------------------------------------------------------------
                         slack                                  8.537                     

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.369ns  (logic 0.456ns (33.311%)  route 0.913ns (66.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y129                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X60Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.913     1.369    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X67Y136        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X67Y136        FDRE (Setup_fdre_C_D)       -0.093     9.907    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.907                     
                         arrival time                          -1.369                     
  -------------------------------------------------------------------
                         slack                                  8.538                     

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.360ns  (logic 0.456ns (33.524%)  route 0.904ns (66.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y127                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.904     1.360    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X84Y143        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X84Y143        FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -1.360                     
  -------------------------------------------------------------------
                         slack                                  8.545                     

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.224%)  route 0.803ns (60.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y120                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           0.803     1.321    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X81Y121        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X81Y121        FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -1.321                     
  -------------------------------------------------------------------
                         slack                                  8.584                     

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.298ns  (logic 0.518ns (39.900%)  route 0.780ns (60.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y109                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/Q
                         net (fo=1, routed)           0.780     1.298    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[29]
    SLICE_X67Y109        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X67Y109        FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -1.298                     
  -------------------------------------------------------------------
                         slack                                  8.607                     

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.297ns  (logic 0.518ns (39.928%)  route 0.779ns (60.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y128                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X62Y128        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.779     1.297    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X67Y136        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X67Y136        FDRE (Setup_fdre_C_D)       -0.093     9.907    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.907                     
                         arrival time                          -1.297                     
  -------------------------------------------------------------------
                         slack                                  8.610                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       27.258ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.695ns  (logic 0.456ns (16.918%)  route 2.239ns (83.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X85Y104                                     0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           2.239     2.695    static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X103Y147       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X103Y147       FDRE (Setup_fdre_C_D)       -0.047    29.953    static           video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.953                     
                         arrival time                          -2.695                     
  -------------------------------------------------------------------
                         slack                                 27.258                     

Slack (MET) :             27.346ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.562ns  (logic 0.518ns (20.216%)  route 2.044ns (79.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y132                                    0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           2.044     2.562    static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[20]
    SLICE_X84Y101        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)       -0.092    29.908    static           video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         29.908                     
                         arrival time                          -2.562                     
  -------------------------------------------------------------------
                         slack                                 27.346                     

Slack (MET) :             27.433ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.466ns  (logic 0.456ns (18.492%)  route 2.010ns (81.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X85Y104                                     0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           2.010     2.466    static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[21]
    SLICE_X103Y147       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X103Y147       FDRE (Setup_fdre_C_D)       -0.101    29.899    static           video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         29.899                     
                         arrival time                          -2.466                     
  -------------------------------------------------------------------
                         slack                                 27.433                     

Slack (MET) :             27.434ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.463ns  (logic 0.456ns (18.517%)  route 2.007ns (81.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X85Y104                                     0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           2.007     2.463    static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[10]
    SLICE_X103Y147       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X103Y147       FDRE (Setup_fdre_C_D)       -0.103    29.897    static           video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         29.897                     
                         arrival time                          -2.463                     
  -------------------------------------------------------------------
                         slack                                 27.434                     

Slack (MET) :             27.475ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.509ns  (logic 0.518ns (20.642%)  route 1.991ns (79.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y132                                    0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           1.991     2.509    static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[16]
    SLICE_X82Y102        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X82Y102        FDRE (Setup_fdre_C_D)       -0.016    29.984    static           video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         29.984                     
                         arrival time                          -2.509                     
  -------------------------------------------------------------------
                         slack                                 27.475                     

Slack (MET) :             27.535ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.372ns  (logic 0.456ns (19.225%)  route 1.916ns (80.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y19                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           1.916     2.372    static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[16]
    SLICE_X52Y52         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)       -0.093    29.907    static           video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         29.907                     
                         arrival time                          -2.372                     
  -------------------------------------------------------------------
                         slack                                 27.535                     

Slack (MET) :             27.564ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.252%)  route 1.913ns (80.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X85Y104                                     0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           1.913     2.369    static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[11]
    SLICE_X85Y144        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X85Y144        FDRE (Setup_fdre_C_D)       -0.067    29.933    static           video_cp_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         29.933                     
                         arrival time                          -2.369                     
  -------------------------------------------------------------------
                         slack                                 27.564                     

Slack (MET) :             27.587ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.148ns  (logic 0.419ns (19.506%)  route 1.729ns (80.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X85Y132                                     0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           1.729     2.148    static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X84Y100        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X84Y100        FDRE (Setup_fdre_C_D)       -0.265    29.735    static           video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.735                     
                         arrival time                          -2.148                     
  -------------------------------------------------------------------
                         slack                                 27.587                     

Slack (MET) :             27.599ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.213ns  (logic 0.419ns (18.934%)  route 1.794ns (81.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y23                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.794     2.213    static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X50Y51         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)       -0.188    29.812    static           video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.812                     
                         arrival time                          -2.213                     
  -------------------------------------------------------------------
                         slack                                 27.599                     

Slack (MET) :             27.601ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.352ns  (logic 0.518ns (22.028%)  route 1.834ns (77.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y132                                    0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           1.834     2.352    static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X82Y103        FDRE                                         r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X82Y103        FDRE (Setup_fdre_C_D)       -0.047    29.953    static           video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.953                     
                         arrival time                          -2.352                     
  -------------------------------------------------------------------
                         slack                                 27.601                     





---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_PixelClk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.381ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.677%)  route 1.392ns (75.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y87                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)           1.392     1.848    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X49Y91         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)       -0.105     8.229    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          8.229                     
                         arrival time                          -1.848                     
  -------------------------------------------------------------------
                         slack                                  6.381                     

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.841ns  (logic 0.456ns (24.765%)  route 1.385ns (75.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y81                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           1.385     1.841    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X52Y86         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)       -0.109     8.225    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          8.225                     
                         arrival time                          -1.841                     
  -------------------------------------------------------------------
                         slack                                  6.384                     

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.750ns  (logic 0.518ns (29.605%)  route 1.232ns (70.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y91                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           1.232     1.750    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X49Y91         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)       -0.105     8.229    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          8.229                     
                         arrival time                          -1.750                     
  -------------------------------------------------------------------
                         slack                                  6.479                     

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.612ns  (logic 0.456ns (28.289%)  route 1.156ns (71.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y81                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           1.156     1.612    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X52Y72         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)       -0.093     8.241    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.241                     
                         arrival time                          -1.612                     
  -------------------------------------------------------------------
                         slack                                  6.629                     

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.542ns  (logic 0.456ns (29.565%)  route 1.086ns (70.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y87                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           1.086     1.542    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X49Y96         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)       -0.095     8.239    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.239                     
                         arrival time                          -1.542                     
  -------------------------------------------------------------------
                         slack                                  6.697                     

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.382ns  (logic 0.518ns (37.471%)  route 0.864ns (62.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y90                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/Q
                         net (fo=1, routed)           0.864     1.382    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[14]
    SLICE_X53Y96         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)       -0.095     8.239    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                          8.239                     
                         arrival time                          -1.382                     
  -------------------------------------------------------------------
                         slack                                  6.857                     

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.393ns  (logic 0.518ns (37.192%)  route 0.875ns (62.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X82Y92                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/C
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/Q
                         net (fo=1, routed)           0.875     1.393    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[13]
    SLICE_X62Y94         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)       -0.043     8.291    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]
  -------------------------------------------------------------------
                         required time                          8.291                     
                         arrival time                          -1.393                     
  -------------------------------------------------------------------
                         slack                                  6.898                     

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.323ns  (logic 0.456ns (34.456%)  route 0.867ns (65.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y74                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.867     1.323    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X61Y87         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)       -0.093     8.241    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.241                     
                         arrival time                          -1.323                     
  -------------------------------------------------------------------
                         slack                                  6.918                     

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.360ns  (logic 0.518ns (38.095%)  route 0.842ns (61.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y85                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.842     1.360    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X50Y87         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X50Y87         FDRE (Setup_fdre_C_D)       -0.047     8.287    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          8.287                     
                         arrival time                          -1.360                     
  -------------------------------------------------------------------
                         slack                                  6.927                     

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.300ns  (logic 0.456ns (35.084%)  route 0.844ns (64.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X85Y86                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.844     1.300    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X83Y95         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)       -0.092     8.242    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.242                     
                         arrival time                          -1.300                     
  -------------------------------------------------------------------
                         slack                                  6.942                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        8.215ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.215ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.397%)  route 1.271ns (73.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X80Y110                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
    SLICE_X80Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/Q
                         net (fo=1, routed)           1.271     1.727    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[9]
    SLICE_X65Y127        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X65Y127        FDRE (Setup_fdre_C_D)       -0.058     9.942    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.942                     
                         arrival time                          -1.727                     
  -------------------------------------------------------------------
                         slack                                  8.215                     

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.232ns  (logic 0.419ns (33.997%)  route 0.813ns (66.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y110                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/Q
                         net (fo=1, routed)           0.813     1.232    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[43]
    SLICE_X85Y114        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)       -0.233     9.767    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]
  -------------------------------------------------------------------
                         required time                          9.767                     
                         arrival time                          -1.232                     
  -------------------------------------------------------------------
                         slack                                  8.535                     

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.212ns  (logic 0.478ns (39.433%)  route 0.734ns (60.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y133                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/C
    SLICE_X58Y133        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/Q
                         net (fo=1, routed)           0.734     1.212    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[23]
    SLICE_X53Y134        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X53Y134        FDRE (Setup_fdre_C_D)       -0.239     9.761    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          9.761                     
                         arrival time                          -1.212                     
  -------------------------------------------------------------------
                         slack                                  8.549                     

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.187ns  (logic 0.478ns (40.264%)  route 0.709ns (59.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y109                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.709     1.187    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X58Y117        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.222     9.778    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.778                     
                         arrival time                          -1.187                     
  -------------------------------------------------------------------
                         slack                                  8.591                     

Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.114ns  (logic 0.478ns (42.900%)  route 0.636ns (57.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y133                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
    SLICE_X58Y133        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/Q
                         net (fo=1, routed)           0.636     1.114    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[25]
    SLICE_X53Y133        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X53Y133        FDRE (Setup_fdre_C_D)       -0.255     9.745    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          9.745                     
                         arrival time                          -1.114                     
  -------------------------------------------------------------------
                         slack                                  8.631                     

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.061%)  route 0.632ns (56.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y133                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
    SLICE_X58Y133        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/Q
                         net (fo=1, routed)           0.632     1.110    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[22]
    SLICE_X55Y132        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X55Y132        FDRE (Setup_fdre_C_D)       -0.258     9.742    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          9.742                     
                         arrival time                          -1.110                     
  -------------------------------------------------------------------
                         slack                                  8.632                     

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.119ns  (logic 0.478ns (42.736%)  route 0.641ns (57.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y129                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           0.641     1.119    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[19]
    SLICE_X64Y126        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X64Y126        FDRE (Setup_fdre_C_D)       -0.230     9.770    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.770                     
                         arrival time                          -1.119                     
  -------------------------------------------------------------------
                         slack                                  8.651                     

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.930%)  route 0.586ns (55.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y129                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/Q
                         net (fo=1, routed)           0.586     1.064    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[8]
    SLICE_X63Y129        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X63Y129        FDRE (Setup_fdre_C_D)       -0.266     9.734    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.734                     
                         arrival time                          -1.064                     
  -------------------------------------------------------------------
                         slack                                  8.670                     

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.074ns  (logic 0.419ns (39.022%)  route 0.655ns (60.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y118                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
    SLICE_X59Y118        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/Q
                         net (fo=1, routed)           0.655     1.074    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[21]
    SLICE_X58Y122        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X58Y122        FDRE (Setup_fdre_C_D)       -0.218     9.782    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.782                     
                         arrival time                          -1.074                     
  -------------------------------------------------------------------
                         slack                                  8.708                     

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.870%)  route 0.606ns (59.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y122                                     0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/Q
                         net (fo=1, routed)           0.606     1.025    static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[5]
    SLICE_X83Y122        FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X83Y122        FDRE (Setup_fdre_C_D)       -0.264     9.736    static           video_cp_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.736                     
                         arrival time                          -1.025                     
  -------------------------------------------------------------------
                         slack                                  8.711                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        5.510ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.222ns  (logic 0.419ns (34.291%)  route 0.803ns (65.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y120                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.803     1.222    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X110Y116       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)       -0.268     6.732    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.732                     
                         arrival time                          -1.222                     
  -------------------------------------------------------------------
                         slack                                  5.510                     

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.162ns  (logic 0.419ns (36.052%)  route 0.743ns (63.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y119                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.743     1.162    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X106Y115       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X106Y115       FDRE (Setup_fdre_C_D)       -0.270     6.730    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.730                     
                         arrival time                          -1.162                     
  -------------------------------------------------------------------
                         slack                                  5.568                     

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.246ns  (logic 0.456ns (36.592%)  route 0.790ns (63.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y120                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.790     1.246    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X113Y120       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X113Y120       FDRE (Setup_fdre_C_D)       -0.105     6.895    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.895                     
                         arrival time                          -1.246                     
  -------------------------------------------------------------------
                         slack                                  5.649                     

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.724%)  route 0.786ns (63.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y120                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.786     1.242    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X110Y116       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)       -0.095     6.905    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.905                     
                         arrival time                          -1.242                     
  -------------------------------------------------------------------
                         slack                                  5.663                     

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.995%)  route 0.629ns (60.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y119                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.629     1.048    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X113Y119       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X113Y119       FDRE (Setup_fdre_C_D)       -0.267     6.733    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.733                     
                         arrival time                          -1.048                     
  -------------------------------------------------------------------
                         slack                                  5.685                     

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.145%)  route 0.599ns (58.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X110Y118                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.599     1.018    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X109Y116       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.270     6.730    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.730                     
                         arrival time                          -1.018                     
  -------------------------------------------------------------------
                         slack                                  5.712                     

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.193ns  (logic 0.456ns (38.221%)  route 0.737ns (61.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y119                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.737     1.193    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X113Y118       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X113Y118       FDRE (Setup_fdre_C_D)       -0.095     6.905    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.905                     
                         arrival time                          -1.193                     
  -------------------------------------------------------------------
                         slack                                  5.712                     

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.548%)  route 0.640ns (60.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y120                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.640     1.059    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X112Y120       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X112Y120       FDRE (Setup_fdre_C_D)       -0.222     6.778    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.778                     
                         arrival time                          -1.059                     
  -------------------------------------------------------------------
                         slack                                  5.719                     

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.670%)  route 0.637ns (60.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y119                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y119       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)       -0.220     6.780    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.780                     
                         arrival time                          -1.056                     
  -------------------------------------------------------------------
                         slack                                  5.724                     

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.605%)  route 0.588ns (58.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y119                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X109Y116       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.266     6.734    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.734                     
                         arrival time                          -1.007                     
  -------------------------------------------------------------------
                         slack                                  5.727                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       19.088ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.851ns  (logic 0.456ns (24.632%)  route 1.395ns (75.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y58                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           1.395     1.851    static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[11]
    SLICE_X58Y60         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.061    20.939    static           video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         20.939                     
                         arrival time                          -1.851                     
  -------------------------------------------------------------------
                         slack                                 19.088                     

Slack (MET) :             19.104ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.787ns  (logic 0.518ns (28.984%)  route 1.269ns (71.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y29                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           1.269     1.787    static         video_cp_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[12]
    SLICE_X93Y28         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X93Y28         FDRE (Setup_fdre_C_D)       -0.109    20.891    static           video_cp_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         20.891                     
                         arrival time                          -1.787                     
  -------------------------------------------------------------------
                         slack                                 19.104                     

Slack (MET) :             19.113ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.653ns  (logic 0.419ns (25.346%)  route 1.234ns (74.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y56                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.234     1.653    static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[4]
    SLICE_X60Y57         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)       -0.234    20.766    static           video_cp_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         20.766                     
                         arrival time                          -1.653                     
  -------------------------------------------------------------------
                         slack                                 19.113                     

Slack (MET) :             19.191ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.716ns  (logic 0.456ns (26.569%)  route 1.260ns (73.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y38                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           1.260     1.716    static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[26]
    SLICE_X48Y36         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)       -0.093    20.907    static           video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         20.907                     
                         arrival time                          -1.716                     
  -------------------------------------------------------------------
                         slack                                 19.191                     

Slack (MET) :             19.199ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.696ns  (logic 0.456ns (26.893%)  route 1.240ns (73.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y132                                    0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X105Y132       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           1.240     1.696    static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[1]
    SLICE_X103Y133       FDRE                                         r  static         video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X103Y133       FDRE (Setup_fdre_C_D)       -0.105    20.895    static           video_cp_i/axi_interconnect_0/m27_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         20.895                     
                         arrival time                          -1.696                     
  -------------------------------------------------------------------
                         slack                                 19.199                     

Slack (MET) :             19.235ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.702ns  (logic 0.456ns (26.789%)  route 1.246ns (73.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y19                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X95Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           1.246     1.702    static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X94Y19         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X94Y19         FDRE (Setup_fdre_C_D)       -0.063    20.937    static           video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         20.937                     
                         arrival time                          -1.702                     
  -------------------------------------------------------------------
                         slack                                 19.235                     

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.539ns  (logic 0.419ns (27.218%)  route 1.120ns (72.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y19                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           1.120     1.539    static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[31]
    SLICE_X48Y19         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)       -0.218    20.782    static           video_cp_i/axi_interconnect_0/m24_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         20.782                     
                         arrival time                          -1.539                     
  -------------------------------------------------------------------
                         slack                                 19.243                     

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.917%)  route 1.238ns (73.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X97Y19                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X97Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.238     1.694    static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[9]
    SLICE_X96Y19         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X96Y19         FDRE (Setup_fdre_C_D)       -0.063    20.937    static           video_cp_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         20.937                     
                         arrival time                          -1.694                     
  -------------------------------------------------------------------
                         slack                                 19.243                     

Slack (MET) :             19.258ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.526ns  (logic 0.419ns (27.461%)  route 1.107ns (72.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y38                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           1.107     1.526    static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[7]
    SLICE_X48Y37         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X48Y37         FDRE (Setup_fdre_C_D)       -0.216    20.784    static           video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         20.784                     
                         arrival time                          -1.526                     
  -------------------------------------------------------------------
                         slack                                 19.258                     

Slack (MET) :             19.283ns  (required time - arrival time)
  Source:                 video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (MaxDelay Path 21.000ns)
  Data Path Delay:        1.483ns  (logic 0.419ns (28.247%)  route 1.064ns (71.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 21.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y38                                      0.000     0.000 r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           1.064     1.483    static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X48Y36         FDRE                                         r  static         video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   21.000    21.000                   
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)       -0.234    20.766    static           video_cp_i/axi_interconnect_0/m25_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         20.766                     
                         arrival time                          -1.483                     
  -------------------------------------------------------------------
                         slack                                 19.283                     





---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.150ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.150ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.583ns  (logic 0.419ns (26.474%)  route 1.164ns (73.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y126                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.164     1.583    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X109Y139       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X109Y139       FDRE (Setup_fdre_C_D)       -0.267     9.733    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733                     
                         arrival time                          -1.583                     
  -------------------------------------------------------------------
                         slack                                  8.150                     

Slack (MET) :             8.406ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.326ns  (logic 0.419ns (31.596%)  route 0.907ns (68.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y126                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.907     1.326    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X110Y133       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X110Y133       FDRE (Setup_fdre_C_D)       -0.268     9.732    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.732                     
                         arrival time                          -1.326                     
  -------------------------------------------------------------------
                         slack                                  8.406                     

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.136ns  (logic 0.419ns (36.894%)  route 0.717ns (63.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y120                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.717     1.136    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X109Y121       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X109Y121       FDRE (Setup_fdre_C_D)       -0.268     9.732    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732                     
                         arrival time                          -1.136                     
  -------------------------------------------------------------------
                         slack                                  8.596                     

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.305ns  (logic 0.456ns (34.948%)  route 0.849ns (65.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y126                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.849     1.305    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X107Y141       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X107Y141       FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -1.305                     
  -------------------------------------------------------------------
                         slack                                  8.600                     

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.402%)  route 0.763ns (62.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X107Y128                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X107Y128       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.763     1.219    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X107Y129       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X107Y129       FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -1.219                     
  -------------------------------------------------------------------
                         slack                                  8.686                     

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.341%)  route 0.571ns (57.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y126                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.571     0.990    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X107Y129       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X107Y129       FDRE (Setup_fdre_C_D)       -0.266     9.734    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.734                     
                         arrival time                          -0.990                     
  -------------------------------------------------------------------
                         slack                                  8.744                     

Slack (MET) :             8.747ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.393%)  route 0.702ns (60.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y123                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.702     1.158    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y125       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X110Y125       FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -1.158                     
  -------------------------------------------------------------------
                         slack                                  8.747                     

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.303%)  route 0.648ns (58.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y126                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.648     1.104    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X110Y133       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X110Y133       FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -1.104                     
  -------------------------------------------------------------------
                         slack                                  8.801                     

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.464%)  route 0.593ns (56.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y120                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.593     1.049    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X109Y121       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X109Y121       FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -1.049                     
  -------------------------------------------------------------------
                         slack                                  8.856                     

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X109Y126                                    0.000     0.000 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X109Y127       FDRE                                         r  static         video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)       -0.095     9.905    static           video_cp_i/video/hdmi_out/frontend/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905                     
                         arrival time                          -0.935                     
  -------------------------------------------------------------------
                         slack                                  8.970                     





---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_PixelClk
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.789ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.278ns  (logic 0.419ns (32.779%)  route 0.859ns (67.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y53                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X95Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.859     1.278    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X99Y45         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X99Y45         FDRE (Setup_fdre_C_D)       -0.267     8.067    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.067                     
                         arrival time                          -1.278                     
  -------------------------------------------------------------------
                         slack                                  6.789                     

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.478ns  (logic 0.456ns (30.851%)  route 1.022ns (69.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y52                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.022     1.478    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X100Y46        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X100Y46        FDRE (Setup_fdre_C_D)       -0.047     8.287    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.287                     
                         arrival time                          -1.478                     
  -------------------------------------------------------------------
                         slack                                  6.809                     

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.241ns  (logic 0.419ns (33.775%)  route 0.822ns (66.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y52                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.822     1.241    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X99Y47         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X99Y47         FDRE (Setup_fdre_C_D)       -0.265     8.069    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.069                     
                         arrival time                          -1.241                     
  -------------------------------------------------------------------
                         slack                                  6.828                     

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.249ns  (logic 0.419ns (33.553%)  route 0.830ns (66.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y52                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.830     1.249    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X100Y46        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X100Y46        FDRE (Setup_fdre_C_D)       -0.220     8.114    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.114                     
                         arrival time                          -1.249                     
  -------------------------------------------------------------------
                         slack                                  6.865                     

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.140ns  (logic 0.419ns (36.749%)  route 0.721ns (63.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y52                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.721     1.140    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X101Y47        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X101Y47        FDRE (Setup_fdre_C_D)       -0.268     8.066    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.066                     
                         arrival time                          -1.140                     
  -------------------------------------------------------------------
                         slack                                  6.926                     

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.257ns  (logic 0.456ns (36.286%)  route 0.801ns (63.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y52                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.801     1.257    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X99Y47         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X99Y47         FDRE (Setup_fdre_C_D)       -0.095     8.239    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.239                     
                         arrival time                          -1.257                     
  -------------------------------------------------------------------
                         slack                                  6.982                     

Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.306%)  route 0.766ns (62.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y52                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.766     1.222    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X89Y51         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X89Y51         FDRE (Setup_fdre_C_D)       -0.095     8.239    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.239                     
                         arrival time                          -1.222                     
  -------------------------------------------------------------------
                         slack                                  7.017                     

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.996%)  route 0.603ns (59.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y52                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.603     1.022    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X100Y48        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X100Y48        FDRE (Setup_fdre_C_D)       -0.222     8.112    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.112                     
                         arrival time                          -1.022                     
  -------------------------------------------------------------------
                         slack                                  7.090                     

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.923ns  (logic 0.419ns (45.372%)  route 0.504ns (54.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y52                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.504     0.923    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X88Y52         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X88Y52         FDRE (Setup_fdre_C_D)       -0.270     8.064    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.064                     
                         arrival time                          -0.923                     
  -------------------------------------------------------------------
                         slack                                  7.141                     

Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.812%)  route 0.609ns (57.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y53                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X95Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.609     1.065    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X91Y53         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.334     8.334                   
    SLICE_X91Y53         FDRE (Setup_fdre_C_D)       -0.095     8.239    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.239                     
                         arrival time                          -1.065                     
  -------------------------------------------------------------------
                         slack                                  7.174                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  hdmi_in_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        8.410ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.325ns  (logic 0.419ns (31.619%)  route 0.906ns (68.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y69                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/Q
                         net (fo=1, routed)           0.906     1.325    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[3]
    SLICE_X53Y72         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)       -0.265     9.735    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735                     
                         arrival time                          -1.325                     
  -------------------------------------------------------------------
                         slack                                  8.410                     

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.325ns  (logic 0.419ns (31.633%)  route 0.906ns (68.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y68                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.906     1.325    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[38]
    SLICE_X54Y72         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.218     9.782    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                          9.782                     
                         arrival time                          -1.325                     
  -------------------------------------------------------------------
                         slack                                  8.457                     

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.245ns  (logic 0.419ns (33.648%)  route 0.826ns (66.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y69                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/Q
                         net (fo=1, routed)           0.826     1.245    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[42]
    SLICE_X56Y71         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)       -0.266     9.734    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]
  -------------------------------------------------------------------
                         required time                          9.734                     
                         arrival time                          -1.245                     
  -------------------------------------------------------------------
                         slack                                  8.489                     

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.126%)  route 0.809ns (65.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y65                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           0.809     1.228    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[18]
    SLICE_X52Y73         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.265     9.735    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.735                     
                         arrival time                          -1.228                     
  -------------------------------------------------------------------
                         slack                                  8.507                     

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.834%)  route 0.750ns (64.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y68                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.750     1.169    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X59Y72         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X59Y72         FDRE (Setup_fdre_C_D)       -0.264     9.736    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          9.736                     
                         arrival time                          -1.169                     
  -------------------------------------------------------------------
                         slack                                  8.567                     

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.129ns  (logic 0.419ns (37.104%)  route 0.710ns (62.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y99                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/C
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/Q
                         net (fo=1, routed)           0.710     1.129    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[26]
    SLICE_X57Y87         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)       -0.264     9.736    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.736                     
                         arrival time                          -1.129                     
  -------------------------------------------------------------------
                         slack                                  8.607                     

Slack (MET) :             8.615ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.120ns  (logic 0.419ns (37.422%)  route 0.701ns (62.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y65                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           0.701     1.120    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[0]
    SLICE_X52Y73         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)       -0.265     9.735    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.735                     
                         arrival time                          -1.120                     
  -------------------------------------------------------------------
                         slack                                  8.615                     

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.119ns  (logic 0.419ns (37.447%)  route 0.700ns (62.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y84                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.700     1.119    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X59Y84         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X59Y84         FDRE (Setup_fdre_C_D)       -0.265     9.735    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.735                     
                         arrival time                          -1.119                     
  -------------------------------------------------------------------
                         slack                                  8.616                     

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.115ns  (logic 0.419ns (37.588%)  route 0.696ns (62.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y69                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/Q
                         net (fo=1, routed)           0.696     1.115    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[1]
    SLICE_X54Y72         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.220     9.780    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.780                     
                         arrival time                          -1.115                     
  -------------------------------------------------------------------
                         slack                                  8.665                     

Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.306%)  route 0.647ns (60.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y65                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           0.647     1.066    static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[19]
    SLICE_X52Y74         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)       -0.267     9.733    static           video_cp_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.733                     
                         arrival time                          -1.066                     
  -------------------------------------------------------------------
                         slack                                  8.667                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  hdmi_in_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        5.486ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.295ns  (logic 0.478ns (36.921%)  route 0.817ns (63.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X100Y48                                     0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X100Y48        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.817     1.295    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X100Y53        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X100Y53        FDRE (Setup_fdre_C_D)       -0.219     6.781    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.781                     
                         arrival time                          -1.295                     
  -------------------------------------------------------------------
                         slack                                  5.486                     

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.166ns  (logic 0.419ns (35.949%)  route 0.747ns (64.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X103Y56                                     0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.747     1.166    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X104Y53        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.220     6.780    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          6.780                     
                         arrival time                          -1.166                     
  -------------------------------------------------------------------
                         slack                                  5.614                     

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.111ns  (logic 0.478ns (43.012%)  route 0.633ns (56.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X100Y48                                     0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X100Y48        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.633     1.111    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X99Y51         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X99Y51         FDRE (Setup_fdre_C_D)       -0.267     6.733    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.733                     
                         arrival time                          -1.111                     
  -------------------------------------------------------------------
                         slack                                  5.622                     

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.099ns  (logic 0.419ns (38.114%)  route 0.680ns (61.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X91Y50                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.680     1.099    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X93Y50         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X93Y50         FDRE (Setup_fdre_C_D)       -0.265     6.735    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.735                     
                         arrival time                          -1.099                     
  -------------------------------------------------------------------
                         slack                                  5.636                     

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.508%)  route 0.544ns (56.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y50                                     0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.544     0.963    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X105Y52        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X105Y52        FDRE (Setup_fdre_C_D)       -0.268     6.732    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.732                     
                         arrival time                          -0.963                     
  -------------------------------------------------------------------
                         slack                                  5.769                     

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.147ns  (logic 0.456ns (39.752%)  route 0.691ns (60.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y50                                     0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.691     1.147    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X104Y53        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.047     6.953    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.953                     
                         arrival time                          -1.147                     
  -------------------------------------------------------------------
                         slack                                  5.806                     

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.549%)  route 0.571ns (52.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X100Y48                                     0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X100Y48        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.571     1.089    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X99Y51         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X99Y51         FDRE (Setup_fdre_C_D)       -0.095     6.905    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.905                     
                         arrival time                          -1.089                     
  -------------------------------------------------------------------
                         slack                                  5.816                     

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.950ns  (logic 0.478ns (50.331%)  route 0.472ns (49.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y51                                      0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.472     0.950    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X94Y52         FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X94Y52         FDRE (Setup_fdre_C_D)       -0.219     6.781    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.781                     
                         arrival time                          -0.950                     
  -------------------------------------------------------------------
                         slack                                  5.831                     

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.108ns  (logic 0.518ns (46.765%)  route 0.590ns (53.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X100Y48                                     0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X100Y48        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.590     1.108    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X100Y53        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X100Y53        FDRE (Setup_fdre_C_D)       -0.045     6.955    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.955                     
                         arrival time                          -1.108                     
  -------------------------------------------------------------------
                         slack                                  5.847                     

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.008ns  (logic 0.456ns (45.243%)  route 0.552ns (54.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y50                                     0.000     0.000 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.552     1.008    static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X105Y52        FDRE                                         r  static         video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    7.000     7.000                   
    SLICE_X105Y52        FDRE (Setup_fdre_C_D)       -0.095     6.905    static           video_cp_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.905                     
                         arrival time                          -1.008                     
  -------------------------------------------------------------------
                         slack                                  5.897                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        5.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.456ns (12.593%)  route 3.165ns (87.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 15.655 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          3.165     9.893    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/AR[0]
    SLICE_X110Y124       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.745    15.655    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/pix_clk
    SLICE_X110Y124       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[1]/C
                         clock pessimism              0.570    16.225                     
                         clock uncertainty           -0.066    16.159                     
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    15.754    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.754                     
                         arrival time                          -9.893                     
  -------------------------------------------------------------------
                         slack                                  5.861                     

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.456ns (12.593%)  route 3.165ns (87.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 15.655 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          3.165     9.893    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/AR[0]
    SLICE_X110Y124       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.745    15.655    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/pix_clk
    SLICE_X110Y124       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.570    16.225                     
                         clock uncertainty           -0.066    16.159                     
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    15.754    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.754                     
                         arrival time                          -9.893                     
  -------------------------------------------------------------------
                         slack                                  5.861                     

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.456ns (13.094%)  route 3.027ns (86.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 15.657 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          3.027     9.755    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/AR[0]
    SLICE_X110Y123       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.747    15.657    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/pix_clk
    SLICE_X110Y123       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.570    16.227                     
                         clock uncertainty           -0.066    16.161                     
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.405    15.756    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.756                     
                         arrival time                          -9.755                     
  -------------------------------------------------------------------
                         slack                                  6.001                     

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.456ns (13.094%)  route 3.027ns (86.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 15.657 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          3.027     9.755    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/AR[0]
    SLICE_X110Y123       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.747    15.657    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/pix_clk
    SLICE_X110Y123       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.570    16.227                     
                         clock uncertainty           -0.066    16.161                     
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.405    15.756    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.756                     
                         arrival time                          -9.755                     
  -------------------------------------------------------------------
                         slack                                  6.001                     

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.456ns (13.094%)  route 3.027ns (86.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 15.657 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          3.027     9.755    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/AR[0]
    SLICE_X110Y123       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.747    15.657    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/pix_clk
    SLICE_X110Y123       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[2]/C
                         clock pessimism              0.570    16.227                     
                         clock uncertainty           -0.066    16.161                     
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.405    15.756    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         15.756                     
                         arrival time                          -9.755                     
  -------------------------------------------------------------------
                         slack                                  6.001                     

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.456ns (13.714%)  route 2.869ns (86.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.869     9.597    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/AR[0]
    SLICE_X113Y122       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.748    15.658    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/pix_clk
    SLICE_X113Y122       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[3]/C
                         clock pessimism              0.570    16.228                     
                         clock uncertainty           -0.066    16.162                     
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.405    15.757    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.757                     
                         arrival time                          -9.597                     
  -------------------------------------------------------------------
                         slack                                  6.160                     

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[9]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.456ns (13.782%)  route 2.853ns (86.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 15.655 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.853     9.581    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/AR[0]
    SLICE_X113Y124       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.745    15.655    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/pix_clk
    SLICE_X113Y124       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[9]/C
                         clock pessimism              0.570    16.225                     
                         clock uncertainty           -0.066    16.159                     
    SLICE_X113Y124       FDCE (Recov_fdce_C_CLR)     -0.405    15.754    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.754                     
                         arrival time                          -9.581                     
  -------------------------------------------------------------------
                         slack                                  6.173                     

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.456ns (13.782%)  route 2.853ns (86.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 15.655 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.853     9.581    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/AR[0]
    SLICE_X113Y124       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.745    15.655    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/pix_clk
    SLICE_X113Y124       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.570    16.225                     
                         clock uncertainty           -0.066    16.159                     
    SLICE_X113Y124       FDCE (Recov_fdce_C_CLR)     -0.405    15.754    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.754                     
                         arrival time                          -9.581                     
  -------------------------------------------------------------------
                         slack                                  6.173                     

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.456ns (13.714%)  route 2.869ns (86.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.869     9.597    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.748    15.658    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.570    16.228                     
                         clock uncertainty           -0.066    16.162                     
    SLICE_X112Y122       FDCE (Recov_fdce_C_CLR)     -0.319    15.843    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.843                     
                         arrival time                          -9.597                     
  -------------------------------------------------------------------
                         slack                                  6.246                     

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.456ns (13.714%)  route 2.869ns (86.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    6.272ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.980     3.274    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     5.456 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.816     6.272    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456     6.728 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.869     9.597    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.748    15.658    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[4]/C
                         clock pessimism              0.570    16.228                     
                         clock uncertainty           -0.066    16.162                     
    SLICE_X112Y122       FDCE (Recov_fdce_C_CLR)     -0.319    15.843    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         15.843                     
                         arrival time                          -9.597                     
  -------------------------------------------------------------------
                         slack                                  6.246                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.087%)  route 0.328ns (69.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.328     2.419    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.289     2.486    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[0]/C
                         clock pessimism             -0.521     1.965                     
    SLICE_X112Y129       FDCE (Remov_fdce_C_CLR)     -0.067     1.898    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.898                     
                         arrival time                           2.419                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.087%)  route 0.328ns (69.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.328     2.419    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.289     2.486    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[1]/C
                         clock pessimism             -0.521     1.965                     
    SLICE_X112Y129       FDCE (Remov_fdce_C_CLR)     -0.067     1.898    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898                     
                         arrival time                           2.419                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.087%)  route 0.328ns (69.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.328     2.419    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.289     2.486    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[4]/C
                         clock pessimism             -0.521     1.965                     
    SLICE_X112Y129       FDCE (Remov_fdce_C_CLR)     -0.067     1.898    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.898                     
                         arrival time                           2.419                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.087%)  route 0.328ns (69.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.328     2.419    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.289     2.486    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[6]/C
                         clock pessimism             -0.521     1.965                     
    SLICE_X112Y129       FDCE (Remov_fdce_C_CLR)     -0.067     1.898    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.898                     
                         arrival time                           2.419                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.087%)  route 0.328ns (69.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.328     2.419    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.289     2.486    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[8]/C
                         clock pessimism             -0.521     1.965                     
    SLICE_X112Y129       FDCE (Remov_fdce_C_CLR)     -0.067     1.898    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.898                     
                         arrival time                           2.419                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.087%)  route 0.328ns (69.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.328     2.419    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.289     2.486    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[9]/C
                         clock pessimism             -0.521     1.965                     
    SLICE_X112Y129       FDCE (Remov_fdce_C_CLR)     -0.067     1.898    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.898                     
                         arrival time                           2.419                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.292%)  route 0.324ns (69.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.324     2.415    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/AR[0]
    SLICE_X113Y127       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.287     2.484    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/pix_clk
    SLICE_X113Y127       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[5]/C
                         clock pessimism             -0.521     1.963                     
    SLICE_X113Y127       FDCE (Remov_fdce_C_CLR)     -0.092     1.871    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.871                     
                         arrival time                           2.415                     
  -------------------------------------------------------------------
                         slack                                  0.544                     

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.292%)  route 0.324ns (69.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.324     2.415    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/AR[0]
    SLICE_X113Y127       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.287     2.484    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/pix_clk
    SLICE_X113Y127       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[6]/C
                         clock pessimism             -0.521     1.963                     
    SLICE_X113Y127       FDCE (Remov_fdce_C_CLR)     -0.092     1.871    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.871                     
                         arrival time                           2.415                     
  -------------------------------------------------------------------
                         slack                                  0.544                     

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.292%)  route 0.324ns (69.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.324     2.415    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/AR[0]
    SLICE_X113Y127       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.287     2.484    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/pix_clk
    SLICE_X113Y127       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[7]/C
                         clock pessimism             -0.521     1.963                     
    SLICE_X113Y127       FDCE (Remov_fdce_C_CLR)     -0.092     1.871    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.871                     
                         arrival time                           2.415                     
  -------------------------------------------------------------------
                         slack                                  0.544                     

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.602%)  route 0.410ns (74.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.672     1.008    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.691 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.259     1.950    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141     2.091 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.410     2.501    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/AR[0]
    SLICE_X113Y132       FDCE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.292     2.489    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/pix_clk
    SLICE_X113Y132       FDCE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/cnt_reg[1]/C
                         clock pessimism             -0.521     1.968                     
    SLICE_X113Y132       FDCE (Remov_fdce_C_CLR)     -0.092     1.876    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.876                     
                         arrival time                           2.501                     
  -------------------------------------------------------------------
                         slack                                  0.625                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        6.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_reg/PRE
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.580ns (11.180%)  route 4.608ns (88.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 15.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        2.054     3.348    static         video_cp_i/rst_ps7_0_fclk0/U0/slowest_sync_clk
    SLICE_X113Y138       FDRE                                         r  static         video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     3.804 f  static         video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1, routed)           2.627     6.431    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst
    SLICE_X113Y133       LUT2 (Prop_lut2_I0_O)        0.124     6.555 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_i_1/O
                         net (fo=2, routed)           1.981     8.536    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_in
    SLICE_X106Y134       FDPE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.756    15.666    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_reg/C
                         clock pessimism              0.115    15.781                     
                         clock uncertainty           -0.263    15.519                     
    SLICE_X106Y134       FDPE (Recov_fdpe_C_PRE)     -0.359    15.160    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_reg
  -------------------------------------------------------------------
                         required time                         15.160                     
                         arrival time                          -8.536                     
  -------------------------------------------------------------------
                         slack                                  6.624                     

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/PRE
                            (recovery check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.580ns (11.180%)  route 4.608ns (88.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 15.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        2.054     3.348    static         video_cp_i/rst_ps7_0_fclk0/U0/slowest_sync_clk
    SLICE_X113Y138       FDRE                                         r  static         video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     3.804 f  static         video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1, routed)           2.627     6.431    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst
    SLICE_X113Y133       LUT2 (Prop_lut2_I0_O)        0.124     6.555 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_i_1/O
                         net (fo=2, routed)           1.981     8.536    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_in
    SLICE_X106Y134       FDPE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        1.770    12.949    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    14.910 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.756    15.666    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                         clock pessimism              0.115    15.781                     
                         clock uncertainty           -0.263    15.519                     
    SLICE_X106Y134       FDPE (Recov_fdpe_C_PRE)     -0.359    15.160    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg
  -------------------------------------------------------------------
                         required time                         15.160                     
                         arrival time                          -8.536                     
  -------------------------------------------------------------------
                         slack                                  6.624                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_reg/PRE
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.186ns (8.616%)  route 1.973ns (91.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.716     1.052    static         video_cp_i/rst_ps7_0_fclk0/U0/slowest_sync_clk
    SLICE_X113Y138       FDRE                                         r  static         video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.193 f  static         video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1, routed)           1.044     2.237    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst
    SLICE_X113Y133       LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_i_1/O
                         net (fo=2, routed)           0.929     3.211    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_in
    SLICE_X106Y134       FDPE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.294     2.491    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_reg/C
                         clock pessimism             -0.030     2.461                     
                         clock uncertainty            0.263     2.723                     
    SLICE_X106Y134       FDPE (Remov_fdpe_C_PRE)     -0.095     2.628    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_reg
  -------------------------------------------------------------------
                         required time                         -2.628                     
                         arrival time                           3.211                     
  -------------------------------------------------------------------
                         slack                                  0.582                     

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/PRE
                            (removal check against rising-edge clock axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.186ns (8.616%)  route 1.973ns (91.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.716     1.052    static         video_cp_i/rst_ps7_0_fclk0/U0/slowest_sync_clk
    SLICE_X113Y138       FDRE                                         r  static         video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.193 f  static         video_cp_i/rst_ps7_0_fclk0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1, routed)           1.044     2.237    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst
    SLICE_X113Y133       LUT2 (Prop_lut2_I0_O)        0.045     2.282 f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q1_i_1/O
                         net (fo=2, routed)           0.929     3.211    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_in
    SLICE_X106Y134       FDPE                                         f  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8692, routed)        0.945     1.311    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  static         video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2775, routed)        0.294     2.491    static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  static         video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg/C
                         clock pessimism             -0.030     2.461                     
                         clock uncertainty            0.263     2.723                     
    SLICE_X106Y134       FDPE (Remov_fdpe_C_PRE)     -0.095     2.628    static           video_cp_i/video/hdmi_out/frontend/hdmi_tx/inst/rst_q2_reg
  -------------------------------------------------------------------
                         required time                         -2.628                     
                         arrival time                           3.211                     
  -------------------------------------------------------------------
                         slack                                  0.582                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.715ns (17.824%)  route 3.297ns (82.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.729 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.743     7.036    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y38         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.550     9.729    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y38         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.959                     
                         clock uncertainty           -0.111     9.848                     
    SLICE_X55Y38         FDCE (Recov_fdce_C_CLR)     -0.405     9.443    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.443                     
                         arrival time                          -7.036                     
  -------------------------------------------------------------------
                         slack                                  2.408                     

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.715ns (17.824%)  route 3.297ns (82.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.729 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.743     7.036    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y38         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.550     9.729    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y38         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     9.959                     
                         clock uncertainty           -0.111     9.848                     
    SLICE_X55Y38         FDCE (Recov_fdce_C_CLR)     -0.405     9.443    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.443                     
                         arrival time                          -7.036                     
  -------------------------------------------------------------------
                         slack                                  2.408                     

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.715ns (17.824%)  route 3.297ns (82.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.729 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.743     7.036    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y38         FDPE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.550     9.729    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y38         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230     9.959                     
                         clock uncertainty           -0.111     9.848                     
    SLICE_X55Y38         FDPE (Recov_fdpe_C_PRE)     -0.359     9.489    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.489                     
                         arrival time                          -7.036                     
  -------------------------------------------------------------------
                         slack                                  2.454                     

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.715ns (20.117%)  route 2.839ns (79.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.660 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.286     6.578    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y40         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.480     9.660    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y40         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.889                     
                         clock uncertainty           -0.111     9.778                     
    SLICE_X52Y40         FDCE (Recov_fdce_C_CLR)     -0.405     9.373    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.373                     
                         arrival time                          -6.578                     
  -------------------------------------------------------------------
                         slack                                  2.795                     

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.715ns (20.117%)  route 2.839ns (79.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.660 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.286     6.578    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y40         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.480     9.660    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y40         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     9.889                     
                         clock uncertainty           -0.111     9.778                     
    SLICE_X52Y40         FDCE (Recov_fdce_C_CLR)     -0.405     9.373    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.373                     
                         arrival time                          -6.578                     
  -------------------------------------------------------------------
                         slack                                  2.795                     

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.715ns (20.117%)  route 2.839ns (79.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.660 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.286     6.578    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y40         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.480     9.660    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y40         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     9.889                     
                         clock uncertainty           -0.111     9.778                     
    SLICE_X52Y40         FDCE (Recov_fdce_C_CLR)     -0.405     9.373    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.373                     
                         arrival time                          -6.578                     
  -------------------------------------------------------------------
                         slack                                  2.795                     

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.715ns (20.117%)  route 2.839ns (79.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.660 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.286     6.578    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y40         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.480     9.660    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y40         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230     9.889                     
                         clock uncertainty           -0.111     9.778                     
    SLICE_X52Y40         FDCE (Recov_fdce_C_CLR)     -0.405     9.373    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.373                     
                         arrival time                          -6.578                     
  -------------------------------------------------------------------
                         slack                                  2.795                     

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.715ns (20.117%)  route 2.839ns (79.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.660 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.286     6.578    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X52Y40         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.480     9.660    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X52Y40         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     9.889                     
                         clock uncertainty           -0.111     9.778                     
    SLICE_X52Y40         FDCE (Recov_fdce_C_CLR)     -0.405     9.373    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.373                     
                         arrival time                          -6.578                     
  -------------------------------------------------------------------
                         slack                                  2.795                     

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.715ns (19.999%)  route 2.860ns (80.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 9.660 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.307     6.599    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y41         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.481     9.660    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y41         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     9.890                     
                         clock uncertainty           -0.111     9.779                     
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.361     9.418    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.418                     
                         arrival time                          -6.599                     
  -------------------------------------------------------------------
                         slack                                  2.819                     

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.715ns (19.999%)  route 2.860ns (80.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 9.660 - 7.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.730     3.024    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y40         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.553     4.996    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y37         LUT3 (Prop_lut3_I2_O)        0.296     5.292 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.307     6.599    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y41         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r                 
    PS7_X0Y0             PS7                          0.000     7.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       1.481     9.660    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y41         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230     9.890                     
                         clock uncertainty           -0.111     9.779                     
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.361     9.418    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.418                     
                         arrival time                          -6.599                     
  -------------------------------------------------------------------
                         slack                                  2.819                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.067%)  route 0.454ns (70.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.555     0.891    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y37         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.314     1.345    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X52Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.390 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.140     1.530    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X53Y36         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.820     1.186    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y36         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.905                     
    SLICE_X53Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.813    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.812                     
                         arrival time                           1.530                     
  -------------------------------------------------------------------
                         slack                                  0.718                     

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.067%)  route 0.454ns (70.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.555     0.891    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y37         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.314     1.345    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X52Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.390 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.140     1.530    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X53Y36         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.820     1.186    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y36         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.905                     
    SLICE_X53Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.813    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.812                     
                         arrival time                           1.530                     
  -------------------------------------------------------------------
                         slack                                  0.718                     

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.067%)  route 0.454ns (70.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.555     0.891    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y37         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.314     1.345    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X52Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.390 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.140     1.530    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X53Y36         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.820     1.186    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y36         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.905                     
    SLICE_X53Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.813    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.812                     
                         arrival time                           1.530                     
  -------------------------------------------------------------------
                         slack                                  0.718                     

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.067%)  route 0.454ns (70.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.555     0.891    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y37         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.314     1.345    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X52Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.390 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.140     1.530    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X53Y36         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.820     1.186    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X53Y36         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.905                     
    SLICE_X53Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.813    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.812                     
                         arrival time                           1.530                     
  -------------------------------------------------------------------
                         slack                                  0.718                     

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.779%)  route 0.565ns (75.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.548     0.884    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y27         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.321     1.346    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.391 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.243     1.634    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X54Y26         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.835     1.201    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X54Y26         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.263     0.938                     
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.870                     
                         arrival time                           1.634                     
  -------------------------------------------------------------------
                         slack                                  0.764                     

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.779%)  route 0.565ns (75.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.548     0.884    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y27         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.321     1.346    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.391 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.243     1.634    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X54Y26         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.835     1.201    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X54Y26         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.938                     
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.870                     
                         arrival time                           1.634                     
  -------------------------------------------------------------------
                         slack                                  0.764                     

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.779%)  route 0.565ns (75.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.548     0.884    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y27         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.321     1.346    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.391 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.243     1.634    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X54Y26         FDCE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.835     1.201    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X54Y26         FDCE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.938                     
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.870                     
                         arrival time                           1.634                     
  -------------------------------------------------------------------
                         slack                                  0.764                     

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.779%)  route 0.565ns (75.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.548     0.884    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y27         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.321     1.346    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.391 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.243     1.634    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X54Y26         FDPE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.835     1.201    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X54Y26         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.938                     
    SLICE_X54Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866                     
                         arrival time                           1.634                     
  -------------------------------------------------------------------
                         slack                                  0.768                     

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.779%)  route 0.565ns (75.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.548     0.884    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y27         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.321     1.346    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.391 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.243     1.634    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X54Y26         FDPE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.835     1.201    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X54Y26         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.263     0.938                     
    SLICE_X54Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866                     
                         arrival time                           1.634                     
  -------------------------------------------------------------------
                         slack                                  0.768                     

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.779%)  route 0.565ns (75.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.548     0.884    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y27         FDRE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.321     1.346    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.391 f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.243     1.634    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X54Y26         FDPE                                         f  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=36950, routed)       0.835     1.201    static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X54Y26         FDPE                                         r  static         video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.938                     
    SLICE_X54Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    static           video_cp_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866                     
                         arrival time                           1.634                     
  -------------------------------------------------------------------
                         slack                                  0.768                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.419ns (27.661%)  route 1.096ns (72.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.845     3.139    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y74        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.419     3.558 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           1.096     4.654    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rRdyRst
    SLICE_X106Y72        FDCE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.669     7.848    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X106Y72        FDCE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.229     8.077                     
                         clock uncertainty           -0.083     7.994                     
    SLICE_X106Y72        FDCE (Recov_fdce_C_CLR)     -0.577     7.417    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          7.417                     
                         arrival time                          -4.654                     
  -------------------------------------------------------------------
                         slack                                  2.763                     

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.289%)  route 0.840ns (66.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.771     3.065    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X105Y71        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y71        FDPE (Prop_fdpe_C_Q)         0.419     3.484 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840     4.324    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y75        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.669     7.848    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.229     8.077                     
                         clock uncertainty           -0.083     7.994                     
    SLICE_X111Y75        FDPE (Recov_fdpe_C_PRE)     -0.534     7.460    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.460                     
                         arrival time                          -4.324                     
  -------------------------------------------------------------------
                         slack                                  3.136                     

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.289%)  route 0.840ns (66.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.771     3.065    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X105Y71        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y71        FDPE (Prop_fdpe_C_Q)         0.419     3.484 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840     4.324    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y75        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r                 
    PS7_X0Y0             PS7                          0.000     5.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         1.669     7.848    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.229     8.077                     
                         clock uncertainty           -0.083     7.994                     
    SLICE_X111Y75        FDPE (Recov_fdpe_C_PRE)     -0.534     7.460    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.460                     
                         arrival time                          -4.324                     
  -------------------------------------------------------------------
                         slack                                  3.136                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.128ns (23.674%)  route 0.413ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.598     0.934    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X105Y71        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y71        FDPE (Prop_fdpe_C_Q)         0.128     1.062 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.413     1.474    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y75        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.892     1.258    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.264     0.994                     
    SLICE_X111Y75        FDPE (Remov_fdpe_C_PRE)     -0.149     0.845    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845                     
                         arrival time                           1.474                     
  -------------------------------------------------------------------
                         slack                                  0.630                     

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.128ns (23.674%)  route 0.413ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.598     0.934    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X105Y71        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y71        FDPE (Prop_fdpe_C_Q)         0.128     1.062 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.413     1.474    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y75        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.892     1.258    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.264     0.994                     
    SLICE_X111Y75        FDPE (Remov_fdpe_C_PRE)     -0.149     0.845    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.845                     
                         arrival time                           1.474                     
  -------------------------------------------------------------------
                         slack                                  0.630                     

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.451%)  route 0.566ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.623     0.959    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y74        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.128     1.087 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.566     1.652    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rRdyRst
    SLICE_X106Y72        FDCE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         video_cp_i/ps7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    static         video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         video_cp_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=157, routed)         0.892     1.258    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X106Y72        FDCE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.264     0.994                     
    SLICE_X106Y72        FDCE (Remov_fdce_C_CLR)     -0.145     0.849    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.849                     
                         arrival time                           1.652                     
  -------------------------------------------------------------------
                         slack                                  0.804                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hdmi_in_PixelClk
  To Clock:  hdmi_in_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        6.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.419ns (27.376%)  route 1.112ns (72.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 13.092 - 8.334 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.874     5.272    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X105Y70        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.419     5.691 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.112     6.803    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X109Y73        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.747    13.092    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/iIn_q_reg
    SLICE_X109Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    13.479                     
                         clock uncertainty           -0.060    13.419                     
    SLICE_X109Y73        FDPE (Recov_fdpe_C_PRE)     -0.534    12.885    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.885                     
                         arrival time                          -6.803                     
  -------------------------------------------------------------------
                         slack                                  6.083                     

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.419ns (27.376%)  route 1.112ns (72.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 13.092 - 8.334 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.874     5.272    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X105Y70        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.419     5.691 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.112     6.803    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X109Y73        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.747    13.092    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/iIn_q_reg
    SLICE_X109Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    13.479                     
                         clock uncertainty           -0.060    13.419                     
    SLICE_X109Y73        FDPE (Recov_fdpe_C_PRE)     -0.534    12.885    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.885                     
                         arrival time                          -6.803                     
  -------------------------------------------------------------------
                         slack                                  6.083                     

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.419ns (27.376%)  route 1.112ns (72.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 13.092 - 8.334 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.874     5.272    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X105Y70        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.419     5.691 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.112     6.803    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X109Y73        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r                 
    N18                                               0.000     8.334 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.747    13.092    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/iIn_q_reg
    SLICE_X109Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    13.479                     
                         clock uncertainty           -0.060    13.419                     
    SLICE_X109Y73        FDPE (Recov_fdpe_C_PRE)     -0.534    12.885    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.885                     
                         arrival time                          -6.803                     
  -------------------------------------------------------------------
                         slack                                  6.083                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.785%)  route 0.460ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.278     1.853    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X105Y70        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.128     1.981 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.460     2.441    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X109Y73        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.285     2.151    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/iIn_q_reg
    SLICE_X109Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.860                     
    SLICE_X109Y73        FDPE (Remov_fdpe_C_PRE)     -0.149     1.711    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.711                     
                         arrival time                           2.441                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.785%)  route 0.460ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.278     1.853    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X105Y70        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.128     1.981 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.460     2.441    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X109Y73        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.285     2.151    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/iIn_q_reg
    SLICE_X109Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.860                     
    SLICE_X109Y73        FDPE (Remov_fdpe_C_PRE)     -0.149     1.711    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.711                     
                         arrival time                           2.441                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.785%)  route 0.460ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.278     1.853    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X105Y70        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.128     1.981 f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.460     2.441    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X109Y73        FDPE                                         f  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r                 
    N18                                               0.000     0.000 r  static         hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2972, routed)        0.285     2.151    static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/iIn_q_reg
    SLICE_X109Y73        FDPE                                         r  static         video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.860                     
    SLICE_X109Y73        FDPE (Remov_fdpe_C_PRE)     -0.149     1.711    static           video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.711                     
                         arrival time                           2.441                     
  -------------------------------------------------------------------
                         slack                                  0.730                     





