0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sim_1/new/execute_tb.sv,1651012922,systemVerilog,,,,execute_tb,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sim_1/new/memory_tb.sv,1651271590,systemVerilog,,,,memory_tb,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sim_1/new/writeback_tb.sv,1651272956,systemVerilog,,,,writeback_tb,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/adder.sv,1638317743,systemVerilog,,C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/alu.sv,,adder,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/alu.sv,1651012745,systemVerilog,,C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/execute.sv,,alu,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/dmem.sv,1651270931,systemVerilog,,C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/memory.sv,,dmem,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/execute.sv,1650736578,systemVerilog,,C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sim_1/new/execute_tb.sv,,execute,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/memory.sv,1651268724,systemVerilog,,C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sim_1/new/memory_tb.sv,,memory,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/mux2.sv,1651272223,systemVerilog,,C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/writeback.sv,,mux2,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/writeback.sv,1651272409,systemVerilog,,C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sim_1/new/writeback_tb.sv,,writeback,,uvm,../../../../mips_final.gen/sources_1/ip/clk_wiz_0,,,,,
