Analysis & Synthesis Status : Successful - Tue Jun 17 02:57:27 2025
Quartus Prime Version : 18.0.0 Build 614 04/24/2018 SJ Lite Edition
Revision Name : reloj
Top-level Entity Name : reloj_soc
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 1853
Total pins : 85
Total virtual pins : 0
Total block memory bits : 1,063,936
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 2
Total DLLs : 1
