{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712140578277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712140578277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 11:36:18 2024 " "Processing started: Wed Apr 03 11:36:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712140578277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140578277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftRegister -c shiftRegister " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftRegister -c shiftRegister" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140578277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712140578495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712140578495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ssrlo/isel/2324/2semestre/lic/serialreceiver/cont4bit/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ssrlo/isel/2324/2semestre/lic/serialreceiver/cont4bit/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "../Cont4bit/FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140584592 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../Cont4bit/FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140584592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140584592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-structure " "Found design unit 1: ShiftRegister-structure" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140584592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140584592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140584592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiftRegister " "Elaborating entity \"shiftRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712140584608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:FF1 " "Elaborating entity \"FFD\" for hierarchy \"FFD:FF1\"" {  } { { "shiftRegister.vhd" "FF1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584625 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST U9 " "Port \"RST\" does not exist in macrofunction \"U9\"" {  } { { "shiftRegister.vhd" "U9" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 40 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST U8 " "Port \"RST\" does not exist in macrofunction \"U8\"" {  } { { "shiftRegister.vhd" "U8" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 39 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST U7 " "Port \"RST\" does not exist in macrofunction \"U7\"" {  } { { "shiftRegister.vhd" "U7" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST U6 " "Port \"RST\" does not exist in macrofunction \"U6\"" {  } { { "shiftRegister.vhd" "U6" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST U5 " "Port \"RST\" does not exist in macrofunction \"U5\"" {  } { { "shiftRegister.vhd" "U5" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 36 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST U4 " "Port \"RST\" does not exist in macrofunction \"U4\"" {  } { { "shiftRegister.vhd" "U4" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST U3 " "Port \"RST\" does not exist in macrofunction \"U3\"" {  } { { "shiftRegister.vhd" "U3" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 34 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST FF2 " "Port \"RST\" does not exist in macrofunction \"FF2\"" {  } { { "shiftRegister.vhd" "FF2" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 33 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST FF1 " "Port \"RST\" does not exist in macrofunction \"FF1\"" {  } { { "shiftRegister.vhd" "FF1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712140584642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712140584747 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 03 11:36:24 2024 " "Processing ended: Wed Apr 03 11:36:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712140584747 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712140584747 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712140584747 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140584747 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140585342 ""}
