
ubuntu-preinstalled/tload:     file format elf32-littlearm


Disassembly of section .init:

00000a4c <.init>:
 a4c:	push	{r3, lr}
 a50:	bl	1114 <__snprintf_chk@plt+0x4d8>
 a54:	pop	{r3, pc}

Disassembly of section .plt:

00000a58 <raise@plt-0x14>:
 a58:	push	{lr}		; (str lr, [sp, #-4]!)
 a5c:	ldr	lr, [pc, #4]	; a68 <raise@plt-0x4>
 a60:	add	lr, pc, lr
 a64:	ldr	pc, [lr, #8]!
 a68:			; <UNDEFINED> instruction: 0x000114b4

00000a6c <raise@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #69632	; 0x11000
 a74:	ldr	pc, [ip, #1204]!	; 0x4b4

00000a78 <__cxa_finalize@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #69632	; 0x11000
 a80:	ldr	pc, [ip, #1196]!	; 0x4ac

00000a84 <strtol@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #69632	; 0x11000
 a8c:	ldr	pc, [ip, #1188]!	; 0x4a4

00000a90 <loadavg@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #69632	; 0x11000
 a98:	ldr	pc, [ip, #1180]!	; 0x49c

00000a9c <pause@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #69632	; 0x11000
 aa4:	ldr	pc, [ip, #1172]!	; 0x494

00000aa8 <_setjmp@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #69632	; 0x11000
 ab0:	ldr	pc, [ip, #1164]!	; 0x48c

00000ab4 <memmove@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #69632	; 0x11000
 abc:	ldr	pc, [ip, #1156]!	; 0x484

00000ac0 <ferror@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #69632	; 0x11000
 ac8:	ldr	pc, [ip, #1148]!	; 0x47c

00000acc <_exit@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #69632	; 0x11000
 ad4:	ldr	pc, [ip, #1140]!	; 0x474

00000ad8 <signal@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #69632	; 0x11000
 ae0:	ldr	pc, [ip, #1132]!	; 0x46c

00000ae4 <dcgettext@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #69632	; 0x11000
 aec:	ldr	pc, [ip, #1124]!	; 0x464

00000af0 <__stack_chk_fail@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #69632	; 0x11000
 af8:	ldr	pc, [ip, #1116]!	; 0x45c

00000afc <alarm@plt>:
 afc:			; <UNDEFINED> instruction: 0xe7fd4778
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #69632	; 0x11000
 b08:	ldr	pc, [ip, #1104]!	; 0x450

00000b0c <realloc@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #69632	; 0x11000
 b14:	ldr	pc, [ip, #1096]!	; 0x448

00000b18 <textdomain@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #69632	; 0x11000
 b20:	ldr	pc, [ip, #1088]!	; 0x440

00000b24 <ioctl@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #69632	; 0x11000
 b2c:	ldr	pc, [ip, #1080]!	; 0x438

00000b30 <__fpending@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #69632	; 0x11000
 b38:	ldr	pc, [ip, #1072]!	; 0x430

00000b3c <error@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #69632	; 0x11000
 b44:	ldr	pc, [ip, #1064]!	; 0x428

00000b48 <open64@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #69632	; 0x11000
 b50:	ldr	pc, [ip, #1056]!	; 0x420

00000b54 <malloc@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #69632	; 0x11000
 b5c:	ldr	pc, [ip, #1048]!	; 0x418

00000b60 <__libc_start_main@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #69632	; 0x11000
 b68:	ldr	pc, [ip, #1040]!	; 0x410

00000b6c <__gmon_start__@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #69632	; 0x11000
 b74:	ldr	pc, [ip, #1032]!	; 0x408

00000b78 <getopt_long@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #69632	; 0x11000
 b80:	ldr	pc, [ip, #1024]!	; 0x400

00000b84 <__ctype_b_loc@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #69632	; 0x11000
 b8c:	ldr	pc, [ip, #1016]!	; 0x3f8

00000b90 <exit@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #69632	; 0x11000
 b98:	ldr	pc, [ip, #1008]!	; 0x3f0

00000b9c <__errno_location@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #69632	; 0x11000
 ba4:	ldr	pc, [ip, #1000]!	; 0x3e8

00000ba8 <__cxa_atexit@plt>:
 ba8:			; <UNDEFINED> instruction: 0xe7fd4778
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #69632	; 0x11000
 bb4:	ldr	pc, [ip, #988]!	; 0x3dc

00000bb8 <memset@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #69632	; 0x11000
 bc0:	ldr	pc, [ip, #980]!	; 0x3d4

00000bc4 <__printf_chk@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #69632	; 0x11000
 bcc:	ldr	pc, [ip, #972]!	; 0x3cc

00000bd0 <strtod@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #69632	; 0x11000
 bd8:	ldr	pc, [ip, #964]!	; 0x3c4

00000bdc <write@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #69632	; 0x11000
 be4:	ldr	pc, [ip, #956]!	; 0x3bc

00000be8 <__fprintf_chk@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #69632	; 0x11000
 bf0:	ldr	pc, [ip, #948]!	; 0x3b4

00000bf4 <fclose@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #69632	; 0x11000
 bfc:	ldr	pc, [ip, #940]!	; 0x3ac

00000c00 <__longjmp_chk@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #69632	; 0x11000
 c08:	ldr	pc, [ip, #932]!	; 0x3a4

00000c0c <setlocale@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #69632	; 0x11000
 c14:	ldr	pc, [ip, #924]!	; 0x39c

00000c18 <bindtextdomain@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #69632	; 0x11000
 c20:	ldr	pc, [ip, #916]!	; 0x394

00000c24 <fputs@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #69632	; 0x11000
 c2c:	ldr	pc, [ip, #908]!	; 0x38c

00000c30 <abort@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #69632	; 0x11000
 c38:	ldr	pc, [ip, #900]!	; 0x384

00000c3c <__snprintf_chk@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #69632	; 0x11000
 c44:	ldr	pc, [ip, #892]!	; 0x37c

Disassembly of section .text:

00000c48 <.text>:
     c48:	svcmi	0x00f0e92d
     c4c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
     c50:	strmi	r8, [r6], -r2, lsl #22
     c54:	strdcs	r4, [r6], -r2
     c58:	ldrbtmi	r4, [sl], #-3058	; 0xfffff40e
     c5c:			; <UNDEFINED> instruction: 0xb0934cf2
     c60:	ldmpl	r3, {r1, r4, r5, r6, r7, r8, fp, lr}^
     c64:	bmi	ffc91e5c <__snprintf_chk@plt+0xffc91220>
     c68:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
     c6c:			; <UNDEFINED> instruction: 0xf04f9311
     c70:	blmi	ffc01878 <__snprintf_chk@plt+0xffc00c3c>
     c74:	stmiapl	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     c78:	ldrbtmi	r5, [pc], #-2275	; c80 <__snprintf_chk@plt+0x44>
     c7c:			; <UNDEFINED> instruction: 0x83bcf8df
     c80:			; <UNDEFINED> instruction: 0xf8df6812
     c84:	ldrbtmi	r9, [r8], #956	; 0x3bc
     c88:			; <UNDEFINED> instruction: 0xf7ff601a
     c8c:	stmibmi	sp!, {r6, r7, r8, r9, sl, fp, sp, lr, pc}^
     c90:	ldrbtmi	r4, [r9], #1592	; 0x638
     c94:			; <UNDEFINED> instruction: 0xf7ff4479
     c98:	ldrtmi	lr, [r8], -r0, asr #31
     c9c:	svc	0x003cf7ff
     ca0:	svcmi	0x00ea4be9
     ca4:	ldrbtmi	r5, [pc], #-2272	; cac <__snprintf_chk@plt+0x70>
     ca8:	cdp2	0, 11, cr15, cr2, cr0, {0}
     cac:			; <UNDEFINED> instruction: 0xf04f4643
     cb0:	ldrtmi	r0, [sl], -r0, lsl #20
     cb4:	ldrtmi	r4, [r0], -r9, lsr #12
     cb8:	andge	pc, r0, sp, asr #17
     cbc:	svc	0x005cf7ff
     cc0:	rsbsle	r1, r9, r3, asr #24
     cc4:	ldmdacs	sp, {r1, r2, r4, r6, fp, ip, sp}
     cc8:	ldm	pc, {r0, r1, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     ccc:	bvs	123ccd4 <__snprintf_chk@plt+0x123c098>
     cd0:	bvs	1a9b680 <__snprintf_chk@plt+0x1a9aa44>
     cd4:	bvs	1a9b684 <__snprintf_chk@plt+0x1a9aa48>
     cd8:	bvs	1a9b688 <__snprintf_chk@plt+0x1a9aa4c>
     cdc:	bvs	1a9b5b0 <__snprintf_chk@plt+0x1a9a974>
     ce0:	bvs	1a9b67c <__snprintf_chk@plt+0x1a9aa40>
     ce4:	bvs	1a9b694 <__snprintf_chk@plt+0x1a9aa58>
     ce8:	svceq	0x006a6a6a
     cec:	msrgt	SPSR_, #14614528	; 0xdf0000
     cf0:	ldmibmi	r8, {r0, r2, r9, sp}^
     cf4:			; <UNDEFINED> instruction: 0xf8542000
     cf8:	ldrbtmi	r3, [r9], #-12
     cfc:	ldrdge	pc, [r0], -r3
     d00:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
     d04:	ldrbmi	r4, [r0], -r1, lsl #12
     d08:	blx	ff6bcd12 <__snprintf_chk@plt+0xff6bc0d6>
     d0c:	ldrbtmi	r4, [sl], #-2770	; 0xfffff52e
     d10:	bleq	ff03c7ec <__snprintf_chk@plt+0xff03bbb0>
     d14:	bleq	193c324 <__snprintf_chk@plt+0x193b6e8>
     d18:	blx	43c8e4 <__snprintf_chk@plt+0x43bca8>
     d1c:	stmibmi	pc, {r1, r2, r6, r7, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
     d20:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     d24:			; <UNDEFINED> instruction: 0xf7ff2000
     d28:	ldrdcs	lr, [r0, -lr]
     d2c:	andcs	r4, r1, r2, lsl #12
     d30:	svc	0x0004f7ff
     d34:	tstgt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
     d38:	strbmi	r2, [r9], -r5, lsl #4
     d3c:			; <UNDEFINED> instruction: 0xf8542000
     d40:			; <UNDEFINED> instruction: 0xf8d3300c
     d44:			; <UNDEFINED> instruction: 0xf7ffa000
     d48:	strmi	lr, [r1], -lr, asr #29
     d4c:			; <UNDEFINED> instruction: 0xf0004650
     d50:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
     d54:	blmi	ff0b820c <__snprintf_chk@plt+0xff0b75d0>
     d58:	andsvs	r4, r8, fp, ror r4
     d5c:	stmibmi	r1, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
     d60:	andcs	r2, r0, r5, lsl #4
     d64:			; <UNDEFINED> instruction: 0xf7ff4479
     d68:	bmi	fec7c868 <__snprintf_chk@plt+0xfec7bc2c>
     d6c:	stmiapl	r2!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}
     d70:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
     d74:	andcs	r4, r1, r1, lsl #12
     d78:	svc	0x0024f7ff
     d7c:	blmi	fea53870 <__snprintf_chk@plt+0xfea52c34>
     d80:	ldrbtmi	r2, [sl], #-0
     d84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     d88:	subsmi	r9, sl, r1, lsl fp
     d8c:	andslt	sp, r3, lr, lsl #2
     d90:	blhi	bc08c <__snprintf_chk@plt+0xbb450>
     d94:	svchi	0x00f0e8bd
     d98:	stmiapl	r3!, {r0, r2, r4, r5, r7, r8, r9, fp, lr}^
     d9c:			; <UNDEFINED> instruction: 0xf0006818
     da0:	blmi	fed3f61c <__snprintf_chk@plt+0xfed3e9e0>
     da4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
     da8:	blx	63cdb0 <__snprintf_chk@plt+0x63c174>
     dac:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     db0:	andcs	r4, r5, #2899968	; 0x2c4000
     db4:			; <UNDEFINED> instruction: 0xe7b54479
     db8:	stmiapl	r3!, {r4, r5, r7, r8, r9, fp, lr}^
     dbc:	adcsmi	r6, r3, #1769472	; 0x1b0000
     dc0:			; <UNDEFINED> instruction: 0xf855da0a
     dc4:	tstcs	r1, r3, lsr #32
     dc8:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
     dcc:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
     dd0:	andcc	r6, r1, r8, asr r0
     dd4:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
     dd8:			; <UNDEFINED> instruction: 0xf0002000
     ddc:	blmi	fea7f830 <__snprintf_chk@plt+0xfea7ebf4>
     de0:	cfldrs	mvf4, [r3, #492]	; 0x1ec
     de4:			; <UNDEFINED> instruction: 0xeeb57b64
     de8:	vneg.f64	d23, d0
     dec:	tstle	r7, r0, lsl sl	; <UNPREDICTABLE>
     df0:	ldrbtmi	r4, [sl], #-2725	; 0xfffff55b
     df4:	bvc	fc444 <__snprintf_chk@plt+0xfb808>
     df8:	blvc	ff1fc8e0 <__snprintf_chk@plt+0xff1fbca4>
     dfc:	blvc	193c410 <__snprintf_chk@plt+0x193b7d4>
     e00:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
     e04:	andeq	pc, r8, r3, lsl #2
     e08:	strbmi	lr, [r4, #-2515]!	; 0xfffff62d
     e0c:	strbmi	lr, [r6, #-2499]!	; 0xfffff63d
     e10:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     e14:	mulcs	lr, lr, r9
     e18:	blhi	3c8f8 <__snprintf_chk@plt+0x3bcbc>
     e1c:	rsbslt	pc, r4, #14614528	; 0xdf0000
     e20:			; <UNDEFINED> instruction: 0xf04f4479
     e24:			; <UNDEFINED> instruction: 0xf7ff0a00
     e28:	blmi	fe6fc790 <__snprintf_chk@plt+0xfe6fbb54>
     e2c:			; <UNDEFINED> instruction: 0xf04f44fb
     e30:	ldrbtmi	r0, [fp], #-2305	; 0xfffff6ff
     e34:	ldmdavs	r8, {r1, r3, r5, r8, sl, sp}
     e38:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     e3c:	blvc	19bc4b0 <__snprintf_chk@plt+0x19bb874>
     e40:	blvs	193c4b4 <__snprintf_chk@plt+0x193b878>
     e44:	blvc	ff1bc91c <__snprintf_chk@plt+0xff1bbce0>
     e48:	blx	43ca14 <__snprintf_chk@plt+0x43bdd8>
     e4c:	cdp	5, 3, cr13, cr7, cr3, {0}
     e50:	vstr	d7, [fp, #28]
     e54:	bge	39fbf4 <__snprintf_chk@plt+0x39efb8>
     e58:	stmdbge	ip, {r1, r3, fp, sp, pc}
     e5c:			; <UNDEFINED> instruction: 0xf7ff46d0
     e60:	bmi	fe3bc6c8 <__snprintf_chk@plt+0xfe3bba8c>
     e64:			; <UNDEFINED> instruction: 0xf04f4b8e
     e68:	ldrbtmi	r0, [sl], #-3584	; 0xfffff200
     e6c:	ldmib	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
     e70:	ldmdavs	pc, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
     e74:	ldfccp	f7, [pc], #24	; e94 <__snprintf_chk@plt+0x258>
     e78:	blvs	19bc4cc <__snprintf_chk@plt+0x19bb890>
     e7c:	vqrdmulh.s<illegal width 8>	d15, d4, d12
     e80:	andeq	lr, sl, r3, lsl #22
     e84:	movwls	r4, #33848	; 0x8438
     e88:	blvc	2bc504 <__snprintf_chk@plt+0x2bb8c8>
     e8c:	strbtmi	r4, [r3], -r2, lsl #12
     e90:	blvc	1fc730 <__snprintf_chk@plt+0x1fbaf4>
     e94:	blvc	ff1fca90 <__snprintf_chk@plt+0xff1fbe54>
     e98:	bne	fe43c6fc <__snprintf_chk@plt+0xfe43bac0>
     e9c:	and	r1, r5, r9, lsl #23
     ea0:	andsvc	r3, r5, r1, lsl #22
     ea4:	andeq	lr, r4, #165888	; 0x28800
     ea8:	addhi	pc, r3, r0, lsl #2
     eac:	ldrble	r4, [r7, #729]!	; 0x2d9
     eb0:	svceq	0x0000f1be
     eb4:	bmi	1ef4ec8 <__snprintf_chk@plt+0x1ef428c>
     eb8:	cfstrs	mvf4, [r2, #488]	; 0x1e8
     ebc:	blcs	1bc5c <__snprintf_chk@plt+0x1b020>
     ec0:	blx	f0d52 <__snprintf_chk@plt+0xf0116>
     ec4:			; <UNDEFINED> instruction: 0x21208204
     ec8:	blle	147618 <__snprintf_chk@plt+0x1469dc>
     ecc:	andsvc	r3, r1, r1, lsl #22
     ed0:	bl	fe888038 <__snprintf_chk@plt+0xfe8873fc>
     ed4:	mvnsle	r0, r4, lsl #4
     ed8:	bvs	fe43c6fc <__snprintf_chk@plt+0xfe43bac0>
     edc:	blpl	ff9fc9c4 <__snprintf_chk@plt+0xff9fbd88>
     ee0:	blvc	11bc7bc <__snprintf_chk@plt+0x11bbb80>
     ee4:	blvc	ff1fcae0 <__snprintf_chk@plt+0xff1fbea4>
     ee8:	bcc	fe43c74c <__snprintf_chk@plt+0xfe43bb10>
     eec:	svclt	0x00cc429e
     ef0:	andcs	r2, r1, #0, 4
     ef4:	sbcsvc	lr, r3, #335872	; 0x52000
     ef8:	andcs	sp, r1, #28, 2
     efc:	cdp	2, 11, cr3, cr0, cr1, {0}
     f00:	blx	d3c1e <__snprintf_chk@plt+0xd2fe2>
     f04:	cdp	3, 0, cr8, cr7, cr4, {0}
     f08:			; <UNDEFINED> instruction: 0xeeb82a90
     f0c:	fldmiaxpl	r9!, {d23-d137}	;@ Deprecated
     f10:	vmla.f16	s4, s14, s1
     f14:	svclt	0x000c4b46
     f18:	teqcs	sp, sp, lsr #2
     f1c:	mrc	4, 7, r5, cr13, cr9, {7}
     f20:	vnmla.f64	d7, d23, d4
     f24:	addsmi	r3, lr, #144, 20	; 0x90000
     f28:	smlabtcs	r0, ip, pc, fp	; <UNPREDICTABLE>
     f2c:	b	1449338 <__snprintf_chk@plt+0x14486fc>
     f30:	ldrdle	r7, [r3], #19	; <UNPREDICTABLE>
     f34:			; <UNDEFINED> instruction: 0xf10a4b5c
     f38:	addsmi	r0, r4, #268435456	; 0x10000000
     f3c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     f40:			; <UNDEFINED> instruction: 0x4692d03b
     f44:	blvs	3bc5c0 <__snprintf_chk@plt+0x3bb984>
     f48:	ldmib	sp, {r3, r4, r5, r9, sl, lr}^
     f4c:	ldrmi	r6, [r9], -sl, lsl #14
     f50:			; <UNDEFINED> instruction: 0xf04f4c56
     f54:	ldc	3, cr3, [sp, #1020]	; 0x3fc
     f58:	andcs	r7, r1, #12, 22	; 0x3000
     f5c:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
     f60:	strls	r6, [r0], #-1794	; 0xfffff8fe
     f64:	blvs	1bc5a0 <__snprintf_chk@plt+0x1bb964>
     f68:	blvc	13c5a4 <__snprintf_chk@plt+0x13b968>
     f6c:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     f70:	stcle	8, cr2, [r7, #-0]
     f74:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
     f78:	addmi	r6, r2, #1703936	; 0x1a0000
     f7c:	ldmdavs	fp, {r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
     f80:	ldrpl	r2, [sl], #-544	; 0xfffffde0
     f84:	andcs	r4, r3, #19200	; 0x4b00
     f88:	ldrbtmi	r4, [ip], #-2379	; 0xfffff6b5
     f8c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
     f90:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     f94:	blle	ecaf9c <__snprintf_chk@plt+0xeca360>
     f98:	stmdavs	r0!, {r3, r6, r8, r9, fp, lr}^
     f9c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
     fa0:	bcc	493a8 <__snprintf_chk@plt+0x4876c>
     fa4:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     fa8:	blle	a4afb0 <__snprintf_chk@plt+0xa4a374>
     fac:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     fb0:	cdp	7, 2, cr14, cr6, cr4, {2}
     fb4:	strbmi	r6, [lr], r8, lsl #22
     fb8:	cdpne	7, 5, cr14, cr10, cr6, {3}
     fbc:			; <UNDEFINED> instruction: 0x46381c79
     fc0:			; <UNDEFINED> instruction: 0xf7ff9309
     fc4:	mcrcc	13, 0, lr, cr2, cr8, {3}
     fc8:	ldrtle	r9, [fp], #2825	; 0xb09
     fcc:			; <UNDEFINED> instruction: 0x21209a08
     fd0:	strbmi	r1, [r2], #-2834	; 0xfffff4ee
     fd4:	cfmvdhrcc	mvd1, r4
     fd8:	ldclne	0, cr7, [r0], #-68	; 0xffffffbc
     fdc:	andeq	lr, r4, #165888	; 0x28800
     fe0:			; <UNDEFINED> instruction: 0xe7afd1f9
     fe4:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
     fe8:	andcs	r4, r5, #868352	; 0xd4000
     fec:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
     ff0:			; <UNDEFINED> instruction: 0xf7ff4650
     ff4:			; <UNDEFINED> instruction: 0x4621ed78
     ff8:	andcs	r4, r1, r2, lsl #12
     ffc:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    1000:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    1004:	andcs	r4, r5, #770048	; 0xbc000
    1008:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    100c:	ldrb	r2, [r0, r0]!
    1010:	stcl	7, cr15, [r4, #1020]	; 0x3fc
    1014:	andcs	r4, r5, #44, 18	; 0xb0000
    1018:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    101c:	svclt	0x0000e7f6
    1020:			; <UNDEFINED> instruction: 0x000112be
    1024:	strheq	r0, [r0], -r4
    1028:			; <UNDEFINED> instruction: 0x000112b4
    102c:	andeq	r0, r0, r8, asr #27
    1030:	ldrdeq	r0, [r0], -r8
    1034:	ldrdeq	r0, [r0], -r4
    1038:	andeq	r0, r0, r2, lsl pc
    103c:	andeq	r1, r1, sl, lsr r1
    1040:	andeq	r0, r0, r6, lsl #30
    1044:	andeq	r0, r0, r4, ror #29
    1048:	andeq	r0, r0, r0, asr #1
    104c:	andeq	r0, r0, sl, ror #30
    1050:	andeq	r0, r0, r0, ror #1
    1054:	muleq	r0, lr, lr
    1058:	andeq	r1, r1, lr, lsl #6
    105c:	muleq	r0, r2, lr
    1060:	andeq	r1, r1, ip, lsr #5
    1064:	andeq	r0, r0, ip, lsl #29
    1068:	andeq	r0, r0, ip, lsl #29
    106c:	muleq	r1, r6, r1
    1070:	andeq	r0, r0, ip, asr #1
    1074:	strheq	r0, [r0], -ip
    1078:	andeq	r0, r0, ip, lsl lr
    107c:	strheq	r0, [r0], -r8
    1080:	andeq	r1, r1, r6, lsr r2
    1084:	andeq	r1, r1, ip, lsr r2
    1088:	andeq	r1, r1, r2, lsl r2
    108c:	andeq	r1, r1, sl, lsl r2
    1090:			; <UNDEFINED> instruction: 0x000004bd
    1094:	strdeq	r1, [r1], -r0
    1098:	ldrdeq	r1, [r1], -r2
    109c:	muleq	r1, sl, r1
    10a0:			; <UNDEFINED> instruction: 0x000111b0
    10a4:	andeq	r1, r1, r4, ror #2
    10a8:	andeq	r1, r1, r0, ror #1
    10ac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10b0:	andeq	r1, r1, r6, lsr #1
    10b4:	andeq	r1, r1, sl, ror r0
    10b8:			; <UNDEFINED> instruction: 0x00000cb4
    10bc:	andeq	r1, r1, r0, lsl #1
    10c0:	andeq	r0, r0, ip, lsr #24
    10c4:	andeq	r0, r0, ip, lsr ip
    10c8:	andeq	r0, r0, ip, lsr #24
    10cc:	bleq	3d210 <__snprintf_chk@plt+0x3c5d4>
    10d0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    10d4:	strbtmi	fp, [sl], -r2, lsl #24
    10d8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    10dc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    10e0:	ldrmi	sl, [sl], #776	; 0x308
    10e4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    10e8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10ec:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10f0:			; <UNDEFINED> instruction: 0xf85a4b06
    10f4:	stmdami	r6, {r0, r1, ip, sp}
    10f8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    10fc:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1100:	ldc	7, cr15, [r6, #1020]	; 0x3fc
    1104:	andeq	r0, r1, r8, lsl lr
    1108:	andeq	r0, r0, r8, lsr #1
    110c:	andeq	r0, r0, r8, asr #1
    1110:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1114:	ldr	r3, [pc, #20]	; 1130 <__snprintf_chk@plt+0x4f4>
    1118:	ldr	r2, [pc, #20]	; 1134 <__snprintf_chk@plt+0x4f8>
    111c:	add	r3, pc, r3
    1120:	ldr	r2, [r3, r2]
    1124:	cmp	r2, #0
    1128:	bxeq	lr
    112c:	b	b6c <__gmon_start__@plt>
    1130:	strdeq	r0, [r1], -r8
    1134:	andeq	r0, r0, r4, asr #1
    1138:	blmi	1d3158 <__snprintf_chk@plt+0x1d251c>
    113c:	bmi	1d2324 <__snprintf_chk@plt+0x1d16e8>
    1140:	addmi	r4, r3, #2063597568	; 0x7b000000
    1144:	andle	r4, r3, sl, ror r4
    1148:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    114c:	ldrmi	fp, [r8, -r3, lsl #2]
    1150:	svclt	0x00004770
    1154:	ldrdeq	r0, [r1], -r8
    1158:	ldrdeq	r0, [r1], -r4
    115c:	ldrdeq	r0, [r1], -r4
    1160:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1164:	stmdbmi	r9, {r3, fp, lr}
    1168:	bmi	252350 <__snprintf_chk@plt+0x251714>
    116c:	bne	252358 <__snprintf_chk@plt+0x25171c>
    1170:	svceq	0x00cb447a
    1174:			; <UNDEFINED> instruction: 0x01a1eb03
    1178:	andle	r1, r3, r9, asr #32
    117c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1180:	ldrmi	fp, [r8, -r3, lsl #2]
    1184:	svclt	0x00004770
    1188:	andeq	r0, r1, ip, lsr #29
    118c:	andeq	r0, r1, r8, lsr #29
    1190:	andeq	r0, r1, r8, lsr #27
    1194:	ldrdeq	r0, [r0], -ip
    1198:	blmi	2ae5c0 <__snprintf_chk@plt+0x2ad984>
    119c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    11a0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    11a4:	blmi	26f758 <__snprintf_chk@plt+0x26eb1c>
    11a8:	ldrdlt	r5, [r3, -r3]!
    11ac:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    11b0:			; <UNDEFINED> instruction: 0xf7ff6818
    11b4:			; <UNDEFINED> instruction: 0xf7ffec62
    11b8:	blmi	1c10bc <__snprintf_chk@plt+0x1c0480>
    11bc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    11c0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    11c4:	andeq	r0, r1, r6, ror lr
    11c8:	andeq	r0, r1, r8, ror sp
    11cc:	andeq	r0, r0, ip, lsr #1
    11d0:	andeq	r0, r1, r2, asr lr
    11d4:	andeq	r0, r1, r6, asr lr
    11d8:	svclt	0x0000e7c4
    11dc:			; <UNDEFINED> instruction: 0x46044933
    11e0:	andcs	fp, r5, #8, 10	; 0x2000000
    11e4:	andcs	r4, r0, r9, ror r4
    11e8:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    11ec:			; <UNDEFINED> instruction: 0xf7ff4621
    11f0:	stmdbmi	pc!, {r1, r3, r4, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    11f4:	andcs	r2, r0, r5, lsl #4
    11f8:	cfstrsmi	mvf4, [lr, #-484]!	; 0xfffffe1c
    11fc:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1200:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1204:	stmiapl	fp!, {r0, r8, sp}^
    1208:			; <UNDEFINED> instruction: 0x4602681b
    120c:			; <UNDEFINED> instruction: 0xf7ff4620
    1210:	stmdbmi	sl!, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    1214:	andcs	r2, r0, r5, lsl #4
    1218:			; <UNDEFINED> instruction: 0xf7ff4479
    121c:	strtmi	lr, [r1], -r4, ror #24
    1220:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1224:	andcs	r4, r5, #622592	; 0x98000
    1228:	ldrbtmi	r2, [r9], #-0
    122c:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1230:			; <UNDEFINED> instruction: 0xf7ff4621
    1234:	stmdbmi	r3!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1238:	andcs	r2, r0, r5, lsl #4
    123c:			; <UNDEFINED> instruction: 0xf7ff4479
    1240:			; <UNDEFINED> instruction: 0x4621ec52
    1244:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1248:	andcs	r4, r5, #507904	; 0x7c000
    124c:	ldrbtmi	r2, [r9], #-0
    1250:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1254:			; <UNDEFINED> instruction: 0xf7ff4621
    1258:	ldmdbmi	ip, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    125c:	andcs	r2, r0, r5, lsl #4
    1260:			; <UNDEFINED> instruction: 0xf7ff4479
    1264:	strtmi	lr, [r1], -r0, asr #24
    1268:	ldcl	7, cr15, [ip], {255}	; 0xff
    126c:	andcs	r4, r5, #24, 18	; 0x60000
    1270:	ldrbtmi	r2, [r9], #-0
    1274:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    1278:			; <UNDEFINED> instruction: 0xf7ff4621
    127c:	ldmdbmi	r5, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    1280:	andcs	r2, r0, r5, lsl #4
    1284:			; <UNDEFINED> instruction: 0xf7ff4479
    1288:	blmi	4fc348 <__snprintf_chk@plt+0x4fb70c>
    128c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1290:	strtmi	r4, [r0], -r2, lsl #12
    1294:	stc	7, cr15, [r8], #1020	; 0x3fc
    1298:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
    129c:	blne	1b304 <__snprintf_chk@plt+0x1a6c8>
    12a0:			; <UNDEFINED> instruction: 0xf080fab0
    12a4:			; <UNDEFINED> instruction: 0xf7ff0940
    12a8:	svclt	0x0000ec74
    12ac:	andeq	r0, r0, r4, asr #16
    12b0:	andeq	r0, r0, ip, lsr r8
    12b4:	andeq	r0, r1, r6, lsl sp
    12b8:	ldrdeq	r0, [r0], -r8
    12bc:	andeq	r0, r0, r4, lsr r8
    12c0:	andeq	r0, r0, lr, lsr #16
    12c4:	andeq	r0, r0, ip, asr #16
    12c8:	andeq	r0, r0, r6, lsr r8
    12cc:	andeq	r0, r0, r0, asr r8
    12d0:	andeq	r0, r0, sl, ror #16
    12d4:	muleq	r0, r0, r8
    12d8:	andeq	r0, r0, r2, lsr #17
    12dc:	strheq	r0, [r0], -ip
    12e0:	andcs	r4, lr, r6, lsl #18
    12e4:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    12e8:	bl	ffdbf2ec <__snprintf_chk@plt+0xffdbe6b0>
    12ec:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    12f0:	pop	{r3, r4, fp, sp, lr}
    12f4:			; <UNDEFINED> instruction: 0xf7ff4008
    12f8:	svclt	0x0000bc01
    12fc:			; <UNDEFINED> instruction: 0xfffffff7
    1300:	andeq	r0, r1, r6, lsl sp
    1304:	blmi	10d3c14 <__snprintf_chk@plt+0x10d2fd8>
    1308:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    130c:	addlt	r4, r5, r2, asr #26
    1310:	strmi	r4, [r6], -r2, asr #18
    1314:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    1318:	andscs	r4, ip, r9, ror r4
    131c:	movwls	r6, #14363	; 0x381b
    1320:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1324:	bl	ff63f328 <__snprintf_chk@plt+0xff63e6ec>
    1328:	bge	5b4d0 <__snprintf_chk@plt+0x5a894>
    132c:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    1330:	bl	ffe3f334 <__snprintf_chk@plt+0xffe3e6f8>
    1334:	svclt	0x00083001
    1338:	andle	r6, sl, ip, lsr #17
    133c:			; <UNDEFINED> instruction: 0x4006f8bd
    1340:	teqle	fp, r0, lsl #24
    1344:			; <UNDEFINED> instruction: 0xf8bd68ac
    1348:	tstlt	r3, r4
    134c:	ldrbtmi	r4, [sl], #-2612	; 0xfffff5cc
    1350:	mcrne	0, 5, r6, cr2, cr3, {6}
    1354:	mvnsvc	pc, #82837504	; 0x4f00000
    1358:	mvnsvc	pc, #208666624	; 0xc700000
    135c:	ldmdale	ip!, {r1, r3, r4, r7, r9, lr}
    1360:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    1364:	stccs	8, cr6, [r1, #-884]	; 0xfffffc8c
    1368:			; <UNDEFINED> instruction: 0x4621dd37
    136c:	andmi	pc, r0, pc, rrx
    1370:			; <UNDEFINED> instruction: 0xf9cef000
    1374:	ble	c11d90 <__snprintf_chk@plt+0xc11154>
    1378:	blx	11502e <__snprintf_chk@plt+0x1143f2>
    137c:	ldrbtmi	pc, [pc], #-1029	; 1384 <__snprintf_chk@plt+0x748>	; <UNPREDICTABLE>
    1380:	eorsvs	r6, ip, r8, ror r8
    1384:	strtmi	fp, [r1], -r0, ror #3
    1388:	bl	ff03f38c <__snprintf_chk@plt+0xff03e750>
    138c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1390:	mcrne	0, 3, sp, cr2, cr6, {1}
    1394:			; <UNDEFINED> instruction: 0x2120442c
    1398:	rsbsvs	r4, sp, r8, lsr #12
    139c:	stc	7, cr15, [ip], {255}	; 0xff
    13a0:			; <UNDEFINED> instruction: 0xf8042300
    13a4:	bllt	b903b4 <__snprintf_chk@plt+0xb8f778>
    13a8:	blmi	693c30 <__snprintf_chk@plt+0x692ff4>
    13ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    13b0:	blls	db420 <__snprintf_chk@plt+0xda7e4>
    13b4:	tstle	fp, sl, asr r0
    13b8:	ldcllt	0, cr11, [r0, #20]!
    13bc:	strb	r6, [r2, ip, lsr #1]
    13c0:			; <UNDEFINED> instruction: 0xf7ff4620
    13c4:	strmi	lr, [r5], -r8, asr #23
    13c8:	mvnle	r2, r0, lsl #16
    13cc:			; <UNDEFINED> instruction: 0x46014a18
    13d0:	andcs	r4, r1, r3, lsr #12
    13d4:			; <UNDEFINED> instruction: 0xf7ff447a
    13d8:	ldmdbmi	r6, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    13dc:	andcs	r2, r0, r5, lsl #4
    13e0:			; <UNDEFINED> instruction: 0xf7ff4479
    13e4:	smlabbcs	r0, r0, fp, lr
    13e8:	andcs	r4, r1, r2, lsl #12
    13ec:	bl	fe9bf3f0 <__snprintf_chk@plt+0xfe9be7b4>
    13f0:	bl	1fbf3f4 <__snprintf_chk@plt+0x1fbe7b8>
    13f4:	tstcs	r1, r0, lsl r8
    13f8:	andcc	r4, r8, r8, ror r4
    13fc:	stc	7, cr15, [r0], {255}	; 0xff
    1400:	strmi	r4, [r1], -lr, lsl #20
    1404:	andcs	r4, r1, r3, lsr #12
    1408:			; <UNDEFINED> instruction: 0xf7ff447a
    140c:	svclt	0x0000eb98
    1410:	andeq	r0, r1, lr, lsl #24
    1414:	strheq	r0, [r0], -r4
    1418:	andeq	r0, r1, lr, ror #25
    141c:			; <UNDEFINED> instruction: 0xffffffe9
    1420:			; <UNDEFINED> instruction: 0x00010cb6
    1424:	andeq	r0, r1, r2, lsr #25
    1428:	muleq	r1, lr, ip
    142c:	andeq	r0, r1, ip, ror #22
    1430:	andeq	r0, r0, r8, lsl #15
    1434:	andeq	r0, r0, ip, asr r7
    1438:	andeq	r0, r1, r4, lsr #24
    143c:	andeq	r0, r0, r4, asr r7
    1440:	blmi	713cb4 <__snprintf_chk@plt+0x713078>
    1444:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1448:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    144c:	strmi	r4, [pc], -r4, lsl #12
    1450:	ldmdavs	fp, {r9, sl, sp}
    1454:			; <UNDEFINED> instruction: 0xf04f9303
    1458:	strls	r0, [r2], -r0, lsl #6
    145c:	bl	fe7bf460 <__snprintf_chk@plt+0xfe7be824>
    1460:	bicslt	r4, r4, r5, lsl #12
    1464:	biclt	r7, r3, r3, lsr #16
    1468:	andvs	sl, r6, r2, lsl #18
    146c:	strtmi	r2, [r0], -sl, lsl #4
    1470:	bl	23f474 <__snprintf_chk@plt+0x23e838>
    1474:	stmiblt	r9, {r0, r3, r5, fp, sp, lr}
    1478:	adcmi	r9, r3, #2048	; 0x800
    147c:	blcs	310e4 <__snprintf_chk@plt+0x304a8>
    1480:	ldmdavc	fp, {r2, r3, ip, lr, pc}
    1484:	bmi	32f9d8 <__snprintf_chk@plt+0x32ed9c>
    1488:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    148c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1490:	subsmi	r9, sl, r3, lsl #22
    1494:	andlt	sp, r5, r9, lsl #2
    1498:	stmdavs	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    149c:	ldrtmi	r4, [fp], -r7, lsl #20
    14a0:	strls	r2, [r0], #-1
    14a4:			; <UNDEFINED> instruction: 0xf7ff447a
    14a8:			; <UNDEFINED> instruction: 0xf7ffeb4a
    14ac:	svclt	0x0000eb22
    14b0:	ldrdeq	r0, [r1], -r4
    14b4:	strheq	r0, [r0], -r4
    14b8:	andeq	r0, r1, lr, lsl #21
    14bc:	ldrdeq	r0, [r0], -r8
    14c0:	blmi	6d3d30 <__snprintf_chk@plt+0x6d30f4>
    14c4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    14c8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    14cc:	strmi	r4, [pc], -r4, lsl #12
    14d0:	ldmdavs	fp, {r9, sl, sp}
    14d4:			; <UNDEFINED> instruction: 0xf04f9303
    14d8:	strls	r0, [r2], -r0, lsl #6
    14dc:	bl	17bf4e0 <__snprintf_chk@plt+0x17be8a4>
    14e0:	biclt	r4, ip, r5, lsl #12
    14e4:			; <UNDEFINED> instruction: 0xb1bb7823
    14e8:	andvs	sl, r6, r2, lsl #18
    14ec:			; <UNDEFINED> instruction: 0xf7ff4620
    14f0:	stmdavs	r9!, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    14f4:	blls	afb20 <__snprintf_chk@plt+0xaeee4>
    14f8:	svclt	0x001842a3
    14fc:	andle	r2, ip, r0, lsl #22
    1500:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    1504:	blmi	293d38 <__snprintf_chk@plt+0x2930fc>
    1508:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    150c:	blls	db57c <__snprintf_chk@plt+0xda940>
    1510:	qaddle	r4, sl, r9
    1514:	ldcllt	0, cr11, [r0, #20]!
    1518:	bmi	1db5c4 <__snprintf_chk@plt+0x1da988>
    151c:	andcs	r4, r1, fp, lsr r6
    1520:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    1524:	bl	2bf528 <__snprintf_chk@plt+0x2be8ec>
    1528:	b	ff8bf52c <__snprintf_chk@plt+0xff8be8f0>
    152c:	andeq	r0, r1, r4, asr sl
    1530:	strheq	r0, [r0], -r4
    1534:	andeq	r0, r1, r0, lsl sl
    1538:	andeq	r0, r0, sl, asr r7
    153c:			; <UNDEFINED> instruction: 0x460eb5f0
    1540:	strmi	fp, [r7], -r3, lsl #1
    1544:	rsble	r2, r7, r0, lsl #16
    1548:	stccs	8, cr7, [r0], {4}
    154c:			; <UNDEFINED> instruction: 0xf7ffd064
    1550:			; <UNDEFINED> instruction: 0x463beb1a
    1554:	and	r6, r1, r2, lsl #16
    1558:	svcmi	0x0001f813
    155c:	andspl	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    1560:	andpl	pc, r0, r5, lsl r4	; <UNPREDICTABLE>
    1564:	stfcsd	f5, [sp], #-992	; 0xfffffc20
    1568:	stccs	0, cr13, [fp], #-304	; 0xfffffed0
    156c:	ldmdavc	ip, {r1, r8, r9, sl, fp, ip, sp, pc}^
    1570:			; <UNDEFINED> instruction: 0xf8323301
    1574:	streq	r5, [r9, #-20]!	; 0xffffffec
    1578:	cdp	5, 11, cr13, cr2, cr11, {2}
    157c:	ldrmi	r6, [r9], -r4, lsl #22
    1580:	blvc	bfcc04 <__snprintf_chk@plt+0xbfbfc8>
    1584:	svcpl	0x0001f811
    1588:	andspl	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    158c:	cfsh64	mvdx0, mvdx7, #29
    1590:	ldrbtle	r7, [r7], #2822	; 0xb06
    1594:	bleq	b3cc18 <__snprintf_chk@plt+0xb3bfdc>
    1598:	blpl	13d068 <__snprintf_chk@plt+0x13c42c>
    159c:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    15a0:	svcmi	0x0001f813
    15a4:	bne	43cdc4 <__snprintf_chk@plt+0x43c188>
    15a8:	andsne	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    15ac:	cdp	5, 11, cr0, cr8, cr9, {0}
    15b0:	vmls.f64	d6, d22, d6
    15b4:	vdiv.f64	d0, d7, d7
    15b8:	strbtle	r7, [pc], #2821	; 15c0 <__snprintf_chk@plt+0x984>
    15bc:			; <UNDEFINED> instruction: 0xf004b1ec
    15c0:	cfstrscs	mvf0, [ip], #-1012	; 0xfffffc0c
    15c4:	ldmdavc	r9, {r1, r4, r5, r8, ip, lr, pc}^
    15c8:			; <UNDEFINED> instruction: 0xf8323301
    15cc:	streq	r4, [r5, #-17]!	; 0xffffffef
    15d0:	cfldr32	mvfx13, [pc, #72]	; 1620 <__snprintf_chk@plt+0x9e4>
    15d4:	vmov.32	r6, d2[1]
    15d8:	ldmdbcc	r0!, {r2, r8, r9, fp, ip, lr}
    15dc:	bne	43ce00 <__snprintf_chk@plt+0x43c1c4>
    15e0:	svcne	0x0001f813
    15e4:	andsmi	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    15e8:	cdp	5, 11, cr0, cr8, cr4, {1}
    15ec:	vmls.f64	d7, d23, d7
    15f0:	vdiv.f64	d0, d6, d6
    15f4:	ldrbtle	r6, [r0], #2821	; 0xb05
    15f8:	tstlt	r8, r1, ror r9
    15fc:	bleq	103d0c8 <__snprintf_chk@plt+0x103c48c>
    1600:	ldcllt	0, cr11, [r0, #12]!
    1604:	andcs	r7, r1, ip, asr r8
    1608:			; <UNDEFINED> instruction: 0xf8324403
    160c:	streq	r5, [r9, #-20]!	; 0xffffffec
    1610:	cfldrs	mvf13, [pc, #716]	; 18e4 <__snprintf_chk@plt+0xca8>
    1614:	ldrb	r0, [r1, sp, lsl #22]
    1618:	b	ff03f61c <__snprintf_chk@plt+0xff03e9e0>
    161c:	ldrtmi	r4, [r3], -ip, lsl #20
    1620:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1624:	strls	r2, [r0, -r1]
    1628:	b	fe23f62c <__snprintf_chk@plt+0xfe23e9f0>
    162c:	ldrtmi	r4, [r3], -r9, lsl #20
    1630:	andcs	r2, r1, r6, lsl r1
    1634:	smlsdxls	r0, sl, r4, r4
    1638:	b	fe03f63c <__snprintf_chk@plt+0xfe03ea00>
    163c:	andhi	pc, r0, pc, lsr #7
    1640:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    1644:	svccc	0x00b99999
	...
    1650:	andeq	r0, r0, ip, asr r6
    1654:	andeq	r0, r0, r8, asr #12
    1658:			; <UNDEFINED> instruction: 0x4604b570
    165c:	b	1a3f660 <__snprintf_chk@plt+0x1a3ea24>
    1660:	strtmi	r4, [r0], -r6, lsl #12
    1664:	b	b3f668 <__snprintf_chk@plt+0xb3ea2c>
    1668:	strtmi	r4, [r0], -r5, lsl #12
    166c:	b	ff0bf670 <__snprintf_chk@plt+0xff0bea34>
    1670:	ldmdblt	r5, {r2, r9, sl, lr}^
    1674:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    1678:	b	fe43f67c <__snprintf_chk@plt+0xfe43ea40>
    167c:	stccc	8, cr6, [r9], {4}
    1680:			; <UNDEFINED> instruction: 0xf04fbf18
    1684:			; <UNDEFINED> instruction: 0x462034ff
    1688:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    168c:	b	fe1bf690 <__snprintf_chk@plt+0xfe1bea54>
    1690:	blcs	81b6a4 <__snprintf_chk@plt+0x81aa68>
    1694:	andvs	sp, r4, r3
    1698:	ldrbtcc	pc, [pc], #79	; 16a0 <__snprintf_chk@plt+0xa64>	; <UNPREDICTABLE>
    169c:			; <UNDEFINED> instruction: 0xf04fe7f3
    16a0:	udf	#847	; 0x34f
    16a4:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    16a8:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    16ac:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    16b0:			; <UNDEFINED> instruction: 0xffd2f7ff
    16b4:			; <UNDEFINED> instruction: 0xf7ffb128
    16b8:	stmdavs	r3, {r1, r4, r5, r6, r9, fp, sp, lr, pc}
    16bc:	blcs	812ed8 <__snprintf_chk@plt+0x81229c>
    16c0:	blmi	3f5aec <__snprintf_chk@plt+0x3f4eb0>
    16c4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    16c8:			; <UNDEFINED> instruction: 0xffc6f7ff
    16cc:			; <UNDEFINED> instruction: 0xbd38b900
    16d0:			; <UNDEFINED> instruction: 0xf7ff2001
    16d4:	stmdbmi	fp, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    16d8:	andcs	r2, r0, r5, lsl #4
    16dc:			; <UNDEFINED> instruction: 0xf7ff4479
    16e0:	bmi	27bef0 <__snprintf_chk@plt+0x27b2b4>
    16e4:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    16e8:	andcs	r4, r0, r3, lsl #12
    16ec:	b	9bf6f0 <__snprintf_chk@plt+0x9beab4>
    16f0:			; <UNDEFINED> instruction: 0xf7ff2001
    16f4:	svclt	0x0000e9ec
    16f8:	andeq	r0, r1, lr, ror #16
    16fc:	andeq	r0, r0, ip, asr #1
    1700:	strheq	r0, [r0], -ip
    1704:	andeq	r0, r0, ip, lsr #11
    1708:	andeq	r0, r0, lr, lsr #11
    170c:	andeq	r0, r0, r0
    1710:			; <UNDEFINED> instruction: 0xf0002900
    1714:	b	fe021c14 <__snprintf_chk@plt+0xfe020fd8>
    1718:	svclt	0x00480c01
    171c:	cdpne	2, 4, cr4, cr10, cr9, {2}
    1720:	tsthi	pc, r0	; <UNPREDICTABLE>
    1724:	svclt	0x00480003
    1728:	addmi	r4, fp, #805306372	; 0x30000004
    172c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    1730:			; <UNDEFINED> instruction: 0xf0004211
    1734:	blx	fece1bc8 <__snprintf_chk@plt+0xfece0f8c>
    1738:	blx	fec7e14c <__snprintf_chk@plt+0xfec7d510>
    173c:	bl	fe83d948 <__snprintf_chk@plt+0xfe83cd0c>
    1740:			; <UNDEFINED> instruction: 0xf1c20202
    1744:	andge	r0, r4, pc, lsl r2
    1748:	andne	lr, r2, #0, 22
    174c:	andeq	pc, r0, pc, asr #32
    1750:	svclt	0x00004697
    1754:	andhi	pc, r0, pc, lsr #7
    1758:	svcvc	0x00c1ebb3
    175c:	bl	1031364 <__snprintf_chk@plt+0x1030728>
    1760:	svclt	0x00280000
    1764:	bicvc	lr, r1, #166912	; 0x28c00
    1768:	svcvc	0x0081ebb3
    176c:	bl	1031374 <__snprintf_chk@plt+0x1030738>
    1770:	svclt	0x00280000
    1774:	orrvc	lr, r1, #166912	; 0x28c00
    1778:	svcvc	0x0041ebb3
    177c:	bl	1031384 <__snprintf_chk@plt+0x1030748>
    1780:	svclt	0x00280000
    1784:	movtvc	lr, #7075	; 0x1ba3
    1788:	svcvc	0x0001ebb3
    178c:	bl	1031394 <__snprintf_chk@plt+0x1030758>
    1790:	svclt	0x00280000
    1794:	movwvc	lr, #7075	; 0x1ba3
    1798:	svcvs	0x00c1ebb3
    179c:	bl	10313a4 <__snprintf_chk@plt+0x1030768>
    17a0:	svclt	0x00280000
    17a4:	bicvs	lr, r1, #166912	; 0x28c00
    17a8:	svcvs	0x0081ebb3
    17ac:	bl	10313b4 <__snprintf_chk@plt+0x1030778>
    17b0:	svclt	0x00280000
    17b4:	orrvs	lr, r1, #166912	; 0x28c00
    17b8:	svcvs	0x0041ebb3
    17bc:	bl	10313c4 <__snprintf_chk@plt+0x1030788>
    17c0:	svclt	0x00280000
    17c4:	movtvs	lr, #7075	; 0x1ba3
    17c8:	svcvs	0x0001ebb3
    17cc:	bl	10313d4 <__snprintf_chk@plt+0x1030798>
    17d0:	svclt	0x00280000
    17d4:	movwvs	lr, #7075	; 0x1ba3
    17d8:	svcpl	0x00c1ebb3
    17dc:	bl	10313e4 <__snprintf_chk@plt+0x10307a8>
    17e0:	svclt	0x00280000
    17e4:	bicpl	lr, r1, #166912	; 0x28c00
    17e8:	svcpl	0x0081ebb3
    17ec:	bl	10313f4 <__snprintf_chk@plt+0x10307b8>
    17f0:	svclt	0x00280000
    17f4:	orrpl	lr, r1, #166912	; 0x28c00
    17f8:	svcpl	0x0041ebb3
    17fc:	bl	1031404 <__snprintf_chk@plt+0x10307c8>
    1800:	svclt	0x00280000
    1804:	movtpl	lr, #7075	; 0x1ba3
    1808:	svcpl	0x0001ebb3
    180c:	bl	1031414 <__snprintf_chk@plt+0x10307d8>
    1810:	svclt	0x00280000
    1814:	movwpl	lr, #7075	; 0x1ba3
    1818:	svcmi	0x00c1ebb3
    181c:	bl	1031424 <__snprintf_chk@plt+0x10307e8>
    1820:	svclt	0x00280000
    1824:	bicmi	lr, r1, #166912	; 0x28c00
    1828:	svcmi	0x0081ebb3
    182c:	bl	1031434 <__snprintf_chk@plt+0x10307f8>
    1830:	svclt	0x00280000
    1834:	orrmi	lr, r1, #166912	; 0x28c00
    1838:	svcmi	0x0041ebb3
    183c:	bl	1031444 <__snprintf_chk@plt+0x1030808>
    1840:	svclt	0x00280000
    1844:	movtmi	lr, #7075	; 0x1ba3
    1848:	svcmi	0x0001ebb3
    184c:	bl	1031454 <__snprintf_chk@plt+0x1030818>
    1850:	svclt	0x00280000
    1854:	movwmi	lr, #7075	; 0x1ba3
    1858:	svccc	0x00c1ebb3
    185c:	bl	1031464 <__snprintf_chk@plt+0x1030828>
    1860:	svclt	0x00280000
    1864:	biccc	lr, r1, #166912	; 0x28c00
    1868:	svccc	0x0081ebb3
    186c:	bl	1031474 <__snprintf_chk@plt+0x1030838>
    1870:	svclt	0x00280000
    1874:	orrcc	lr, r1, #166912	; 0x28c00
    1878:	svccc	0x0041ebb3
    187c:	bl	1031484 <__snprintf_chk@plt+0x1030848>
    1880:	svclt	0x00280000
    1884:	movtcc	lr, #7075	; 0x1ba3
    1888:	svccc	0x0001ebb3
    188c:	bl	1031494 <__snprintf_chk@plt+0x1030858>
    1890:	svclt	0x00280000
    1894:	movwcc	lr, #7075	; 0x1ba3
    1898:	svccs	0x00c1ebb3
    189c:	bl	10314a4 <__snprintf_chk@plt+0x1030868>
    18a0:	svclt	0x00280000
    18a4:	biccs	lr, r1, #166912	; 0x28c00
    18a8:	svccs	0x0081ebb3
    18ac:	bl	10314b4 <__snprintf_chk@plt+0x1030878>
    18b0:	svclt	0x00280000
    18b4:	orrcs	lr, r1, #166912	; 0x28c00
    18b8:	svccs	0x0041ebb3
    18bc:	bl	10314c4 <__snprintf_chk@plt+0x1030888>
    18c0:	svclt	0x00280000
    18c4:	movtcs	lr, #7075	; 0x1ba3
    18c8:	svccs	0x0001ebb3
    18cc:	bl	10314d4 <__snprintf_chk@plt+0x1030898>
    18d0:	svclt	0x00280000
    18d4:	movwcs	lr, #7075	; 0x1ba3
    18d8:	svcne	0x00c1ebb3
    18dc:	bl	10314e4 <__snprintf_chk@plt+0x10308a8>
    18e0:	svclt	0x00280000
    18e4:	bicne	lr, r1, #166912	; 0x28c00
    18e8:	svcne	0x0081ebb3
    18ec:	bl	10314f4 <__snprintf_chk@plt+0x10308b8>
    18f0:	svclt	0x00280000
    18f4:	orrne	lr, r1, #166912	; 0x28c00
    18f8:	svcne	0x0041ebb3
    18fc:	bl	1031504 <__snprintf_chk@plt+0x10308c8>
    1900:	svclt	0x00280000
    1904:	movtne	lr, #7075	; 0x1ba3
    1908:	svcne	0x0001ebb3
    190c:	bl	1031514 <__snprintf_chk@plt+0x10308d8>
    1910:	svclt	0x00280000
    1914:	movwne	lr, #7075	; 0x1ba3
    1918:	svceq	0x00c1ebb3
    191c:	bl	1031524 <__snprintf_chk@plt+0x10308e8>
    1920:	svclt	0x00280000
    1924:	biceq	lr, r1, #166912	; 0x28c00
    1928:	svceq	0x0081ebb3
    192c:	bl	1031534 <__snprintf_chk@plt+0x10308f8>
    1930:	svclt	0x00280000
    1934:	orreq	lr, r1, #166912	; 0x28c00
    1938:	svceq	0x0041ebb3
    193c:	bl	1031544 <__snprintf_chk@plt+0x1030908>
    1940:	svclt	0x00280000
    1944:	movteq	lr, #7075	; 0x1ba3
    1948:	svceq	0x0001ebb3
    194c:	bl	1031554 <__snprintf_chk@plt+0x1030918>
    1950:	svclt	0x00280000
    1954:	movweq	lr, #7075	; 0x1ba3
    1958:	svceq	0x0000f1bc
    195c:	submi	fp, r0, #72, 30	; 0x120
    1960:	b	fe713728 <__snprintf_chk@plt+0xfe712aec>
    1964:	svclt	0x00480f00
    1968:	ldrbmi	r4, [r0, -r0, asr #4]!
    196c:	andcs	fp, r0, r8, lsr pc
    1970:	b	13f1588 <__snprintf_chk@plt+0x13f094c>
    1974:			; <UNDEFINED> instruction: 0xf04070ec
    1978:	ldrbmi	r0, [r0, -r1]!
    197c:			; <UNDEFINED> instruction: 0xf281fab1
    1980:	andseq	pc, pc, #-2147483600	; 0x80000030
    1984:	svceq	0x0000f1bc
    1988:			; <UNDEFINED> instruction: 0xf002fa23
    198c:	submi	fp, r0, #72, 30	; 0x120
    1990:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    1994:			; <UNDEFINED> instruction: 0xf06fbfc8
    1998:	svclt	0x00b84000
    199c:	andmi	pc, r0, pc, asr #32
    19a0:	stmdalt	lr, {ip, sp, lr, pc}
    19a4:	rscsle	r2, r4, r0, lsl #18
    19a8:	andmi	lr, r3, sp, lsr #18
    19ac:	mrc2	7, 5, pc, cr3, cr15, {7}
    19b0:			; <UNDEFINED> instruction: 0x4006e8bd
    19b4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    19b8:	smlatbeq	r3, r1, fp, lr
    19bc:	svclt	0x00004770
    19c0:			; <UNDEFINED> instruction: 0xf04fb502
    19c4:			; <UNDEFINED> instruction: 0xf7ff0008
    19c8:	stclt	8, cr14, [r2, #-328]	; 0xfffffeb8
    19cc:	mvnsmi	lr, #737280	; 0xb4000
    19d0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    19d4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    19d8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    19dc:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19e0:	blne	1d92bdc <__snprintf_chk@plt+0x1d91fa0>
    19e4:	strhle	r1, [sl], -r6
    19e8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    19ec:	svccc	0x0004f855
    19f0:	strbmi	r3, [sl], -r1, lsl #8
    19f4:	ldrtmi	r4, [r8], -r1, asr #12
    19f8:	adcmi	r4, r6, #152, 14	; 0x2600000
    19fc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1a00:	svclt	0x000083f8
    1a04:	andeq	r0, r1, r2, ror #7
    1a08:	ldrdeq	r0, [r1], -r8
    1a0c:	svclt	0x00004770
    1a10:	tstcs	r0, r2, lsl #22
    1a14:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1a18:	stmialt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a1c:	andeq	r0, r1, ip, ror #11

Disassembly of section .fini:

00001a20 <.fini>:
    1a20:	push	{r3, lr}
    1a24:	pop	{r3, pc}
