Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 14 15:28:38 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/doGain_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.517%)  route 3.644ns (81.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ack_out
    SLICE_X21Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.917 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1/O
                         net (fo=6, routed)           0.528     5.445    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.517%)  route 3.644ns (81.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ack_out
    SLICE_X21Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.917 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1/O
                         net (fo=6, routed)           0.528     5.445    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.517%)  route 3.644ns (81.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ack_out
    SLICE_X21Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.917 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1/O
                         net (fo=6, routed)           0.528     5.445    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.517%)  route 3.644ns (81.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ack_out
    SLICE_X21Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.917 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1/O
                         net (fo=6, routed)           0.528     5.445    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  5.015    




