

================================================================
== Synthesis Summary Report of 'invstripe'
================================================================
+ General Information: 
    * Date:           Sat Dec 16 19:04:18 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        LAB_2
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+--------+-------+---------+---------+----------+---------+------+----------+--------+--------+-----------+------------+-----+
    |   Modules   |  Issue |       | Latency | Latency | Iteration|         | Trip |          |        |        |           |            |     |
    |   & Loops   |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |     LUT    | URAM|
    +-------------+--------+-------+---------+---------+----------+---------+------+----------+--------+--------+-----------+------------+-----+
    |+ invstripe  |  Timing|  -2.28|       43|  317.942|         -|       20|     -|       yes|  6 (2%)|  5 (2%)|  4121 (3%)|  5640 (10%)|    -|
    +-------------+--------+-------+---------+---------+----------+---------+------+----------+--------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| dst       | out       | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| src       | in        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* Other Ports
+------+--------+-----------+----------+
| Port | Mode   | Direction | Bitwidth |
+------+--------+-----------+----------+
| f    | ap_vld | in        | 32       |
+------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| src      | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>& |
| dst      | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>& |
| f        | in        | float                                       |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| src      | src          | interface |
| dst      | dst          | interface |
| f        | f            | port      |
| f        | f_ap_vld     | port      |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+-------------+------+---------+---------+
| + invstripe                         | 5   |        |             |      |         |         |
|   add_ln68_fu_991_p2                | -   |        | add_ln68    | add  | fabric  | 0       |
|   add_ln69_fu_998_p2                | -   |        | add_ln69    | add  | fabric  | 0       |
|   add_ln70_fu_1005_p2               | -   |        | add_ln70    | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_5_max_dsp_1_U2  | 3   |        | mul         | fmul | maxdsp  | 4       |
|   fsub_32ns_32ns_32_9_full_dsp_1_U1 | 2   |        | sub         | fsub | fulldsp | 8       |
|   add_ln346_1_fu_1715_p2            | -   |        | add_ln346_1 | add  | fabric  | 0       |
|   sub_ln71_1_fu_1729_p2             | -   |        | sub_ln71_1  | sub  | fabric  | 0       |
|   fmul_32ns_32ns_32_5_max_dsp_1_U2  | 3   |        | mul1        | fmul | maxdsp  | 4       |
|   fsub_32ns_32ns_32_9_full_dsp_1_U1 | 2   |        | sub1        | fsub | fulldsp | 8       |
|   add_ln346_2_fu_1869_p2            | -   |        | add_ln346_2 | add  | fabric  | 0       |
|   sub_ln71_2_fu_1883_p2             | -   |        | sub_ln71_2  | sub  | fabric  | 0       |
|   fmul_32ns_32ns_32_5_max_dsp_1_U2  | 3   |        | mul2        | fmul | maxdsp  | 4       |
|   fsub_32ns_32ns_32_9_full_dsp_1_U1 | 2   |        | sub2        | fsub | fulldsp | 8       |
|   add_ln346_3_fu_2008_p2            | -   |        | add_ln346_3 | add  | fabric  | 0       |
|   sub_ln71_3_fu_2022_p2             | -   |        | sub_ln71_3  | sub  | fabric  | 0       |
|   add_ln87_fu_1016_p2               | -   |        | add_ln87    | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_5_max_dsp_1_U2  | 3   |        | dc          | fmul | maxdsp  | 4       |
|   add_ln346_fu_1140_p2              | -   |        | add_ln346   | add  | fabric  | 0       |
|   sub_ln71_fu_1154_p2               | -   |        | sub_ln71    | sub  | fabric  | 0       |
|   add_ln100_fu_1212_p2              | -   |        | add_ln100   | add  | fabric  | 0       |
|   grp_fu_830_p2                     | -   |        | add_ln104   | add  | fabric  | 0       |
|   add_ln108_fu_1274_p2              | -   |        | add_ln108   | add  | fabric  | 0       |
|   grp_fu_830_p2                     | -   |        | add_ln114   | add  | fabric  | 0       |
|   grp_fu_830_p2                     | -   |        | add_ln125   | add  | fabric  | 0       |
|   grp_fu_1598_p1                    | -   |        | sub_ln136   | sub  | fabric  | 0       |
|   sub_ln137_fu_1612_p2              | -   |        | sub_ln137   | sub  | fabric  | 0       |
|   sub_ln138_fu_1642_p2              | -   |        | sub_ln138   | sub  | fabric  | 0       |
|   add_ln143_fu_1296_p2              | -   |        | add_ln143   | add  | fabric  | 0       |
|   sub_ln145_fu_1301_p2              | -   |        | sub_ln145   | sub  | fabric  | 0       |
|   add_ln163_fu_946_p2               | -   |        | add_ln163   | add  | fabric  | 0       |
|   add_ln166_fu_1022_p2              | -   |        | add_ln166   | add  | fabric  | 0       |
+-------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------------+---------+------+---------+
| Name                                                                   | BRAM | URAM | Pragma | Variable                                                           | Storage | Impl | Latency |
+------------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------------+---------+------+---------+
| + invstripe                                                            | 6    | 0    |        |                                                                    |         |      |         |
|   invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_U   | 2    | -    |        | invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist   | ram_t2p | auto | 1       |
|   invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_U | 2    | -    |        | invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1 | ram_t2p | auto | 1       |
|   invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_U | 2    | -    |        | invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2 | ram_t2p | auto | 1       |
+------------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------+-----------------------------------------------------+
| Type            | Options                      | Location                                            |
+-----------------+------------------------------+-----------------------------------------------------+
| interface       | mode=ap_vld port=f           | PYNQ-Z2/hls/invstripe.cpp:21 in invstripe, f        |
| interface       | ap_ctrl_none port=return     | PYNQ-Z2/hls/invstripe.cpp:22 in invstripe, return   |
| interface       | axis port=src                | PYNQ-Z2/hls/invstripe.cpp:23 in invstripe, src      |
| interface       | axis port=dst                | PYNQ-Z2/hls/invstripe.cpp:24 in invstripe, dst      |
| pipeline        | II=1                         | PYNQ-Z2/hls/invstripe.cpp:25 in invstripe           |
| array_partition | complete dim=1 variable=hist | LAB_2/solution2/directives.tcl:9 in invstripe, hist |
| reset           | variable=hist                | LAB_2/solution2/directives.tcl:8 in invstripe, hist |
+-----------------+------------------------------+-----------------------------------------------------+


