#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri May 05 12:41:21 2017
# Process ID: 9852
# Current directory: C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9372 C:\Users\husseinz\Desktop\New_ECE212\Lab10\Lab10\Lab10.xpr
# Log file: C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/vivado.log
# Journal file: C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/Lab10.xpr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSANumComputeUnits
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimRadix
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTimeUnit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimArrayDisplayLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTraceLimit
WARNING: [Project 1-231] Project 'Lab10.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as Lab10_final C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final -force
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 12:43:20 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg
ERROR: [Wavedata 42-472] WCFG parsing ERROR: 
Fatal Error at file C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg, line 14, char 2
  Message: element name expected

ERROR: [Wavedata 42-472] WCFG parsing ERROR: 
Fatal Error at file C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg, line 14, char 2
  Message: element name expected

ERROR: [Common 17-39] 'open_wave_config' failed due to earlier errors.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 874.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 12:46:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg
ERROR: [Wavedata 42-472] WCFG parsing ERROR: 
Fatal Error at file C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg, line 14, char 2
  Message: element name expected

ERROR: [Wavedata 42-472] WCFG parsing ERROR: 
Fatal Error at file C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg, line 14, char 2
  Message: element name expected

ERROR: [Common 17-39] 'open_wave_config' failed due to earlier errors.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
remove_files C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv
update_compile_order -fileset sources_1
remove_files C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv
update_compile_order -fileset sources_1
remove_files -fileset sim_1 C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/mipstest.sv
update_compile_order -fileset sim_1
remove_files C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/memfile.dat
remove_files -fileset sim_1 C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg
add_files -norecurse {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/memfile.dat
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 12:52:31 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 949.457 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 949.457 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error-MainDec x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct z
Error-MainDec z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct z
Error-MainDec z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
Error- Funct z
Error-MainDec z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
Error- Funct z
Error-MainDec z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct z
Error-MainDec z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
Error -ALU x
Error- Funct 0
Error- Funct x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
Error- Funct x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
Error- Funct x
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
Error- Funct z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
Error- Funct z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
...Error: Unkown Funct x
Error- Funct z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
Error- Funct z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:62]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable instrF might have multiple concurrent drivers [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
Error- Funct z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Error -ALU x
Error- Funct 0
Error- Funct z
Error -ALU x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol ststallF, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:133]
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol ststallF, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:133]
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol ststallF, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:133]
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol ststallF, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:133]
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol ststallF, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:133]
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol ststallF, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:133]
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
Simulation failed
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
Simulation failed
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
Simulation failed
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
Simulation failed
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
Simulation failed
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
Simulation failed
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
Simulation failed
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
set_property xsim.view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10/testbench_behav.wcfg C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 15:58:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.848 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg}
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 16:22:54 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
...Error: Unkown Funct x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 16:25:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 16:29:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
WARNING: Simulation object /testbench/dut/mips/dp/rf/r_data1 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 16:31:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
WARNING: Simulation object /testbench/dut/mips/dp/rf/r_data1 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.289 ; gain = 0.000
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 16:51:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation failed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg}
save_wave_config {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 17:40:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation failed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/pipeline_mips.sv:60]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3cb43fba79ff4b0594fd10333f9da3a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/hazard.sv" Line 23. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.srcs/sources_1/new/Alu.sv" Line 22. Module Alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 05 17:45:33 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/Lab10_final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_final/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 05 17:51:10 2017...
