{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609433720108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609433720109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 18:55:20 2020 " "Processing started: Thu Dec 31 18:55:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609433720109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433720109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Components -c Components " "Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433720109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609433720369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609433720369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_1.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1 " "Found entity 1: RAM_1" {  } { { "RAM_1.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727542 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_Processor.v(60) " "Verilog HDL information at Instruction_Processor.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609433727543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionProcessor " "Found entity 1: InstructionProcessor" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.v 1 1 " "Found 1 design units, including 1 entities, in source file SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "core.v(28) " "Verilog HDL warning at core.v(28): extended using \"x\" or \"z\"" {  } { { "core.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/core.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609433727547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer " "Found entity 1: Buffer" {  } { { "Buffer.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Components.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Components " "Found entity 1: Components" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_manager " "Found entity 1: memory_manager" {  } { { "MemoryManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8 " "Found entity 1: decoder8" {  } { { "decoder8.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder64.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder64.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder64 " "Found entity 1: decoder64" {  } { { "decoder64.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RED red BufferManager.v(4) " "Verilog HDL Declaration information at BufferManager.v(4): object \"RED\" differs only in case from object \"red\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609433727552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GREEN green BufferManager.v(5) " "Verilog HDL Declaration information at BufferManager.v(5): object \"GREEN\" differs only in case from object \"green\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609433727552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLUE blue BufferManager.v(6) " "Verilog HDL Declaration information at BufferManager.v(6): object \"BLUE\" differs only in case from object \"blue\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609433727552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferManager.v 1 1 " "Found 1 design units, including 1 entities, in source file BufferManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_manager " "Found entity 1: buffer_manager" {  } { { "BufferManager.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SVGA.v 1 1 " "Found 1 design units, including 1 entities, in source file SVGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "SVGA.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock/Clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock/Clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_0002 " "Found entity 1: Clock_0002" {  } { { "Clock/Clock_0002.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Clock/Clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609433727553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin Instruction_Processor.v(43) " "Verilog HDL Implicit Net warning at Instruction_Processor.v(43): created implicit net for \"cin\"" {  } { { "Instruction_Processor.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609433727554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk SM.v(99) " "Verilog HDL Implicit Net warning at SM.v(99): created implicit net for \"clk\"" {  } { { "SM.v" "" { Text "/home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609433727554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Components " "Elaborating entity \"Components\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609433727618 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "vga inst5 " "Block or symbol \"vga\" of instance \"inst5\" overlaps another block or symbol" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 496 1024 1184 640 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1609433727622 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "core_address\[CORE_WIDTH-1..0\] memory_manager inst " "Incorrect connector style at port \"core_address\[CORE_WIDTH-1..0\]\" for symbol \"inst\" of type memory_manager" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 160 752 984 160 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727622 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "reg_en\[NUM_REGS-1..0\] memory_manager inst " "Incorrect connector style at port \"reg_en\[NUM_REGS-1..0\]\" for symbol \"inst\" of type memory_manager" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 192 752 784 192 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727622 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "core_en\[NUM_CORES-1..0\] memory_manager inst " "Incorrect connector style at port \"core_en\[NUM_CORES-1..0\]\" for symbol \"inst\" of type memory_manager" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 208 752 952 208 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "data\[DATA_WIDTH-1..0\] memory_manager inst " "Incorrect connector style at port \"data\[DATA_WIDTH-1..0\]\" for symbol \"inst\" of type memory_manager" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 128 744 752 128 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "core_data\[CORE_WIDTH-1..0\] memory_manager inst " "Incorrect connector style at port \"core_data\[CORE_WIDTH-1..0\]\" for symbol \"inst\" of type memory_manager" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 144 752 816 144 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "x\[COORDINATES-1..0\] buffer_manager inst1 " "Incorrect connector style at port \"x\[COORDINATES-1..0\]\" for symbol \"inst1\" of type buffer_manager" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 512 1224 1280 512 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "y\[COORDINATES-1..0\] buffer_manager inst1 " "Incorrect connector style at port \"y\[COORDINATES-1..0\]\" for symbol \"inst1\" of type buffer_manager" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 528 1240 1280 528 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "data\[WIDTH-1..0\] buffer_manager inst1 " "Incorrect connector style at port \"data\[WIDTH-1..0\]\" for symbol \"inst1\" of type buffer_manager" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 576 1248 1280 576 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "address\[ADDRESS_WIDTH-1..0\] SM inst3 " "Incorrect connector style at port \"address\[ADDRESS_WIDTH-1..0\]\" for symbol \"inst3\" of type SM" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 256 984 1016 256 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "instruction\[INSTRUCTION_WIDTH-1..0\] SM inst3 " "Incorrect connector style at port \"instruction\[INSTRUCTION_WIDTH-1..0\]\" for symbol \"inst3\" of type SM" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 272 1000 1016 272 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "bufferAddress\[BUFFER_ADDRESS_WIDTH-1..0\] SM inst3 " "Incorrect connector style at port \"bufferAddress\[BUFFER_ADDRESS_WIDTH-1..0\]\" for symbol \"inst3\" of type SM" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 288 984 1016 288 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "coreEnable\[CORE_NUM-1..0\] SM inst3 " "Incorrect connector style at port \"coreEnable\[CORE_NUM-1..0\]\" for symbol \"inst3\" of type SM" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 320 952 1016 320 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "bufferData\[DATA_WIDTH-1..0\] SM inst3 " "Incorrect connector style at port \"bufferData\[DATA_WIDTH-1..0\]\" for symbol \"inst3\" of type SM" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 272 1464 1576 272 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "data\[DATA_WIDTH-1..0\] SM inst3 " "Incorrect connector style at port \"data\[DATA_WIDTH-1..0\]\" for symbol \"inst3\" of type SM" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 256 1464 1496 256 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "x\[9..0\] vga inst5 " "Incorrect connector style at port \"x\[9..0\]\" for symbol \"inst5\" of type vga" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 592 1184 1224 592 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "y\[9..0\] vga inst5 " "Incorrect connector style at port \"y\[9..0\]\" for symbol \"inst5\" of type vga" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 608 1184 1240 608 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "regData\[WIDTH-1..0\] InstructionProcessor inst8 " "Incorrect connector style at port \"regData\[WIDTH-1..0\]\" for symbol \"inst8\" of type InstructionProcessor" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 424 376 416 424 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "regChoose\[REGS_CODING-1..0\] InstructionProcessor inst8 " "Incorrect connector style at port \"regChoose\[REGS_CODING-1..0\]\" for symbol \"inst8\" of type InstructionProcessor" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 440 400 416 440 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "ROMData\[WIDTH-1..0\] InstructionProcessor inst8 " "Incorrect connector style at port \"ROMData\[WIDTH-1..0\]\" for symbol \"inst8\" of type InstructionProcessor" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 456 400 416 456 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "instructionOut\[WIDTH-2..0\] InstructionProcessor inst8 " "Incorrect connector style at port \"instructionOut\[WIDTH-2..0\]\" for symbol \"inst8\" of type InstructionProcessor" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 408 768 1000 408 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "ROMAddress\[WIDTH-1..0\] InstructionProcessor inst8 " "Incorrect connector style at port \"ROMAddress\[WIDTH-1..0\]\" for symbol \"inst8\" of type InstructionProcessor" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 424 768 784 424 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "address\[15..0\] ROM inst9 " "Incorrect connector style at port \"address\[15..0\]\" for symbol \"inst9\" of type ROM" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 600 464 480 600 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "q\[15..0\] ROM inst9 " "Incorrect connector style at port \"q\[15..0\]\" for symbol \"inst9\" of type ROM" {  } { { "Components.bdf" "" { Schematic "/home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf" { { 600 664 680 600 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609433727623 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609433727705 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 31 18:55:27 2020 " "Processing ended: Thu Dec 31 18:55:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609433727705 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609433727705 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609433727705 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609433727705 ""}
