read -sv run_verilog_mid/adder_32b_22_60_1432ccabf5a1b68c8bf687cada638435.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_22_60_1432ccabf5a1b68c8bf687cada638435_yosys.v
