Simulator report for clock
Wed Feb 28 09:11:58 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 7200.0 s     ;
; Simulation Netlist Size     ; 698 nodes    ;
; Simulation Coverage         ;      60.71 % ;
; Total Number of Transitions ; 440143       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      60.71 % ;
; Total nodes checked                                 ; 698          ;
; Total output ports checked                          ; 728          ;
; Total output ports with complete 1/0-value coverage ; 442          ;
; Total output ports with no 1/0-value coverage       ; 267          ;
; Total output ports with no 1-value coverage         ; 268          ;
; Total output ports with no 0-value coverage         ; 285          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                   ; Output Port Name                                                                                 ; Output Port Type ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |clock|minute_t~1                                                                           ; |clock|minute_t~1                                                                                ; out              ;
; |clock|minute_t~2                                                                           ; |clock|minute_t~2                                                                                ; out              ;
; |clock|minute_t~3                                                                           ; |clock|minute_t~3                                                                                ; out              ;
; |clock|hour_s~3                                                                             ; |clock|hour_s~3                                                                                  ; out              ;
; |clock|minute_s~0                                                                           ; |clock|minute_s~0                                                                                ; out              ;
; |clock|minute_s~1                                                                           ; |clock|minute_s~1                                                                                ; out              ;
; |clock|minute_s~2                                                                           ; |clock|minute_s~2                                                                                ; out              ;
; |clock|minute_s~3                                                                           ; |clock|minute_s~3                                                                                ; out              ;
; |clock|change                                                                               ; |clock|change                                                                                    ; out              ;
; |clock|turn                                                                                 ; |clock|turn                                                                                      ; out              ;
; |clock|clk                                                                                  ; |clock|clk                                                                                       ; out              ;
; |clock|clk_lk                                                                               ; |clock|clk_lk                                                                                    ; out              ;
; |clock|hour_s[0]                                                                            ; |clock|hour_s[0]                                                                                 ; pin_out          ;
; |clock|minute_t[0]                                                                          ; |clock|minute_t[0]                                                                               ; pin_out          ;
; |clock|minute_t[1]                                                                          ; |clock|minute_t[1]                                                                               ; pin_out          ;
; |clock|minute_t[2]                                                                          ; |clock|minute_t[2]                                                                               ; pin_out          ;
; |clock|minute_s[0]                                                                          ; |clock|minute_s[0]                                                                               ; pin_out          ;
; |clock|minute_s[1]                                                                          ; |clock|minute_s[1]                                                                               ; pin_out          ;
; |clock|minute_s[2]                                                                          ; |clock|minute_s[2]                                                                               ; pin_out          ;
; |clock|minute_s[3]                                                                          ; |clock|minute_s[3]                                                                               ; pin_out          ;
; |clock|second_t[0]                                                                          ; |clock|second_t[0]                                                                               ; pin_out          ;
; |clock|second_t[1]                                                                          ; |clock|second_t[1]                                                                               ; pin_out          ;
; |clock|second_t[2]                                                                          ; |clock|second_t[2]                                                                               ; pin_out          ;
; |clock|second_s[0]                                                                          ; |clock|second_s[0]                                                                               ; pin_out          ;
; |clock|second_s[1]                                                                          ; |clock|second_s[1]                                                                               ; pin_out          ;
; |clock|second_s[2]                                                                          ; |clock|second_s[2]                                                                               ; pin_out          ;
; |clock|second_s[3]                                                                          ; |clock|second_s[3]                                                                               ; pin_out          ;
; |clock|alarm                                                                                ; |clock|alarm                                                                                     ; pin_out          ;
; |clock|change:change_ex|always1~2                                                           ; |clock|change:change_ex|always1~2                                                                ; out0             ;
; |clock|change:change_ex|always1~3                                                           ; |clock|change:change_ex|always1~3                                                                ; out0             ;
; |clock|change:change_ex|hour_s_y_o~0                                                        ; |clock|change:change_ex|hour_s_y_o~0                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~1                                                        ; |clock|change:change_ex|hour_s_y_o~1                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~2                                                        ; |clock|change:change_ex|hour_s_y_o~2                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~3                                                        ; |clock|change:change_ex|hour_s_y_o~3                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~2                                                        ; |clock|change:change_ex|hour_t_y_o~2                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~3                                                        ; |clock|change:change_ex|hour_t_y_o~3                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~6                                                        ; |clock|change:change_ex|hour_t_y_o~6                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~7                                                        ; |clock|change:change_ex|hour_t_y_o~7                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~4                                                        ; |clock|change:change_ex|hour_s_y_o~4                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~5                                                        ; |clock|change:change_ex|hour_s_y_o~5                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~6                                                        ; |clock|change:change_ex|hour_s_y_o~6                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~7                                                        ; |clock|change:change_ex|hour_s_y_o~7                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~10                                                       ; |clock|change:change_ex|hour_t_y_o~10                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~11                                                       ; |clock|change:change_ex|hour_t_y_o~11                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~8                                                        ; |clock|change:change_ex|hour_s_y_o~8                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~9                                                        ; |clock|change:change_ex|hour_s_y_o~9                                                             ; out              ;
; |clock|change:change_ex|hour_s_y_o~10                                                       ; |clock|change:change_ex|hour_s_y_o~10                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~11                                                       ; |clock|change:change_ex|hour_s_y_o~11                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~14                                                       ; |clock|change:change_ex|hour_t_y_o~14                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~15                                                       ; |clock|change:change_ex|hour_t_y_o~15                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~12                                                       ; |clock|change:change_ex|hour_s_y_o~12                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~13                                                       ; |clock|change:change_ex|hour_s_y_o~13                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~14                                                       ; |clock|change:change_ex|hour_s_y_o~14                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~15                                                       ; |clock|change:change_ex|hour_s_y_o~15                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~18                                                       ; |clock|change:change_ex|hour_t_y_o~18                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~19                                                       ; |clock|change:change_ex|hour_t_y_o~19                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~16                                                       ; |clock|change:change_ex|hour_s_y_o~16                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~17                                                       ; |clock|change:change_ex|hour_s_y_o~17                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~18                                                       ; |clock|change:change_ex|hour_s_y_o~18                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~19                                                       ; |clock|change:change_ex|hour_s_y_o~19                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~22                                                       ; |clock|change:change_ex|hour_t_y_o~22                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~23                                                       ; |clock|change:change_ex|hour_t_y_o~23                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~20                                                       ; |clock|change:change_ex|hour_s_y_o~20                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~21                                                       ; |clock|change:change_ex|hour_s_y_o~21                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~22                                                       ; |clock|change:change_ex|hour_s_y_o~22                                                            ; out              ;
; |clock|change:change_ex|hour_s_y_o~23                                                       ; |clock|change:change_ex|hour_s_y_o~23                                                            ; out              ;
; |clock|change:change_ex|change_t                                                            ; |clock|change:change_ex|change_t                                                                 ; regout           ;
; |clock|change:change_ex|minute_t_y_o[0]                                                     ; |clock|change:change_ex|minute_t_y_o[0]                                                          ; regout           ;
; |clock|change:change_ex|minute_s_y_o~0                                                      ; |clock|change:change_ex|minute_s_y_o~0                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~1                                                      ; |clock|change:change_ex|minute_s_y_o~1                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~2                                                      ; |clock|change:change_ex|minute_s_y_o~2                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~3                                                      ; |clock|change:change_ex|minute_s_y_o~3                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~2                                                      ; |clock|change:change_ex|minute_t_y_o~2                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~3                                                      ; |clock|change:change_ex|minute_t_y_o~3                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~4                                                      ; |clock|change:change_ex|minute_s_y_o~4                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~5                                                      ; |clock|change:change_ex|minute_s_y_o~5                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~6                                                      ; |clock|change:change_ex|minute_s_y_o~6                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~7                                                      ; |clock|change:change_ex|minute_s_y_o~7                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~6                                                      ; |clock|change:change_ex|minute_t_y_o~6                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~7                                                      ; |clock|change:change_ex|minute_t_y_o~7                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~8                                                      ; |clock|change:change_ex|minute_s_y_o~8                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~9                                                      ; |clock|change:change_ex|minute_s_y_o~9                                                           ; out              ;
; |clock|change:change_ex|minute_s_y_o~10                                                     ; |clock|change:change_ex|minute_s_y_o~10                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~11                                                     ; |clock|change:change_ex|minute_s_y_o~11                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~10                                                     ; |clock|change:change_ex|minute_t_y_o~10                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~11                                                     ; |clock|change:change_ex|minute_t_y_o~11                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~12                                                     ; |clock|change:change_ex|minute_s_y_o~12                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~13                                                     ; |clock|change:change_ex|minute_s_y_o~13                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~14                                                     ; |clock|change:change_ex|minute_s_y_o~14                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~15                                                     ; |clock|change:change_ex|minute_s_y_o~15                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~14                                                     ; |clock|change:change_ex|minute_t_y_o~14                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~15                                                     ; |clock|change:change_ex|minute_t_y_o~15                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~16                                                     ; |clock|change:change_ex|minute_s_y_o~16                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~17                                                     ; |clock|change:change_ex|minute_s_y_o~17                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~18                                                     ; |clock|change:change_ex|minute_s_y_o~18                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~19                                                     ; |clock|change:change_ex|minute_s_y_o~19                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~18                                                     ; |clock|change:change_ex|minute_t_y_o~18                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~19                                                     ; |clock|change:change_ex|minute_t_y_o~19                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~20                                                     ; |clock|change:change_ex|minute_s_y_o~20                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~21                                                     ; |clock|change:change_ex|minute_s_y_o~21                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~22                                                     ; |clock|change:change_ex|minute_s_y_o~22                                                          ; out              ;
; |clock|change:change_ex|minute_s_y_o~23                                                     ; |clock|change:change_ex|minute_s_y_o~23                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~22                                                     ; |clock|change:change_ex|minute_t_y_o~22                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~23                                                     ; |clock|change:change_ex|minute_t_y_o~23                                                          ; out              ;
; |clock|change:change_ex|hour_s_y_o[0]                                                       ; |clock|change:change_ex|hour_s_y_o[0]                                                            ; regout           ;
; |clock|change:change_ex|minute_t_y_o[1]                                                     ; |clock|change:change_ex|minute_t_y_o[1]                                                          ; regout           ;
; |clock|change:change_ex|minute_s_y_o[0]                                                     ; |clock|change:change_ex|minute_s_y_o[0]                                                          ; regout           ;
; |clock|change:change_ex|minute_s_y_o[1]                                                     ; |clock|change:change_ex|minute_s_y_o[1]                                                          ; regout           ;
; |clock|change:change_ex|minute_s_y_o[2]                                                     ; |clock|change:change_ex|minute_s_y_o[2]                                                          ; regout           ;
; |clock|change:change_ex|minute_s_y_o[3]                                                     ; |clock|change:change_ex|minute_s_y_o[3]                                                          ; regout           ;
; |clock|change:change_ex|hour_s_y_o[1]                                                       ; |clock|change:change_ex|hour_s_y_o[1]                                                            ; regout           ;
; |clock|change:change_ex|hour_s_y_o[2]                                                       ; |clock|change:change_ex|hour_s_y_o[2]                                                            ; regout           ;
; |clock|change:change_ex|hour_s_y_o[3]                                                       ; |clock|change:change_ex|hour_s_y_o[3]                                                            ; regout           ;
; |clock|change:change_ex|hour_t_y_o[0]                                                       ; |clock|change:change_ex|hour_t_y_o[0]                                                            ; regout           ;
; |clock|change:change_ex|hour_t_y_o[1]                                                       ; |clock|change:change_ex|hour_t_y_o[1]                                                            ; regout           ;
; |clock|timing:timer|second_s_x_o~0                                                          ; |clock|timing:timer|second_s_x_o~0                                                               ; out              ;
; |clock|timing:timer|second_s_x_o~1                                                          ; |clock|timing:timer|second_s_x_o~1                                                               ; out              ;
; |clock|timing:timer|second_s_x_o~2                                                          ; |clock|timing:timer|second_s_x_o~2                                                               ; out              ;
; |clock|timing:timer|second_s_x_o~3                                                          ; |clock|timing:timer|second_s_x_o~3                                                               ; out              ;
; |clock|timing:timer|second_s_x_o~4                                                          ; |clock|timing:timer|second_s_x_o~4                                                               ; out              ;
; |clock|timing:timer|second_s_x_o~5                                                          ; |clock|timing:timer|second_s_x_o~5                                                               ; out              ;
; |clock|timing:timer|second_s_x_o~6                                                          ; |clock|timing:timer|second_s_x_o~6                                                               ; out              ;
; |clock|timing:timer|second_s_x_o~7                                                          ; |clock|timing:timer|second_s_x_o~7                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~0                                                          ; |clock|timing:timer|second_t_x_o~0                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~1                                                          ; |clock|timing:timer|second_t_x_o~1                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~2                                                          ; |clock|timing:timer|second_t_x_o~2                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~3                                                          ; |clock|timing:timer|second_t_x_o~3                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~5                                                          ; |clock|timing:timer|second_t_x_o~5                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~6                                                          ; |clock|timing:timer|second_t_x_o~6                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~7                                                          ; |clock|timing:timer|second_t_x_o~7                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~9                                                          ; |clock|timing:timer|second_t_x_o~9                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~10                                                         ; |clock|timing:timer|second_t_x_o~10                                                              ; out              ;
; |clock|timing:timer|second_t_x_o~11                                                         ; |clock|timing:timer|second_t_x_o~11                                                              ; out              ;
; |clock|timing:timer|second_s_x_o[0]                                                         ; |clock|timing:timer|second_s_x_o[0]                                                              ; regout           ;
; |clock|timing:timer|cout_s~0                                                                ; |clock|timing:timer|cout_s~0                                                                     ; out0             ;
; |clock|timing:timer|minute_s_x_o~0                                                          ; |clock|timing:timer|minute_s_x_o~0                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~1                                                          ; |clock|timing:timer|minute_s_x_o~1                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~2                                                          ; |clock|timing:timer|minute_s_x_o~2                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~3                                                          ; |clock|timing:timer|minute_s_x_o~3                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~4                                                          ; |clock|timing:timer|minute_s_x_o~4                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~5                                                          ; |clock|timing:timer|minute_s_x_o~5                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~6                                                          ; |clock|timing:timer|minute_s_x_o~6                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~7                                                          ; |clock|timing:timer|minute_s_x_o~7                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~8                                                          ; |clock|timing:timer|minute_s_x_o~8                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~9                                                          ; |clock|timing:timer|minute_s_x_o~9                                                               ; out              ;
; |clock|timing:timer|minute_s_x_o~10                                                         ; |clock|timing:timer|minute_s_x_o~10                                                              ; out              ;
; |clock|timing:timer|minute_s_x_o~11                                                         ; |clock|timing:timer|minute_s_x_o~11                                                              ; out              ;
; |clock|timing:timer|minute_s_x_o~12                                                         ; |clock|timing:timer|minute_s_x_o~12                                                              ; out              ;
; |clock|timing:timer|minute_s_x_o~13                                                         ; |clock|timing:timer|minute_s_x_o~13                                                              ; out              ;
; |clock|timing:timer|minute_s_x_o~14                                                         ; |clock|timing:timer|minute_s_x_o~14                                                              ; out              ;
; |clock|timing:timer|minute_s_x_o~15                                                         ; |clock|timing:timer|minute_s_x_o~15                                                              ; out              ;
; |clock|timing:timer|second_t_x_o[0]                                                         ; |clock|timing:timer|second_t_x_o[0]                                                              ; regout           ;
; |clock|timing:timer|minute_t_x_o~0                                                          ; |clock|timing:timer|minute_t_x_o~0                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~1                                                          ; |clock|timing:timer|minute_t_x_o~1                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~2                                                          ; |clock|timing:timer|minute_t_x_o~2                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~3                                                          ; |clock|timing:timer|minute_t_x_o~3                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~5                                                          ; |clock|timing:timer|minute_t_x_o~5                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~6                                                          ; |clock|timing:timer|minute_t_x_o~6                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~7                                                          ; |clock|timing:timer|minute_t_x_o~7                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~9                                                          ; |clock|timing:timer|minute_t_x_o~9                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~10                                                         ; |clock|timing:timer|minute_t_x_o~10                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~11                                                         ; |clock|timing:timer|minute_t_x_o~11                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~13                                                         ; |clock|timing:timer|minute_t_x_o~13                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~14                                                         ; |clock|timing:timer|minute_t_x_o~14                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~15                                                         ; |clock|timing:timer|minute_t_x_o~15                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~17                                                         ; |clock|timing:timer|minute_t_x_o~17                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~18                                                         ; |clock|timing:timer|minute_t_x_o~18                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~19                                                         ; |clock|timing:timer|minute_t_x_o~19                                                              ; out              ;
; |clock|timing:timer|minute_s_x_o[0]                                                         ; |clock|timing:timer|minute_s_x_o[0]                                                              ; regout           ;
; |clock|timing:timer|cout_m~0                                                                ; |clock|timing:timer|cout_m~0                                                                     ; out0             ;
; |clock|timing:timer|hour_s_x_o~1                                                            ; |clock|timing:timer|hour_s_x_o~1                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~2                                                            ; |clock|timing:timer|hour_s_x_o~2                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~3                                                            ; |clock|timing:timer|hour_s_x_o~3                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~5                                                            ; |clock|timing:timer|hour_s_x_o~5                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~6                                                            ; |clock|timing:timer|hour_s_x_o~6                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~7                                                            ; |clock|timing:timer|hour_s_x_o~7                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~11                                                           ; |clock|timing:timer|hour_s_x_o~11                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~15                                                           ; |clock|timing:timer|hour_s_x_o~15                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~19                                                           ; |clock|timing:timer|hour_s_x_o~19                                                                ; out              ;
; |clock|timing:timer|minute_t_x_o[0]                                                         ; |clock|timing:timer|minute_t_x_o[0]                                                              ; regout           ;
; |clock|timing:timer|always5~0                                                               ; |clock|timing:timer|always5~0                                                                    ; out0             ;
; |clock|timing:timer|hour_s_x_o[0]                                                           ; |clock|timing:timer|hour_s_x_o[0]                                                                ; regout           ;
; |clock|timing:timer|always6~0                                                               ; |clock|timing:timer|always6~0                                                                    ; out0             ;
; |clock|timing:timer|alarm                                                                   ; |clock|timing:timer|alarm                                                                        ; regout           ;
; |clock|timing:timer|always6~1                                                               ; |clock|timing:timer|always6~1                                                                    ; out0             ;
; |clock|timing:timer|always6~2                                                               ; |clock|timing:timer|always6~2                                                                    ; out0             ;
; |clock|timing:timer|always6~3                                                               ; |clock|timing:timer|always6~3                                                                    ; out0             ;
; |clock|timing:timer|always6~4                                                               ; |clock|timing:timer|always6~4                                                                    ; out0             ;
; |clock|timing:timer|alarm~0                                                                 ; |clock|timing:timer|alarm~0                                                                      ; out              ;
; |clock|timing:timer|minute_t_x_o[1]                                                         ; |clock|timing:timer|minute_t_x_o[1]                                                              ; regout           ;
; |clock|timing:timer|minute_t_x_o[2]                                                         ; |clock|timing:timer|minute_t_x_o[2]                                                              ; regout           ;
; |clock|timing:timer|minute_s_x_o[1]                                                         ; |clock|timing:timer|minute_s_x_o[1]                                                              ; regout           ;
; |clock|timing:timer|minute_s_x_o[2]                                                         ; |clock|timing:timer|minute_s_x_o[2]                                                              ; regout           ;
; |clock|timing:timer|minute_s_x_o[3]                                                         ; |clock|timing:timer|minute_s_x_o[3]                                                              ; regout           ;
; |clock|timing:timer|second_t_x_o[1]                                                         ; |clock|timing:timer|second_t_x_o[1]                                                              ; regout           ;
; |clock|timing:timer|second_t_x_o[2]                                                         ; |clock|timing:timer|second_t_x_o[2]                                                              ; regout           ;
; |clock|timing:timer|second_s_x_o[1]                                                         ; |clock|timing:timer|second_s_x_o[1]                                                              ; regout           ;
; |clock|timing:timer|second_s_x_o[2]                                                         ; |clock|timing:timer|second_s_x_o[2]                                                              ; regout           ;
; |clock|timing:timer|second_s_x_o[3]                                                         ; |clock|timing:timer|second_s_x_o[3]                                                              ; regout           ;
; |clock|change:change_ex|Equal0~0                                                            ; |clock|change:change_ex|Equal0~0                                                                 ; out0             ;
; |clock|change:change_ex|Equal1~0                                                            ; |clock|change:change_ex|Equal1~0                                                                 ; out0             ;
; |clock|change:change_ex|Equal2~0                                                            ; |clock|change:change_ex|Equal2~0                                                                 ; out0             ;
; |clock|change:change_ex|Equal4~0                                                            ; |clock|change:change_ex|Equal4~0                                                                 ; out0             ;
; |clock|timing:timer|Equal0~0                                                                ; |clock|timing:timer|Equal0~0                                                                     ; out0             ;
; |clock|timing:timer|Equal1~0                                                                ; |clock|timing:timer|Equal1~0                                                                     ; out0             ;
; |clock|timing:timer|Equal2~0                                                                ; |clock|timing:timer|Equal2~0                                                                     ; out0             ;
; |clock|timing:timer|Equal3~0                                                                ; |clock|timing:timer|Equal3~0                                                                     ; out0             ;
; |clock|timing:timer|Equal7~0                                                                ; |clock|timing:timer|Equal7~0                                                                     ; out0             ;
; |clock|timing:timer|Equal8~0                                                                ; |clock|timing:timer|Equal8~0                                                                     ; out0             ;
; |clock|timing:timer|Equal9~0                                                                ; |clock|timing:timer|Equal9~0                                                                     ; out0             ;
; |clock|timing:timer|Equal10~0                                                               ; |clock|timing:timer|Equal10~0                                                                    ; out0             ;
; |clock|timing:timer|Equal11~0                                                               ; |clock|timing:timer|Equal11~0                                                                    ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|result_node[0]                                         ; |clock|timing:timer|lpm_add_sub:Add4|result_node[0]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|result_node[1]                                         ; |clock|timing:timer|lpm_add_sub:Add4|result_node[1]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|result_node[2]                                         ; |clock|timing:timer|lpm_add_sub:Add4|result_node[2]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[0]~0                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[0]                        ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~0                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~0                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~3                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~3                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[2]                        ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[1]                        ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~12                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~12                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~15                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~15                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add3|result_node[0]                                         ; |clock|timing:timer|lpm_add_sub:Add3|result_node[0]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|result_node[1]                                         ; |clock|timing:timer|lpm_add_sub:Add3|result_node[1]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|result_node[2]                                         ; |clock|timing:timer|lpm_add_sub:Add3|result_node[2]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|result_node[3]                                         ; |clock|timing:timer|lpm_add_sub:Add3|result_node[3]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                        ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~0                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~0                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~3                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~3                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~2                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]~3                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]                        ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]                        ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]                        ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~8                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~8                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~9                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~9                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~11                                     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~11                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~12                                     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~12                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~14                                     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~14                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~15                                     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~15                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add2|result_node[0]                                         ; |clock|timing:timer|lpm_add_sub:Add2|result_node[0]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|result_node[1]                                         ; |clock|timing:timer|lpm_add_sub:Add2|result_node[1]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|result_node[2]                                         ; |clock|timing:timer|lpm_add_sub:Add2|result_node[2]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|result_node[3]                                         ; |clock|timing:timer|lpm_add_sub:Add2|result_node[3]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                        ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~0                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~0                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~3                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~3                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]~2                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~3                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]                        ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]                        ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]                        ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~8                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~8                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~9                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~9                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~11                                     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~11                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~12                                     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~12                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~14                                     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~14                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~15                                     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~15                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add1|result_node[0]                                         ; |clock|timing:timer|lpm_add_sub:Add1|result_node[0]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|result_node[1]                                         ; |clock|timing:timer|lpm_add_sub:Add1|result_node[1]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|result_node[2]                                         ; |clock|timing:timer|lpm_add_sub:Add1|result_node[2]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|result_node[3]                                         ; |clock|timing:timer|lpm_add_sub:Add1|result_node[3]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                        ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~0                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~0                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~3                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~3                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                        ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                        ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                        ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~8                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~8                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~9                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~9                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~11                                     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~11                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~12                                     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~12                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~14                                     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~14                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~15                                     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~15                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add0|result_node[0]                                         ; |clock|timing:timer|lpm_add_sub:Add0|result_node[0]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|result_node[1]                                         ; |clock|timing:timer|lpm_add_sub:Add0|result_node[1]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|result_node[2]                                         ; |clock|timing:timer|lpm_add_sub:Add0|result_node[2]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|result_node[3]                                         ; |clock|timing:timer|lpm_add_sub:Add0|result_node[3]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~0                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~3                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~8                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~8                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~9                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~9                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~11                                     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~11                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~12                                     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~12                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~14                                     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~14                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~15                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add3|result_node[0]                                     ; |clock|change:change_ex|lpm_add_sub:Add3|result_node[0]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|result_node[1]                                     ; |clock|change:change_ex|lpm_add_sub:Add3|result_node[1]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|result_node[2]                                     ; |clock|change:change_ex|lpm_add_sub:Add3|result_node[2]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|result_node[3]                                     ; |clock|change:change_ex|lpm_add_sub:Add3|result_node[3]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                    ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~0                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~0                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~3                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~3                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~1                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~2                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]~3                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]                    ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]                    ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]                    ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~7                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~7                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~8                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~8                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~9                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~9                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~10                                 ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~10                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~11                                 ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~11                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~12                                 ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~12                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~13                                 ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~13                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~14                                 ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~14                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~15                                 ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~15                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add2|result_node[0]                                     ; |clock|change:change_ex|lpm_add_sub:Add2|result_node[0]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|result_node[1]                                     ; |clock|change:change_ex|lpm_add_sub:Add2|result_node[1]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|result_node[2]                                     ; |clock|change:change_ex|lpm_add_sub:Add2|result_node[2]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|result_node[3]                                     ; |clock|change:change_ex|lpm_add_sub:Add2|result_node[3]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                    ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~0                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~0                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~3                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~3                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~3                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]                    ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]                    ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]                    ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~9                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~9                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~11                                 ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~11                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~12                                 ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~12                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~14                                 ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~14                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~15                                 ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~15                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add1|result_node[0]                                     ; |clock|change:change_ex|lpm_add_sub:Add1|result_node[0]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|result_node[1]                                     ; |clock|change:change_ex|lpm_add_sub:Add1|result_node[1]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|result_node[2]                                     ; |clock|change:change_ex|lpm_add_sub:Add1|result_node[2]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|result_node[3]                                     ; |clock|change:change_ex|lpm_add_sub:Add1|result_node[3]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~0                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~0                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~3                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~3                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                    ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                    ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~7                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~8                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~8                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~9                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~9                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~10                                 ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~10                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~11                                 ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~11                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~12                                 ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~12                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~13                                 ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~13                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~14                                 ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~14                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~15                                 ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~15                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add0|result_node[0]                                     ; |clock|change:change_ex|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|result_node[1]                                     ; |clock|change:change_ex|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|result_node[2]                                     ; |clock|change:change_ex|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                   ; Output Port Name                                                                                 ; Output Port Type ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |clock|hour_t~0                                                                             ; |clock|hour_t~0                                                                                  ; out              ;
; |clock|hour_t~1                                                                             ; |clock|hour_t~1                                                                                  ; out              ;
; |clock|hour_t~2                                                                             ; |clock|hour_t~2                                                                                  ; out              ;
; |clock|hour_t~3                                                                             ; |clock|hour_t~3                                                                                  ; out              ;
; |clock|minute_t~0                                                                           ; |clock|minute_t~0                                                                                ; out              ;
; |clock|hour_s~0                                                                             ; |clock|hour_s~0                                                                                  ; out              ;
; |clock|hour_s~1                                                                             ; |clock|hour_s~1                                                                                  ; out              ;
; |clock|Model                                                                                ; |clock|Model                                                                                     ; out              ;
; |clock|reset                                                                                ; |clock|reset                                                                                     ; out              ;
; |clock|LD_h                                                                                 ; |clock|LD_h                                                                                      ; pin_out          ;
; |clock|LD_m                                                                                 ; |clock|LD_m                                                                                      ; pin_out          ;
; |clock|hour_t[0]                                                                            ; |clock|hour_t[0]                                                                                 ; pin_out          ;
; |clock|hour_t[1]                                                                            ; |clock|hour_t[1]                                                                                 ; pin_out          ;
; |clock|hour_t[2]                                                                            ; |clock|hour_t[2]                                                                                 ; pin_out          ;
; |clock|hour_t[3]                                                                            ; |clock|hour_t[3]                                                                                 ; pin_out          ;
; |clock|hour_s[2]                                                                            ; |clock|hour_s[2]                                                                                 ; pin_out          ;
; |clock|hour_s[3]                                                                            ; |clock|hour_s[3]                                                                                 ; pin_out          ;
; |clock|minute_t[3]                                                                          ; |clock|minute_t[3]                                                                               ; pin_out          ;
; |clock|second_t[3]                                                                          ; |clock|second_t[3]                                                                               ; pin_out          ;
; |clock|change:change_ex|always1~0                                                           ; |clock|change:change_ex|always1~0                                                                ; out0             ;
; |clock|change:change_ex|always1~1                                                           ; |clock|change:change_ex|always1~1                                                                ; out0             ;
; |clock|change:change_ex|hour_t_y_o~0                                                        ; |clock|change:change_ex|hour_t_y_o~0                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~1                                                        ; |clock|change:change_ex|hour_t_y_o~1                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~4                                                        ; |clock|change:change_ex|hour_t_y_o~4                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~5                                                        ; |clock|change:change_ex|hour_t_y_o~5                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~8                                                        ; |clock|change:change_ex|hour_t_y_o~8                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~9                                                        ; |clock|change:change_ex|hour_t_y_o~9                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~12                                                       ; |clock|change:change_ex|hour_t_y_o~12                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~13                                                       ; |clock|change:change_ex|hour_t_y_o~13                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~16                                                       ; |clock|change:change_ex|hour_t_y_o~16                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~17                                                       ; |clock|change:change_ex|hour_t_y_o~17                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~20                                                       ; |clock|change:change_ex|hour_t_y_o~20                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~21                                                       ; |clock|change:change_ex|hour_t_y_o~21                                                            ; out              ;
; |clock|change:change_ex|always2~0                                                           ; |clock|change:change_ex|always2~0                                                                ; out0             ;
; |clock|change:change_ex|minute_t_y_o~0                                                      ; |clock|change:change_ex|minute_t_y_o~0                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~4                                                      ; |clock|change:change_ex|minute_t_y_o~4                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~8                                                      ; |clock|change:change_ex|minute_t_y_o~8                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~12                                                     ; |clock|change:change_ex|minute_t_y_o~12                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~16                                                     ; |clock|change:change_ex|minute_t_y_o~16                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~20                                                     ; |clock|change:change_ex|minute_t_y_o~20                                                          ; out              ;
; |clock|change:change_ex|LD_h                                                                ; |clock|change:change_ex|LD_h                                                                     ; out0             ;
; |clock|change:change_ex|LD_m                                                                ; |clock|change:change_ex|LD_m                                                                     ; out0             ;
; |clock|change:change_ex|minute_t_y_o[3]                                                     ; |clock|change:change_ex|minute_t_y_o[3]                                                          ; regout           ;
; |clock|change:change_ex|hour_t_y_o[2]                                                       ; |clock|change:change_ex|hour_t_y_o[2]                                                            ; regout           ;
; |clock|change:change_ex|hour_t_y_o[3]                                                       ; |clock|change:change_ex|hour_t_y_o[3]                                                            ; regout           ;
; |clock|timing:timer|hour_t_x_o[3]                                                           ; |clock|timing:timer|hour_t_x_o[3]                                                                ; regout           ;
; |clock|timing:timer|second_t_x_o~4                                                          ; |clock|timing:timer|second_t_x_o~4                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~8                                                          ; |clock|timing:timer|second_t_x_o~8                                                               ; out              ;
; |clock|timing:timer|hour_t_x_o[2]                                                           ; |clock|timing:timer|hour_t_x_o[2]                                                                ; regout           ;
; |clock|timing:timer|minute_t_x_o~4                                                          ; |clock|timing:timer|minute_t_x_o~4                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~8                                                          ; |clock|timing:timer|minute_t_x_o~8                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~12                                                         ; |clock|timing:timer|minute_t_x_o~12                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~16                                                         ; |clock|timing:timer|minute_t_x_o~16                                                              ; out              ;
; |clock|timing:timer|hour_t_x_o[1]                                                           ; |clock|timing:timer|hour_t_x_o[1]                                                                ; regout           ;
; |clock|timing:timer|hour_s_x_o~0                                                            ; |clock|timing:timer|hour_s_x_o~0                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~4                                                            ; |clock|timing:timer|hour_s_x_o~4                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~8                                                            ; |clock|timing:timer|hour_s_x_o~8                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~9                                                            ; |clock|timing:timer|hour_s_x_o~9                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~12                                                           ; |clock|timing:timer|hour_s_x_o~12                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~13                                                           ; |clock|timing:timer|hour_s_x_o~13                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~16                                                           ; |clock|timing:timer|hour_s_x_o~16                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~17                                                           ; |clock|timing:timer|hour_s_x_o~17                                                                ; out              ;
; |clock|timing:timer|always5~1                                                               ; |clock|timing:timer|always5~1                                                                    ; out0             ;
; |clock|timing:timer|hour_t_x_o~0                                                            ; |clock|timing:timer|hour_t_x_o~0                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~1                                                            ; |clock|timing:timer|hour_t_x_o~1                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~2                                                            ; |clock|timing:timer|hour_t_x_o~2                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~3                                                            ; |clock|timing:timer|hour_t_x_o~3                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~4                                                            ; |clock|timing:timer|hour_t_x_o~4                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~5                                                            ; |clock|timing:timer|hour_t_x_o~5                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~6                                                            ; |clock|timing:timer|hour_t_x_o~6                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~7                                                            ; |clock|timing:timer|hour_t_x_o~7                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~8                                                            ; |clock|timing:timer|hour_t_x_o~8                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~9                                                            ; |clock|timing:timer|hour_t_x_o~9                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~10                                                           ; |clock|timing:timer|hour_t_x_o~10                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~11                                                           ; |clock|timing:timer|hour_t_x_o~11                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~12                                                           ; |clock|timing:timer|hour_t_x_o~12                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~13                                                           ; |clock|timing:timer|hour_t_x_o~13                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~14                                                           ; |clock|timing:timer|hour_t_x_o~14                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~15                                                           ; |clock|timing:timer|hour_t_x_o~15                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~16                                                           ; |clock|timing:timer|hour_t_x_o~16                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~17                                                           ; |clock|timing:timer|hour_t_x_o~17                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~18                                                           ; |clock|timing:timer|hour_t_x_o~18                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~19                                                           ; |clock|timing:timer|hour_t_x_o~19                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o[0]                                                           ; |clock|timing:timer|hour_t_x_o[0]                                                                ; regout           ;
; |clock|timing:timer|hour_s_x_o[2]                                                           ; |clock|timing:timer|hour_s_x_o[2]                                                                ; regout           ;
; |clock|timing:timer|hour_s_x_o[3]                                                           ; |clock|timing:timer|hour_s_x_o[3]                                                                ; regout           ;
; |clock|timing:timer|minute_t_x_o[3]                                                         ; |clock|timing:timer|minute_t_x_o[3]                                                              ; regout           ;
; |clock|timing:timer|second_t_x_o[3]                                                         ; |clock|timing:timer|second_t_x_o[3]                                                              ; regout           ;
; |clock|change:change_ex|Equal3~0                                                            ; |clock|change:change_ex|Equal3~0                                                                 ; out0             ;
; |clock|timing:timer|Equal4~0                                                                ; |clock|timing:timer|Equal4~0                                                                     ; out0             ;
; |clock|timing:timer|Equal5~0                                                                ; |clock|timing:timer|Equal5~0                                                                     ; out0             ;
; |clock|timing:timer|Equal6~0                                                                ; |clock|timing:timer|Equal6~0                                                                     ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|result_node[0]                                         ; |clock|timing:timer|lpm_add_sub:Add5|result_node[0]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|result_node[1]                                         ; |clock|timing:timer|lpm_add_sub:Add5|result_node[1]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|result_node[2]                                         ; |clock|timing:timer|lpm_add_sub:Add5|result_node[2]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|result_node[3]                                         ; |clock|timing:timer|lpm_add_sub:Add5|result_node[3]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[0]~0                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[0]                        ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~0                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~0                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~3                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~3                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[2]~2                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[1]~3                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[3]                        ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[2]                        ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[1]                        ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~8                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~8                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~9                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~9                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~11                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~11                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~12                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~12                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~14                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~14                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~15                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~15                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add4|result_node[3]                                         ; |clock|timing:timer|lpm_add_sub:Add4|result_node[3]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[2]~2                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[3]                        ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~8                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~8                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~11                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~11                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~14                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~14                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                      ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[0]                        ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[0]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~1                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~1                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~2                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~2                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[3]~1                      ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[3]~1                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[3]                        ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[3]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[2]                        ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[2]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[1]                        ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[1]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~4                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~4                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~5                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~5                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~6                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~6                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                      ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[0]                        ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[0]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~1                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~1                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~2                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~2                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[3]~1                      ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[3]~1                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[3]                        ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[3]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[2]                        ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[2]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[1]                        ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[1]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]~1                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~4                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~4                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~5                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~5                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~6                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~6                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~7                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~7                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~10                                 ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~10                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~13                                 ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~13                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[0]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~1                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~2                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                      ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[3]                        ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[3]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[2]                        ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[2]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[1]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~4                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~5                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~6                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|result_node[3]                                     ; |clock|change:change_ex|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                   ; Output Port Name                                                                                 ; Output Port Type ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |clock|hour_t~0                                                                             ; |clock|hour_t~0                                                                                  ; out              ;
; |clock|hour_t~1                                                                             ; |clock|hour_t~1                                                                                  ; out              ;
; |clock|hour_t~2                                                                             ; |clock|hour_t~2                                                                                  ; out              ;
; |clock|hour_t~3                                                                             ; |clock|hour_t~3                                                                                  ; out              ;
; |clock|minute_t~0                                                                           ; |clock|minute_t~0                                                                                ; out              ;
; |clock|hour_s~0                                                                             ; |clock|hour_s~0                                                                                  ; out              ;
; |clock|hour_s~1                                                                             ; |clock|hour_s~1                                                                                  ; out              ;
; |clock|hour_s~2                                                                             ; |clock|hour_s~2                                                                                  ; out              ;
; |clock|Model                                                                                ; |clock|Model                                                                                     ; out              ;
; |clock|reset                                                                                ; |clock|reset                                                                                     ; out              ;
; |clock|LD_h                                                                                 ; |clock|LD_h                                                                                      ; pin_out          ;
; |clock|LD_m                                                                                 ; |clock|LD_m                                                                                      ; pin_out          ;
; |clock|hour_t[0]                                                                            ; |clock|hour_t[0]                                                                                 ; pin_out          ;
; |clock|hour_t[1]                                                                            ; |clock|hour_t[1]                                                                                 ; pin_out          ;
; |clock|hour_t[2]                                                                            ; |clock|hour_t[2]                                                                                 ; pin_out          ;
; |clock|hour_t[3]                                                                            ; |clock|hour_t[3]                                                                                 ; pin_out          ;
; |clock|hour_s[1]                                                                            ; |clock|hour_s[1]                                                                                 ; pin_out          ;
; |clock|hour_s[2]                                                                            ; |clock|hour_s[2]                                                                                 ; pin_out          ;
; |clock|hour_s[3]                                                                            ; |clock|hour_s[3]                                                                                 ; pin_out          ;
; |clock|minute_t[3]                                                                          ; |clock|minute_t[3]                                                                               ; pin_out          ;
; |clock|second_t[3]                                                                          ; |clock|second_t[3]                                                                               ; pin_out          ;
; |clock|change:change_ex|always1~0                                                           ; |clock|change:change_ex|always1~0                                                                ; out0             ;
; |clock|change:change_ex|hour_t_y_o~0                                                        ; |clock|change:change_ex|hour_t_y_o~0                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~1                                                        ; |clock|change:change_ex|hour_t_y_o~1                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~4                                                        ; |clock|change:change_ex|hour_t_y_o~4                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~5                                                        ; |clock|change:change_ex|hour_t_y_o~5                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~8                                                        ; |clock|change:change_ex|hour_t_y_o~8                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~9                                                        ; |clock|change:change_ex|hour_t_y_o~9                                                             ; out              ;
; |clock|change:change_ex|hour_t_y_o~12                                                       ; |clock|change:change_ex|hour_t_y_o~12                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~13                                                       ; |clock|change:change_ex|hour_t_y_o~13                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~16                                                       ; |clock|change:change_ex|hour_t_y_o~16                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~17                                                       ; |clock|change:change_ex|hour_t_y_o~17                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~20                                                       ; |clock|change:change_ex|hour_t_y_o~20                                                            ; out              ;
; |clock|change:change_ex|hour_t_y_o~21                                                       ; |clock|change:change_ex|hour_t_y_o~21                                                            ; out              ;
; |clock|change:change_ex|always2~0                                                           ; |clock|change:change_ex|always2~0                                                                ; out0             ;
; |clock|change:change_ex|minute_t_y_o~0                                                      ; |clock|change:change_ex|minute_t_y_o~0                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~1                                                      ; |clock|change:change_ex|minute_t_y_o~1                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~4                                                      ; |clock|change:change_ex|minute_t_y_o~4                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~5                                                      ; |clock|change:change_ex|minute_t_y_o~5                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~8                                                      ; |clock|change:change_ex|minute_t_y_o~8                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~9                                                      ; |clock|change:change_ex|minute_t_y_o~9                                                           ; out              ;
; |clock|change:change_ex|minute_t_y_o~12                                                     ; |clock|change:change_ex|minute_t_y_o~12                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~13                                                     ; |clock|change:change_ex|minute_t_y_o~13                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~16                                                     ; |clock|change:change_ex|minute_t_y_o~16                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~17                                                     ; |clock|change:change_ex|minute_t_y_o~17                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~20                                                     ; |clock|change:change_ex|minute_t_y_o~20                                                          ; out              ;
; |clock|change:change_ex|minute_t_y_o~21                                                     ; |clock|change:change_ex|minute_t_y_o~21                                                          ; out              ;
; |clock|change:change_ex|LD_h                                                                ; |clock|change:change_ex|LD_h                                                                     ; out0             ;
; |clock|change:change_ex|LD_m                                                                ; |clock|change:change_ex|LD_m                                                                     ; out0             ;
; |clock|change:change_ex|minute_t_y_o[2]                                                     ; |clock|change:change_ex|minute_t_y_o[2]                                                          ; regout           ;
; |clock|change:change_ex|minute_t_y_o[3]                                                     ; |clock|change:change_ex|minute_t_y_o[3]                                                          ; regout           ;
; |clock|change:change_ex|hour_t_y_o[2]                                                       ; |clock|change:change_ex|hour_t_y_o[2]                                                            ; regout           ;
; |clock|change:change_ex|hour_t_y_o[3]                                                       ; |clock|change:change_ex|hour_t_y_o[3]                                                            ; regout           ;
; |clock|change:change_ex|Model_t                                                             ; |clock|change:change_ex|Model_t                                                                  ; regout           ;
; |clock|timing:timer|hour_t_x_o[3]                                                           ; |clock|timing:timer|hour_t_x_o[3]                                                                ; regout           ;
; |clock|timing:timer|second_t_x_o~4                                                          ; |clock|timing:timer|second_t_x_o~4                                                               ; out              ;
; |clock|timing:timer|second_t_x_o~8                                                          ; |clock|timing:timer|second_t_x_o~8                                                               ; out              ;
; |clock|timing:timer|hour_t_x_o[2]                                                           ; |clock|timing:timer|hour_t_x_o[2]                                                                ; regout           ;
; |clock|timing:timer|minute_t_x_o~4                                                          ; |clock|timing:timer|minute_t_x_o~4                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~8                                                          ; |clock|timing:timer|minute_t_x_o~8                                                               ; out              ;
; |clock|timing:timer|minute_t_x_o~12                                                         ; |clock|timing:timer|minute_t_x_o~12                                                              ; out              ;
; |clock|timing:timer|minute_t_x_o~16                                                         ; |clock|timing:timer|minute_t_x_o~16                                                              ; out              ;
; |clock|timing:timer|hour_t_x_o[1]                                                           ; |clock|timing:timer|hour_t_x_o[1]                                                                ; regout           ;
; |clock|timing:timer|hour_s_x_o~0                                                            ; |clock|timing:timer|hour_s_x_o~0                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~4                                                            ; |clock|timing:timer|hour_s_x_o~4                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~8                                                            ; |clock|timing:timer|hour_s_x_o~8                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~9                                                            ; |clock|timing:timer|hour_s_x_o~9                                                                 ; out              ;
; |clock|timing:timer|hour_s_x_o~10                                                           ; |clock|timing:timer|hour_s_x_o~10                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~12                                                           ; |clock|timing:timer|hour_s_x_o~12                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~13                                                           ; |clock|timing:timer|hour_s_x_o~13                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~14                                                           ; |clock|timing:timer|hour_s_x_o~14                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~16                                                           ; |clock|timing:timer|hour_s_x_o~16                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~17                                                           ; |clock|timing:timer|hour_s_x_o~17                                                                ; out              ;
; |clock|timing:timer|hour_s_x_o~18                                                           ; |clock|timing:timer|hour_s_x_o~18                                                                ; out              ;
; |clock|timing:timer|always5~1                                                               ; |clock|timing:timer|always5~1                                                                    ; out0             ;
; |clock|timing:timer|hour_t_x_o~0                                                            ; |clock|timing:timer|hour_t_x_o~0                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~1                                                            ; |clock|timing:timer|hour_t_x_o~1                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~2                                                            ; |clock|timing:timer|hour_t_x_o~2                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~3                                                            ; |clock|timing:timer|hour_t_x_o~3                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~4                                                            ; |clock|timing:timer|hour_t_x_o~4                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~5                                                            ; |clock|timing:timer|hour_t_x_o~5                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~6                                                            ; |clock|timing:timer|hour_t_x_o~6                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~7                                                            ; |clock|timing:timer|hour_t_x_o~7                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~8                                                            ; |clock|timing:timer|hour_t_x_o~8                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~9                                                            ; |clock|timing:timer|hour_t_x_o~9                                                                 ; out              ;
; |clock|timing:timer|hour_t_x_o~10                                                           ; |clock|timing:timer|hour_t_x_o~10                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~11                                                           ; |clock|timing:timer|hour_t_x_o~11                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~12                                                           ; |clock|timing:timer|hour_t_x_o~12                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~13                                                           ; |clock|timing:timer|hour_t_x_o~13                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~14                                                           ; |clock|timing:timer|hour_t_x_o~14                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~15                                                           ; |clock|timing:timer|hour_t_x_o~15                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~16                                                           ; |clock|timing:timer|hour_t_x_o~16                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~17                                                           ; |clock|timing:timer|hour_t_x_o~17                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~18                                                           ; |clock|timing:timer|hour_t_x_o~18                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o~19                                                           ; |clock|timing:timer|hour_t_x_o~19                                                                ; out              ;
; |clock|timing:timer|hour_t_x_o[0]                                                           ; |clock|timing:timer|hour_t_x_o[0]                                                                ; regout           ;
; |clock|timing:timer|hour_s_x_o[1]                                                           ; |clock|timing:timer|hour_s_x_o[1]                                                                ; regout           ;
; |clock|timing:timer|hour_s_x_o[2]                                                           ; |clock|timing:timer|hour_s_x_o[2]                                                                ; regout           ;
; |clock|timing:timer|hour_s_x_o[3]                                                           ; |clock|timing:timer|hour_s_x_o[3]                                                                ; regout           ;
; |clock|timing:timer|minute_t_x_o[3]                                                         ; |clock|timing:timer|minute_t_x_o[3]                                                              ; regout           ;
; |clock|timing:timer|second_t_x_o[3]                                                         ; |clock|timing:timer|second_t_x_o[3]                                                              ; regout           ;
; |clock|change:change_ex|Equal3~0                                                            ; |clock|change:change_ex|Equal3~0                                                                 ; out0             ;
; |clock|timing:timer|Equal4~0                                                                ; |clock|timing:timer|Equal4~0                                                                     ; out0             ;
; |clock|timing:timer|Equal5~0                                                                ; |clock|timing:timer|Equal5~0                                                                     ; out0             ;
; |clock|timing:timer|Equal6~0                                                                ; |clock|timing:timer|Equal6~0                                                                     ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|result_node[0]                                         ; |clock|timing:timer|lpm_add_sub:Add5|result_node[0]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|result_node[1]                                         ; |clock|timing:timer|lpm_add_sub:Add5|result_node[1]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|result_node[2]                                         ; |clock|timing:timer|lpm_add_sub:Add5|result_node[2]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|result_node[3]                                         ; |clock|timing:timer|lpm_add_sub:Add5|result_node[3]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[0]~0                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[0]                        ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~0                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~0                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~3                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~3                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[2]~2                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[1]~3                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[3]                        ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[2]                        ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[1]                        ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~8                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~8                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~9                                      ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~9                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~11                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~11                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~12                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~12                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~14                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~14                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~15                                     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|_~15                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |clock|timing:timer|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add4|result_node[3]                                         ; |clock|timing:timer|lpm_add_sub:Add4|result_node[3]                                              ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[2]~2                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[1]~3                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[3]                        ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~8                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~8                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~9                                      ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~9                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~11                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~11                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~14                                     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|_~14                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |clock|timing:timer|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add3|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add2|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~6                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~7                                      ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~7                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~10                                     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~10                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~13                                     ; |clock|timing:timer|lpm_add_sub:Add1|addcore:adder|_~13                                          ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |clock|timing:timer|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                      ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[0]                        ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[0]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~1                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~1                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~2                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~2                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[3]~1                      ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[3]~1                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[3]                        ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[3]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[2]                        ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[2]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[1]                        ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|datab_node[1]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~4                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~4                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~5                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~5                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~6                                  ; |clock|change:change_ex|lpm_add_sub:Add3|addcore:adder|_~6                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                      ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[0]                        ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[0]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~1                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~1                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~2                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~2                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[3]~1                      ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[3]~1                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[3]                        ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[3]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[2]                        ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[2]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[1]                        ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|datab_node[1]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]~1                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]~2                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~4                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~4                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~5                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~5                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~6                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~6                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~7                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~7                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~8                                  ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~8                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~10                                 ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~10                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~13                                 ; |clock|change:change_ex|lpm_add_sub:Add2|addcore:adder|_~13                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[0]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~1                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~2                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                      ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[3]                        ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[3]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[2]                        ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[2]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|datab_node[1]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~4                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~5                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |clock|change:change_ex|lpm_add_sub:Add1|addcore:adder|_~6                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|result_node[3]                                     ; |clock|change:change_ex|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |clock|change:change_ex|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Feb 28 09:11:54 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off clock -c clock
Info: Using vector source file "D:/Program Files (x86)/Quartus II 9.0/quartus/clock.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      60.71 %
Info: Number of transitions in simulation is 440143
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Wed Feb 28 09:11:58 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


