0.7
2020.2
May  7 2023
15:24:31
C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v,1693951157,verilog,,,,glbl;project_reti_logiche;shift_reg_sp16_reverse;shift_reg_sp2;sorter,,,,,,,,
C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/project_reti_logiche_tb.vhd,1693929118,vhdl,,,,project_tb,,,,,,,,
