{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 20:28:12 2024 " "Info: Processing started: Fri Apr 12 20:28:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux2-8/mux2-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux2-8/mux2-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/mux2-8/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../start_stop/start_stop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../start_stop/start_stop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 start_stop " "Info: Found entity 1: start_stop" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register-8_with_CLR/register-4_with_CLR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../register-8_with_CLR/register-4_with_CLR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register-8_with_CLR/register-8_with_CLR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../register-8_with_CLR/register-8_with_CLR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "../register-8_with_CLR/register-8_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MBR-with-tri/MBR-with-tri.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../MBR-with-tri/MBR-with-tri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR-with-tri " "Info: Found entity 1: MBR-with-tri" {  } { { "../MBR-with-tri/MBR-with-tri.bdf" "" { Schematic "D:/xxx/quartus_project/Project/MBR-with-tri/MBR-with-tri.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogram-access.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprogram-access.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microprogram-access " "Info: Found entity 1: microprogram-access" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprogram-access " "Info: Elaborating entity \"microprogram-access\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_stop start_stop:inst " "Info: Elaborating entity \"start_stop\" for hierarchy \"start_stop:inst\"" {  } { { "microprogram-access.bdf" "inst" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 152 288 416 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:inst2 " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:inst2\"" {  } { { "microprogram-access.bdf" "inst2" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -288 568 664 -32 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "inst1" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/program files/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "d:/program files/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "inst" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:inst1 " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:inst1\"" {  } { { "microprogram-access.bdf" "inst1" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -136 1792 1888 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:inst4 " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:inst4\"" {  } { { "microprogram-access.bdf" "inst4" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 248 1320 1416 472 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:inst4\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:inst4\|register-4_with_CLR:inst2\"" {  } { { "../register-8_with_CLR/register-8_with_CLR.bdf" "inst2" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR-with-tri MBR-with-tri:inst5 " "Info: Elaborating entity \"MBR-with-tri\" for hierarchy \"MBR-with-tri:inst5\"" {  } { { "microprogram-access.bdf" "inst5" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 672 1336 1432 896 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "16 " "Info: Ignored 16 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D4 " "Warning (15610): No output dependent on input pin \"D4\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -248 168 336 -232 "D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5 " "Warning (15610): No output dependent on input pin \"D5\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -232 168 336 -216 "D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D6 " "Warning (15610): No output dependent on input pin \"D6\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -216 168 336 -200 "D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D7 " "Warning (15610): No output dependent on input pin \"D7\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -200 168 336 -184 "D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0 " "Warning (15610): No output dependent on input pin \"D0\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -168 168 336 -152 "D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1 " "Warning (15610): No output dependent on input pin \"D1\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -152 168 336 -136 "D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2 " "Warning (15610): No output dependent on input pin \"D2\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -136 168 336 -120 "D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3 " "Warning (15610): No output dependent on input pin \"D3\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -120 168 336 -104 "D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D4 " "Warning (15610): No output dependent on input pin \"pc_D4\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -96 704 872 -80 "pc_D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D5 " "Warning (15610): No output dependent on input pin \"pc_D5\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -80 704 872 -64 "pc_D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D6 " "Warning (15610): No output dependent on input pin \"pc_D6\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -64 704 872 -48 "pc_D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D7 " "Warning (15610): No output dependent on input pin \"pc_D7\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -48 704 872 -32 "pc_D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D0 " "Warning (15610): No output dependent on input pin \"pc_D0\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -16 704 872 0 "pc_D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D1 " "Warning (15610): No output dependent on input pin \"pc_D1\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 0 704 872 16 "pc_D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D2 " "Warning (15610): No output dependent on input pin \"pc_D2\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 16 704 872 32 "pc_D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D3 " "Warning (15610): No output dependent on input pin \"pc_D3\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 32 704 872 48 "pc_D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Info: Implemented 54 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 20:28:13 2024 " "Info: Processing ended: Fri Apr 12 20:28:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 20:28:14 2024 " "Info: Processing started: Fri Apr 12 20:28:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprogram-access EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"microprogram-access\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 55 " "Warning: No exact pin location assignment(s) for 47 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C7 " "Info: Pin C7 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C7 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C6 " "Info: Pin C6 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C6 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C5 " "Info: Pin C5 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C5 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 592 1712 1888 608 "C5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C4 " "Info: Pin C4 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C4 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 568 1712 1888 584 "C4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C3 " "Info: Pin C3 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C3 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 544 1712 1888 560 "C3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C2 " "Info: Pin C2 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C2 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C1 " "Info: Pin C1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C1 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C0 " "Info: Pin C0 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C0 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 472 1712 1888 488 "C0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uRD " "Info: Pin uRD not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { uRD } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 584 760 192 "uRD" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cp_uIR " "Info: Pin cp_uIR not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { cp_uIR } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 584 760 224 "cp_uIR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp_uIR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_RD " "Info: Pin M_RD not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { M_RD } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 760 464 640 776 "M_RD" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_RD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D4 " "Info: Pin D4 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D4 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -248 168 336 -232 "D4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D5 " "Info: Pin D5 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D5 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -232 168 336 -216 "D5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D6 " "Info: Pin D6 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D6 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -216 168 336 -200 "D6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D7 " "Info: Pin D7 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D7 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -200 168 336 -184 "D7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D0 " "Info: Pin D0 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D0 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -168 168 336 -152 "D0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D1 " "Info: Pin D1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D1 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -152 168 336 -136 "D1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D2 " "Info: Pin D2 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D2 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -136 168 336 -120 "D2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D3 " "Info: Pin D3 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { D3 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -120 168 336 -104 "D3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7 " "Info: Pin Y7 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { Y7 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -112 1960 2136 -96 "Y7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_D4 " "Info: Pin pc_D4 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { pc_D4 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -96 704 872 -80 "pc_D4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_D4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_D5 " "Info: Pin pc_D5 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { pc_D5 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -80 704 872 -64 "pc_D5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_D5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_D6 " "Info: Pin pc_D6 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { pc_D6 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -64 704 872 -48 "pc_D6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_D6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_D7 " "Info: Pin pc_D7 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { pc_D7 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -48 704 872 -32 "pc_D7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_D7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_D0 " "Info: Pin pc_D0 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { pc_D0 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -16 704 872 0 "pc_D0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_D0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_D1 " "Info: Pin pc_D1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { pc_D1 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 0 704 872 16 "pc_D1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_D1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_D2 " "Info: Pin pc_D2 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { pc_D2 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 16 704 872 32 "pc_D2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_D2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_D3 " "Info: Pin pc_D3 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { pc_D3 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 32 704 872 48 "pc_D3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_D3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6 " "Info: Pin Y6 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { Y6 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -96 1960 2136 -80 "Y6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y5 " "Info: Pin Y5 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { Y5 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -80 1960 2136 -64 "Y5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4 " "Info: Pin Y4 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { Y4 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -64 1960 2136 -48 "Y4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3 " "Info: Pin Y3 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { Y3 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -48 1960 2136 -32 "Y3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2 " "Info: Pin Y2 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { Y2 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -32 1960 2136 -16 "Y2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1 " "Info: Pin Y1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { Y1 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -16 1960 2136 0 "Y1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y0 " "Info: Pin Y0 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { Y0 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 0 1960 2136 16 "Y0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_WR " "Info: Pin M_WR not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { M_WR } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 672 464 640 688 "M_WR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_WR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Info: Pin RD not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { RD } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 760 16 184 776 "RD" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux-A " "Info: Pin mux-A not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { mux-A } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 568 16 184 584 "mux-A" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux-A } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux-B " "Info: Pin mux-B not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { mux-B } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 632 16 184 648 "mux-B" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux-B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN-MBR " "Info: Pin EN-MBR not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { EN-MBR } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 488 16 184 504 "EN-MBR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN-MBR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HALT " "Info: Pin HALT not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { HALT } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { CLR } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 224 16 184 240 "CLR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpMAR " "Info: Pin cpMAR not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { cpMAR } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 376 16 184 392 "cpMAR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpMAR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpPC " "Info: Pin cpPC not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { cpPC } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP-Constant " "Info: Pin CP-Constant not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { CP-Constant } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP-Single " "Info: Pin CP-Single not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { CP-Single } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpMBR " "Info: Pin cpMBR not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { cpMBR } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpMBR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_stop:inst\|inst7  " "Info: Automatically promoted node start_stop:inst\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { uRD } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 584 760 192 "uRD" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cp_uIR " "Info: Destination node cp_uIR" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { cp_uIR } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 584 760 224 "cp_uIR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp_uIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop:inst|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLR (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { CLR } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 224 16 184 240 "CLR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 26 12 8 " "Info: Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 26 input, 12 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 29 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 27 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.800 ns register register " "Info: Estimated most critical path is register to register delay of 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|87 1 REG LAB_X14_Y18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y18; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|84~8 2 COMB LAB_X14_Y18 4 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X14_Y18; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|84~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.692 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9~25 3 COMB LAB_X14_Y18 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = LAB_X14_Y18; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9~25'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.800 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 4 REG LAB_X14_Y18 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.800 ns; Loc. = LAB_X14_Y18; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 52.11 % ) " "Info: Total cell delay = 0.938 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.862 ns ( 47.89 % ) " "Info: Total interconnect delay = 0.862 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Info: Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6 0 " "Info: Pin \"C6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5 0 " "Info: Pin \"C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Info: Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Info: Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Info: Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Info: Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0 0 " "Info: Pin \"C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cp_uIR 0 " "Info: Pin \"cp_uIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_RD 0 " "Info: Pin \"M_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q4 0 " "Info: Pin \"upc_Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q5 0 " "Info: Pin \"upc_Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q6 0 " "Info: Pin \"upc_Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q7 0 " "Info: Pin \"upc_Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q0 0 " "Info: Pin \"upc_Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q1 0 " "Info: Pin \"upc_Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q2 0 " "Info: Pin \"upc_Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q3 0 " "Info: Pin \"upc_Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y7 0 " "Info: Pin \"Y7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y6 0 " "Info: Pin \"Y6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_WR 0 " "Info: Pin \"M_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN-MBR " "Info: Following pins have the same output enable: EN-MBR" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C7 3.3-V LVTTL " "Info: Type bi-directional pin C7 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C7 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C6 3.3-V LVTTL " "Info: Type bi-directional pin C6 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C6 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C5 3.3-V LVTTL " "Info: Type bi-directional pin C5 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C5 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 592 1712 1888 608 "C5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C4 3.3-V LVTTL " "Info: Type bi-directional pin C4 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C4 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 568 1712 1888 584 "C4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C3 3.3-V LVTTL " "Info: Type bi-directional pin C3 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C3 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 544 1712 1888 560 "C3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C2 3.3-V LVTTL " "Info: Type bi-directional pin C2 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C2 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C1 3.3-V LVTTL " "Info: Type bi-directional pin C1 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C1 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C0 3.3-V LVTTL " "Info: Type bi-directional pin C0 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C0 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 472 1712 1888 488 "C0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 20:28:15 2024 " "Info: Processing ended: Fri Apr 12 20:28:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 20:28:16 2024 " "Info: Processing started: Fri Apr 12 20:28:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 20:28:16 2024 " "Info: Processing ended: Fri Apr 12 20:28:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 20:28:17 2024 " "Info: Processing started: Fri Apr 12 20:28:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Constant " "Info: Assuming node \"CP-Constant\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Constant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Single " "Info: Assuming node \"CP-Single\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HALT " "Info: Assuming node \"HALT\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMAR " "Info: Assuming node \"cpMAR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 376 16 184 392 "cpMAR" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMBR " "Info: Assuming node \"cpMBR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMBR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpPC " "Info: Assuming node \"cpPC\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop:inst\|inst3 " "Info: Detected ripple clock \"start_stop:inst\|inst3\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop:inst\|inst2 " "Info: Detected gated clock \"start_stop:inst\|inst2\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop:inst\|inst5 " "Info: Detected ripple clock \"start_stop:inst\|inst5\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop:inst\|inst7 " "Info: Detected gated clock \"start_stop:inst\|inst7\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Constant register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"CP-Constant\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.285 ns + Longest register register " "Info: + Longest register to register delay is 2.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X14_Y18_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.651 ns) 1.172 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6 2 COMB LCCOMB_X14_Y18_N30 1 " "Info: 2: + IC(0.521 ns) + CELL(0.651 ns) = 1.172 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 2.177 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X14_Y18_N22 1 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 2.177 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.285 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 4 REG LCFF_X14_Y18_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.285 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 60.53 % ) " "Info: Total cell delay = 1.383 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 39.47 % ) " "Info: Total interconnect delay = 0.902 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 7.193 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Constant\" to destination register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Constant 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.206 ns) 2.539 ns start_stop:inst\|inst2 2 COMB LCCOMB_X1_Y8_N26 1 " "Info: 2: + IC(1.348 ns) + CELL(0.206 ns) = 2.539 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP-Constant start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 3.824 ns start_stop:inst\|inst5 3 REG LCFF_X1_Y8_N1 2 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 3.824 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 4.453 ns start_stop:inst\|inst7 4 COMB LCCOMB_X1_Y8_N18 6 " "Info: 4: + IC(0.427 ns) + CELL(0.202 ns) = 4.453 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 5.590 ns start_stop:inst\|inst7~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.137 ns) + CELL(0.000 ns) = 5.590 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 7.193 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 6 REG LCFF_X14_Y18_N23 2 " "Info: 6: + IC(0.937 ns) + CELL(0.666 ns) = 7.193 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.029 ns ( 42.11 % ) " "Info: Total cell delay = 3.029 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.164 ns ( 57.89 % ) " "Info: Total interconnect delay = 4.164 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant source 7.193 ns - Longest register " "Info: - Longest clock path from clock \"CP-Constant\" to source register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Constant 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.206 ns) 2.539 ns start_stop:inst\|inst2 2 COMB LCCOMB_X1_Y8_N26 1 " "Info: 2: + IC(1.348 ns) + CELL(0.206 ns) = 2.539 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP-Constant start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 3.824 ns start_stop:inst\|inst5 3 REG LCFF_X1_Y8_N1 2 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 3.824 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 4.453 ns start_stop:inst\|inst7 4 COMB LCCOMB_X1_Y8_N18 6 " "Info: 4: + IC(0.427 ns) + CELL(0.202 ns) = 4.453 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 5.590 ns start_stop:inst\|inst7~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.137 ns) + CELL(0.000 ns) = 5.590 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 7.193 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 6 REG LCFF_X14_Y18_N21 7 " "Info: 6: + IC(0.937 ns) + CELL(0.666 ns) = 7.193 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.029 ns ( 42.11 % ) " "Info: Total cell delay = 3.029 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.164 ns ( 57.89 % ) " "Info: Total interconnect delay = 4.164 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Single register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"CP-Single\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.285 ns + Longest register register " "Info: + Longest register to register delay is 2.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X14_Y18_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.651 ns) 1.172 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6 2 COMB LCCOMB_X14_Y18_N30 1 " "Info: 2: + IC(0.521 ns) + CELL(0.651 ns) = 1.172 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 2.177 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X14_Y18_N22 1 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 2.177 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.285 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 4 REG LCFF_X14_Y18_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.285 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 60.53 % ) " "Info: Total cell delay = 1.383 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 39.47 % ) " "Info: Total interconnect delay = 0.902 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 8.330 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Single\" to destination register is 8.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Single 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 2.875 ns start_stop:inst\|inst3 2 REG LCFF_X1_Y8_N9 1 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 2.875 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 3.676 ns start_stop:inst\|inst2 3 COMB LCCOMB_X1_Y8_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 3.676 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.961 ns start_stop:inst\|inst5 4 REG LCFF_X1_Y8_N1 2 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 4.961 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.590 ns start_stop:inst\|inst7 5 COMB LCCOMB_X1_Y8_N18 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.590 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 6.727 ns start_stop:inst\|inst7~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(1.137 ns) + CELL(0.000 ns) = 6.727 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 8.330 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 7 REG LCFF_X14_Y18_N23 2 " "Info: 7: + IC(0.937 ns) + CELL(0.666 ns) = 8.330 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.159 ns ( 49.93 % ) " "Info: Total cell delay = 4.159 ns ( 49.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.171 ns ( 50.07 % ) " "Info: Total interconnect delay = 4.171 ns ( 50.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 8.330 ns - Longest register " "Info: - Longest clock path from clock \"CP-Single\" to source register is 8.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Single 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 2.875 ns start_stop:inst\|inst3 2 REG LCFF_X1_Y8_N9 1 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 2.875 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 3.676 ns start_stop:inst\|inst2 3 COMB LCCOMB_X1_Y8_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 3.676 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.961 ns start_stop:inst\|inst5 4 REG LCFF_X1_Y8_N1 2 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 4.961 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.590 ns start_stop:inst\|inst7 5 COMB LCCOMB_X1_Y8_N18 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.590 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 6.727 ns start_stop:inst\|inst7~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(1.137 ns) + CELL(0.000 ns) = 6.727 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 8.330 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 7 REG LCFF_X14_Y18_N21 7 " "Info: 7: + IC(0.937 ns) + CELL(0.666 ns) = 8.330 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.159 ns ( 49.93 % ) " "Info: Total cell delay = 4.159 ns ( 49.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.171 ns ( 50.07 % ) " "Info: Total interconnect delay = 4.171 ns ( 50.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HALT register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"HALT\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.285 ns + Longest register register " "Info: + Longest register to register delay is 2.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X14_Y18_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.651 ns) 1.172 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6 2 COMB LCCOMB_X14_Y18_N30 1 " "Info: 2: + IC(0.521 ns) + CELL(0.651 ns) = 1.172 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 2.177 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X14_Y18_N22 1 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 2.177 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.285 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 4 REG LCFF_X14_Y18_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.285 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 60.53 % ) " "Info: Total cell delay = 1.383 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 39.47 % ) " "Info: Total interconnect delay = 0.902 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 5.474 ns + Shortest register " "Info: + Shortest clock path from clock \"HALT\" to destination register is 5.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns HALT 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'HALT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.370 ns) 2.734 ns start_stop:inst\|inst7 2 COMB LCCOMB_X1_Y8_N18 6 " "Info: 2: + IC(1.399 ns) + CELL(0.370 ns) = 2.734 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { HALT start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 3.871 ns start_stop:inst\|inst7~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.137 ns) + CELL(0.000 ns) = 3.871 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 5.474 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 4 REG LCFF_X14_Y18_N23 2 " "Info: 4: + IC(0.937 ns) + CELL(0.666 ns) = 5.474 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.001 ns ( 36.55 % ) " "Info: Total cell delay = 2.001 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.473 ns ( 63.45 % ) " "Info: Total interconnect delay = 3.473 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 5.474 ns - Longest register " "Info: - Longest clock path from clock \"HALT\" to source register is 5.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns HALT 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'HALT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.370 ns) 2.734 ns start_stop:inst\|inst7 2 COMB LCCOMB_X1_Y8_N18 6 " "Info: 2: + IC(1.399 ns) + CELL(0.370 ns) = 2.734 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { HALT start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 3.871 ns start_stop:inst\|inst7~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.137 ns) + CELL(0.000 ns) = 3.871 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 5.474 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 4 REG LCFF_X14_Y18_N21 7 " "Info: 4: + IC(0.937 ns) + CELL(0.666 ns) = 5.474 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.001 ns ( 36.55 % ) " "Info: Total cell delay = 2.001 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.473 ns ( 63.45 % ) " "Info: Total interconnect delay = 3.473 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMAR " "Info: No valid register-to-register data paths exist for clock \"cpMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMBR " "Info: No valid register-to-register data paths exist for clock \"cpMBR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cpPC register register ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9 ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"cpPC\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9\" and destination register \"ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.256 ns + Longest register register " "Info: + Longest register to register delay is 2.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9 1 REG LCFF_X2_Y18_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N15; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.589 ns) 1.066 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|89~11 2 COMB LCCOMB_X2_Y18_N10 4 " "Info: 2: + IC(0.477 ns) + CELL(0.589 ns) = 1.066 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|89~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.651 ns) 2.148 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X2_Y18_N24 1 " "Info: 3: + IC(0.431 ns) + CELL(0.651 ns) = 2.148 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.256 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 4 REG LCFF_X2_Y18_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.256 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 59.75 % ) " "Info: Total cell delay = 1.348 ns ( 59.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.908 ns ( 40.25 % ) " "Info: Total interconnect delay = 0.908 ns ( 40.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.477ns 0.431ns 0.000ns } { 0.000ns 0.589ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC destination 5.244 ns + Shortest register " "Info: + Shortest clock path from clock \"cpPC\" to destination register is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cpPC 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'cpPC'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.651 ns) 2.546 ns inst11 2 COMB LCCOMB_X1_Y8_N22 1 " "Info: 2: + IC(0.910 ns) + CELL(0.651 ns) = 2.546 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 3.658 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.112 ns) + CELL(0.000 ns) = 3.658 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.244 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 4 REG LCFF_X2_Y18_N25 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 5.244 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 43.90 % ) " "Info: Total cell delay = 2.302 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.942 ns ( 56.10 % ) " "Info: Total interconnect delay = 2.942 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC source 5.244 ns - Longest register " "Info: - Longest clock path from clock \"cpPC\" to source register is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cpPC 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'cpPC'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.651 ns) 2.546 ns inst11 2 COMB LCCOMB_X1_Y8_N22 1 " "Info: 2: + IC(0.910 ns) + CELL(0.651 ns) = 2.546 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 3.658 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.112 ns) + CELL(0.000 ns) = 3.658 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.244 ns ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9 4 REG LCFF_X2_Y18_N15 6 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 5.244 ns; Loc. = LCFF_X2_Y18_N15; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 43.90 % ) " "Info: Total cell delay = 2.302 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.942 ns ( 56.10 % ) " "Info: Total interconnect delay = 2.942 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.477ns 0.431ns 0.000ns } { 0.000ns 0.589ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst C7 cpMBR 2.144 ns register " "Info: tsu for register \"MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst\" (data pin = \"C7\", clock pin = \"cpMBR\") is 2.144 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.205 ns + Longest pin register " "Info: + Longest pin to register delay is 7.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C7 1 PIN PIN_207 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_207; Fanout = 1; PIN Node = 'C7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns C7~0 2 COMB IOC_X1_Y19_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOC_X1_Y19_N2; Fanout = 2; COMB Node = 'C7~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { C7 C7~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.731 ns) + CELL(0.460 ns) 7.205 ns MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X1_Y18_N23 1 " "Info: 3: + IC(5.731 ns) + CELL(0.460 ns) = 7.205 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 1; REG Node = 'MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { C7~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 20.46 % ) " "Info: Total cell delay = 1.474 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.731 ns ( 79.54 % ) " "Info: Total interconnect delay = 5.731 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.205 ns" { C7 C7~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.205 ns" { C7 {} C7~0 {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 5.731ns } { 0.000ns 1.014ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpMBR destination 5.021 ns - Shortest register " "Info: - Shortest clock path from clock \"cpMBR\" to destination register is 5.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cpMBR 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'cpMBR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpMBR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.370 ns) 2.322 ns inst13 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.967 ns) + CELL(0.370 ns) = 2.322 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { cpMBR inst13 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 3.434 ns inst13~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.112 ns) + CELL(0.000 ns) = 3.434 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 5.021 ns MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X1_Y18_N23 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 5.021 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 1; REG Node = 'MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 40.25 % ) " "Info: Total cell delay = 2.021 ns ( 40.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 59.75 % ) " "Info: Total interconnect delay = 3.000 ns ( 59.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { cpMBR inst13 inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.021 ns" { cpMBR {} cpMBR~combout {} inst13 {} inst13~clkctrl {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.967ns 1.112ns 0.921ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.205 ns" { C7 C7~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.205 ns" { C7 {} C7~0 {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 5.731ns } { 0.000ns 1.014ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { cpMBR inst13 inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.021 ns" { cpMBR {} cpMBR~combout {} inst13 {} inst13~clkctrl {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.967ns 1.112ns 0.921ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP-Single Y0 register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3 15.774 ns register " "Info: tco from clock \"CP-Single\" to destination pin \"Y0\" through register \"register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3\" is 15.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 10.591 ns + Longest register " "Info: + Longest clock path from clock \"CP-Single\" to source register is 10.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Single 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 2.875 ns start_stop:inst\|inst3 2 REG LCFF_X1_Y8_N9 1 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 2.875 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 3.676 ns start_stop:inst\|inst2 3 COMB LCCOMB_X1_Y8_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 3.676 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.961 ns start_stop:inst\|inst5 4 REG LCFF_X1_Y8_N1 2 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 4.961 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.590 ns start_stop:inst\|inst7 5 COMB LCCOMB_X1_Y8_N18 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.590 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.202 ns) 6.171 ns inst12 6 COMB LCCOMB_X1_Y8_N20 1 " "Info: 6: + IC(0.379 ns) + CELL(0.202 ns) = 6.171 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { start_stop:inst|inst7 inst12 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.000 ns) 9.005 ns inst12~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(2.834 ns) + CELL(0.000 ns) = 9.005 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 10.591 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X2_Y18_N17 1 " "Info: 8: + IC(0.920 ns) + CELL(0.666 ns) = 10.591 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.361 ns ( 41.18 % ) " "Info: Total cell delay = 4.361 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.230 ns ( 58.82 % ) " "Info: Total interconnect delay = 6.230 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 0.379ns 2.834ns 0.920ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.879 ns + Longest register pin " "Info: + Longest register to pin delay is 4.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X2_Y18_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns mux2-8:inst1\|inst25 2 COMB LCCOMB_X2_Y18_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst25'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 mux2-8:inst1|inst25 } "NODE_NAME" } } { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/mux2-8/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(3.106 ns) 4.879 ns Y0 3 PIN PIN_15 0 " "Info: 3: + IC(1.380 ns) + CELL(3.106 ns) = 4.879 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'Y0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { mux2-8:inst1|inst25 Y0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 0 1960 2136 16 "Y0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.499 ns ( 71.72 % ) " "Info: Total cell delay = 3.499 ns ( 71.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.380 ns ( 28.28 % ) " "Info: Total interconnect delay = 1.380 ns ( 28.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 mux2-8:inst1|inst25 Y0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 {} mux2-8:inst1|inst25 {} Y0 {} } { 0.000ns 0.000ns 1.380ns } { 0.000ns 0.393ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 0.379ns 2.834ns 0.920ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 mux2-8:inst1|inst25 Y0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 {} mux2-8:inst1|inst25 {} Y0 {} } { 0.000ns 0.000ns 1.380ns } { 0.000ns 0.393ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "mux-A Y6 12.090 ns Longest " "Info: Longest tpd from source pin \"mux-A\" to destination pin \"Y6\" is 12.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns mux-A 1 PIN PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 8; PIN Node = 'mux-A'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux-A } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 568 16 184 584 "mux-A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.024 ns) + CELL(0.624 ns) 7.623 ns mux2-8:inst1\|inst8 2 COMB LCCOMB_X2_Y18_N28 1 " "Info: 2: + IC(6.024 ns) + CELL(0.624 ns) = 7.623 ns; Loc. = LCCOMB_X2_Y18_N28; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.648 ns" { mux-A mux2-8:inst1|inst8 } "NODE_NAME" } } { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/mux2-8/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(3.106 ns) 12.090 ns Y6 3 PIN PIN_13 0 " "Info: 3: + IC(1.361 ns) + CELL(3.106 ns) = 12.090 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'Y6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.467 ns" { mux2-8:inst1|inst8 Y6 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -96 1960 2136 -80 "Y6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.705 ns ( 38.92 % ) " "Info: Total cell delay = 4.705 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.385 ns ( 61.08 % ) " "Info: Total interconnect delay = 7.385 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.090 ns" { mux-A mux2-8:inst1|inst8 Y6 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.090 ns" { mux-A {} mux-A~combout {} mux2-8:inst1|inst8 {} Y6 {} } { 0.000ns 0.000ns 6.024ns 1.361ns } { 0.000ns 0.975ns 0.624ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 C1 CP-Single 4.156 ns register " "Info: th for register \"register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2\" (data pin = \"C1\", clock pin = \"CP-Single\") is 4.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 10.592 ns + Longest register " "Info: + Longest clock path from clock \"CP-Single\" to destination register is 10.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Single 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 2.875 ns start_stop:inst\|inst3 2 REG LCFF_X1_Y8_N9 1 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 2.875 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 3.676 ns start_stop:inst\|inst2 3 COMB LCCOMB_X1_Y8_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 3.676 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.961 ns start_stop:inst\|inst5 4 REG LCFF_X1_Y8_N1 2 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 4.961 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.590 ns start_stop:inst\|inst7 5 COMB LCCOMB_X1_Y8_N18 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.590 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.202 ns) 6.171 ns inst12 6 COMB LCCOMB_X1_Y8_N20 1 " "Info: 6: + IC(0.379 ns) + CELL(0.202 ns) = 6.171 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { start_stop:inst|inst7 inst12 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.000 ns) 9.005 ns inst12~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(2.834 ns) + CELL(0.000 ns) = 9.005 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 10.592 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 8 REG LCFF_X1_Y18_N21 1 " "Info: 8: + IC(0.921 ns) + CELL(0.666 ns) = 10.592 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.361 ns ( 41.17 % ) " "Info: Total cell delay = 4.361 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.231 ns ( 58.83 % ) " "Info: Total interconnect delay = 6.231 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.592 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.592 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 0.379ns 2.834ns 0.921ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.742 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C1 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'C1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns C1~0 2 COMB IOC_X0_Y18_N3 2 " "Info: 2: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = IOC_X0_Y18_N3; Fanout = 2; COMB Node = 'C1~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { C1 C1~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.267 ns) + CELL(0.460 ns) 6.742 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X1_Y18_N21 1 " "Info: 3: + IC(5.267 ns) + CELL(0.460 ns) = 6.742 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { C1~0 register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 21.88 % ) " "Info: Total cell delay = 1.475 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.267 ns ( 78.12 % ) " "Info: Total interconnect delay = 5.267 ns ( 78.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { C1 C1~0 register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { C1 {} C1~0 {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 5.267ns } { 0.000ns 1.015ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.592 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.592 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 0.379ns 2.834ns 0.921ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { C1 C1~0 register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { C1 {} C1~0 {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 5.267ns } { 0.000ns 1.015ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 20:28:17 2024 " "Info: Processing ended: Fri Apr 12 20:28:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Info: Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
