
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 11:41:19 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/synthesis_4096'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/synthesis_4096/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/synthesis_4096/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 62741 ; free virtual = 64089
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 62740 ; free virtual = 64089
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 435.047 ; gain = 0.094 ; free physical = 62733 ; free virtual = 64083
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 435.152 ; gain = 0.199 ; free physical = 62731 ; free virtual = 64080
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 562.953 ; gain = 128.000 ; free physical = 62704 ; free virtual = 64054
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:240:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:254:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:261:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 626.953 ; gain = 192.000 ; free physical = 62606 ; free virtual = 63957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.4 seconds; current allocated memory: 284.627 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 285.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 285.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 286.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 286.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 286.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 287.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 287.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 288.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 288.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.82 seconds; current allocated memory: 306.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.73 seconds; current allocated memory: 328.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.36 seconds; current allocated memory: 329.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 330.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 332.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 335.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 338.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 340.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 343.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 388.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2', 'mat3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 14.02 seconds; current allocated memory: 571.796 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_60_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1082.953 ; gain = 648.000 ; free physical = 61987 ; free virtual = 63513
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [HLS 200-112] Total elapsed time: 98.16 seconds; peak allocated memory: 571.796 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 11:42:56 2020...
