

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'
================================================================
* Date:           Thu Dec 29 13:25:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       26|  0.220 us|  0.260 us|   22|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_p1_fu_145          |read_p1   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_152         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln269_write_p3_fu_163  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_CADDQ_LOOP1  |       20|       24|         5|          4|          1|  5 ~ 6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       35|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        2|       11|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      144|    -|
|Register             |        -|     -|    40981|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    40983|      190|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        4|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+----+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------+---------+----+---+----+-----+
    |grp_read_p1_fu_145          |read_p1   |        0|   0|  2|   2|    0|
    |call_ln269_write_p3_fu_163  |write_p3  |        0|   0|  0|   9|    0|
    +----------------------------+----------+---------+----+---+----+-----+
    |Total                       |          |        0|   0|  2|  11|    0|
    +----------------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln267_fu_210_p2   |         +|   0|  0|  15|           8|           8|
    |i_71_fu_200_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln265_fu_194_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  35|          15|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  26|          5|     1|          5|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i           |   9|          2|     3|          6|
    |i_40_fu_72                   |   9|          2|     3|          6|
    |this_0_address0              |  14|          3|     8|         24|
    |this_0_ce0                   |  14|          3|     1|          3|
    |this_0_we0                   |   9|          2|  1024|       2048|
    |this_1_16_fu_76              |   9|          2|  8192|      16384|
    |this_3_17_fu_84              |   9|          2|  8192|      16384|
    |this_4_17_fu_80              |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 144|         31| 25620|      51252|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |add_ln267_reg_301                        |     8|   0|     8|          0|
    |ap_CS_fsm                                |     4|   0|     4|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |call_ln269_write_p3_fu_163_ap_start_reg  |     1|   0|     1|          0|
    |grp_read_p1_fu_145_ap_start_reg          |     1|   0|     1|          0|
    |i_40_fu_72                               |     3|   0|     3|          0|
    |icmp_ln265_reg_297                       |     1|   0|     1|          0|
    |this_1_16_fu_76                          |  8192|   0|  8192|          0|
    |this_3_17_fu_84                          |  8192|   0|  8192|          0|
    |this_3_ret4_reg_307                      |  8192|   0|  8192|          0|
    |this_4_17_fu_80                          |  8192|   0|  8192|          0|
    |this_4_ret4_reg_313                      |  8192|   0|  8192|          0|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 40981|   0| 40981|          0|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+------------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |            Source Object           |    C Type    |
+--------------------------------+-----+------+------------+------------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_CADDQ_LOOP1|  return value|
|p_read2                         |   in|  8192|     ap_none|                             p_read2|        scalar|
|p_read3                         |   in|  8192|     ap_none|                             p_read3|        scalar|
|p_read                          |   in|  8192|     ap_none|                              p_read|        scalar|
|itr_cast                        |   in|     3|     ap_none|                            itr_cast|        scalar|
|this_0_address0                 |  out|     8|   ap_memory|                              this_0|         array|
|this_0_ce0                      |  out|     1|   ap_memory|                              this_0|         array|
|this_0_we0                      |  out|  1024|   ap_memory|                              this_0|         array|
|this_0_d0                       |  out|  8192|   ap_memory|                              this_0|         array|
|this_0_q0                       |   in|  8192|   ap_memory|                              this_0|         array|
|addr1                           |   in|     8|     ap_none|                               addr1|        scalar|
|p_read1                         |   in|  8192|     ap_none|                             p_read1|        scalar|
|this_3_17_out                   |  out|  8192|      ap_vld|                       this_3_17_out|       pointer|
|this_3_17_out_ap_vld            |  out|     1|      ap_vld|                       this_3_17_out|       pointer|
|this_4_17_out                   |  out|  8192|      ap_vld|                       this_4_17_out|       pointer|
|this_4_17_out_ap_vld            |  out|     1|      ap_vld|                       this_4_17_out|       pointer|
|this_1_16_out                   |  out|  8192|      ap_vld|                       this_1_16_out|       pointer|
|this_1_16_out_ap_vld            |  out|     1|      ap_vld|                       this_1_16_out|       pointer|
+--------------------------------+-----+------+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_40 = alloca i32 1"   --->   Operation 8 'alloca' 'i_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_1_16 = alloca i32 1"   --->   Operation 9 'alloca' 'this_1_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_4_17 = alloca i32 1"   --->   Operation 10 'alloca' 'this_4_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_3_17 = alloca i32 1"   --->   Operation 11 'alloca' 'this_3_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read17 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 14 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 15 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 16 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_15 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 17 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read32 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 18 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read21 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 19 'read' 'p_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read21, i8192 %this_3_17"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read32, i8192 %this_4_17"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_15, i8192 %this_1_16"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_40"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc246"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = load i3 %i_40" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 25 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.56ns)   --->   "%icmp_ln265 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 27 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%i_71 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 29 'add' 'i_71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %for.inc246.split, void %if.end463.loopexit10.exitStub" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 30 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 31 'zext' 'zext_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.87ns)   --->   "%add_ln267 = add i8 %zext_ln267, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 32 'add' 'add_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln265 = store i3 %i_71, i3 %i_40" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 33 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%this_1_16_load = load i8192 %this_1_16"   --->   Operation 48 'load' 'this_1_16_load' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%this_4_17_load = load i8192 %this_4_17"   --->   Operation 49 'load' 'this_4_17_load' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%this_3_17_load = load i8192 %this_3_17"   --->   Operation 50 'load' 'this_3_17_load' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_17_out, i8192 %this_3_17_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_17_out, i8192 %this_4_17_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_16_out, i8192 %this_1_16_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln265)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln265)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 34 [2/2] (1.29ns)   --->   "%call_ret11 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln267" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 34 'call' 'call_ret11' <Predicate = (!icmp_ln265)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%this_4_17_load_1 = load i8192 %this_4_17" [HLS_Final_vitis_src/dpu.cpp:268]   --->   Operation 35 'load' 'this_4_17_load_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%this_3_17_load_1 = load i8192 %this_3_17" [HLS_Final_vitis_src/dpu.cpp:268]   --->   Operation 36 'load' 'this_3_17_load_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.29ns)   --->   "%call_ret11 = call i8192 @read_p1, i8192 %this_0, i8 %add_ln267" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 37 'call' 'call_ret11' <Predicate = (!icmp_ln265)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [2/2] (5.82ns)   --->   "%call_ret12 = call i16384 @dpu_unit, i8192 %call_ret11, i8192 %p_read17, i8192 %this_3_17_load_1, i8192 %this_4_17_load_1, i8 4" [HLS_Final_vitis_src/dpu.cpp:268]   --->   Operation 38 'call' 'call_ret12' <Predicate = (!icmp_ln265)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln265 = store i8192 %call_ret11, i8192 %this_1_16" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 39 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 40 [1/2] (6.91ns)   --->   "%call_ret12 = call i16384 @dpu_unit, i8192 %call_ret11, i8192 %p_read17, i8192 %this_3_17_load_1, i8192 %this_4_17_load_1, i8 4" [HLS_Final_vitis_src/dpu.cpp:268]   --->   Operation 40 'call' 'call_ret12' <Predicate = (!icmp_ln265)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%this_3_ret4 = extractvalue i16384 %call_ret12" [HLS_Final_vitis_src/dpu.cpp:268]   --->   Operation 41 'extractvalue' 'this_3_ret4' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%this_4_ret4 = extractvalue i16384 %call_ret12" [HLS_Final_vitis_src/dpu.cpp:268]   --->   Operation 42 'extractvalue' 'this_4_ret4' <Predicate = (!icmp_ln265)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 43 'specloopname' 'specloopname_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.29ns)   --->   "%call_ln269 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret4, i8 %add_ln267" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 44 'call' 'call_ln269' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln265 = store i8192 %this_3_ret4, i8192 %this_3_17" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 45 'store' 'store_ln265' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln265 = store i8192 %this_4_ret4, i8192 %this_4_17" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 46 'store' 'store_ln265' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln265 = br void %for.inc246" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 47 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_3_17_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_4_17_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_1_16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_40                       (alloca                ) [ 010000]
this_1_16                  (alloca                ) [ 011100]
this_4_17                  (alloca                ) [ 011111]
this_3_17                  (alloca                ) [ 011111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
p_read17                   (read                  ) [ 001100]
addr1_read                 (read                  ) [ 000000]
itr_cast_read              (read                  ) [ 000000]
p_read_15                  (read                  ) [ 000000]
p_read32                   (read                  ) [ 000000]
p_read21                   (read                  ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
br_ln0                     (br                    ) [ 000000]
i                          (load                  ) [ 000000]
specpipeline_ln0           (specpipeline          ) [ 000000]
icmp_ln265                 (icmp                  ) [ 011110]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000]
i_71                       (add                   ) [ 000000]
br_ln265                   (br                    ) [ 000000]
zext_ln267                 (zext                  ) [ 000000]
add_ln267                  (add                   ) [ 011111]
store_ln265                (store                 ) [ 000000]
this_4_17_load_1           (load                  ) [ 000000]
this_3_17_load_1           (load                  ) [ 000000]
call_ret11                 (call                  ) [ 000000]
store_ln265                (store                 ) [ 000000]
call_ret12                 (call                  ) [ 000000]
this_3_ret4                (extractvalue          ) [ 010001]
this_4_ret4                (extractvalue          ) [ 010001]
specloopname_ln265         (specloopname          ) [ 000000]
call_ln269                 (call                  ) [ 000000]
store_ln265                (store                 ) [ 000000]
store_ln265                (store                 ) [ 000000]
br_ln265                   (br                    ) [ 000000]
this_1_16_load             (load                  ) [ 000000]
this_4_17_load             (load                  ) [ 000000]
this_3_17_load             (load                  ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
ret_ln0                    (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_3_17_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_17_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_4_17_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_17_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_1_16_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_16_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_40_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_40/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="this_1_16_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_1_16/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="this_4_17_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_4_17/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="this_3_17_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_3_17/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read17_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8192" slack="0"/>
<pin id="90" dir="0" index="1" bw="8192" slack="0"/>
<pin id="91" dir="1" index="2" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read17/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="addr1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="itr_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_15_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8192" slack="0"/>
<pin id="108" dir="0" index="1" bw="8192" slack="0"/>
<pin id="109" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read32_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8192" slack="0"/>
<pin id="114" dir="0" index="1" bw="8192" slack="0"/>
<pin id="115" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read32/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read21_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="0" index="1" bw="8192" slack="0"/>
<pin id="121" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read21/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="0" index="2" bw="8192" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="8192" slack="0"/>
<pin id="134" dir="0" index="2" bw="8192" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8192" slack="0"/>
<pin id="141" dir="0" index="2" bw="8192" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_read_p1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8192" slack="0"/>
<pin id="147" dir="0" index="1" bw="8192" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="1"/>
<pin id="149" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret11/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_dpu_unit_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16384" slack="0"/>
<pin id="154" dir="0" index="1" bw="8192" slack="0"/>
<pin id="155" dir="0" index="2" bw="8192" slack="2"/>
<pin id="156" dir="0" index="3" bw="8192" slack="0"/>
<pin id="157" dir="0" index="4" bw="8192" slack="0"/>
<pin id="158" dir="0" index="5" bw="4" slack="0"/>
<pin id="159" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret12/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="call_ln269_write_p3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="8192" slack="0"/>
<pin id="166" dir="0" index="2" bw="8192" slack="1"/>
<pin id="167" dir="0" index="3" bw="8" slack="4"/>
<pin id="168" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln269/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8192" slack="0"/>
<pin id="173" dir="0" index="1" bw="8192" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8192" slack="0"/>
<pin id="178" dir="0" index="1" bw="8192" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8192" slack="0"/>
<pin id="183" dir="0" index="1" bw="8192" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln265_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln265/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_71_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_71/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln267_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln267_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln265_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="this_4_17_load_1_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8192" slack="2"/>
<pin id="223" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_17_load_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="this_3_17_load_1_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8192" slack="2"/>
<pin id="227" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_17_load_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln265_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8192" slack="0"/>
<pin id="231" dir="0" index="1" bw="8192" slack="2"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="this_3_ret4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16384" slack="0"/>
<pin id="236" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret4/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="this_4_ret4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16384" slack="0"/>
<pin id="240" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret4/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln265_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8192" slack="1"/>
<pin id="244" dir="0" index="1" bw="8192" slack="4"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln265_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8192" slack="1"/>
<pin id="248" dir="0" index="1" bw="8192" slack="4"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="this_1_16_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8192" slack="0"/>
<pin id="252" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_16_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="this_4_17_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8192" slack="0"/>
<pin id="256" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_17_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="this_3_17_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8192" slack="0"/>
<pin id="260" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_17_load/1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_40_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_40 "/>
</bind>
</comp>

<comp id="269" class="1005" name="this_1_16_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8192" slack="0"/>
<pin id="271" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_1_16 "/>
</bind>
</comp>

<comp id="276" class="1005" name="this_4_17_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8192" slack="0"/>
<pin id="278" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_4_17 "/>
</bind>
</comp>

<comp id="284" class="1005" name="this_3_17_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8192" slack="0"/>
<pin id="286" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_3_17 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_read17_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8192" slack="2"/>
<pin id="294" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="p_read17 "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln265_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln265 "/>
</bind>
</comp>

<comp id="301" class="1005" name="add_ln267_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln267 "/>
</bind>
</comp>

<comp id="307" class="1005" name="this_3_ret4_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8192" slack="1"/>
<pin id="309" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret4 "/>
</bind>
</comp>

<comp id="313" class="1005" name="this_4_ret4_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8192" slack="1"/>
<pin id="315" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="145" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="118" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="112" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="106" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="100" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="94" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="200" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="233"><net_src comp="145" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="152" pin="6"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="152" pin="6"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="265"><net_src comp="72" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="272"><net_src comp="76" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="279"><net_src comp="80" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="287"><net_src comp="84" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="295"><net_src comp="88" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="300"><net_src comp="194" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="210" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="310"><net_src comp="234" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="316"><net_src comp="238" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="246" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {5 }
	Port: this_3_17_out | {1 }
	Port: this_4_17_out | {1 }
	Port: this_1_16_out | {1 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : p_read2 | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : p_read3 | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : p_read | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : this_0 | {2 3 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : p_read1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln265 : 2
		i_71 : 2
		br_ln265 : 3
		zext_ln267 : 2
		add_ln267 : 3
		store_ln265 : 3
		this_1_16_load : 1
		this_4_17_load : 1
		this_3_17_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
	State 3
		call_ret12 : 1
		store_ln265 : 1
	State 4
		this_3_ret4 : 1
		this_4_ret4 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     grp_read_p1_fu_145     |    0    |   0.46  |    8    |    9    |
|   call   |     grp_dpu_unit_fu_152    |   768   |    0    |  57349  |  118398 |
|          | call_ln269_write_p3_fu_163 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|    add   |         i_71_fu_200        |    0    |    0    |    0    |    10   |
|          |      add_ln267_fu_210      |    0    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln265_fu_194     |    0    |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     p_read17_read_fu_88    |    0    |    0    |    0    |    0    |
|          |    addr1_read_read_fu_94   |    0    |    0    |    0    |    0    |
|   read   |  itr_cast_read_read_fu_100 |    0    |    0    |    0    |    0    |
|          |    p_read_15_read_fu_106   |    0    |    0    |    0    |    0    |
|          |    p_read32_read_fu_112    |    0    |    0    |    0    |    0    |
|          |    p_read21_read_fu_118    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |   write_ln0_write_fu_124   |    0    |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_131   |    0    |    0    |    0    |    0    |
|          |   write_ln0_write_fu_138   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   zext   |      zext_ln267_fu_206     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|extractvalue|     this_3_ret4_fu_234     |    0    |    0    |    0    |    0    |
|          |     this_4_ret4_fu_238     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |   768   |   0.46  |  57357  |  118440 |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln267_reg_301 |    8   |
|    i_40_reg_262   |    3   |
| icmp_ln265_reg_297|    1   |
|  p_read17_reg_292 |  8192  |
| this_1_16_reg_269 |  8192  |
| this_3_17_reg_284 |  8192  |
|this_3_ret4_reg_307|  8192  |
| this_4_17_reg_276 |  8192  |
|this_4_ret4_reg_313|  8192  |
+-------------------+--------+
|       Total       |  49164 |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57357 | 118440 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  49164 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106521 | 118440 |
+-----------+--------+--------+--------+--------+
