

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Wed Nov 16 11:43:28 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        KentStian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       15|       15|        11|          5|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 14 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shift_reg_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %shift_reg_0_load"   --->   Operation 16 'read' 'shift_reg_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 2, i2 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp_eq  i2 %i_1, i2 0" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 22 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.end.exitStub" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 24 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp_eq  i2 %i_1, i2 1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 25 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split3, void %branch1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 26 'br' 'br_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %i_1, i2 3" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 27 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln18 = store i2 %add_ln18, i2 %i" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 28 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.40>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:16]   --->   Operation 29 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32 %shift_reg_1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 30 'load' 'shift_reg_1_load' <Predicate = (!icmp_ln18 & !icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.69ns)   --->   "%select_ln20 = select i1 %icmp_ln20, i32 %shift_reg_0_load_read, i32 %shift_reg_1_load" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 31 'select' 'select_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln20 = store i32 %select_ln20, i32 %shift_reg_1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 32 'store' 'store_ln20' <Predicate = (!icmp_ln18 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.split3" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 33 'br' 'br_ln20' <Predicate = (!icmp_ln18 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 34 [4/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln20, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 34 'fmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 35 [3/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln20, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 35 'fmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 36 [2/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln20, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 36 'fmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 37 [1/4] (5.70ns)   --->   "%mul = fmul i32 %select_ln20, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 37 'fmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 38 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [5/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 39 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc"   --->   Operation 46 'load' 'acc_load_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc_out, i32 %acc_load_1"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 40 [4/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 40 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 41 [3/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 41 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 42 [2/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 42 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 43 [1/5] (7.25ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21]   --->   Operation 43 'fadd' 'acc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %acc_1, i32 %acc" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 44 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18]   --->   Operation 45 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.15ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln18', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18) [29]  (1.56 ns)
	'store' operation ('store_ln18', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18) of variable 'add_ln18', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18 on local variable 'i' [30]  (1.59 ns)

 <State 2>: 6.4ns
The critical path consists of the following:
	'load' operation ('shift_reg_1_load', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20) on static variable 'shift_reg_1' [19]  (0 ns)
	'select' operation ('select_ln20', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20) [20]  (0.698 ns)
	'fmul' operation ('mul', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [27]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [27]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [27]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [27]  (5.7 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'load' operation ('acc_load', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) on local variable 'acc' [26]  (0 ns)
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [28]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [28]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [28]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [28]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) [28]  (7.26 ns)

 <State 11>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln18', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18) of variable 'acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21 on local variable 'acc' [31]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
