<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2552052</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Fri Sep  8 09:32:21 2023</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2019.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>448e0738ee04464a8875ed84f580f722</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>115</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>8099fa0f4ef55fc6a9712d5324fc4988</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>8099fa0f4ef55fc6a9712d5324fc4988</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7a100t</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>artix7</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>csg324</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Xeon(R) CPU E3-1230 v5 @ 3.40GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3408 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Windows Server 2016 or Windows 10</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>34.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>abstractfileview_close=4</TD>
   <TD>abstractsearchablepanel_show_search=6</TD>
   <TD>abstractselectabletablepanel_export_to_spreadsheet=1</TD>
   <TD>addilaprobespopup_ok=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>addsrcwizard_specify_hdl_netlist_block_design=1</TD>
   <TD>addsrcwizard_specify_or_create_constraint_files=2</TD>
   <TD>addsrcwizard_specify_simulation_specific_hdl_files=3</TD>
   <TD>basedialog_apply=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_cancel=132</TD>
   <TD>basedialog_close=1</TD>
   <TD>basedialog_no=3</TD>
   <TD>basedialog_ok=644</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_yes=49</TD>
   <TD>boardchooser_board_table=1</TD>
   <TD>closeplanner_cancel=1</TD>
   <TD>closeplanner_yes=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_messages=235</TD>
   <TD>cmdmsgdialog_ok=169</TD>
   <TD>cmdmsgdialog_open_messages_view=1</TD>
   <TD>confirmsavetexteditsdialog_no=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>confirmsavetexteditsdialog_yes=1</TD>
   <TD>constraintschooserpanel_add_files=3</TD>
   <TD>constraintschooserpanel_create_file=1</TD>
   <TD>copyrundialog_run_name=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>coredetailsview_status=2</TD>
   <TD>coretreetablepanel_core_tree_table=54</TD>
   <TD>createsrcfiledialog_file_name=10</TD>
   <TD>createsrcfiledialog_file_type=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>createuserdefinedprobedialog_add_probe=1</TD>
   <TD>createuserdefinedprobedialog_add_probe_and_constant_values=1</TD>
   <TD>createuserdefinedprobedialog_new_probe_name=1</TD>
   <TD>customizecoredialog_documentation=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizecoredialog_ip_location=1</TD>
   <TD>debugview_debug_cores_tree_table=114</TD>
   <TD>debugview_tabbed_pane=15</TD>
   <TD>debugwizard_chipscope_tree_table=215</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_continue_debugging=1</TD>
   <TD>debugwizard_find_nets_to_add=2</TD>
   <TD>debugwizard_input_pipe_stages=1</TD>
   <TD>debugwizard_more_info=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_nets=2</TD>
   <TD>debugwizard_only_debug_new_nets=1</TD>
   <TD>debugwizard_remove_nets=1</TD>
   <TD>debugwizard_sample_of_data_depth=18</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_select_clock_domain=4</TD>
   <TD>debugwizard_set_probe_type=1</TD>
   <TD>debugwizard_this_option_chooses_all_selected_nets=3</TD>
   <TD>debugwizard_this_option_chooses_all_unassigned_debug=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>defaultoptionpane_close=1</TD>
   <TD>designtimingsumsectionpanel_worst_negative_slack=6</TD>
   <TD>editcreateclocktablepanel_edit_create_clock_table=3</TD>
   <TD>editoroptions_disable_code_completion=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>editoroptions_list_of_matches_for_what_you_have=2</TD>
   <TD>editoroptions_only_display_list_of_matching_choices=2</TD>
   <TD>editoroptions_select_choice_by_using_space=2</TD>
   <TD>editoroptions_select_choice_by_using_tab_key=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>expreporttreepanel_exp_report_tree_table=27</TD>
   <TD>exprunmenu_launch_step=7</TD>
   <TD>expruntreepanel_exp_run_tree_table=159</TD>
   <TD>filesetpanel_file_set_panel_tree=1734</TD>
</TR><TR ALIGN='LEFT'>   <TD>filesetpanel_messages=21</TD>
   <TD>filesetview_collapse_all=1</TD>
   <TD>flownavigatortreepanel_flow_navigator_tree=1135</TD>
   <TD>gettingstartedview_create_new_project=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>gettingstartedview_open_project=1</TD>
   <TD>graphicalview_zoom_fit=23</TD>
   <TD>graphicalview_zoom_in=15</TD>
   <TD>graphicalview_zoom_out=20</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwaredashboardoptionspanel_close_dashboard_options=8</TD>
   <TD>hardwaredashboardoptionspanel_collapse_all=1</TD>
   <TD>hardwaredashboardoptionspanel_expand_all=2</TD>
   <TD>hardwaredashboardoptionspanel_layer_tree=29</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwaredashboardview_cell_name_for_debug_core=9</TD>
   <TD>hardwaredashboardview_show_dashboard_options=16</TD>
   <TD>hardwareilawaveformview_run_trigger_for_this_ila_core=38</TD>
   <TD>hardwareilawaveformview_run_trigger_immediate_for_this_ila_core=126</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwareilawaveformview_stop_trigger_for_this_ila_core=7</TD>
   <TD>hardwaretreepanel_hardware_tree_table=108</TD>
   <TD>hcodeeditor_blank_operations=5</TD>
   <TD>hcodeeditor_close=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>hcodeeditor_commands_to_fold_text=3</TD>
   <TD>hcodeeditor_diff_with=2</TD>
   <TD>hcodeeditor_search_text_combo_box=35</TD>
   <TD>hinputhandler_toggle_line_comments=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hjfilechooserhelpers_jump_to_current_working_directory=2</TD>
   <TD>hjfilechooserhelpers_refresh_folder_view_to_reflect_external=1</TD>
   <TD>hpopuptitle_close=23</TD>
   <TD>htable_set_eliding_for_table_cells=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>htree_collapse_all=1</TD>
   <TD>ilaprobetablepanel_add_probe=5</TD>
   <TD>ilaprobetablepanel_add_probes=2</TD>
   <TD>ilaprobetablepanel_remove_selected_probe=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>ilaprobetablepanel_set_trigger_condition_to_global=6</TD>
   <TD>ilaprobetablepanel_specify_probes_file_and_refresh=2</TD>
   <TD>instancemenu_floorplanning=7</TD>
   <TD>instancetablepanel_instance_table=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>intraclockssectionpanel_intra_clocks_section_table=4</TD>
   <TD>languagetemplatesdialog_copy=7</TD>
   <TD>languagetemplatesdialog_templates_tree=89</TD>
   <TD>launchpanel_dont_show_this_dialog_again=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>logmonitor_monitor=25</TD>
   <TD>mainmenumgr_checkpoint=6</TD>
   <TD>mainmenumgr_constraints=3</TD>
   <TD>mainmenumgr_edit=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_export=4</TD>
   <TD>mainmenumgr_file=12</TD>
   <TD>mainmenumgr_floorplanning=10</TD>
   <TD>mainmenumgr_flow=48</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_help=4</TD>
   <TD>mainmenumgr_import=4</TD>
   <TD>mainmenumgr_io_planning=10</TD>
   <TD>mainmenumgr_ip=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_open=1</TD>
   <TD>mainmenumgr_project=5</TD>
   <TD>mainmenumgr_reports=42</TD>
   <TD>mainmenumgr_settings=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_text_editor=4</TD>
   <TD>mainmenumgr_timing=9</TD>
   <TD>mainmenumgr_tools=78</TD>
   <TD>mainmenumgr_view=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_window=70</TD>
   <TD>maintoolbarmgr_open=1</TD>
   <TD>maintoolbarmgr_run=2</TD>
   <TD>mainwinmenumgr_layout=32</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainwinmenumgr_load=6</TD>
   <TD>mainwintoolbarmgr_select_or_save_window_layout=2</TD>
   <TD>messagewithoptiondialog_dont_show_this_dialog_again=6</TD>
   <TD>msgtreepanel_export_to_spreadsheet=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgtreepanel_manage_suppression=2</TD>
   <TD>msgtreepanel_message_severity=10</TD>
   <TD>msgtreepanel_message_view_tree=542</TD>
   <TD>msgview_clear_messages_resulting_from_user_executed=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_critical_warnings=2</TD>
   <TD>msgview_error_messages=1</TD>
   <TD>msgview_expand_all=1</TD>
   <TD>msgview_information_messages=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_manage_message_suppression=1</TD>
   <TD>msgview_status_messages=4</TD>
   <TD>msgview_warning_messages=8</TD>
   <TD>multifilechooser_add_directories=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>navigabletimingreporttab_timing_report_navigation_tree=102</TD>
   <TD>netlistschematicview_show_cells_in_this_schematic=2</TD>
   <TD>netlistschmenuandmouse_expand_collapse=5</TD>
   <TD>netlistschmenuandmouse_report_timing=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>netlistschmenuandmouse_view=6</TD>
   <TD>netlisttreeview_floorplanning=1</TD>
   <TD>netlisttreeview_netlist_tree=102</TD>
   <TD>numjobschooser_number_of_jobs=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>openfileaction_cancel=2</TD>
   <TD>openfileaction_open_directory=1</TD>
   <TD>optionsview_close=6</TD>
   <TD>pacodeview_copy=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_add_config_memory=1</TD>
   <TD>pacommandnames_add_sources=19</TD>
   <TD>pacommandnames_auto_connect_target=68</TD>
   <TD>pacommandnames_auto_update_hier=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_close_target=7</TD>
   <TD>pacommandnames_copy_ip=1</TD>
   <TD>pacommandnames_create_hardware_dashboards=19</TD>
   <TD>pacommandnames_create_user_defined_debug_probe=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_customize_core=2</TD>
   <TD>pacommandnames_debug_wizard=4</TD>
   <TD>pacommandnames_default_hardware_dashboards=8</TD>
   <TD>pacommandnames_design_runs_window=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_edit_probe_enumeration=1</TD>
   <TD>pacommandnames_edit_simulation_sets=1</TD>
   <TD>pacommandnames_elaboration_settings=2</TD>
   <TD>pacommandnames_goto_implemented_design=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_goto_instantiation=3</TD>
   <TD>pacommandnames_goto_netlist_design=5</TD>
   <TD>pacommandnames_goto_project_manager=1</TD>
   <TD>pacommandnames_hardware_window=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_impl_settings=2</TD>
   <TD>pacommandnames_ip_settings=1</TD>
   <TD>pacommandnames_language_templates=15</TD>
   <TD>pacommandnames_mark_debug_net=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_message_window=1</TD>
   <TD>pacommandnames_new_hardware_dashboard=5</TD>
   <TD>pacommandnames_new_pblock=1</TD>
   <TD>pacommandnames_open_hardware_manager=63</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_target_wizard=2</TD>
   <TD>pacommandnames_probes_window=1</TD>
   <TD>pacommandnames_program_fpga=8</TD>
   <TD>pacommandnames_project_summary=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_refresh_target=3</TD>
   <TD>pacommandnames_reports_window=8</TD>
   <TD>pacommandnames_run_bitgen=85</TD>
   <TD>pacommandnames_run_implementation=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_schematic=14</TD>
   <TD>pacommandnames_select_driver_pin=1</TD>
   <TD>pacommandnames_selection_window=1</TD>
   <TD>pacommandnames_show_bus_plot=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_show_connectivity=3</TD>
   <TD>pacommandnames_show_product_guide=2</TD>
   <TD>pacommandnames_simulation_live_break=183</TD>
   <TD>pacommandnames_simulation_live_restart=99</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_live_run=1268</TD>
   <TD>pacommandnames_simulation_live_run_all=4</TD>
   <TD>pacommandnames_simulation_live_step=1</TD>
   <TD>pacommandnames_simulation_relaunch=435</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_run=4</TD>
   <TD>pacommandnames_simulation_run_behavioral=211</TD>
   <TD>pacommandnames_simulation_run_post_synthesis_functional=2</TD>
   <TD>pacommandnames_simulation_settings=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_stop_trigger=1</TD>
   <TD>pacommandnames_synth_settings=2</TD>
   <TD>pacommandnames_timing_results_window=1</TD>
   <TD>pacommandnames_trigger_immediate=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_view_run_log=2</TD>
   <TD>pacommandnames_view_run_messages=2</TD>
   <TD>pacommandnames_view_run_reports=1</TD>
   <TD>pathmenu_set_false_path=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>pathmenu_set_maximum_delay=8</TD>
   <TD>pathmenu_set_multicycle_path=11</TD>
   <TD>pathmenu_source_clock_to_destination_clock=1</TD>
   <TD>pathmenu_startpoint_to_endpoint=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pathreporttableview_description=84</TD>
   <TD>pathreporttableview_floorplanning=2</TD>
   <TD>pathreporttableview_select=2</TD>
   <TD>pathreporttableview_show_description=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_code=247</TD>
   <TD>paviews_dashboard=79</TD>
   <TD>paviews_device=116</TD>
   <TD>paviews_ip_catalog=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_package=3</TD>
   <TD>paviews_par_report=2</TD>
   <TD>paviews_path_table=9</TD>
   <TD>paviews_project_summary=229</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_schematic=17</TD>
   <TD>paviews_system_monitor=1</TD>
   <TD>paviews_timing_constraints=1</TD>
   <TD>pickclockdomainnetdialog_clock_domain_nets_tree=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>pickclockdomainnetdialog_search_hierarchically=1</TD>
   <TD>pickclockdomainnetdialog_select_clock_domain_type=3</TD>
   <TD>powerresulttab_report_navigation_tree=3</TD>
   <TD>primitivesmenu_highlight_leaf_cells=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>probesview_probes_tree=59</TD>
   <TD>probevaluetablepanel_text_field=2</TD>
   <TD>programdebugtab_available_targets_on_server=6</TD>
   <TD>programdebugtab_open_target=63</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdebugtab_program_device=146</TD>
   <TD>programdebugtab_refresh_device=103</TD>
   <TD>programfpgadialog_program=162</TD>
   <TD>programfpgadialog_specify_bitstream_file=22</TD>
</TR><TR ALIGN='LEFT'>   <TD>programfpgadialog_specify_debug_probes_file=12</TD>
   <TD>progressdialog_background=5</TD>
   <TD>progressdialog_cancel=15</TD>
   <TD>project_automatic_update_and_compile_order=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>project_automatic_update_manual_compile_order=1</TD>
   <TD>projectnamechooser_project_name=3</TD>
   <TD>projectsettingsgadget_edit_project_settings=1</TD>
   <TD>projectsettingssimulationpanel_enable_incremental_compilation=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectsettingssimulationpanel_simulator_language=1</TD>
   <TD>projectsettingssimulationpanel_tabbed_pane=14</TD>
   <TD>projecttab_close_design=4</TD>
   <TD>projecttab_reload=35</TD>
</TR><TR ALIGN='LEFT'>   <TD>propertiesview_previous_object=6</TD>
   <TD>rdicommands_copy=99</TD>
   <TD>rdicommands_custom_commands=15</TD>
   <TD>rdicommands_cut=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_delete=6</TD>
   <TD>rdicommands_line_comment=15</TD>
   <TD>rdicommands_paste=2</TD>
   <TD>rdicommands_properties=17</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_redo=15</TD>
   <TD>rdicommands_reset_layout=1</TD>
   <TD>rdicommands_save_file=41</TD>
   <TD>rdicommands_settings=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_undo=13</TD>
   <TD>rdicommands_waveform_save_configuration=2</TD>
   <TD>rdiviews_waveform_viewer=4963</TD>
   <TD>refreshdevicedialog_refresh_device=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>reporttimingsummarydialog_report_timing_summary_dialog_tabbed=2</TD>
   <TD>rungadget_show_warning_and_error_messages_in_messages=1</TD>
   <TD>saveprojectutils_cancel=1</TD>
   <TD>saveprojectutils_dont_save=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_save=58</TD>
   <TD>schematicview_add=1</TD>
   <TD>schematicview_previous=14</TD>
   <TD>schmenuandmouse_expand_cone=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>schmenuandmouse_report_timing_through_selected_object=1</TD>
   <TD>selectmenu_highlight=65</TD>
   <TD>selectmenu_mark=52</TD>
   <TD>settingsdialog_options_tree=17</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsdialog_project_tree=20</TD>
   <TD>settingseditorpage_use_this_drop_down_list_box_to_select=1</TD>
   <TD>settingsprojectgeneralpage_choose_device_for_your_project=1</TD>
   <TD>settingsprojectgeneralpage_target_language=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>signaltablepanel_signal_table=3</TD>
   <TD>simpleoutputproductdialog_generate_output_products_immediately=6</TD>
   <TD>simulationforcesettingsdialog_cancel_after_time_offset=1</TD>
   <TD>simulationforcesettingsdialog_force_value=55</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationforcesettingsdialog_starting_after_time_offset=1</TD>
   <TD>simulationforcesettingsdialog_value_radix=59</TD>
   <TD>simulationliverunforcomp_specify_time_and_units=7</TD>
   <TD>simulationobjectspanel_simulation_objects_tree_table=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationscopespanel_simulate_scope_table=790</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=4</TD>
   <TD>srcchooserpanel_add_or_create_source_file=1</TD>
   <TD>srcchooserpanel_create_file=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcchoosertable_src_chooser_table=2</TD>
   <TD>srcmenu_ip_documentation=3</TD>
   <TD>srcmenu_ip_hierarchy=8</TD>
   <TD>srcmenu_refresh_hierarchy=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>stalemoreaction_out_of_date_details=8</TD>
   <TD>stalerundialog_open_design=1</TD>
   <TD>stalerundialog_run_synthesis=1</TD>
   <TD>stalerundialog_yes=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>statemonitor_reset_run=2</TD>
   <TD>statemonitor_reset_step=1</TD>
   <TD>syntheticagettingstartedview_recent_projects=42</TD>
   <TD>syntheticastatemonitor_cancel=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>taskbanner_close=44</TD>
   <TD>tclconsoleview_clear_all_output_in_tcl_console=3</TD>
   <TD>tclconsoleview_copy=1</TD>
   <TD>tclconsoleview_tcl_console_code_editor=20</TD>
</TR><TR ALIGN='LEFT'>   <TD>timingitemflattablepanel_floorplanning=22</TD>
   <TD>timingitemflattablepanel_table=201</TD>
   <TD>timingitemflattablepanel_view_path_report=3</TD>
   <TD>timingitemtreetablepanel_timing_item_tree_table=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>timingsumresultstab_show_only_failing_checks=2</TD>
   <TD>touchpointsurveydialog_no=1</TD>
   <TD>touchpointsurveydialog_remind_me_later=7</TD>
   <TD>triggercapturecontrolpanel_window_data_depth=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>triggersetuppanel_table=95</TD>
   <TD>triggerstatuspanel_run_trigger_for_this_ila_core=14</TD>
   <TD>triggerstatuspanel_run_trigger_immediate_for_this_ila_core=4</TD>
   <TD>triggerstatuspanel_stop_trigger_for_this_ila_core=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>triggerstatuspanel_toggle_auto_re_trigger_mode=2</TD>
   <TD>verilogoptionschooserpanel_specify_compilation_options_for_verilog=4</TD>
   <TD>viotreetablepanel_copy_drc_information=2</TD>
   <TD>viotreetablepanel_vio_tree_table=43</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformnametree_waveform_name_tree=931</TD>
   <TD>waveformview_add=10</TD>
   <TD>waveformview_add_marker=21</TD>
   <TD>waveformview_goto_cursor=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_goto_last_time=1</TD>
   <TD>waveformview_goto_time_0=6</TD>
   <TD>waveformview_next_marker=1</TD>
   <TD>waveformview_next_transition=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>xdccategorytree_xdc_category_tree=2</TD>
   <TD>xpg_ipsymbol_show_disabled_ports=2</TD>
   <TD>xpg_tabbedpane_tabbed_pane=4</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addcfgmem=2</TD>
   <TD>addsources=22</TD>
   <TD>autoconnecttarget=66</TD>
   <TD>closehardwaredashboards=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>closeproject=2</TD>
   <TD>closetarget=7</TD>
   <TD>copyiphandler=1</TD>
   <TD>coreview=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>createhardwaredashboards=1</TD>
   <TD>createuserdefinedprobe=3</TD>
   <TD>customizecore=11</TD>
   <TD>debugwizardcmdhandler=55</TD>
</TR><TR ALIGN='LEFT'>   <TD>editcopy=1</TD>
   <TD>editdelete=11</TD>
   <TD>editpaste=5</TD>
   <TD>editprobeenums=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>editproperties=19</TD>
   <TD>editundo=11</TD>
   <TD>fliptoviewtaskimplementation=3</TD>
   <TD>launchprogramfpga=173</TD>
</TR><TR ALIGN='LEFT'>   <TD>markdebug=2</TD>
   <TD>newhardwaredashboard=10</TD>
   <TD>newpblock=1</TD>
   <TD>newproject=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>openhardwaredashboard=4</TD>
   <TD>openhardwaremanager=128</TD>
   <TD>openproject=1</TD>
   <TD>openrecenttarget=24</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdevice=35</TD>
   <TD>projectsummary=1</TD>
   <TD>recustomizecore=12</TD>
   <TD>refreshdevice=92</TD>
</TR><TR ALIGN='LEFT'>   <TD>refreshtarget=3</TD>
   <TD>reportclockinteraction=1</TD>
   <TD>reportclocknetworks=2</TD>
   <TD>reportdrc=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportmethodology=3</TD>
   <TD>reporttiming=1</TD>
   <TD>reporttimingsummary=11</TD>
   <TD>reportutilization=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>resethardwaredashboards=7</TD>
   <TD>resetlayout=2</TD>
   <TD>runbitgen=146</TD>
   <TD>runimplementation=131</TD>
</TR><TR ALIGN='LEFT'>   <TD>runschematic=23</TD>
   <TD>runsynthesis=149</TD>
   <TD>runtrigger=52</TD>
   <TD>runtriggerimmediate=128</TD>
</TR><TR ALIGN='LEFT'>   <TD>savefileproxyhandler=53</TD>
   <TD>showbusplot=3</TD>
   <TD>showconnectivity=3</TD>
   <TD>showproductguide=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>showsource=3</TD>
   <TD>showview=122</TD>
   <TD>simulationbreak=168</TD>
   <TD>simulationclose=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationrelaunch=410</TD>
   <TD>simulationrestart=98</TD>
   <TD>simulationrun=213</TD>
   <TD>simulationrunall=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationrunfortime=900</TD>
   <TD>stoptrigger=34</TD>
   <TD>toolssettings=27</TD>
   <TD>toolstemplates=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>unselectallcmdhandler=2</TD>
   <TD>viewlayoutcmd=10</TD>
   <TD>viewtaskimplementation=15</TD>
   <TD>viewtaskprogramanddebug=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskprojectmanager=69</TD>
   <TD>viewtaskrtlanalysis=5</TD>
   <TD>viewtasksimulation=6</TD>
   <TD>viewtasksynthesis=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformsaveconfiguration=11</TD>
   <TD>xdcsetfalsepath=5</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=47</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_4</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=5</TD>
   <TD>export_simulation_ies=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=5</TD>
   <TD>export_simulation_questa=5</TD>
   <TD>export_simulation_riviera=5</TD>
   <TD>export_simulation_vcs=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=5</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=988</TD>
   <TD>simulator_language=VHDL</TD>
   <TD>srcsetcount=14</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=VHDL</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=2</TD>
   <TD>totalsynthesisruns=2</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2=1</TD>
    <TD>bufg=3</TD>
    <TD>carry4=1367</TD>
    <TD>dsp48e1=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=326</TD>
    <TD>fdpe=28</TD>
    <TD>fdre=407</TD>
    <TD>fdse=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=32</TD>
    <TD>ibuf=13</TD>
    <TD>lut1=420</TD>
    <TD>lut2=1095</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=2716</TD>
    <TD>lut4=1075</TD>
    <TD>lut5=877</TD>
    <TD>lut6=1713</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=15</TD>
    <TD>muxf8=1</TD>
    <TD>obuf=20</TD>
    <TD>plle2_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=1</TD>
    <TD>ramb36e1=25</TD>
    <TD>ramd32=36</TD>
    <TD>rams32=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=252</TD>
    <TD>srlc16e=4</TD>
    <TD>srlc32e=183</TD>
    <TD>vcc=31</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2=1</TD>
    <TD>bufg=3</TD>
    <TD>carry4=1367</TD>
    <TD>cfglut5=132</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e1=4</TD>
    <TD>fdce=326</TD>
    <TD>fdpe=28</TD>
    <TD>fdre=407</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=11</TD>
    <TD>gnd=32</TD>
    <TD>ibuf=14</TD>
    <TD>lut1=420</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=1095</TD>
    <TD>lut3=2716</TD>
    <TD>lut4=1075</TD>
    <TD>lut5=877</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=1713</TD>
    <TD>muxf7=15</TD>
    <TD>muxf8=1</TD>
    <TD>obuf=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv=1</TD>
    <TD>ram32m=6</TD>
    <TD>ramb18e1=1</TD>
    <TD>ramb36e1=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=120</TD>
    <TD>srlc16e=4</TD>
    <TD>srlc32e=51</TD>
    <TD>vcc=31</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=30</TD>
    <TD>bram_ports_newly_gated=0</TD>
    <TD>bram_ports_total=52</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=4325</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=439</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_3_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=10.000</TD>
    <TD>clkin2_period=10.000</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=clk_wiz_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=2</TD>
    <TD>primitive=PLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v6_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=1</TD>
    <TD>c_adv_trigger=false</TD>
    <TD>c_data_depth=8192</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_strg_qual=false</TD>
    <TD>c_input_pipe_stages=0</TD>
    <TD>c_num_of_probes=8</TD>
    <TD>c_probe0_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=32</TD>
    <TD>c_probe1_type=0</TD>
    <TD>c_probe1_width=32</TD>
    <TD>c_probe2_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe2_width=11</TD>
    <TD>c_probe3_type=0</TD>
    <TD>c_probe3_width=32</TD>
    <TD>c_probe4_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe4_width=1</TD>
    <TD>c_probe5_type=0</TD>
    <TD>c_probe5_width=1</TD>
    <TD>c_probe6_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe6_width=1</TD>
    <TD>c_probe7_type=0</TD>
    <TD>c_probe7_width=1</TD>
    <TD>c_trigin_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v6_00_a/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=1</TD>
    <TD>c_adv_trigger=false</TD>
    <TD>c_data_depth=8192</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_strg_qual=false</TD>
    <TD>c_input_pipe_stages=0</TD>
    <TD>c_num_of_probes=1</TD>
    <TD>c_probe0_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=1</TD>
    <TD>c_trigin_en=0</TD>
    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_xsdbm_v3_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bscan_mode=false</TD>
    <TD>c_bscan_mode_with_core=false</TD>
    <TD>c_clk_input_freq_hz=300000000</TD>
    <TD>c_en_bscanid_vec=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_clk_divider=false</TD>
    <TD>c_num_bscan_master_ports=0</TD>
    <TD>c_two_prim_mode=false</TD>
    <TD>c_use_ext_bscan=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_scan_chain=1</TD>
    <TD>c_xsdb_num_slaves=2</TD>
    <TD>component_name=dbg_hub_CV</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_array_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=1</TD>
    <TD>version=0</TD>
    <TD>width=16</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=1</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_sync_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b1</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>init_sync_ff=0</TD>
    <TD>iptotal=1</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cfgbvs-1=1</TD>
    <TD>dpip-1=6</TD>
    <TD>dpop-1=3</TD>
    <TD>dpop-2=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>dpor-1=17</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_used=4</TD>
    <TD>bufgctrl_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_available=96</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_used=0</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_available=24</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_used=0</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_available=12</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_available=24</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_used=0</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_available=6</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_used=0</TD>
    <TD>mmcme2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_available=6</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_util_percentage=16.67</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsp48e1_only_used=4</TD>
    <TD>dsps_available=240</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsps_util_percentage=1.67</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_mobile_ddr=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos18=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>mobile_ddr=0</TD>
    <TD>pci33_3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>rsds_25=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_available=135</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_used=25.5</TD>
    <TD>block_ram_tile_util_percentage=18.89</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_available=270</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_used=1</TD>
    <TD>ramb18_util_percentage=0.37</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_only_used=1</TD>
    <TD>ramb36_fifo_available=135</TD>
    <TD>ramb36_fifo_fixed=0</TD>
    <TD>ramb36_fifo_used=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_util_percentage=18.52</TD>
    <TD>ramb36e1_only_used=25</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_functional_category=Others</TD>
    <TD>bscane2_used=1</TD>
    <TD>bufg_functional_category=Clock</TD>
    <TD>bufg_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>carry4_used=1425</TD>
    <TD>dsp48e1_functional_category=Block Arithmetic</TD>
    <TD>dsp48e1_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>fdce_used=488</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
    <TD>fdpe_used=68</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>fdre_used=3730</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>fdse_used=39</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_functional_category=IO</TD>
    <TD>ibuf_used=13</TD>
    <TD>lut1_functional_category=LUT</TD>
    <TD>lut1_used=467</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=LUT</TD>
    <TD>lut2_used=1337</TD>
    <TD>lut3_functional_category=LUT</TD>
    <TD>lut3_used=3144</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=LUT</TD>
    <TD>lut4_used=1405</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>lut5_used=779</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=LUT</TD>
    <TD>lut6_used=2438</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>muxf7_used=37</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>muxf8_used=1</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>obuf_used=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_functional_category=Clock</TD>
    <TD>plle2_adv_used=1</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
    <TD>ramb18e1_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>ramb36e1_used=25</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
    <TD>ramd32_used=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=Distributed Memory</TD>
    <TD>rams32_used=12</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>srl16e_used=252</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc16e_functional_category=Distributed Memory</TD>
    <TD>srlc16e_used=4</TD>
    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>srlc32e_used=183</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>f7_muxes_available=31700</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_used=37</TD>
    <TD>f7_muxes_util_percentage=0.12</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_available=15850</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_used=1</TD>
    <TD>f8_muxes_util_percentage=&lt;0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=24</TD>
    <TD>lut_as_logic_available=63400</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=8166</TD>
    <TD>lut_as_logic_util_percentage=12.88</TD>
    <TD>lut_as_memory_available=19000</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=276</TD>
    <TD>lut_as_memory_util_percentage=1.45</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=252</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_available=126800</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_used=4325</TD>
    <TD>register_as_flip_flop_util_percentage=3.41</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_available=126800</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_luts_available=63400</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_used=8442</TD>
    <TD>slice_luts_util_percentage=13.32</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_available=126800</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_used=4325</TD>
    <TD>slice_registers_util_percentage=3.41</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=24</TD>
    <TD>lut_as_logic_available=63400</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=8166</TD>
    <TD>lut_as_logic_util_percentage=12.88</TD>
    <TD>lut_as_memory_available=19000</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=276</TD>
    <TD>lut_as_memory_util_percentage=1.45</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=252</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_in_front_of_the_register_is_unused_fixed=252</TD>
    <TD>lut_in_front_of_the_register_is_unused_used=1645</TD>
    <TD>lut_in_front_of_the_register_is_used_fixed=1645</TD>
    <TD>lut_in_front_of_the_register_is_used_used=661</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_driven_from_outside_the_slice_fixed=661</TD>
    <TD>register_driven_from_outside_the_slice_used=2306</TD>
    <TD>register_driven_from_within_the_slice_fixed=2306</TD>
    <TD>register_driven_from_within_the_slice_used=2019</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_available=15850</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_registers_available=126800</TD>
    <TD>slice_registers_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=4325</TD>
    <TD>slice_registers_util_percentage=3.41</TD>
    <TD>slice_used=3072</TD>
    <TD>slice_util_percentage=19.38</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_fixed=0</TD>
    <TD>slicel_used=2094</TD>
    <TD>slicem_fixed=0</TD>
    <TD>slicem_used=978</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_available=15850</TD>
    <TD>unique_control_sets_fixed=15850</TD>
    <TD>unique_control_sets_used=193</TD>
    <TD>unique_control_sets_util_percentage=1.22</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_fixed=1.22</TD>
    <TD>using_o5_and_o6_used=187</TD>
    <TD>using_o5_output_only_fixed=187</TD>
    <TD>using_o5_output_only_used=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_fixed=7</TD>
    <TD>using_o6_output_only_used=58</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_available=4</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_used=1</TD>
    <TD>bscane2_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_available=1</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_used=0</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_available=1</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_used=0</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_available=2</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_used=0</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_fixed=0</TD>
    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_available=1</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_used=0</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_available=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_used=0</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xc7a100tcsg324-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=top</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:01:03s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=778.203MB</TD>
    <TD>memory_peak=1097.598MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
