Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: photon.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "photon.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "photon"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : photon
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\readout_count_fifo.vhd" into library work
Parsing entity <readout_count_fifo>.
Parsing architecture <readout_count_fifo_a> of entity <readout_count_fifo>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\okLibrary.vhd" into library work
Parsing entity <okHost>.
Parsing architecture <archHost> of entity <okhost>.
Parsing entity <okWireOR>.
Parsing architecture <archWireOR> of entity <okwireor>.
Parsing package <FRONTPANEL>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\normal_pmt_fifo.vhd" into library work
Parsing entity <normal_pmt_fifo>.
Parsing architecture <normal_pmt_fifo_a> of entity <normal_pmt_fifo>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\ipcore_dir\usb_dds_fifo.vhd" into library work
Parsing entity <usb_dds_fifo>.
Parsing architecture <usb_dds_fifo_a> of entity <usb_dds_fifo>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\ipcore_dir\pulse_fifo.vhd" into library work
Parsing entity <pulse_fifo>.
Parsing architecture <pulse_fifo_a> of entity <pulse_fifo>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\ipcore_dir\pulser_ram.vhd" into library work
Parsing entity <pulser_ram>.
Parsing architecture <pulser_ram_a> of entity <pulser_ram>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\fifo_photon.vhd" into library work
Parsing entity <fifo_photon>.
Parsing architecture <fifo_photon_a> of entity <fifo_photon>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\dds_fifo.vhd" into library work
Parsing entity <dds_fifo>.
Parsing architecture <dds_fifo_a> of entity <dds_fifo>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\clk_pll_100_in_200_out.vhd" into library work
Parsing entity <clk_pll_100_in_200_out>.
Parsing architecture <xilinx> of entity <clk_pll_100_in_200_out>.
Parsing VHDL file "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" into library work
Parsing entity <photon>.
INFO:HDLCompiler:1676 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" Line 25. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <arch> of entity <photon>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <photon> (architecture <arch>) from library <work>.

Elaborating entity <usb_dds_fifo> (architecture <usb_dds_fifo_a>) from library <work>.

Elaborating entity <dds_fifo> (architecture <dds_fifo_a>) from library <work>.

Elaborating entity <clk_pll_100_in_200_out> (architecture <xilinx>) from library <work>.

Elaborating entity <pulse_fifo> (architecture <pulse_fifo_a>) from library <work>.

Elaborating entity <pulser_ram> (architecture <pulser_ram_a>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" Line 929: Assignment to line_triggering_enabled ignored, since the identifier is never used

Elaborating entity <fifo_photon> (architecture <fifo_photon_a>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" Line 1017: Assignment to normal_pmt_block_aval ignored, since the identifier is never used

Elaborating entity <normal_pmt_fifo> (architecture <normal_pmt_fifo_a>) from library <work>.

Elaborating entity <readout_count_fifo> (architecture <readout_count_fifo_a>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" Line 1129: pmt_readout_count should be on the sensitivity list of the process

Elaborating entity <okHost> (architecture <archHost>) from library <work>.

Elaborating entity <okWireOR> (architecture <archWireOR>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" Line 308: Net <pulser_flag_register[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <photon>.
    Related source file is "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd".
WARNING:Xst:647 - Input <logic_in<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 361: Output port <wr_data_count> of the instance <fifo6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 361: Output port <full> of the instance <fifo6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 458: Output port <wr_data_count> of the instance <fifo4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 458: Output port <full> of the instance <fifo4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 535: Output port <rd_data_count> of the instance <fifo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 535: Output port <full> of the instance <fifo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 967: Output port <full> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 967: Output port <empty> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1021: Output port <full> of the instance <fifo3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1021: Output port <empty> of the instance <fifo3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1098: Output port <full> of the instance <fifo5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1098: Output port <empty> of the instance <fifo5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1161: Output port <ep_dataout> of the instance <wi04> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1167: Output port <ep_blockstrobe> of the instance <ep80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1169: Output port <ep_blockstrobe> of the instance <ep81> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1172: Output port <ep_blockstrobe> of the instance <epA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1175: Output port <ep_blockstrobe> of the instance <epA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.vhd" line 1178: Output port <ep_blockstrobe> of the instance <epA2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pulser_flag_register<15:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <fifo_photon_wr_clk> equivalent to <pmt_synced> has been removed
    Found 1-bit register for signal <led<6>>.
    Found 1-bit register for signal <led<4>>.
    Found 1-bit register for signal <led<7>>.
    Found 1-bit register for signal <line_triggering_pulse>.
    Found 1-bit register for signal <line_triggering_conditioned>.
    Found 4-bit register for signal <blocks_read>.
    Found 4-bit register for signal <_v18>.
    Found 10-bit register for signal <write_ram_address>.
    Found 4-bit register for signal <_v6>.
    Found 4-bit register for signal <_v11>.
    Found 16-bit register for signal <duration_count>.
    Found 16-bit register for signal <delay_count>.
    Found 4-bit register for signal <ram_process_count>.
    Found 10-bit register for signal <ram_read_address>.
    Found 2-bit register for signal <count1>.
    Found 32-bit register for signal <time_count>.
    Found 32-bit register for signal <time_stamp>.
    Found 32-bit register for signal <master_logic>.
    Found 16-bit register for signal <seq_count>.
    Found 31-bit register for signal <_v41>.
    Found 31-bit register for signal <pmt_count>.
    Found 31-bit register for signal <pmt_readout_count>.
    Found 2-bit register for signal <count>.
    Found 3-bit register for signal <main_count>.
    Found 1-bit register for signal <pulser_sequence_done>.
    Found 1-bit register for signal <led<3>>.
    Found 1-bit register for signal <led<2>>.
    Found 1-bit register for signal <led<1>>.
    Found 1-bit register for signal <led<0>>.
    Found 1-bit register for signal <usb_fifo_dds_rd_clk>.
    Found 1-bit register for signal <usb_fifo_dds_rd_en>.
    Found 1-bit register for signal <fifo_dds_wr_clk>.
    Found 1-bit register for signal <fifo_dds_wr_en>.
    Found 4-bit register for signal <var_dds_addresse>.
    Found 1-bit register for signal <fifo_dds_rd_clk>.
    Found 1-bit register for signal <fifo_pulser_rd_clk>.
    Found 1-bit register for signal <fifo_pulser_rd_en>.
    Found 1-bit register for signal <pulser_ram_wea>.
    Found 1-bit register for signal <pulser_ram_clka>.
    Found 10-bit register for signal <pulser_ram_addra>.
    Found 64-bit register for signal <pulser_ram_dina>.
    Found 5-bit register for signal <_v34>.
    Found 1-bit register for signal <clk_1>.
    Found 1-bit register for signal <pulser_ram_clkb>.
    Found 64-bit register for signal <ram_data_out_2>.
    Found 64-bit register for signal <ram_data_out_1>.
    Found 10-bit register for signal <pulser_ram_addrb>.
    Found 32-bit register for signal <photon_time_tag>.
    Found 16-bit register for signal <seq_count_bit>.
    Found 1-bit register for signal <pmt_synced>.
    Found 32-bit register for signal <fifo_photon_din>.
    Found 1-bit register for signal <pmt_sampled>.
    Found 16-bit register for signal <ep21wire>.
    Found 1-bit register for signal <normal_pmt_auto_count_clk>.
    Found 3-bit register for signal <_v53>.
    Found 1-bit register for signal <wr_en_var>.
    Found 32-bit register for signal <_v57>.
    Found 1-bit register for signal <pmt_count_reset_var>.
    Found 1-bit register for signal <normal_pmt_wr_en>.
    Found 32-bit register for signal <normal_pmt_fifo_data>.
    Found 1-bit register for signal <pmt_count_reset>.
    Found 32-bit register for signal <fifo_data_var>.
    Found 1-bit register for signal <readout_count_wr_en>.
    Found 32-bit register for signal <readout_count_fifo_data>.
    Found 1-bit register for signal <dds_addresse<3>>.
    Found 1-bit register for signal <dds_addresse<2>>.
    Found 1-bit register for signal <dds_addresse<1>>.
    Found 1-bit register for signal <dds_addresse<0>>.
    Found 1-bit register for signal <pmt_readout_count_var<30>>.
    Found 1-bit register for signal <pmt_readout_count_var<29>>.
    Found 1-bit register for signal <pmt_readout_count_var<28>>.
    Found 1-bit register for signal <pmt_readout_count_var<27>>.
    Found 1-bit register for signal <pmt_readout_count_var<26>>.
    Found 1-bit register for signal <pmt_readout_count_var<25>>.
    Found 1-bit register for signal <pmt_readout_count_var<24>>.
    Found 1-bit register for signal <pmt_readout_count_var<23>>.
    Found 1-bit register for signal <pmt_readout_count_var<22>>.
    Found 1-bit register for signal <pmt_readout_count_var<21>>.
    Found 1-bit register for signal <pmt_readout_count_var<20>>.
    Found 1-bit register for signal <pmt_readout_count_var<19>>.
    Found 1-bit register for signal <pmt_readout_count_var<18>>.
    Found 1-bit register for signal <pmt_readout_count_var<17>>.
    Found 1-bit register for signal <pmt_readout_count_var<16>>.
    Found 1-bit register for signal <pmt_readout_count_var<15>>.
    Found 1-bit register for signal <pmt_readout_count_var<14>>.
    Found 1-bit register for signal <pmt_readout_count_var<13>>.
    Found 1-bit register for signal <pmt_readout_count_var<12>>.
    Found 1-bit register for signal <pmt_readout_count_var<11>>.
    Found 1-bit register for signal <pmt_readout_count_var<10>>.
    Found 1-bit register for signal <pmt_readout_count_var<9>>.
    Found 1-bit register for signal <pmt_readout_count_var<8>>.
    Found 1-bit register for signal <pmt_readout_count_var<7>>.
    Found 1-bit register for signal <pmt_readout_count_var<6>>.
    Found 1-bit register for signal <pmt_readout_count_var<5>>.
    Found 1-bit register for signal <pmt_readout_count_var<4>>.
    Found 1-bit register for signal <pmt_readout_count_var<3>>.
    Found 1-bit register for signal <pmt_readout_count_var<2>>.
    Found 1-bit register for signal <pmt_readout_count_var<1>>.
    Found 1-bit register for signal <pmt_readout_count_var<0>>.
    Found finite state machine <FSM_0> for signal <_i000198>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | pulser_ram_reset (positive)                    |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <count1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | pulser_counter_reset (positive)                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <main_count>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | pulser_ram_reset (positive)                    |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <blocks_read[3]_GND_8_o_add_8_OUT> created at line 432.
    Found 10-bit adder for signal <write_ram_address[9]_GND_8_o_add_35_OUT> created at line 605.
    Found 5-bit adder for signal <count[4]_GND_8_o_add_51_OUT> created at line 625.
    Found 4-bit adder for signal <delay_count[3]_GND_8_o_add_60_OUT> created at line 650.
    Found 4-bit adder for signal <duration_count[3]_GND_8_o_add_63_OUT> created at line 653.
    Found 16-bit adder for signal <delay_count[15]_GND_8_o_add_72_OUT> created at line 674.
    Found 16-bit adder for signal <duration_count[15]_GND_8_o_add_75_OUT> created at line 677.
    Found 32-bit adder for signal <time_count[31]_GND_8_o_add_91_OUT> created at line 738.
    Found 10-bit adder for signal <ram_read_address[9]_GND_8_o_add_98_OUT> created at line 753.
    Found 16-bit adder for signal <seq_count[15]_GND_8_o_add_100_OUT> created at line 763.
    Found 4-bit adder for signal <ram_process_count[3]_GND_8_o_add_107_OUT> created at line 773.
    Found 31-bit adder for signal <count[30]_GND_8_o_add_228_OUT> created at line 1004.
    Found 3-bit adder for signal <count[2]_GND_8_o_add_245_OUT> created at line 1072.
    Found 31-bit adder for signal <pmt_count[30]_GND_8_o_add_256_OUT> created at line 1088.
    Found 31-bit adder for signal <pmt_readout_count[30]_GND_8_o_add_258_OUT> created at line 1117.
    Found 2-bit adder for signal <count[1]_GND_8_o_add_261_OUT> created at line 1143.
    Found 16x16-bit multiplier for signal <normal_pmt_count_period[15]_PWR_8_o_MuLt_230_OUT> created at line 1007.
    Found 16x17-bit multiplier for signal <n0774> created at line 1009.
    Found 16-bit 7-to-1 multiplexer for signal <GND_8_o_pulser_flag_register[15]_mux_225_OUT> created at line 942.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 983
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 984
    Found 4-bit comparator lessequal for signal <PWR_8_o_blocks_read[3]_LessThan_11_o> created at line 436
    Found 5-bit comparator greater for signal <n0095> created at line 626
    Found 5-bit comparator greater for signal <n0097> created at line 628
    Found 4-bit comparator greater for signal <delay_count[3]_GND_8_o_LessThan_60_o> created at line 649
    Found 4-bit comparator greater for signal <duration_count[3]_GND_8_o_LessThan_63_o> created at line 652
    Found 16-bit comparator greater for signal <delay_count[15]_ep06wire[15]_LessThan_72_o> created at line 673
    Found 16-bit comparator greater for signal <duration_count[15]_GND_8_o_LessThan_75_o> created at line 676
    Found 32-bit comparator equal for signal <time_stamp[31]_time_count[31]_equal_93_o> created at line 738
    Found 16-bit comparator equal for signal <ep05wire[15]_seq_count[15]_equal_103_o> created at line 765
    Found 32-bit comparator equal for signal <normal_pmt_count_period[15]_GND_8_o_equal_232_o> created at line 1007
    Found 32-bit comparator greater for signal <normal_pmt_count_period[15]_GND_8_o_LessThan_234_o> created at line 1009
    Summary:
	inferred   2 Multiplier(s).
	inferred  16 Adder/Subtractor(s).
	inferred 787 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  84 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   3 Finite State Machine(s).
Unit <photon> synthesized.

Synthesizing Unit <clk_pll_100_in_200_out>.
    Related source file is "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\clk_pll_100_in_200_out.vhd".
    Summary:
	no macro.
Unit <clk_pll_100_in_200_out> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\okLibrary.vhd".
    Found 16-bit register for signal <hi_dataout_reg>.
    Found 16-bit register for signal <hi_datain>.
    Found 1-bit register for signal <hi_drive>.
    Found 1-bit tristate buffer for signal <hi_inout<15>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<14>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<13>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<12>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<11>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<10>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<9>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<8>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<7>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<6>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<5>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<4>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<3>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<2>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<1>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<0>> created at line 77
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\okLibrary.vhd".
        N = 7
    Summary:
	no macro.
Unit <okWireOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 17x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 2
 16-bit adder                                          : 3
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 31-bit adder                                          : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 1
# Registers                                            : 99
 1-bit register                                        : 65
 10-bit register                                       : 4
 16-bit register                                       : 7
 2-bit register                                        : 1
 3-bit register                                        : 1
 31-bit register                                       : 3
 32-bit register                                       : 9
 4-bit register                                        : 5
 5-bit register                                        : 1
 64-bit register                                       : 3
# Comparators                                          : 11
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 84
 1-bit 2-to-1 multiplexer                              : 37
 10-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 2
 31-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <okWireIn.ngc>.
Reading core <okTriggerIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okBTPipeIn.ngc>.
Reading core <okBTPipeOut.ngc>.
Reading core <ipcore_dir/usb_dds_fifo.ngc>.
Reading core <pulse_fifo.ngc>.
Reading core <fifo_photon.ngc>.
Reading core <normal_pmt_fifo.ngc>.
Reading core <ipcore_dir/readout_count_fifo.ngc>.
Reading core <dds_fifo.ngc>.
Reading core <pulser_ram.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Loading core <okWireIn> for timing and area information for instance <wi00>.
Loading core <okWireIn> for timing and area information for instance <wi01>.
Loading core <okWireIn> for timing and area information for instance <wi02>.
Loading core <okWireIn> for timing and area information for instance <wi03>.
Loading core <okWireIn> for timing and area information for instance <wi04>.
Loading core <okWireIn> for timing and area information for instance <wi05>.
Loading core <okWireIn> for timing and area information for instance <wi06>.
Loading core <okTriggerIn> for timing and area information for instance <ep40>.
Loading core <okWireOut> for timing and area information for instance <wo21>.
Loading core <okWireOut> for timing and area information for instance <wo22>.
Loading core <okBTPipeIn> for timing and area information for instance <ep80>.
Loading core <okBTPipeIn> for timing and area information for instance <ep81>.
Loading core <okBTPipeOut> for timing and area information for instance <epA0>.
Loading core <okBTPipeOut> for timing and area information for instance <epA1>.
Loading core <okBTPipeOut> for timing and area information for instance <epA2>.
Loading core <usb_dds_fifo> for timing and area information for instance <fifo6>.
Loading core <pulse_fifo> for timing and area information for instance <fifo2>.
Loading core <fifo_photon> for timing and area information for instance <fifo1>.
Loading core <normal_pmt_fifo> for timing and area information for instance <fifo3>.
Loading core <readout_count_fifo> for timing and area information for instance <fifo5>.
Loading core <dds_fifo> for timing and area information for instance <fifo4>.
Loading core <pulser_ram> for timing and area information for instance <ram1>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.
WARNING:Xst:2677 - Node <ram_data_out_2_62> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_2_63> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_32> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_33> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_34> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_35> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_36> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_37> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_38> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_39> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_40> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_41> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_42> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_43> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_44> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_45> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_46> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_47> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_48> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_49> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_50> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_51> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_52> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_53> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_54> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_55> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_56> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_57> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_58> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_59> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_60> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_61> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_62> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_63> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <master_logic_12> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <master_logic_13> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <master_logic_14> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <master_logic_15> of sequential type is unconnected in block <photon>.

Synthesizing (advanced) Unit <photon>.
The following registers are absorbed into counter <_i000239>: 1 register on signal <_i000239>.
The following registers are absorbed into counter <_i000083>: 1 register on signal <_i000083>.
The following registers are absorbed into counter <_i000085>: 1 register on signal <_i000085>.
The following registers are absorbed into counter <blocks_read>: 1 register on signal <blocks_read>.
The following registers are absorbed into counter <write_ram_address>: 1 register on signal <write_ram_address>.
The following registers are absorbed into counter <duration_count>: 1 register on signal <duration_count>.
The following registers are absorbed into counter <delay_count>: 1 register on signal <delay_count>.
The following registers are absorbed into counter <pmt_count>: 1 register on signal <pmt_count>.
The following registers are absorbed into counter <pmt_readout_count>: 1 register on signal <pmt_readout_count>.
Unit <photon> synthesized (advanced).
WARNING:Xst:2677 - Node <ram_data_out_2_62> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_2_63> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_32> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_33> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_34> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_35> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_36> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_37> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_38> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_39> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_40> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_41> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_42> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_43> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_44> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_45> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_46> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_47> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_48> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_49> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_50> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_51> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_52> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_53> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_54> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_55> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_56> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_57> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_58> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_59> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_60> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_61> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_62> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_63> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <master_logic_12> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <master_logic_13> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <master_logic_14> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <master_logic_15> of sequential type is unconnected in block <photon>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 17x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
# Counters                                             : 9
 10-bit up counter                                     : 1
 16-bit up counter                                     : 2
 31-bit up counter                                     : 2
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
# Registers                                            : 665
 Flip-Flops                                            : 665
# Comparators                                          : 11
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 115
 1-bit 2-to-1 multiplexer                              : 69
 10-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 2
 31-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <_i000270_23> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_23> 
INFO:Xst:2261 - The FF/Latch <_i000270_18> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_18> 
INFO:Xst:2261 - The FF/Latch <_i000270_24> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_24> 
INFO:Xst:2261 - The FF/Latch <_i000270_19> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_19> 
INFO:Xst:2261 - The FF/Latch <_i000270_30> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_30> 
INFO:Xst:2261 - The FF/Latch <_i000270_25> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_25> 
INFO:Xst:2261 - The FF/Latch <_i000270_0> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_0> 
INFO:Xst:2261 - The FF/Latch <_i000270_31> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_31> 
INFO:Xst:2261 - The FF/Latch <_i000270_26> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_26> 
INFO:Xst:2261 - The FF/Latch <_i000270_1> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_1> 
INFO:Xst:2261 - The FF/Latch <_i000270_27> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_27> 
INFO:Xst:2261 - The FF/Latch <_i000270_2> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_2> 
INFO:Xst:2261 - The FF/Latch <_i000270_28> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_28> 
INFO:Xst:2261 - The FF/Latch <_i000270_3> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_3> 
INFO:Xst:2261 - The FF/Latch <_i000270_29> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_29> 
INFO:Xst:2261 - The FF/Latch <pmt_count_reset_var> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <pmt_count_reset> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_10> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_10> 
INFO:Xst:2261 - The FF/Latch <_i000270_4> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_4> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_11> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_11> 
INFO:Xst:2261 - The FF/Latch <_i000270_5> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_5> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_12> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_12> 
INFO:Xst:2261 - The FF/Latch <_i000270_6> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_6> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_13> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_13> 
INFO:Xst:2261 - The FF/Latch <_i000270_7> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_7> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_14> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_14> 
INFO:Xst:2261 - The FF/Latch <_i000270_8> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_8> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_15> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_15> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_20> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_20> 
INFO:Xst:2261 - The FF/Latch <_i000270_9> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_9> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_16> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_16> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_21> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_21> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_17> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_17> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_22> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_22> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_23> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_23> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_18> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_18> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_24> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_24> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_19> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_19> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_30> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_30> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_25> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_25> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_31> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_31> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_26> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_26> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_27> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_27> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_28> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_28> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_0> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_0> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_29> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_29> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_1> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_1> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_2> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_2> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_3> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_3> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_4> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_4> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_5> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_5> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_6> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_6> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_7> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_7> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_8> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_8> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_9> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_9> 
INFO:Xst:2261 - The FF/Latch <_i000270_10> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_10> 
INFO:Xst:2261 - The FF/Latch <_i000270_11> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_11> 
INFO:Xst:2261 - The FF/Latch <_i000270_12> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_12> 
INFO:Xst:2261 - The FF/Latch <_i000270_13> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_13> 
INFO:Xst:2261 - The FF/Latch <_i000270_14> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_14> 
INFO:Xst:2261 - The FF/Latch <wr_en_var> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_wr_en> 
INFO:Xst:2261 - The FF/Latch <_i000270_15> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_15> 
INFO:Xst:2261 - The FF/Latch <_i000270_20> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_20> 
INFO:Xst:2261 - The FF/Latch <_i000270_16> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_16> 
INFO:Xst:2261 - The FF/Latch <_i000270_21> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_21> 
INFO:Xst:2261 - The FF/Latch <_i000270_22> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_22> 
INFO:Xst:2261 - The FF/Latch <_i000270_17> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_17> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <_i000198[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <count1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <main_count[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
WARNING:Xst:1293 - FF/Latch <time_stamp_30> has a constant value of 0 in block <photon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <time_stamp_31> has a constant value of 0 in block <photon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fifo_data_var_31> has a constant value of 0 in block <photon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ram_data_out_2_12> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_2_13> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_2_14> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_2_15> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_12> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_13> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_14> of sequential type is unconnected in block <photon>.
WARNING:Xst:2677 - Node <ram_data_out_1_15> of sequential type is unconnected in block <photon>.
INFO:Xst:2261 - The FF/Latch <usb_fifo_dds_rd_en> in Unit <photon> is equivalent to the following FF/Latch, which will be removed : <fifo_dds_wr_en> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    dds_addresse_0 in unit <photon>
    dds_addresse_1 in unit <photon>
    dds_addresse_2 in unit <photon>
    dds_addresse_3 in unit <photon>
    pmt_readout_count_var_0 in unit <photon>
    pmt_readout_count_var_1 in unit <photon>
    pmt_readout_count_var_2 in unit <photon>
    pmt_readout_count_var_3 in unit <photon>
    pmt_readout_count_var_4 in unit <photon>
    pmt_readout_count_var_5 in unit <photon>
    pmt_readout_count_var_6 in unit <photon>
    pmt_readout_count_var_7 in unit <photon>
    pmt_readout_count_var_9 in unit <photon>
    pmt_readout_count_var_10 in unit <photon>
    pmt_readout_count_var_8 in unit <photon>
    pmt_readout_count_var_11 in unit <photon>
    pmt_readout_count_var_12 in unit <photon>
    pmt_readout_count_var_13 in unit <photon>
    pmt_readout_count_var_14 in unit <photon>
    pmt_readout_count_var_16 in unit <photon>
    pmt_readout_count_var_17 in unit <photon>
    pmt_readout_count_var_15 in unit <photon>
    pmt_readout_count_var_18 in unit <photon>
    pmt_readout_count_var_19 in unit <photon>
    pmt_readout_count_var_20 in unit <photon>
    pmt_readout_count_var_21 in unit <photon>
    pmt_readout_count_var_23 in unit <photon>
    pmt_readout_count_var_24 in unit <photon>
    pmt_readout_count_var_22 in unit <photon>
    pmt_readout_count_var_25 in unit <photon>
    pmt_readout_count_var_26 in unit <photon>
    pmt_readout_count_var_27 in unit <photon>
    pmt_readout_count_var_28 in unit <photon>
    pmt_readout_count_var_29 in unit <photon>
    pmt_readout_count_var_30 in unit <photon>


  List of register instances with asynchronous set or reset and opposite initialization value:
    _i000268_2 in unit <photon>
    _i000268_1 in unit <photon>
    count_1 in unit <photon>


Optimizing unit <photon> ...
WARNING:Xst:1710 - FF/Latch <led_7> (without init value) has a constant value of 1 in block <photon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_process_count_3> has a constant value of 0 in block <photon>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block photon, actual ratio is 9.
WARNING:Xst:1426 - The value init of the FF/Latch count_1_LD hinder the constant cleaning in the block photon.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch _i000268_1_LD hinder the constant cleaning in the block photon.
   You should achieve better results by setting this init to 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo6> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo6> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo6> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo6> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo5> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo5> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo5> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo5> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo6> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo6> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo6> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo6> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo5> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo5> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo5> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo5> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 753
 Flip-Flops                                            : 753

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : photon.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3477
#      GND                         : 21
#      INV                         : 101
#      LUT1                        : 236
#      LUT2                        : 531
#      LUT3                        : 228
#      LUT4                        : 382
#      LUT5                        : 248
#      LUT6                        : 756
#      LUT6_2                      : 50
#      MUXCY                       : 544
#      MUXF7                       : 11
#      VCC                         : 9
#      XORCY                       : 360
# FlipFlops/Latches                : 2768
#      FD                          : 225
#      FDC                         : 869
#      FDCE                        : 547
#      FDE                         : 414
#      FDP                         : 147
#      FDPE                        : 25
#      FDR                         : 67
#      FDRE                        : 430
#      FDS                         : 5
#      FDSE                        : 2
#      LD                          : 2
#      LDC                         : 35
# RAMS                             : 91
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 75
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 99
#      IBUF                        : 11
#      IBUFG                       : 2
#      IOBUF                       : 17
#      OBUF                        : 67
#      OBUFT                       : 2
# DCMs                             : 2
#      DCM_SP                      : 2
# DSPs                             : 2
#      DSP48A1                     : 2
# Others                           : 17
#      DNA_PORT                    : 1
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2768  out of  54576     5%  
 Number of Slice LUTs:                 2577  out of  27288     9%  
    Number used as Logic:              2532  out of  27288     9%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4030
   Number with an unused Flip Flop:    1262  out of   4030    31%  
   Number with an unused LUT:          1453  out of   4030    36%  
   Number of fully used LUT-FF pairs:  1315  out of   4030    32%  
   Number of unique control sets:       289

IO Utilization: 
 Number of IOs:                         102
 Number of bonded IOBs:                  99  out of    316    31%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               75  out of    116    64%  
    Number using Block RAM only:         75
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      2  out of     58     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                 | Clock buffer(FF name)                                                                                                            | Load  |
-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
clk1                                                                                                         | DCM_SP:CLK2X                                                                                                                     | 34    |
clk1                                                                                                         | DCM_SP:CLK0                                                                                                                      | 719   |
clk1                                                                                                         | DCM_SP:CLKFX                                                                                                                     | 16    |
hi_in<0>                                                                                                     | DCM_SP:CLK0                                                                                                                      | 1383  |
clk_1                                                                                                        | NONE(line_triggering_pulse)                                                                                                      | 81    |
pmt_synced                                                                                                   | BUFG                                                                                                                             | 234   |
usb_fifo_dds_rd_clk                                                                                          | BUFG                                                                                                                             | 94    |
fifo_pulser_rd_clk                                                                                           | BUFG                                                                                                                             | 136   |
fifo_dds_rd_clk                                                                                              | NONE(fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                          | 94    |
fifo_dds_wr_clk                                                                                              | BUFG                                                                                                                             | 98    |
pulser_ram_clka                                                                                              | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 4     |
pulser_ram_clkb                                                                                              | NONE(ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 4     |
okHI/core0/okCH<1>                                                                                           | NONE(okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)                                                                      | 1     |
readout_should_count_pmt_readout_count[30]_AND_608_o(readout_should_count_pmt_readout_count[30]_AND_608_o1:O)| NONE(*)(pmt_readout_count_var_30_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[29]_AND_610_o(readout_should_count_pmt_readout_count[29]_AND_610_o1:O)| NONE(*)(pmt_readout_count_var_29_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[28]_AND_612_o(readout_should_count_pmt_readout_count[28]_AND_612_o1:O)| NONE(*)(pmt_readout_count_var_28_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[27]_AND_614_o(readout_should_count_pmt_readout_count[27]_AND_614_o1:O)| NONE(*)(pmt_readout_count_var_27_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[26]_AND_616_o(readout_should_count_pmt_readout_count[26]_AND_616_o1:O)| NONE(*)(pmt_readout_count_var_26_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[25]_AND_618_o(readout_should_count_pmt_readout_count[25]_AND_618_o1:O)| NONE(*)(pmt_readout_count_var_25_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[22]_AND_624_o(readout_should_count_pmt_readout_count[22]_AND_624_o1:O)| NONE(*)(pmt_readout_count_var_22_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[24]_AND_620_o(readout_should_count_pmt_readout_count[24]_AND_620_o1:O)| NONE(*)(pmt_readout_count_var_24_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[23]_AND_622_o(readout_should_count_pmt_readout_count[23]_AND_622_o1:O)| NONE(*)(pmt_readout_count_var_23_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[21]_AND_626_o(readout_should_count_pmt_readout_count[21]_AND_626_o1:O)| NONE(*)(pmt_readout_count_var_21_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[20]_AND_628_o(readout_should_count_pmt_readout_count[20]_AND_628_o1:O)| NONE(*)(pmt_readout_count_var_20_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[19]_AND_630_o(readout_should_count_pmt_readout_count[19]_AND_630_o1:O)| NONE(*)(pmt_readout_count_var_19_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[18]_AND_632_o(readout_should_count_pmt_readout_count[18]_AND_632_o1:O)| NONE(*)(pmt_readout_count_var_18_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[15]_AND_638_o(readout_should_count_pmt_readout_count[15]_AND_638_o1:O)| NONE(*)(pmt_readout_count_var_15_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[17]_AND_634_o(readout_should_count_pmt_readout_count[17]_AND_634_o1:O)| NONE(*)(pmt_readout_count_var_17_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[16]_AND_636_o(readout_should_count_pmt_readout_count[16]_AND_636_o1:O)| NONE(*)(pmt_readout_count_var_16_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[14]_AND_640_o(readout_should_count_pmt_readout_count[14]_AND_640_o1:O)| NONE(*)(pmt_readout_count_var_14_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[13]_AND_642_o(readout_should_count_pmt_readout_count[13]_AND_642_o1:O)| NONE(*)(pmt_readout_count_var_13_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[12]_AND_644_o(readout_should_count_pmt_readout_count[12]_AND_644_o1:O)| NONE(*)(pmt_readout_count_var_12_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[11]_AND_646_o(readout_should_count_pmt_readout_count[11]_AND_646_o1:O)| NONE(*)(pmt_readout_count_var_11_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[8]_AND_652_o(readout_should_count_pmt_readout_count[8]_AND_652_o1:O)  | NONE(*)(pmt_readout_count_var_8_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[10]_AND_648_o(readout_should_count_pmt_readout_count[10]_AND_648_o1:O)| NONE(*)(pmt_readout_count_var_10_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[9]_AND_650_o(readout_should_count_pmt_readout_count[9]_AND_650_o1:O)  | NONE(*)(pmt_readout_count_var_9_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[7]_AND_654_o(readout_should_count_pmt_readout_count[7]_AND_654_o1:O)  | NONE(*)(pmt_readout_count_var_7_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[6]_AND_656_o(readout_should_count_pmt_readout_count[6]_AND_656_o1:O)  | NONE(*)(pmt_readout_count_var_6_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[5]_AND_658_o(readout_should_count_pmt_readout_count[5]_AND_658_o1:O)  | NONE(*)(pmt_readout_count_var_5_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[4]_AND_660_o(readout_should_count_pmt_readout_count[4]_AND_660_o1:O)  | NONE(*)(pmt_readout_count_var_4_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[3]_AND_662_o(readout_should_count_pmt_readout_count[3]_AND_662_o1:O)  | NONE(*)(pmt_readout_count_var_3_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[2]_AND_664_o(readout_should_count_pmt_readout_count[2]_AND_664_o1:O)  | NONE(*)(pmt_readout_count_var_2_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[1]_AND_666_o(readout_should_count_pmt_readout_count[1]_AND_666_o1:O)  | NONE(*)(pmt_readout_count_var_1_LDC)                                                                                             | 1     |
readout_should_count_pmt_readout_count[0]_AND_668_o(readout_should_count_pmt_readout_count[0]_AND_668_o1:O)  | NONE(*)(pmt_readout_count_var_0_LDC)                                                                                             | 1     |
pulser_ram_reset_var_dds_addresse[3]_AND_600_o(pulser_ram_reset_var_dds_addresse[3]_AND_600_o1:O)            | NONE(*)(dds_addresse_3_LDC)                                                                                                      | 1     |
pulser_ram_reset_var_dds_addresse[2]_AND_602_o(pulser_ram_reset_var_dds_addresse[2]_AND_602_o1:O)            | NONE(*)(dds_addresse_2_LDC)                                                                                                      | 1     |
pulser_ram_reset_var_dds_addresse[1]_AND_604_o(pulser_ram_reset_var_dds_addresse[1]_AND_604_o1:O)            | NONE(*)(dds_addresse_1_LDC)                                                                                                      | 1     |
pulser_ram_reset_var_dds_addresse[0]_AND_606_o(pulser_ram_reset_var_dds_addresse[0]_AND_606_o1:O)            | NONE(*)(dds_addresse_0_LDC)                                                                                                      | 1     |
master_logic_20                                                                                              | NONE(count_1_LD)                                                                                                                 | 1     |
normal_pmt_count_trigger_inv(normal_pmt_count_trigger_inv1:O)                                                | NONE(*)(_i000268_1_LD)                                                                                                           | 1     |
-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 36 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.633ns (Maximum Frequency: 103.815MHz)
   Minimum input arrival time before clock: 7.073ns
   Maximum output required time after clock: 5.389ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 7.465ns (frequency: 133.961MHz)
  Total number of paths / destination ports: 218280 / 1365
-------------------------------------------------------------------------
Delay:               7.465ns (Levels of Logic = 33)
  Source:            time_count_0 (FF)
  Destination:       ram_data_out_2_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: time_count_0 to ram_data_out_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  time_count_0 (time_count_0)
     INV:I->O              1   0.255   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_lut<0>_INV_0 (Madd_time_count[31]_GND_8_o_add_91_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<0> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<1> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<2> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<3> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<4> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<5> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<6> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<7> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<8> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<9> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<10> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<11> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<12> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<13> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<14> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<15> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<16> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<17> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<18> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<19> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<20> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<21> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<22> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<23> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<24> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<25> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_91_OUT_cy<26> (Madd_time_count[31]_GND_8_o_add_91_OUT_cy<26>)
     XORCY:CI->O           2   0.206   0.954  Madd_time_count[31]_GND_8_o_add_91_OUT_xor<27> (time_count[31]_GND_8_o_add_91_OUT<27>)
     LUT6:I3->O            1   0.235   0.000  Mcompar_time_stamp[31]_time_count[31]_equal_93_o_lut<9> (Mcompar_time_stamp[31]_time_count[31]_equal_93_o_lut<9>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_time_stamp[31]_time_count[31]_equal_93_o_cy<9> (Mcompar_time_stamp[31]_time_count[31]_equal_93_o_cy<9>)
     MUXCY:CI->O          12   0.023   1.069  Mcompar_time_stamp[31]_time_count[31]_equal_93_o_cy<10> (time_stamp[31]_time_count[31]_equal_93_o)
     LUT6:I5->O           58   0.254   1.882  _n1437_inv (_n1437_inv)
     FDE:CE                    0.302          ram_data_out_2_0
    ----------------------------------------
    Total                      7.465ns (2.835ns logic, 4.630ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 9.633ns (frequency: 103.815MHz)
  Total number of paths / destination ports: 26243 / 3933
-------------------------------------------------------------------------
Delay:               9.633ns (Levels of Logic = 8)
  Source:            okHI/core0/core0/ti_addr_1 (FF)
  Destination:       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.525   1.740  core0/ti_addr_1 (ok1<17>)
     end scope: 'okHI/core0:ok1<17>'
     begin scope: 'epA0:ok1<17>'
     LUT6:I1->O            1   0.254   1.137  ti_addr[7]_ep_addr[7]_equal_4_o81 (ti_addr[7]_ep_addr[7]_equal_4_o8)
     LUT6:I0->O           19   0.254   1.261  ti_addr[7]_ep_addr[7]_equal_4_o83 (ti_addr[7]_ep_addr[7]_equal_4_o)
     LUT2:I1->O            3   0.254   0.874  ep_read1 (ep_read)
     end scope: 'epA0:ep_read'
     begin scope: 'fifo1:rd_en'
     LUT3:I1->O           41   0.250   1.671  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en)
     begin scope: 'fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENB'
     LUT3:I2->O            7   0.254   0.909  out8 (ramloop[2].ram.ram_enb)
     RAMB16BWER:ENB            0.250          ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      9.633ns (2.041ns logic, 7.592ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 6.269ns (frequency: 159.515MHz)
  Total number of paths / destination ports: 1582 / 98
-------------------------------------------------------------------------
Delay:               6.269ns (Levels of Logic = 3)
  Source:            duration_count_9 (FF)
  Destination:       duration_count_0 (FF)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: duration_count_9 to duration_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  duration_count_9 (duration_count_9)
     LUT6:I0->O            1   0.254   1.137  line_triggering_pulse_PWR_8_o_MUX_177_o21 (line_triggering_pulse_PWR_8_o_MUX_177_o2)
     LUT6:I0->O            2   0.254   1.181  line_triggering_pulse_PWR_8_o_MUX_177_o23 (line_triggering_pulse_PWR_8_o_MUX_177_o)
     LUT6:I0->O           16   0.254   1.181  _n1028_inv1 (_n1028_inv)
     FDCE:CE                   0.302          duration_count_0
    ----------------------------------------
    Total                      6.269ns (1.589ns logic, 4.680ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pmt_synced'
  Clock period: 5.327ns (frequency: 187.726MHz)
  Total number of paths / destination ports: 2784 / 1292
-------------------------------------------------------------------------
Delay:               5.327ns (Levels of Logic = 3)
  Source:            fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      pmt_synced rising
  Destination Clock: pmt_synced rising

  Data Path: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.726  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)
     LUT2:I1->O          319   0.254   2.439  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENA'
     LUT3:I2->O            7   0.254   0.909  out4 (ramloop[2].ram.ram_ena)
     RAMB16BWER:ENA            0.220          ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      5.327ns (1.253ns logic, 4.074ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usb_fifo_dds_rd_clk'
  Clock period: 3.505ns (frequency: 285.286MHz)
  Total number of paths / destination ports: 476 / 230
-------------------------------------------------------------------------
Delay:               3.505ns (Levels of Logic = 8)
  Source:            fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:       fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Source Clock:      usb_fifo_dds_rd_clk rising
  Destination Clock: usb_fifo_dds_rd_clk rising

  Data Path: fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.069  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>)
     LUT4:I3->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<4>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[5].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0)
     LUT6:I4->O            1   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      3.505ns (1.646ns logic, 1.859ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fifo_pulser_rd_clk'
  Clock period: 4.205ns (frequency: 237.812MHz)
  Total number of paths / destination ports: 654 / 351
-------------------------------------------------------------------------
Delay:               4.205ns (Levels of Logic = 3)
  Source:            fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Source Clock:      fifo_pulser_rd_clk rising
  Destination Clock: fifo_pulser_rd_clk rising

  Data Path: fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   0.984  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)
     LUT4:I2->O           16   0.250   1.182  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     LUT6:I5->O            1   0.254   0.682  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4)
     LUT6:I5->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      4.205ns (1.357ns logic, 2.848ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fifo_dds_rd_clk'
  Clock period: 3.505ns (frequency: 285.286MHz)
  Total number of paths / destination ports: 475 / 230
-------------------------------------------------------------------------
Delay:               3.505ns (Levels of Logic = 8)
  Source:            fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:       fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Source Clock:      fifo_dds_rd_clk rising
  Destination Clock: fifo_dds_rd_clk rising

  Data Path: fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.069  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>)
     LUT4:I3->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<4>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[5].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0)
     LUT6:I4->O            1   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      3.505ns (1.646ns logic, 1.859ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fifo_dds_wr_clk'
  Clock period: 3.534ns (frequency: 282.945MHz)
  Total number of paths / destination ports: 623 / 232
-------------------------------------------------------------------------
Delay:               3.534ns (Levels of Logic = 8)
  Source:            fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Destination:       fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      fifo_dds_wr_clk rising
  Destination Clock: fifo_dds_wr_clk rising

  Data Path: fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 to fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             13   0.525   1.098  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>)
     LUT4:I3->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<4>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[5].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1)
     LUT5:I3->O            2   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_199_o_MUX_36_o11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_199_o_MUX_36_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      3.534ns (1.646ns logic, 1.888ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okHI/core0/okCH<1>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      okHI/core0/okCH<1> rising
  Destination Clock: okHI/core0/okCH<1> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.698ns (Levels of Logic = 2)
  Source:            logic_in<0> (PAD)
  Destination:       line_triggering_conditioned (FF)
  Destination Clock: clk1 rising 0.2X

  Data Path: logic_in<0> to line_triggering_conditioned
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  logic_in_0_IBUF (logic_in_0_IBUF)
     INV:I->O              9   0.255   0.975  logic_in<0>_inv1_INV_0 (logic_in<0>_inv)
     FDCE:CLR                  0.459          line_triggering_conditioned
    ----------------------------------------
    Total                      3.698ns (2.042ns logic, 1.656ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 1092 / 278
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/core0/core0/ti_dataout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/core0:okHC<7>'
     LUT4:I0->O            2   0.254   0.726  core0/hi_addr[3]_hi_addr[3]_OR_157_o1 (core0/hi_addr[3]_hi_addr[3]_OR_157_o)
     LUT4:I3->O            1   0.254   0.682  core0/state[31]_ti_dataout[15]_select_93_OUT<0>13 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>13)
     LUT5:I4->O           16   0.254   1.637  core0/state[31]_ti_dataout[15]_select_93_OUT<0>14 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>1)
     LUT6:I0->O            1   0.254   0.000  core0/state[31]_ti_dataout[15]_select_93_OUT<3>1 (core0/state[31]_ti_dataout[15]_select_93_OUT<3>)
     FDE:D                     0.074          core0/ti_dataout_3
    ----------------------------------------
    Total                      7.073ns (2.418ns logic, 4.655ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fifo_dds_rd_clk'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              5.348ns (Levels of Logic = 4)
  Source:            dds_logic_fifo_rd_en (PAD)
  Destination:       fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination Clock: fifo_dds_rd_clk rising

  Data Path: dds_logic_fifo_rd_en to fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  dds_logic_fifo_rd_en_IBUF (dds_logic_fifo_rd_en_IBUF)
     INV:I->O             13   0.255   1.374  fifo_dds_rd_en1_INV_0 (fifo_dds_rd_en)
     begin scope: 'fifo4:rd_en'
     LUT4:I0->O           15   0.254   1.154  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     FDCE:CE                   0.302          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    ----------------------------------------
    Total                      5.348ns (2.139ns logic, 3.209ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 62 / 33
-------------------------------------------------------------------------
Offset:              5.263ns (Levels of Logic = 3)
  Source:            wi03/ep_dataout_11 (FF)
  Destination:       logic_out<11> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: wi03/ep_dataout_11 to logic_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.910  ep_dataout_11 (ep_dataout<11>)
     end scope: 'wi03:ep_dataout<11>'
     LUT3:I0->O            1   0.235   0.681  Mmux_logic_out<11>11 (logic_out_11_OBUF)
     OBUF:I->O                 2.912          logic_out_11_OBUF (logic_out<11>)
    ----------------------------------------
    Total                      5.263ns (3.672ns logic, 1.591ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 46 / 42
-------------------------------------------------------------------------
Offset:              5.389ns (Levels of Logic = 1)
  Source:            master_logic_20 (FF)
  Destination:       logic_out<20> (PAD)
  Source Clock:      clk1 rising

  Data Path: master_logic_20 to logic_out<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            67   0.525   1.952  master_logic_20 (master_logic_20)
     OBUF:I->O                 2.912          logic_out_20_OBUF (logic_out<20>)
    ----------------------------------------
    Total                      5.389ns (3.437ns logic, 1.952ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'usb_fifo_dds_rd_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.138ns (Levels of Logic = 3)
  Source:            fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       led<5> (PAD)
  Source Clock:      usb_fifo_dds_rd_clk rising

  Data Path: fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.525   0.765  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'fifo6:empty'
     INV:I->O              1   0.255   0.681  _n09881_INV_0 (led_5_OBUF)
     OBUF:I->O                 2.912          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      5.138ns (3.692ns logic, 1.446ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fifo_dds_rd_clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 3)
  Source:            fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Destination:       dds_logic_data_out<15> (PAD)
  Source Clock:      fifo_dds_rd_clk rising

  Data Path: fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 to dds_logic_data_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (dout<15>)
     end scope: 'fifo4:dout<15>'
     INV:I->O              1   0.255   0.681  dds_logic_data_out<15>1_INV_0 (dds_logic_data_out_15_OBUF)
     OBUF:I->O                 2.912          dds_logic_data_out_15_OBUF (dds_logic_data_out<15>)
    ----------------------------------------
    Total                      5.054ns (3.692ns logic, 1.362ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pulser_ram_reset_var_dds_addresse[3]_AND_600_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.319ns (Levels of Logic = 2)
  Source:            dds_addresse_3_LDC (LATCH)
  Destination:       dds_logic_address<3> (PAD)
  Source Clock:      pulser_ram_reset_var_dds_addresse[3]_AND_600_o falling

  Data Path: dds_addresse_3_LDC to dds_logic_address<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  dds_addresse_3_LDC (dds_addresse_3_LDC)
     LUT3:I0->O            1   0.235   0.681  dds_addresse_31 (dds_addresse_3)
     OBUF:I->O                 2.912          dds_logic_address_3_OBUF (dds_logic_address<3>)
    ----------------------------------------
    Total                      5.319ns (3.728ns logic, 1.591ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pulser_ram_reset_var_dds_addresse[2]_AND_602_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.319ns (Levels of Logic = 2)
  Source:            dds_addresse_2_LDC (LATCH)
  Destination:       dds_logic_address<2> (PAD)
  Source Clock:      pulser_ram_reset_var_dds_addresse[2]_AND_602_o falling

  Data Path: dds_addresse_2_LDC to dds_logic_address<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  dds_addresse_2_LDC (dds_addresse_2_LDC)
     LUT3:I0->O            1   0.235   0.681  dds_addresse_21 (dds_addresse_2)
     OBUF:I->O                 2.912          dds_logic_address_2_OBUF (dds_logic_address<2>)
    ----------------------------------------
    Total                      5.319ns (3.728ns logic, 1.591ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pulser_ram_reset_var_dds_addresse[1]_AND_604_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.319ns (Levels of Logic = 2)
  Source:            dds_addresse_1_LDC (LATCH)
  Destination:       dds_logic_address<1> (PAD)
  Source Clock:      pulser_ram_reset_var_dds_addresse[1]_AND_604_o falling

  Data Path: dds_addresse_1_LDC to dds_logic_address<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  dds_addresse_1_LDC (dds_addresse_1_LDC)
     LUT3:I0->O            1   0.235   0.681  dds_addresse_11 (dds_addresse_1)
     OBUF:I->O                 2.912          dds_logic_address_1_OBUF (dds_logic_address<1>)
    ----------------------------------------
    Total                      5.319ns (3.728ns logic, 1.591ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pulser_ram_reset_var_dds_addresse[0]_AND_606_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.319ns (Levels of Logic = 2)
  Source:            dds_addresse_0_LDC (LATCH)
  Destination:       dds_logic_address<0> (PAD)
  Source Clock:      pulser_ram_reset_var_dds_addresse[0]_AND_606_o falling

  Data Path: dds_addresse_0_LDC to dds_logic_address<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  dds_addresse_0_LDC (dds_addresse_0_LDC)
     LUT3:I0->O            1   0.235   0.681  dds_addresse_01 (dds_addresse_0)
     OBUF:I->O                 2.912          dds_logic_address_0_OBUF (dds_logic_address<0>)
    ----------------------------------------
    Total                      5.319ns (3.728ns logic, 1.591ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.282ns (Levels of Logic = 3)
  Source:            ep40/ep_trigger_4 (FF)
  Destination:       dds_logic_ram_reset (PAD)
  Source Clock:      clk_1 rising

  Data Path: ep40/ep_trigger_4 to dds_logic_ram_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   0.910  ep_trigger_4 (ep_trigger<4>)
     end scope: 'ep40:ep_trigger<4>'
     LUT2:I1->O            1   0.254   0.681  dds_logic_ram_reset1 (dds_logic_ram_reset_OBUF)
     OBUF:I->O                 2.912          dds_logic_ram_reset_OBUF (dds_logic_ram_reset)
    ----------------------------------------
    Total                      5.282ns (3.691ns logic, 1.591ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<0> (PAD)
  Destination:       okHI/g1[0].idcomp:IDATAIN (PAD)

  Data Path: hi_inout<0> to okHI/g1[0].idcomp:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  hi_inout_0_IOBUF (N88)
    IODELAY2:IDATAIN           0.000          okHI/g1[0].idcomp
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk1
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
clk1                                                |    7.465|         |         |         |
clk_1                                               |    6.621|         |         |         |
fifo_pulser_rd_clk                                  |    1.639|         |         |         |
hi_in<0>                                            |    8.831|         |         |         |
master_logic_20                                     |         |    4.482|         |         |
normal_pmt_count_trigger_inv                        |         |    4.333|         |         |
pmt_synced                                          |    2.729|         |         |         |
pulser_ram_clkb                                     |    3.608|         |         |         |
readout_should_count_pmt_readout_count[0]_AND_668_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[10]_AND_648_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[11]_AND_646_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[12]_AND_644_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[13]_AND_642_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[14]_AND_640_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[15]_AND_638_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[16]_AND_636_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[17]_AND_634_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[18]_AND_632_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[19]_AND_630_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[1]_AND_666_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[20]_AND_628_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[21]_AND_626_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[22]_AND_624_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[23]_AND_622_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[24]_AND_620_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[25]_AND_618_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[26]_AND_616_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[27]_AND_614_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[28]_AND_612_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[29]_AND_610_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[2]_AND_664_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[30]_AND_608_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[3]_AND_662_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[4]_AND_660_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[5]_AND_658_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[6]_AND_656_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[7]_AND_654_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[8]_AND_652_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[9]_AND_650_o |         |    2.065|         |         |
usb_fifo_dds_rd_clk                                 |    2.300|         |         |         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    2.520|         |         |         |
clk_1          |    6.269|         |         |         |
hi_in<0>       |    4.851|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifo_dds_rd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    2.052|         |         |         |
fifo_dds_rd_clk|    3.505|         |         |         |
fifo_dds_wr_clk|    1.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifo_dds_wr_clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk1               |    3.753|         |         |         |
clk_1              |    2.052|         |         |         |
fifo_dds_rd_clk    |    1.280|         |         |         |
fifo_dds_wr_clk    |    3.534|         |         |         |
usb_fifo_dds_rd_clk|    1.590|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifo_pulser_rd_clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk1              |    4.411|         |         |         |
fifo_pulser_rd_clk|    4.205|         |         |         |
hi_in<0>          |    1.280|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk1               |    2.679|         |         |         |
clk_1              |    2.620|         |         |         |
fifo_pulser_rd_clk |    1.280|         |         |         |
hi_in<0>           |    9.633|         |         |         |
pmt_synced         |    1.280|         |         |         |
usb_fifo_dds_rd_clk|    1.280|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock okHI/core0/okCH<1>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
okHI/core0/okCH<1>|    3.081|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pmt_synced
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    5.471|         |         |         |
clk_1          |    1.709|         |         |         |
hi_in<0>       |    1.280|         |         |         |
pmt_synced     |    5.327|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_clka
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    2.063|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    1.728|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_reset_var_dds_addresse[0]_AND_606_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    2.729|         |
clk_1          |         |         |    3.738|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_reset_var_dds_addresse[1]_AND_604_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    2.729|         |
clk_1          |         |         |    3.738|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_reset_var_dds_addresse[2]_AND_602_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    2.729|         |
clk_1          |         |         |    3.738|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_reset_var_dds_addresse[3]_AND_600_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    2.729|         |
clk_1          |         |         |    3.738|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[0]_AND_668_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[10]_AND_648_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[11]_AND_646_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[12]_AND_644_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[13]_AND_642_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[14]_AND_640_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[15]_AND_638_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[16]_AND_636_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[17]_AND_634_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[18]_AND_632_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[19]_AND_630_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[1]_AND_666_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[20]_AND_628_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[21]_AND_626_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[22]_AND_624_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[23]_AND_622_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[24]_AND_620_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[25]_AND_618_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[26]_AND_616_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[27]_AND_614_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[28]_AND_612_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[29]_AND_610_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[2]_AND_664_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[30]_AND_608_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[3]_AND_662_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[4]_AND_660_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[5]_AND_658_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[6]_AND_656_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[7]_AND_654_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[8]_AND_652_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[9]_AND_650_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |         |         |    4.020|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usb_fifo_dds_rd_clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk1               |    3.746|         |         |         |
clk_1              |    2.052|         |         |         |
hi_in<0>           |    1.280|         |         |         |
usb_fifo_dds_rd_clk|    3.505|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.66 secs
 
--> 

Total memory usage is 289568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   98 (   0 filtered)
Number of infos    :  148 (   0 filtered)

