Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: vending_machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vending_machine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vending_machine"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : vending_machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_10base.vhd" in Library work.
Architecture decoder of Entity display_10base is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/clock_manager.vhd" in Library work.
Architecture structure of Entity clock_manager is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/input_sync.vhd" in Library work.
Architecture behavioral of Entity input_sync is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/vending_machine_cpu.vhd" in Library work.
Architecture behavioral of Entity vending_machine_cpu is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_manager.vhd" in Library work.
Architecture behavioral of Entity display_manager is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/vending_machine.vhd" in Library work.
Architecture struct of Entity vending_machine is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vending_machine> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <clock_manager> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <input_sync> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vending_machine_cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_10base> in library <work> (architecture <decoder>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vending_machine> in library <work> (Architecture <struct>).
    Set property "clock_signal = yes" for signal <clk> in unit <clock_manager>.
Entity <vending_machine> analyzed. Unit <vending_machine> generated.

Analyzing Entity <clock_manager> in library <work> (Architecture <structure>).
Entity <clock_manager> analyzed. Unit <clock_manager> generated.

Analyzing Entity <input_sync> in library <work> (Architecture <behavioral>).
Entity <input_sync> analyzed. Unit <input_sync> generated.

Analyzing Entity <vending_machine_cpu> in library <work> (Architecture <behavioral>).
Entity <vending_machine_cpu> analyzed. Unit <vending_machine_cpu> generated.

Analyzing Entity <display_manager> in library <work> (Architecture <behavioral>).
Entity <display_manager> analyzed. Unit <display_manager> generated.

Analyzing Entity <display_10base> in library <work> (Architecture <decoder>).
WARNING:Xst:1610 - "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_10base.vhd" line 47: Width mismatch. <coin_low> has a width of 4 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_10base.vhd" line 50: Width mismatch. <coin_low> has a width of 4 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_10base.vhd" line 53: Width mismatch. <coin_low> has a width of 4 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_10base.vhd" line 65: Width mismatch. <price_low> has a width of 4 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_10base.vhd" line 68: Width mismatch. <price_low> has a width of 4 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_10base.vhd" line 71: Width mismatch. <price_low> has a width of 4 bits but assigned expression is 5-bit wide.
Entity <display_10base> analyzed. Unit <display_10base> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_manager>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/clock_manager.vhd".
    Found 16-bit up counter for signal <count_present>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_manager> synthesized.


Synthesizing Unit <input_sync>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/input_sync.vhd".
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <buy>.
    Found 5-bit register for signal <price>.
    Found 1-bit register for signal <coin2>.
    Found 1-bit register for signal <coin5>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <input_sync> synthesized.


Synthesizing Unit <vending_machine_cpu>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/vending_machine_cpu.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | default_state                                  |
    | Power Up State     | default_state                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <release_can>.
    Found 1-bit register for signal <alarm>.
    Found 5-bit comparator greatequal for signal <alarm$cmp_ge0000> created at line 68.
    Found 5-bit comparator less for signal <release_can$cmp_lt0000> created at line 68.
    Found 5-bit register for signal <sum_val>.
    Found 5-bit addsub for signal <sum_val$mux0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <vending_machine_cpu> synthesized.


Synthesizing Unit <display_10base>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_10base.vhd".
    Found 16x8-bit ROM for signal <seven_segment>.
    Found 1-of-4 decoder for signal <digit_select>.
    Found 6-bit comparator greatequal for signal <coin_low$cmp_ge0000> created at line 45.
    Found 6-bit comparator greatequal for signal <coin_low$cmp_ge0001> created at line 47.
    Found 6-bit comparator greatequal for signal <coin_low$cmp_ge0002> created at line 50.
    Found 4-bit subtractor for signal <coin_low$share0000> created at line 45.
    Found 4-bit 4-to-1 multiplexer for signal <digit_temp>.
    Found 6-bit comparator greatequal for signal <price_low$cmp_ge0000> created at line 63.
    Found 6-bit comparator greatequal for signal <price_low$cmp_ge0001> created at line 65.
    Found 6-bit comparator greatequal for signal <price_low$cmp_ge0002> created at line 68.
    Found 4-bit subtractor for signal <price_low$share0000> created at line 63.
    Found 2-bit up counter for signal <selector>.
    Found 2-bit comparator less for signal <selector$cmp_lt0000> created at line 101.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display_10base> synthesized.


Synthesizing Unit <display_manager>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/display_manager.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <clk_2> is never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <seven_segment_text> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <digit_select_text> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <display_manager> synthesized.


Synthesizing Unit <vending_machine>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/Vending Machine/src/vending_machine.vhd".
Unit <vending_machine> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit subtractor                                      : 2
 5-bit addsub                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 6
 5-bit register                                        : 2
# Comparators                                          : 9
 2-bit comparator less                                 : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 6-bit comparator greatequal                           : 6
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_vending_machine_cpu/current_state/FSM> on signal <current_state[1:4]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 default_state | 0001
 coin2_state   | 0010
 coin5_state   | 0100
 buy_state     | 1000
---------------------------

Synthesizing (advanced) Unit <vending_machine_cpu>.
The following registers are absorbed into accumulator <sum_val>: 1 register on signal <sum_val>.
Unit <vending_machine_cpu> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 4-bit subtractor                                      : 2
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Accumulators                                         : 1
 5-bit updown accumulator                              : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 9
 2-bit comparator less                                 : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 6-bit comparator greatequal                           : 6
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vending_machine> ...

Optimizing unit <input_sync> ...

Optimizing unit <vending_machine_cpu> ...

Optimizing unit <display_10base> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vending_machine, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vending_machine.ngr
Top Level Output File Name         : vending_machine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 137
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 8
#      LUT2_L                      : 3
#      LUT3                        : 13
#      LUT3_L                      : 1
#      LUT4                        : 39
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 19
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 38
#      FD                          : 25
#      FDC                         : 3
#      FDCE                        : 5
#      FDE                         : 2
#      FDP                         : 1
#      FDR                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 11
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       44  out of    960     4%  
 Number of Slice Flip Flops:             38  out of   1920     1%  
 Number of 4 input LUTs:                 85  out of   1920     4%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of     83    32%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | NONE(Inst_input_sync/price_0)| 22    |
clk_50                             | BUFGP                        | 16    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------+------------------------------------------------------+-------+
Control Signal                                | Buffer(FF name)                                      | Load  |
----------------------------------------------+------------------------------------------------------+-------+
Inst_input_sync/reset(Inst_input_sync/reset:Q)| NONE(Inst_vending_machine_cpu/current_state_FSM_FFd1)| 9     |
----------------------------------------------+------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.109ns (Maximum Frequency: 140.659MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 9.270ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 3.676ns (frequency: 272.072MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.676ns (Levels of Logic = 16)
  Source:            Inst_clock_manager/count_present_1 (FF)
  Destination:       Inst_clock_manager/count_present_15 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: Inst_clock_manager/count_present_1 to Inst_clock_manager/count_present_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  Inst_clock_manager/count_present_1 (Inst_clock_manager/count_present_1)
     LUT1:I0->O            1   0.612   0.000  Inst_clock_manager/Mcount_count_present_cy<1>_rt (Inst_clock_manager/Mcount_count_present_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_clock_manager/Mcount_count_present_cy<1> (Inst_clock_manager/Mcount_count_present_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<2> (Inst_clock_manager/Mcount_count_present_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<3> (Inst_clock_manager/Mcount_count_present_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<4> (Inst_clock_manager/Mcount_count_present_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<5> (Inst_clock_manager/Mcount_count_present_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<6> (Inst_clock_manager/Mcount_count_present_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<7> (Inst_clock_manager/Mcount_count_present_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<8> (Inst_clock_manager/Mcount_count_present_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<9> (Inst_clock_manager/Mcount_count_present_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<10> (Inst_clock_manager/Mcount_count_present_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<11> (Inst_clock_manager/Mcount_count_present_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<12> (Inst_clock_manager/Mcount_count_present_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<13> (Inst_clock_manager/Mcount_count_present_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  Inst_clock_manager/Mcount_count_present_cy<14> (Inst_clock_manager/Mcount_count_present_cy<14>)
     XORCY:CI->O           1   0.699   0.000  Inst_clock_manager/Mcount_count_present_xor<15> (Result<15>)
     FD:D                      0.268          Inst_clock_manager/count_present_15
    ----------------------------------------
    Total                      3.676ns (3.167ns logic, 0.509ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.109ns (frequency: 140.659MHz)
  Total number of paths / destination ports: 729 / 22
-------------------------------------------------------------------------
Delay:               7.109ns (Levels of Logic = 5)
  Source:            Inst_vending_machine_cpu/current_state_FSM_FFd4 (FF)
  Destination:       Inst_vending_machine_cpu/release_can (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_vending_machine_cpu/current_state_FSM_FFd4 to Inst_vending_machine_cpu/release_can
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             10   0.514   0.780  Inst_vending_machine_cpu/current_state_FSM_FFd4 (Inst_vending_machine_cpu/current_state_FSM_FFd4)
     LUT3:I2->O            4   0.612   0.502  Inst_vending_machine_cpu/current_state_FSM_FFd3-In1 (Inst_vending_machine_cpu/current_state_cmp_eq0004)
     LUT4:I3->O            7   0.612   0.671  Inst_vending_machine_cpu/release_can_and00011 (Inst_vending_machine_cpu/release_can_and0001)
     LUT2:I1->O            2   0.612   0.383  Inst_vending_machine_cpu/alarm_and0000211 (Inst_vending_machine_cpu/sum_val_mux0002_inv1_inv)
     LUT4_D:I3->O          1   0.612   0.360  Inst_vending_machine_cpu/alarm_and0000232 (Inst_vending_machine_cpu/N15)
     LUT4:I3->O            1   0.612   0.357  Inst_vending_machine_cpu/release_can_and0000 (Inst_vending_machine_cpu/release_can_and0000)
     FDE:CE                    0.483          Inst_vending_machine_cpu/release_can
    ----------------------------------------
    Total                      7.109ns (4.057ns logic, 3.052ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       Inst_input_sync/reset (FF)
  Destination Clock: clk rising

  Data Path: reset to Inst_input_sync/reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  reset_IBUF (reset_IBUF)
     FD:D                      0.268          Inst_input_sync/reset
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 542 / 13
-------------------------------------------------------------------------
Offset:              9.270ns (Levels of Logic = 6)
  Source:            Inst_input_sync/price_3 (FF)
  Destination:       seven_segment<3> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_input_sync/price_3 to seven_segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.514   0.902  Inst_input_sync/price_3 (Inst_input_sync/price_3)
     LUT4:I0->O            1   0.612   0.387  Inst_display_manager/Inst_display_10base/digit1<0>1 (Inst_display_manager/Inst_display_10base/digit1<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_display_manager/Inst_display_10base/Mmux_digit_temp_4 (Inst_display_manager/Inst_display_10base/Mmux_digit_temp_4)
     MUXF5:I0->O           9   0.278   0.766  Inst_display_manager/Inst_display_10base/Mmux_digit_temp_2_f5 (Inst_display_manager/Inst_display_10base/digit_temp<0>)
     LUT4:I1->O            2   0.612   0.449  Inst_display_manager/Inst_display_10base/seven_segment<3>11 (Inst_display_manager/Inst_display_10base/seven_segment<3>_bdd0)
     LUT3:I1->O            1   0.612   0.357  Inst_display_manager/Inst_display_10base/seven_segment<3>2 (seven_segment_3_OBUF)
     OBUF:I->O                 3.169          seven_segment_3_OBUF (seven_segment<3>)
    ----------------------------------------
    Total                      9.270ns (6.409ns logic, 2.861ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.50 secs
 
--> 

Total memory usage is 254028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

