
*** Running vivado
    with args -log audio_lookback.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_lookback.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source audio_lookback.tcl -notrace
Command: synth_design -top audio_lookback -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3776 
WARNING: [Synth 8-6901] identifier 'data_out_temp_left' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:44]
WARNING: [Synth 8-6901] identifier 'data_out_temp_right' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:45]
WARNING: [Synth 8-6901] identifier 'adcfifo_readdata_fifo_pip_1' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:37]
WARNING: [Synth 8-6901] identifier 'adcfifo_readdata_delay' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:37]
WARNING: [Synth 8-6901] identifier 'adcfifo_readdata_fifo_pip_1' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:38]
WARNING: [Synth 8-6901] identifier 'adcfifo_readdata_delay' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:38]
WARNING: [Synth 8-6901] identifier 'comb_out_data_1' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:41]
WARNING: [Synth 8-6901] identifier 'comb_out_data_1' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:42]
WARNING: [Synth 8-6901] identifier 'comb_out_data_2' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:45]
WARNING: [Synth 8-6901] identifier 'comb_out_data_2' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:46]
WARNING: [Synth 8-6901] identifier 'comb_out_data_3' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:49]
WARNING: [Synth 8-6901] identifier 'comb_out_data_3' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:50]
WARNING: [Synth 8-6901] identifier 'comb_out_data_4' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:53]
WARNING: [Synth 8-6901] identifier 'comb_out_data_4' is used before its declaration [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_rx with formal parameter declaration list [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_rx.v:167]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_rx with formal parameter declaration list [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_rx.v:168]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_rx with formal parameter declaration list [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_rx.v:169]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2s_rx with formal parameter declaration list [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_rx.v:170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 858.152 ; gain = 193.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audio_lookback' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/audio_lookback.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter state_data bound to: 4'b0001 
	Parameter state_data_delay_left bound to: 4'b0010 
	Parameter state_data_delay_right bound to: 4'b0011 
	Parameter state_data_b bound to: 4'b0100 
	Parameter state_data_c bound to: 4'b0101 
	Parameter state_data_d bound to: 4'b0110 
	Parameter state_data_e bound to: 4'b0111 
	Parameter state_data_f bound to: 4'b1000 
	Parameter state_data_g bound to: 4'b1001 
	Parameter state_data_h bound to: 4'b1010 
	Parameter state_data_i bound to: 4'b1011 
	Parameter state_end bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'PLLA' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/PLLA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PLLA' (2#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/PLLA_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module' [E:/a00aa_music/vivado_Music/vivado_Music/src/rst/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module' (3#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/rst/rst_gen_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_divi' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/sys_divi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sys_divi' (4#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/sys_divi.v:1]
INFO: [Synth 8-6157] synthesizing module 'UDP_Stack_Module' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_Stack_Module.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0001111110010000 
	Parameter P_SOURCE_PORT bound to: 16'b0001111110010000 
	Parameter P_TARGET_IP bound to: -1062706076 - type: integer 
	Parameter P_SOURCE_IP bound to: -1062706077 - type: integer 
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHEKC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Ethernet_UDP' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_UDP.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0001111110010000 
	Parameter P_SOURCE_PORT bound to: 16'b0001111110010000 
INFO: [Synth 8-6157] synthesizing module 'UDP_tx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_tx.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0001111110010000 
	Parameter P_SOURCE_PORT bound to: 16'b0001111110010000 
	Parameter P_ST_MIN_LEN bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_MAC_8X64' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_MAC_8X64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_MAC_8X64' (5#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_MAC_8X64_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element ri_send_last_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_tx.v:120]
INFO: [Synth 8-6155] done synthesizing module 'UDP_tx' (6#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'UDP_rx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_rx.v:23]
	Parameter P_TARGET_PORT bound to: 16'b0001111110010000 
	Parameter P_SOURCE_PORT bound to: 16'b0001111110010000 
WARNING: [Synth 8-6014] Unused sequential element r_target_port_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_rx.v:82]
WARNING: [Synth 8-6014] Unused sequential element r_source_port_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_rx.v:92]
WARNING: [Synth 8-6014] Unused sequential element ri_ip_last_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_rx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'UDP_rx' (7#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_UDP' (8#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_UDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_ICMP' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_ICMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'ICMP_tx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ICMP_tx.v:23]
	Parameter P_LEN bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ICMP_tx' (9#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ICMP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'ICMP_rx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ICMP_rx.v:23]
WARNING: [Synth 8-6014] Unused sequential element ri_icmp_len_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ICMP_rx.v:68]
WARNING: [Synth 8-6014] Unused sequential element ri_icmp_last_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ICMP_rx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'ICMP_rx' (10#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ICMP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_ICMP' (11#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_ICMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_2to1' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Data_2to1.v:23]
	Parameter P_LEN bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_8X256' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_8X256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_8X256' (12#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_8X256_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_32X16' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_32X16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_32X16' (13#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_32X16_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element ri_last_A_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Data_2to1.v:164]
WARNING: [Synth 8-6014] Unused sequential element ri_last_B_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Data_2to1.v:169]
INFO: [Synth 8-6155] done synthesizing module 'Data_2to1' (14#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Data_2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_ARP' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_ARP.v:23]
	Parameter P_TARGET_IP bound to: -1062706076 - type: integer 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_SOURCE_IP bound to: -1062706077 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ARP_tx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_tx.v:23]
	Parameter P_TARGET_IP bound to: -1062706076 - type: integer 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_SOURCE_IP bound to: -1062706077 - type: integer 
	Parameter P_LEN bound to: 46 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ARP_tx' (15#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'ARP_Table' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_Table.v:23]
	Parameter P_ST_IDLE bound to: 0 - type: integer 
	Parameter P_ST_SEEK bound to: 1 - type: integer 
	Parameter P_ST_UPDATA_S bound to: 2 - type: integer 
	Parameter P_ST_UPDATA bound to: 3 - type: integer 
	Parameter P_ST_MAC bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM_IP' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/RAM_IP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_IP' (16#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/RAM_IP_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM_MAC' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/RAM_MAC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_MAC' (17#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/RAM_MAC_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element ri_updata_valid_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_Table.v:109]
INFO: [Synth 8-6155] done synthesizing module 'ARP_Table' (18#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_Table.v:23]
INFO: [Synth 8-6157] synthesizing module 'ARP_rx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_rx.v:23]
	Parameter P_TARGET_IP bound to: -1062706076 - type: integer 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_SOURCE_IP bound to: -1062706077 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_mac_last_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_rx.v:83]
WARNING: [Synth 8-6014] Unused sequential element ri_mac_data_1d_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_rx.v:85]
WARNING: [Synth 8-6014] Unused sequential element ri_source_ip_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_rx.v:97]
INFO: [Synth 8-6155] done synthesizing module 'ARP_rx' (19#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/ARP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_ARP' (20#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_ARP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_IP' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_IP.v:23]
	Parameter P_ST_TARGET_IP bound to: -1062706076 - type: integer 
	Parameter P_ST_SOURCE_IP bound to: -1062706077 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IP_tx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/IP_tx.v:23]
	Parameter P_ST_TARGET_IP bound to: -1062706076 - type: integer 
	Parameter P_ST_SOURCE_IP bound to: -1062706077 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_send_last_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/IP_tx.v:135]
INFO: [Synth 8-6155] done synthesizing module 'IP_tx' (21#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/IP_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'IP_rx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/IP_rx.v:23]
	Parameter P_ST_TARGET_IP bound to: -1062706076 - type: integer 
	Parameter P_ST_SOURCE_IP bound to: -1062706077 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_target_ip_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/IP_rx.v:105]
WARNING: [Synth 8-6014] Unused sequential element ri_mac_last_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/IP_rx.v:126]
INFO: [Synth 8-6155] done synthesizing module 'IP_rx' (22#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/IP_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_IP' (23#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_IP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_2to1__parameterized0' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Data_2to1.v:23]
	Parameter P_LEN bound to: 28 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ri_last_A_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Data_2to1.v:164]
WARNING: [Synth 8-6014] Unused sequential element ri_last_B_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Data_2to1.v:169]
INFO: [Synth 8-6155] done synthesizing module 'Data_2to1__parameterized0' (23#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Data_2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_MAC' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_MAC.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MAC_tx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_tx.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 0 - type: integer 
	Parameter P_GAP bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_16X64' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_16X64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_16X64' (24#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_16X64_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'CRC32_D8' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/CRC32_D8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CRC32_D8' (25#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/CRC32_D8.v:1]
INFO: [Synth 8-226] default block is never used [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_tx.v:300]
WARNING: [Synth 8-6014] Unused sequential element ri_send_len_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_tx.v:167]
WARNING: [Synth 8-6014] Unused sequential element ri_send_valid_1d_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_tx.v:131]
WARNING: [Synth 8-6014] Unused sequential element ri_udp_valid_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_tx.v:345]
INFO: [Synth 8-6155] done synthesizing module 'MAC_tx' (26#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac_arp_ip_mux' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/mac_arp_ip_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_arp_ip_mux' (27#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/mac_arp_ip_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'CRC_Data_Pro' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/CRC_Data_Pro.v:23]
	Parameter P_FRAME_GAP bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM_8x1500_TrueDual' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/RAM_8x1500_TrueDual_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_8x1500_TrueDual' (28#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/RAM_8x1500_TrueDual_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_11X64' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_11X64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_11X64' (29#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_11X64_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element ri_per_last_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/CRC_Data_Pro.v:135]
WARNING: [Synth 8-6014] Unused sequential element ri_per_last_1d_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/CRC_Data_Pro.v:194]
INFO: [Synth 8-6155] done synthesizing module 'CRC_Data_Pro' (30#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/CRC_Data_Pro.v:23]
INFO: [Synth 8-6157] synthesizing module 'MAC_rx' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:23]
	Parameter P_TARTGET_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter P_SOURCE_MAC bound to: 48'b000000010000001000000011000001000000010100000110 
	Parameter P_CRC_CHECK bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_target_mac_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:143]
WARNING: [Synth 8-6014] Unused sequential element r_source_mac_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:153]
WARNING: [Synth 8-6014] Unused sequential element r_rec_mac_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:175]
WARNING: [Synth 8-6014] Unused sequential element r_rec_mac_access_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:185]
WARNING: [Synth 8-6014] Unused sequential element r_header_access_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:206]
WARNING: [Synth 8-6014] Unused sequential element r_crc_result_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:334]
WARNING: [Synth 8-5788] Register ri_GMII_data_5d_reg in module MAC_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:98]
WARNING: [Synth 8-5788] Register ri_GMII_valid_5d_reg in module MAC_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:136]
INFO: [Synth 8-6155] done synthesizing module 'MAC_rx' (31#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/MAC_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_MAC' (32#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/Ethernet_MAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UDP_Stack_Module' (33#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/UDP_Stack_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'GMII2RGMII_Drive' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/GMII2RGMII_Drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGMII_RAM' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/RGMII_RAM.v:23]
	Parameter P_GAP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM_8_1600' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/RAM_8_1600_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_8_1600' (34#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/RAM_8_1600_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_ASYNC_11_64' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_ASYNC_11_64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_ASYNC_11_64' (35#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_ASYNC_11_64_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'din' does not match port width (11) of module 'FIFO_ASYNC_11_64' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/RGMII_RAM.v:136]
INFO: [Synth 8-6155] done synthesizing module 'RGMII_RAM' (36#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/RGMII_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGMII_Tri' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/RGMII_Tri.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (37#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (38#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (39#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (40#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (41#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (42#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-6014] Unused sequential element ri_send_data_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/RGMII_Tri.v:254]
WARNING: [Synth 8-6014] Unused sequential element ri_send_valid_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/RGMII_Tri.v:255]
WARNING: [Synth 8-6014] Unused sequential element r_tx_cnt_10_100_reg was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/RGMII_Tri.v:261]
INFO: [Synth 8-6155] done synthesizing module 'RGMII_Tri' (43#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/RGMII_Tri.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GMII2RGMII_Drive' (44#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/GMII2RGMII_Drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'AXIS_BUF_2CLK_8X2048' [E:/a00aa_music/vivado_Music/vivado_Music/src/cdc/AXIS_BUF_2CLK_8X2048.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIFO_8X2048_2CLK' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_8X2048_2CLK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_8X2048_2CLK' (45#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_8X2048_2CLK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_16X16_2CLK' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_16X16_2CLK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_16X16_2CLK' (46#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/FIFO_16X16_2CLK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_BUF_2CLK_8X2048' (47#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/cdc/AXIS_BUF_2CLK_8X2048.v:23]
INFO: [Synth 8-6157] synthesizing module 'es8388_Init' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/WM8960_Init.v:17]
INFO: [Synth 8-6157] synthesizing module 'I2C_Init_Dev' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/I2C_Init_Dev.v:16]
INFO: [Synth 8-6157] synthesizing module 'wm8960_init_table' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:16]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net rom[255] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[254] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[253] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[252] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[251] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[250] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[249] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[248] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[247] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[246] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[245] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[244] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[243] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[242] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[241] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[240] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[239] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[238] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[237] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[236] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[235] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[234] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[233] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[232] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[231] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[230] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[229] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[228] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[227] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[226] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[225] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[224] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[223] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[222] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[221] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[220] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[219] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[218] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[217] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[216] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[215] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[214] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[213] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[212] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[211] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[210] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[209] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[208] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[207] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[206] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[205] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[204] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[203] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[202] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[201] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[200] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[199] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[198] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[197] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[196] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[195] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[194] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[193] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[192] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[191] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[190] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[189] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[188] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[187] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[186] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[185] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[184] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[183] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[182] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[181] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[180] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[179] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[178] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[177] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[176] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[175] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[174] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[173] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[172] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[171] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[170] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[169] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[168] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[167] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[166] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[165] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[164] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[163] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[162] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[161] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[160] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[159] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[158] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[157] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
WARNING: [Synth 8-3848] Net rom[156] in module/entity wm8960_init_table does not have driver. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:26]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'wm8960_init_table' (48#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/wm8960_init_table.v:16]
INFO: [Synth 8-6157] synthesizing module 'i2c_control' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_control.v:16]
	Parameter WR bound to: 6'b000001 
	Parameter STA bound to: 6'b000010 
	Parameter RD bound to: 6'b000100 
	Parameter STO bound to: 6'b001000 
	Parameter ACK bound to: 6'b010000 
	Parameter NACK bound to: 6'b100000 
	Parameter IDLE bound to: 7'b0000001 
	Parameter WR_REG bound to: 7'b0000010 
	Parameter WAIT_WR_DONE bound to: 7'b0000100 
	Parameter WR_REG_DONE bound to: 7'b0001000 
	Parameter RD_REG bound to: 7'b0010000 
	Parameter WAIT_RD_DONE bound to: 7'b0100000 
	Parameter RD_REG_DONE bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'i2c_bit_shift' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_bit_shift.v:16]
	Parameter SYS_CLOCK bound to: 50000000 - type: integer 
	Parameter SCL_CLOCK bound to: 400000 - type: integer 
	Parameter SCL_CNT_M bound to: 30 - type: integer 
	Parameter WR bound to: 6'b000001 
	Parameter STA bound to: 6'b000010 
	Parameter RD bound to: 6'b000100 
	Parameter STO bound to: 6'b001000 
	Parameter ACK bound to: 6'b010000 
	Parameter NACK bound to: 6'b100000 
	Parameter IDLE bound to: 8'b00000001 
	Parameter GEN_STA bound to: 8'b00000010 
	Parameter WR_DATA bound to: 8'b00000100 
	Parameter RD_DATA bound to: 8'b00001000 
	Parameter CHECK_ACK bound to: 8'b00010000 
	Parameter GEN_ACK bound to: 8'b00100000 
	Parameter GEN_STO bound to: 8'b01000000 
INFO: [Synth 8-226] default block is never used [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_bit_shift.v:155]
INFO: [Synth 8-226] default block is never used [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_bit_shift.v:177]
WARNING: [Synth 8-5788] Register i2c_sclk_reg in module i2c_bit_shift is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_bit_shift.v:134]
INFO: [Synth 8-6155] done synthesizing module 'i2c_bit_shift' (49#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_bit_shift.v:16]
WARNING: [Synth 8-5788] Register cnt_reg in module i2c_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_control.v:110]
WARNING: [Synth 8-5788] Register RW_Done_reg in module i2c_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_control.v:112]
INFO: [Synth 8-6155] done synthesizing module 'i2c_control' (50#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2c_control.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Init_Dev' (51#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/I2C_Init_Dev.v:16]
INFO: [Synth 8-6155] done synthesizing module 'es8388_Init' (52#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/WM8960_Init.v:17]
INFO: [Synth 8-6157] synthesizing module 'i2s_rx' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_rx.v:152]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter state_idle bound to: 2'b00 
	Parameter state_left_data bound to: 2'b01 
	Parameter state_right_data bound to: 2'b10 
	Parameter state_fifo_write bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_rx.v:215]
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [E:/a00aa_music/vivado_Music/vivado_Music/src/interpolation_top.v:54]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_AHEAD bound to: 1 - type: integer 
	Parameter SHOWAHEAD_EN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo_ctrl' [E:/a00aa_music/vivado_Music/vivado_Music/src/async_fifo_ctrl.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_AHEAD bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_ctrl' (53#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/async_fifo_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'dpram' [E:/a00aa_music/vivado_Music/vivado_Music/src/dpram.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [E:/a00aa_music/vivado_Music/vivado_Music/src/dpram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dpram' (54#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/dpram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (55#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/interpolation_top.v:54]
INFO: [Synth 8-6155] done synthesizing module 'i2s_rx' (56#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_rx.v:152]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_tx.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter state_idle bound to: 2'b00 
	Parameter state_tx_left_data bound to: 2'b01 
	Parameter state_tx_right_data bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_tx.v:72]
INFO: [Synth 8-6157] synthesizing module 'effects_select' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:1]
	Parameter delay_per bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:35]
INFO: [Synth 8-6157] synthesizing module 'delay_module' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/delay_module.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_delay_left' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/fifo_delay_left_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_delay_left' (57#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/fifo_delay_left_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_delay_right' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/fifo_delay_right_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_delay_right' (58#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/.Xil/Vivado-4560-PC-1000-times/realtime/fifo_delay_right_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'delay_module' (59#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/delay_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'reverb_module_1' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/reverb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter out_data_offset bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comb_module' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 9 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[25] in module comb_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[25] in module comb_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module' (60#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized0' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 9 - type: integer 
	Parameter DELAY bound to: 21 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[41] in module comb_module__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[41] in module comb_module__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized0' (60#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized1' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 9 - type: integer 
	Parameter DELAY bound to: 27 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[53] in module comb_module__parameterized1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[53] in module comb_module__parameterized1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized1' (60#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized2' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 9 - type: integer 
	Parameter DELAY bound to: 34 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[67] in module comb_module__parameterized2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[67] in module comb_module__parameterized2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized2' (60#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'allcross_iir_module' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'allcross_iir_module' (61#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:1]
INFO: [Synth 8-6157] synthesizing module 'allcross_iir_module__parameterized0' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'allcross_iir_module__parameterized0' (61#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reverb_module_1' (62#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/reverb.v:1]
INFO: [Synth 8-6157] synthesizing module 'reverb_module_2' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/reverb.v:155]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter out_data_offset bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized3' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 7 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[3] in module comb_module__parameterized3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[3] in module comb_module__parameterized3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized3' (62#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized4' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 8 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[5] in module comb_module__parameterized4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[5] in module comb_module__parameterized4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized4' (62#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized5' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 9 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[9] in module comb_module__parameterized5 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[9] in module comb_module__parameterized5 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized5' (62#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized6' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 7 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[13] in module comb_module__parameterized6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[13] in module comb_module__parameterized6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized6' (62#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'allcross_iir_module__parameterized1' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'allcross_iir_module__parameterized1' (62#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:1]
INFO: [Synth 8-6157] synthesizing module 'allcross_iir_module__parameterized2' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 103 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'allcross_iir_module__parameterized2' (62#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/allcross_iir.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reverb_module_2' (63#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/reverb.v:155]
INFO: [Synth 8-6157] synthesizing module 'reverb_module_3' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/reverb.v:311]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_module_reverb' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:867]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter fir_core bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[17] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-6155] done synthesizing module 'fir_module_reverb' (64#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:867]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized7' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 5 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[25] in module comb_module__parameterized7 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[25] in module comb_module__parameterized7 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized7' (64#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized8' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 7 - type: integer 
	Parameter DELAY bound to: 17 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[33] in module comb_module__parameterized8 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[33] in module comb_module__parameterized8 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized8' (64#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized9' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 9 - type: integer 
	Parameter DELAY bound to: 31 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[61] in module comb_module__parameterized9 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[61] in module comb_module__parameterized9 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized9' (64#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized10' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 6 - type: integer 
	Parameter DELAY bound to: 23 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[45] in module comb_module__parameterized10 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[45] in module comb_module__parameterized10 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized10' (64#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized11' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 6 - type: integer 
	Parameter DELAY bound to: 31 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[61] in module comb_module__parameterized11 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[61] in module comb_module__parameterized11 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized11' (64#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6157] synthesizing module 'comb_module__parameterized12' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter back_gain bound to: 6 - type: integer 
	Parameter DELAY bound to: 26 - type: integer 
WARNING: [Synth 8-5788] Register delay_line_left_reg[51] in module comb_module__parameterized12 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
WARNING: [Synth 8-5788] Register delay_line_right_reg[51] in module comb_module__parameterized12 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'comb_module__parameterized12' (64#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reverb_module_3' (65#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/reverb.v:311]
INFO: [Synth 8-6157] synthesizing module 'equalier_control' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:1]
	Parameter equalier_iir_num bound to: 4 - type: integer 
	Parameter out_data_length bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_module_equalier_low' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:471]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter fir_core bound to: 50 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[49] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:490]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[48] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:490]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[47] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:490]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[2] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:503]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[1] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:503]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[0] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:503]
INFO: [Synth 8-6155] done synthesizing module 'fir_module_equalier_low' (66#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:471]
INFO: [Synth 8-6157] synthesizing module 'fir_module_equalier_mid' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:569]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter fir_core bound to: 50 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[49] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[48] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[47] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[46] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[45] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[44] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[43] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[42] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[41] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[40] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[39] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[38] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[37] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[36] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[35] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[34] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[33] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[32] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[31] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:588]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[18] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[17] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[16] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[15] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[14] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[13] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[12] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[11] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[10] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[9] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[8] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[7] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[6] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[5] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[4] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[3] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[2] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[1] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[0] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:601]
INFO: [Synth 8-6155] done synthesizing module 'fir_module_equalier_mid' (67#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:569]
INFO: [Synth 8-6157] synthesizing module 'fir_module_equalier_high' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:667]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter fir_core bound to: 50 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[49] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:686]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[48] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:686]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[47] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:686]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[46] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:686]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[45] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:686]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[44] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:686]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[43] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:686]
WARNING: [Synth 8-6014] Unused sequential element data_inreg_reg[42] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:686]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[22] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[21] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[20] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[19] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[14] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[13] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[12] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[11] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[10] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[7] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[6] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[5] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[4] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[3] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[2] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
WARNING: [Synth 8-6014] Unused sequential element add_reg_reg[1] was removed.  [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:699]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fir_module_equalier_high' (68#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:667]
INFO: [Synth 8-6157] synthesizing module 'fir_module_equalier_most' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:765]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter fir_core bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_module_equalier_most' (69#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:765]
INFO: [Synth 8-6155] done synthesizing module 'equalier_control' (70#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'effects_select' (71#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/effects_select.v:1]
INFO: [Synth 8-6157] synthesizing module 'fir_complex_200_high' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir_complex.v:47]
INFO: [Synth 8-6157] synthesizing module 'fir_module_200_high' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:387]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter fir_core bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_module_200_high' (72#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:387]
INFO: [Synth 8-6155] done synthesizing module 'fir_complex_200_high' (73#1) [E:/a00aa_music/vivado_Music/vivado_Music/src/fir_complex.v:47]
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx' (74#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/i2s_tx.v:1]
WARNING: [Synth 8-5788] Register dacfifo_writedata_reg in module audio_lookback is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/audio_lookback.v:295]
INFO: [Synth 8-6155] done synthesizing module 'audio_lookback' (75#1) [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/audio_lookback.v:1]
WARNING: [Synth 8-3917] design audio_lookback has port o_eth_rst_n driven by constant 1
WARNING: [Synth 8-3331] design delay_module has unconnected port rdclk
WARNING: [Synth 8-3331] design delay_module has unconnected port sys_rst
WARNING: [Synth 8-3331] design delay_module has unconnected port delay_times[15]
WARNING: [Synth 8-3331] design delay_module has unconnected port delay_times[14]
WARNING: [Synth 8-3331] design delay_module has unconnected port delay_times[13]
WARNING: [Synth 8-3331] design delay_module has unconnected port delay_times[7]
WARNING: [Synth 8-3331] design delay_module has unconnected port delay_times[6]
WARNING: [Synth 8-3331] design delay_module has unconnected port delay_times[5]
WARNING: [Synth 8-3331] design effects_select has unconnected port fifo_clk
WARNING: [Synth 8-3331] design i2s_tx has unconnected port clk_48kmult256
WARNING: [Synth 8-3331] design i2s_tx has unconnected port divi_data[7]
WARNING: [Synth 8-3331] design i2s_tx has unconnected port divi_data[6]
WARNING: [Synth 8-3331] design i2s_tx has unconnected port divi_data[5]
WARNING: [Synth 8-3331] design i2s_tx has unconnected port divi_data[4]
WARNING: [Synth 8-3331] design i2s_tx has unconnected port divi_data[3]
WARNING: [Synth 8-3331] design i2s_tx has unconnected port divi_data[2]
WARNING: [Synth 8-3331] design i2s_tx has unconnected port divi_data[1]
WARNING: [Synth 8-3331] design i2s_tx has unconnected port divi_data[0]
WARNING: [Synth 8-3331] design AXIS_BUF_2CLK_8X2048 has unconnected port i_per_rst
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[47]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[46]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[45]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[44]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[43]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[42]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[41]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[40]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[39]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[38]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[37]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[36]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[35]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[34]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[33]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[32]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[31]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[30]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[29]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[28]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[27]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[26]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[25]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[24]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[23]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[22]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[21]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[20]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[19]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[18]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[17]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[16]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[15]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[14]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[13]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[12]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[11]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[10]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[9]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[8]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[7]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[6]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[5]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[4]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[3]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[2]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[1]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac[0]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_target_mac_valid
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[47]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[46]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[45]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[44]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[43]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[42]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[41]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[40]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[39]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[38]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[37]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[36]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[35]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[34]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[33]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[32]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[31]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[30]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[29]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[28]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[27]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[26]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[25]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[24]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[23]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[22]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[21]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[20]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[19]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[18]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[17]
WARNING: [Synth 8-3331] design MAC_rx has unconnected port i_source_mac[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 995.184 ; gain = 330.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 995.184 ; gain = 330.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 995.184 ; gain = 330.414
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/FIFO_16X16_2CLK/FIFO_16X16_2CLK/FIFO_16X16_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK/FIFO_8X2048_2CLK_in_context.xdc] for cell 'AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64/FIFO_ASYNC_11_64_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_U0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_U0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_tx_U0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_8_1600/RAM_8_1600/RAM_8_1600_in_context.xdc] for cell 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_tx_U0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_16X64/FIFO_16X64/FIFO_16X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_11X64/FIFO_11X64/FIFO_11X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_11X64/FIFO_11X64/FIFO_11X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_8x1500_TrueDual/RAM_8x1500_TrueDual/RAM_8_1600_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_8x1500_TrueDual/RAM_8x1500_TrueDual/RAM_8_1600_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_MAC_8X64/FIFO_MAC_8X64/FIFO_MAC_8X64_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_32X16/FIFO_32X16/FIFO_32X16_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/FIFO_8X256/FIFO_8X256/FIFO_8X256_in_context.xdc] for cell 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_MAC/RAM_MAC/RAM_MAC_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_MAC/RAM_MAC/RAM_MAC_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_IP/RAM_IP/RAM_IP_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/udp/RAM_IP/RAM_IP/RAM_IP_in_context.xdc] for cell 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/PLLA/PLLA/PLLA_in_context.xdc] for cell 'PLLA_inst'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/PLLA/PLLA/PLLA_in_context.xdc] for cell 'PLLA_inst'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right/fifo_delay_right_in_context.xdc] for cell 'i2s_tx/effects_select_test/delay_module/delay_fifo_right'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right/fifo_delay_right_in_context.xdc] for cell 'i2s_tx/effects_select_test/delay_module/delay_fifo_right'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left/fifo_delay_right_in_context.xdc] for cell 'i2s_tx/effects_select_test/delay_module/delay_fifo_left'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left/fifo_delay_right_in_context.xdc] for cell 'i2s_tx/effects_select_test/delay_module/delay_fifo_left'
Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/constrs_1/new/vivado_Music.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/constrs_1/new/vivado_Music.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'I2S_BCLK_IBUF'. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/constrs_1/new/vivado_Music.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'I2S_ADCLRC_IBUF'. [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/constrs_1/new/vivado_Music.xdc:20]
Finished Parsing XDC File [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/constrs_1/new/vivado_Music.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/constrs_1/new/vivado_Music.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/audio_lookback_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/constrs_1/new/vivado_Music.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audio_lookback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audio_lookback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1251.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.444 . Memory (MB): peak = 1251.523 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_U0' at clock pin 'clkb' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_tx_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for AXIS_BUF_2CLK_8X2048_U0/FIFO_16X16_2CLK_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIS_BUF_2CLK_8X2048_U0/FIFO_8X2048_2CLK_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_tx_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u0/RGMII_RAM_u0/FIFO_ASYNC_11_64_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GMII2RGMII_Drive_u0/RGMII_RAM_u0/RAM_8_1600_tx_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_16X64_LEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_16X64_U1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/FIFO_11X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/CRC_Data_Pro_u0/RAM_8x1500_TrueDual_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_IP_u0/IP_tx_u0/FIFO_IP_8X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_tx_u0/FIFO_MAC_8X1024_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_UDP_u0/UDP_tx_u0/FIFO_UDP_8X64_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_32X16_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_32X16_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ICMP_UDP/FIFO_8X256_U0_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Data_2to1_ARP_IP_U0/FIFO_8X256_U0_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_MAC_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UDP_Stack_Module_u0/Ethernet_ARP_u0/ARP_Table_u0/RAM_IP_U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLLA_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i2s_tx/effects_select_test/delay_module/delay_fifo_right. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i2s_tx/effects_select_test/delay_module/delay_fifo_left. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_st_current_reg' in module 'ARP_Table'
INFO: [Synth 8-4471] merging register 'ro_icmp_len_reg[15:0]' into 'ro_udp_len_reg[15:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/IP_rx.v:95]
INFO: [Synth 8-4471] merging register 'r_ram_we_A_reg' into 'r_ram_en_A_reg' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/CRC_Data_Pro.v:91]
INFO: [Synth 8-4471] merging register 'ri_per_valid_1d_reg' into 'r_ram_en_A_reg' [E:/a00aa_music/vivado_Music/vivado_Music/src/UDP/CRC_Data_Pro.v:170]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_bit_shift'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_control'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Init_Dev'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2s_rx'
INFO: [Synth 8-4471] merging register 'mout_reg[1][24:0]' into 'mout_reg[2][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:542]
INFO: [Synth 8-4471] merging register 'mout_reg[0][24:0]' into 'mout_reg[2][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:542]
INFO: [Synth 8-4471] merging register 'mout_reg[17][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[16][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[15][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[14][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[13][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[12][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[11][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[10][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[9][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[8][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[7][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[6][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[5][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[4][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[3][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[2][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[1][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[0][24:0]' into 'mout_reg[18][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:640]
INFO: [Synth 8-4471] merging register 'mout_reg[21][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[20][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[19][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[14][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[13][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[12][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[11][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[10][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[7][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[6][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[5][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[4][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[3][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[2][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[1][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[0][24:0]' into 'mout_reg[22][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:738]
INFO: [Synth 8-4471] merging register 'mout_reg[22][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[19][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[17][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[16][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[14][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[13][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[12][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[11][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[8][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[7][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[6][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[5][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[3][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[2][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[1][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[0][24:0]' into 'mout_reg[23][24:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-4471] merging register 'mout_reg[9][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[8][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[7][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[6][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[5][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[4][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[3][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[2][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[1][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-4471] merging register 'mout_reg[0][23:0]' into 'mout_reg[18][23:0]' [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2s_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               P_ST_IDLE |                            00001 |                         00000000
               P_ST_SEEK |                            10000 |                         00000001
                P_ST_MAC |                            00010 |                         00000100
           P_ST_UPDATA_S |                            01000 |                         00000010
             P_ST_UPDATA |                            00100 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_st_current_reg' using encoding 'one-hot' in module 'ARP_Table'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                 GEN_STA |                         00000010 |                         00000010
                 WR_DATA |                         00000100 |                         00000100
               CHECK_ACK |                         00010000 |                         00010000
                 RD_DATA |                         00001000 |                         00001000
                 GEN_ACK |                         00100000 |                         00100000
                 GEN_STO |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'i2c_bit_shift'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
                  WR_REG |                          0000010 |                          0000010
            WAIT_WR_DONE |                          0000100 |                          0000100
             WR_REG_DONE |                          0001000 |                          0001000
                  RD_REG |                          0010000 |                          0010000
            WAIT_RD_DONE |                          0100000 |                          0100000
             RD_REG_DONE |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'i2c_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2C_Init_Dev'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                               00 |                               00
         state_left_data |                               01 |                               01
        state_right_data |                               10 |                               10
        state_fifo_write |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2s_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                              001 |                               00
      state_tx_left_data |                              010 |                               01
     state_tx_right_data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2s_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |RGMII_Tri__GC0        |           1|        34|
|2     |RGMII_RAM             |           1|      1111|
|3     |equalier_control__GB0 |           1|     20237|
|4     |equalier_control__GB1 |           1|     20024|
|5     |reverb_module_2       |           1|     23626|
|6     |effects_select__GCB1  |           1|     20412|
|7     |effects_select__GCB2  |           1|     33346|
|8     |i2s_tx__GC0           |           1|      6332|
|9     |audio_lookback__GC0   |           1|     22884|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     29 Bit       Adders := 8     
	  11 Input     28 Bit       Adders := 6     
	  14 Input     28 Bit       Adders := 6     
	   5 Input     28 Bit       Adders := 2     
	   7 Input     28 Bit       Adders := 2     
	  10 Input     28 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 4     
	   9 Input     27 Bit       Adders := 4     
	  10 Input     27 Bit       Adders := 4     
	   8 Input     19 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 93    
	   4 Input     17 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 17    
	   5 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 66    
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 20    
	   6 Input      1 Bit         XORs := 14    
	   8 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 8     
	               32 Bit    Registers := 26    
	               29 Bit    Registers := 8     
	               28 Bit    Registers := 20    
	               27 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               25 Bit    Registers := 96    
	               24 Bit    Registers := 52    
	               20 Bit    Registers := 1013  
	               17 Bit    Registers := 88    
	               16 Bit    Registers := 1304  
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 62    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 190   
+---RAMs : 
	               8K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 26    
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 43    
	   3 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 101   
	   3 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module audio_lookback 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 7     
Module RGMII_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module RGMII_Tri 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module comb_module__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 8     
Module comb_module__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 12    
Module comb_module__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 20    
Module comb_module__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 28    
Module allcross_iir_module__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 216   
Module allcross_iir_module__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 412   
Module reverb_module_2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
Module fir_module_equalier_low__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	  11 Input     28 Bit       Adders := 1     
	  14 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 22    
+---Registers : 
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 23    
	               17 Bit    Registers := 22    
	               16 Bit    Registers := 47    
Module fir_module_equalier_mid__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   5 Input     28 Bit       Adders := 1     
	   7 Input     28 Bit       Adders := 1     
	  10 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 6     
+---Registers : 
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 7     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 31    
Module fir_module_equalier_high__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	  11 Input     28 Bit       Adders := 1     
	  14 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 8     
+---Registers : 
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 9     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 42    
Module fir_module_equalier_most__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	  11 Input     28 Bit       Adders := 1     
	  14 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 8     
+---Registers : 
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 9     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 46    
Module fir_module_equalier_most 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	  11 Input     28 Bit       Adders := 1     
	  14 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 8     
+---Registers : 
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 9     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 46    
Module fir_module_equalier_high 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	  11 Input     28 Bit       Adders := 1     
	  14 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 8     
+---Registers : 
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 9     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 42    
Module fir_module_equalier_mid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   5 Input     28 Bit       Adders := 1     
	   7 Input     28 Bit       Adders := 1     
	  10 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 6     
+---Registers : 
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 7     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 31    
Module fir_module_equalier_low 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	  11 Input     28 Bit       Adders := 1     
	  14 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 22    
+---Registers : 
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 23    
	               17 Bit    Registers := 22    
	               16 Bit    Registers := 47    
Module equalier_control 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     17 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 8     
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module comb_module 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 52    
Module comb_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 84    
Module comb_module__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 108   
Module comb_module__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 136   
Module allcross_iir_module__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 92    
Module allcross_iir_module__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 44    
Module reverb_module_1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
Module fir_module_reverb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   9 Input     27 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 17    
	               16 Bit    Registers := 17    
Module fir_module_reverb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   9 Input     27 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 17    
	               16 Bit    Registers := 17    
Module comb_module__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 52    
Module comb_module__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 68    
Module comb_module__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 124   
Module comb_module__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 92    
Module comb_module__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 124   
Module comb_module__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 104   
Module allcross_iir_module 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 92    
Module reverb_module_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
Module effects_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module fir_module_200_high__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	  10 Input     27 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 9     
	               16 Bit    Registers := 18    
Module fir_module_200_high 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	  10 Input     27 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 9     
	               16 Bit    Registers := 18    
Module async_fifo_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                9 Bit    Registers := 8     
	                1 Bit    Registers := 4     
Module dpram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module async_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2s_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module rst_gen_module__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rst_gen_module__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rst_gen_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sys_divi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module UDP_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module UDP_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ICMP_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module ICMP_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module Data_2to1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ARP_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ARP_Table 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 10    
Module ARP_rx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Ethernet_ARP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module IP_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module IP_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Data_2to1__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module CRC32_D8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
Module MAC_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module mac_arp_ip_mux 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CRC_Data_Pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module CRC32_D8__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
Module MAC_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module AXIS_BUF_2CLK_8X2048 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module wm8960_init_table 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module i2c_bit_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 13    
Module i2c_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 11    
Module I2C_Init_Dev 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module es8388_Init 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module async_fifo_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                9 Bit    Registers := 8     
	                1 Bit    Registers := 4     
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module async_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2s_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_1_in, operation Mode is: A*(B:0x1a).
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP p_0_in, operation Mode is: A*(B:0x51).
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP p_1_in, operation Mode is: A*(B:0x1a).
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP p_0_in, operation Mode is: A*(B:0x51).
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
WARNING: [Synth 8-3917] design audio_lookback has port o_eth_rst_n driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RGMII_Tri_u0i_1/r_cnt_10_100_reg)
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][15]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][15]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][18]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][14]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][14]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][14]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][17]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][13]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][13]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][13]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][16]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][12]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][12]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][12]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][11]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][11]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][11]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][10]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][10]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][0]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][1]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][2]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][3]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][4]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][5]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][6]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][7]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][7]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][8]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[17][9]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][9]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[15][0]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][0]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][1]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][2]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][3]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][4]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][5]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][8]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][8]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][6]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][9]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][9]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][12]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[14][7]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][10]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][15]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][15]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][18]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][14]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][14]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][14]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][17]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][13]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][13]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][13]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][16]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][12]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][12]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][12]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][11]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][11]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][11]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][10]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][10]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][0]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][1]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][2]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][3]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][4]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][5]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][6]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][7]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][7]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][8]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[17][9]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][9]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[15][0]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][0]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][1]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][2]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][3]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][4]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][5]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][8]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][8]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][6]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][9]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][9]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][12]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[14][7]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[10][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[17][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[15][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[14][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[12][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[11][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[17][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[15][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[14][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[12][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[11][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[17][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[15][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[14][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[12][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[11][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[17][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[15][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[14][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[12][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[17][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[15][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[14][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[17][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[15][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[17][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[17][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[16][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[18][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_right/mout_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[10][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[18][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[17][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[15][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[14][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[12][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[11][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[18][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[17][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[15][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[14][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[12][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[11][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[18][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[17][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[15][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[14][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[12][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[11][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[18][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[17][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[16][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[15][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[14][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2s_txi_6/\fir_complex_200_high_out/fir_module_200_high_left/mout_reg[13][20] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[24]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[23]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[22]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[21]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[20]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[19]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[18]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[17]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[16]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[15]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[14]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[13]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[12]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[11]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[10]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[0]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[1]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[2]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[3]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[4]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[5]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[6]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[7]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[8]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_right/sum1_reg[9]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[24]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[23]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[22]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[21]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[20]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[19]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[18]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[17]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[16]' (FDCE) to 'i2s_txi_6/fir_complex_200_high_out/fir_module_200_high_left/sum1_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP p_6_in, operation Mode is: A*(B:0x12).
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_7_in, operation Mode is: A*(B:0x1f).
DSP Report: operator p_7_in is absorbed into DSP p_7_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_6_in, operation Mode is: A*(B:0x12).
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_7_in, operation Mode is: A*(B:0x1f).
DSP Report: operator p_7_in is absorbed into DSP p_7_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'comb_module_6/delay_line_left_reg[0][19:0]' into 'comb_module_5/delay_line_left_reg[0][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_6/delay_line_left_reg[1][19:0]' into 'comb_module_5/delay_line_left_reg[1][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_5/delay_line_left_reg[2][19:0]' into 'comb_module_6/delay_line_left_reg[2][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_6/delay_line_right_reg[0][19:0]' into 'comb_module_5/delay_line_right_reg[0][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_6/delay_line_right_reg[1][19:0]' into 'comb_module_5/delay_line_right_reg[1][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_5/delay_line_right_reg[2][19:0]' into 'comb_module_6/delay_line_right_reg[2][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_left_reg[0][19:0]' into 'comb_module_5/delay_line_left_reg[0][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_left_reg[1][19:0]' into 'comb_module_5/delay_line_left_reg[1][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_left_reg[2][19:0]' into 'comb_module_6/delay_line_left_reg[2][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_left_reg[3][19:0]' into 'comb_module_6/delay_line_left_reg[3][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_6/delay_line_left_reg[4][19:0]' into 'comb_module_7/delay_line_left_reg[4][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_right_reg[0][19:0]' into 'comb_module_5/delay_line_right_reg[0][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_right_reg[1][19:0]' into 'comb_module_5/delay_line_right_reg[1][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_right_reg[2][19:0]' into 'comb_module_6/delay_line_right_reg[2][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_right_reg[3][19:0]' into 'comb_module_6/delay_line_right_reg[3][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_6/delay_line_right_reg[4][19:0]' into 'comb_module_7/delay_line_right_reg[4][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_left_reg[0][19:0]' into 'comb_module_5/delay_line_left_reg[0][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_left_reg[1][19:0]' into 'comb_module_5/delay_line_left_reg[1][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_left_reg[2][19:0]' into 'comb_module_6/delay_line_left_reg[2][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_left_reg[3][19:0]' into 'comb_module_6/delay_line_left_reg[3][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_left_reg[4][19:0]' into 'comb_module_7/delay_line_left_reg[4][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_left_reg[5][19:0]' into 'comb_module_7/delay_line_left_reg[5][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_left_reg[6][19:0]' into 'comb_module_8/delay_line_left_reg[6][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_right_reg[0][19:0]' into 'comb_module_5/delay_line_right_reg[0][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_right_reg[1][19:0]' into 'comb_module_5/delay_line_right_reg[1][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_right_reg[2][19:0]' into 'comb_module_6/delay_line_right_reg[2][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_right_reg[3][19:0]' into 'comb_module_6/delay_line_right_reg[3][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_right_reg[4][19:0]' into 'comb_module_7/delay_line_right_reg[4][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_8/delay_line_right_reg[5][19:0]' into 'comb_module_7/delay_line_right_reg[5][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_right_reg[6][19:0]' into 'comb_module_8/delay_line_right_reg[6][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_left_reg[7][19:0]' into 'comb_module_8/delay_line_left_reg[7][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_right_reg[7][19:0]' into 'comb_module_8/delay_line_right_reg[7][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_left_reg[8][19:0]' into 'comb_module_8/delay_line_left_reg[8][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Synth 8-4471] merging register 'comb_module_7/delay_line_right_reg[8][19:0]' into 'comb_module_8/delay_line_right_reg[8][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:30]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'comb_module_10/delay_line_left_reg[0][19:0]' into 'comb_module_9/delay_line_left_reg[0][19:0]' [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/comb.v:29]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP p_10_in, operation Mode is: A*(B:0x38).
DSP Report: operator p_10_in is absorbed into DSP p_10_in.
DSP Report: Generating DSP p_11_in, operation Mode is: A*(B:0x2e).
DSP Report: operator p_11_in is absorbed into DSP p_11_in.
DSP Report: Generating DSP p_12_in, operation Mode is: A*(B:0x2e).
DSP Report: operator p_12_in is absorbed into DSP p_12_in.
DSP Report: Generating DSP p_13_in, operation Mode is: A*(B:0x2e).
DSP Report: operator p_13_in is absorbed into DSP p_13_in.
DSP Report: Generating DSP p_14_in, operation Mode is: A*(B:0x2d).
DSP Report: operator p_14_in is absorbed into DSP p_14_in.
DSP Report: Generating DSP p_15_in, operation Mode is: A*(B:0x24).
DSP Report: operator p_15_in is absorbed into DSP p_15_in.
DSP Report: Generating DSP p_16_in, operation Mode is: A*(B:0x2b).
DSP Report: operator p_16_in is absorbed into DSP p_16_in.
DSP Report: Generating DSP p_9_in, operation Mode is: A*(B:0x31).
DSP Report: operator p_9_in is absorbed into DSP p_9_in.
DSP Report: Generating DSP p_2_in, operation Mode is: A*(B:0x7d).
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_3_in, operation Mode is: A*(B:0x61).
DSP Report: operator p_3_in is absorbed into DSP p_3_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0xd7).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_4_in, operation Mode is: A*(B:0x61).
DSP Report: operator p_4_in is absorbed into DSP p_4_in.
DSP Report: Generating DSP p_5_in, operation Mode is: A*(B:0x59).
DSP Report: operator p_5_in is absorbed into DSP p_5_in.
DSP Report: Generating DSP p_6_in, operation Mode is: A*(B:0x4a).
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_7_in, operation Mode is: A*(B:0x46).
DSP Report: operator p_7_in is absorbed into DSP p_7_in.
DSP Report: Generating DSP p_8_in, operation Mode is: A*(B:0x31).
DSP Report: operator p_8_in is absorbed into DSP p_8_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x81).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_10_in, operation Mode is: A*(B:0x38).
DSP Report: operator p_10_in is absorbed into DSP p_10_in.
DSP Report: Generating DSP p_11_in, operation Mode is: A*(B:0x2e).
DSP Report: operator p_11_in is absorbed into DSP p_11_in.
DSP Report: Generating DSP p_12_in, operation Mode is: A*(B:0x2e).
DSP Report: operator p_12_in is absorbed into DSP p_12_in.
DSP Report: Generating DSP p_13_in, operation Mode is: A*(B:0x2e).
DSP Report: operator p_13_in is absorbed into DSP p_13_in.
DSP Report: Generating DSP p_14_in, operation Mode is: A*(B:0x2d).
DSP Report: operator p_14_in is absorbed into DSP p_14_in.
DSP Report: Generating DSP p_15_in, operation Mode is: A*(B:0x24).
DSP Report: operator p_15_in is absorbed into DSP p_15_in.
DSP Report: Generating DSP p_16_in, operation Mode is: A*(B:0x2b).
DSP Report: operator p_16_in is absorbed into DSP p_16_in.
DSP Report: Generating DSP p_9_in, operation Mode is: A*(B:0x31).
DSP Report: operator p_9_in is absorbed into DSP p_9_in.
DSP Report: Generating DSP p_2_in, operation Mode is: A*(B:0x7d).
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_3_in, operation Mode is: A*(B:0x61).
DSP Report: operator p_3_in is absorbed into DSP p_3_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0xd7).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_4_in, operation Mode is: A*(B:0x61).
DSP Report: operator p_4_in is absorbed into DSP p_4_in.
DSP Report: Generating DSP p_5_in, operation Mode is: A*(B:0x59).
DSP Report: operator p_5_in is absorbed into DSP p_5_in.
DSP Report: Generating DSP p_6_in, operation Mode is: A*(B:0x4a).
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_7_in, operation Mode is: A*(B:0x46).
DSP Report: operator p_7_in is absorbed into DSP p_7_in.
DSP Report: Generating DSP p_8_in, operation Mode is: A*(B:0x31).
DSP Report: operator p_8_in is absorbed into DSP p_8_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x81).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:01:06 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram:      | use_bram.ram_reg | 256 x 32(NO_CHANGE)    | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dpram:      | use_bram.ram_reg | 256 x 32(NO_CHANGE)    | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_module_200_high      | A*(B:0x1a)  | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_200_high      | A*(B:0x51)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_200_high      | A*(B:0x1a)  | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_200_high      | A*(B:0x51)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_equalier_most | A*(B:0x12)  | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_equalier_most | A*(B:0x1f)  | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|equalier_control         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|equalier_control         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|equalier_control         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|equalier_control         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|equalier_control         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_equalier_most | A*(B:0x12)  | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_equalier_most | A*(B:0x1f)  | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|equalier_control         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|equalier_control         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|equalier_control         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x38)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2e)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2e)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2e)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2d)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x24)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2b)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x31)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x7d)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x61)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0xd7)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x61)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x59)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x4a)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x46)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x31)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x81)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x38)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2e)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2e)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2e)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2d)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x24)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x2b)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x31)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x7d)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x61)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0xd7)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x61)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x59)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x4a)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x46)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x31)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_module_reverb        | A*(B:0x81)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:797]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:797]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:797]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:797]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:886]
INFO: [Synth 8-6837] The timing for the instance i2s_txi_6/i_69/dac_fifo/dpram_inst/use_bram.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:406]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:406]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:406]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:406]
INFO: [Synth 8-6837] The timing for the instance i_0/i2s_rx/i_0/adc_fifo/dpram_inst/use_bram.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |RGMII_Tri__GC0        |           1|        29|
|2     |RGMII_RAM             |           1|       419|
|3     |equalier_control__GB0 |           1|      9556|
|4     |equalier_control__GB1 |           1|      9481|
|5     |reverb_module_2       |           1|     12856|
|6     |effects_select__GCB1  |           1|      6670|
|7     |effects_select__GCB2  |           1|     10996|
|8     |i2s_tx__GC0           |           1|      2794|
|9     |audio_lookback__GC0   |           1|      7375|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLLA_inst/clkout0' to pin 'PLLA_inst/bbstub_clkout0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLLA_inst/clkout1' to pin 'PLLA_inst/bbstub_clkout1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLLA_inst/clkout2' to pin 'PLLA_inst/bbstub_clkout2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out1' to pin 'instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out2' to pin 'instance_name/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:01:23 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram:      | use_bram.ram_reg | 256 x 32(NO_CHANGE)    | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dpram:      | use_bram.ram_reg | 256 x 32(NO_CHANGE)    | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |RGMII_Tri__GC0        |           1|        29|
|2     |RGMII_RAM             |           1|       419|
|3     |equalier_control__GB0 |           1|      9519|
|4     |equalier_control__GB1 |           1|      9449|
|5     |reverb_module_2       |           1|     12854|
|6     |effects_select__GCB1  |           1|      6670|
|7     |effects_select__GCB2  |           1|     10996|
|8     |i2s_tx__GC0           |           1|      2794|
|9     |audio_lookback__GC0   |           1|      7365|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:32]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:32]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:32]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:441]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:797]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:797]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:655]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:557]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:406]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:406]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:406]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:406]
INFO: [Synth 8-6837] The timing for the instance i2s_txi_6/dac_fifo/dpram_inst/use_bram.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i2s_rx/adc_fifo/dpram_inst/use_bram.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:836]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:32]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:797]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:797]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:655]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:753]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:557]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.srcs/sources_1/new/equalier_control.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/a00aa_music/vivado_Music/vivado_Music/src/fir.v:919]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |RGMII_Tri__GC0        |           1|        27|
|2     |RGMII_RAM             |           1|       291|
|3     |equalier_control__GB0 |           1|      4893|
|4     |equalier_control__GB1 |           1|      4840|
|5     |reverb_module_2       |           1|     11716|
|6     |effects_select__GCB1  |           1|      5632|
|7     |effects_select__GCB2  |           1|      6530|
|8     |i2s_tx__GC0           |           1|      1455|
|9     |audio_lookback__GC0   |           1|      4295|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i2s_tx/dac_fifo/dpram_inst/use_bram.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i2s_rx/adc_fifo/dpram_inst/use_bram.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:01:49 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:01:49 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:01:54 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:01:54 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:01:54 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:01:54 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|audio_lookback | i2s_tx/effects_select_test/reverb_module_2/allcross_iir_module_3/data_out_delay_left_reg[53][15]   | 54     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_2/allcross_iir_module_3/data_in_delay_left_reg[53][15]    | 54     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_2/allcross_iir_module_3/data_out_delay_right_reg[53][15]  | 54     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_2/allcross_iir_module_3/data_in_delay_right_reg[53][15]   | 54     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_2/allcross_iir_module_4/data_out_delay_left_reg[102][15]  | 103    | 16    | YES          | NO                 | YES               | 0      | 64      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_2/allcross_iir_module_4/data_in_delay_left_reg[102][15]   | 103    | 16    | YES          | NO                 | YES               | 0      | 64      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_2/allcross_iir_module_4/data_out_delay_right_reg[102][15] | 103    | 16    | YES          | NO                 | YES               | 0      | 64      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_2/allcross_iir_module_4/data_in_delay_right_reg[102][15]  | 103    | 16    | YES          | NO                 | YES               | 0      | 64      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_left_reg[20][15]               | 4      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[33][15]               | 7      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[52][15]               | 12     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_left_reg[66][15]               | 14     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/comb_module_2/delay_line_right_reg[20][15]              | 4      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[33][15]              | 7      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[52][15]              | 12     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/comb_module_4/delay_line_right_reg[66][15]              | 14     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_out_delay_left_reg[22][15]   | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_left_reg[22][15]    | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_out_delay_right_reg[22][15]  | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_1/data_in_delay_right_reg[22][15]   | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_2/data_out_delay_left_reg[10][15]   | 11     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_2/data_in_delay_left_reg[10][15]    | 11     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_2/data_out_delay_right_reg[10][15]  | 11     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_1/allcross_iir_module_2/data_in_delay_right_reg[10][15]   | 11     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/allcross_iir_module_5/data_out_delay_left_reg[22][15]   | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/allcross_iir_module_5/data_in_delay_left_reg[22][15]    | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/allcross_iir_module_5/data_out_delay_right_reg[22][15]  | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/allcross_iir_module_5/data_in_delay_right_reg[22][15]   | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_9/delay_line_left_reg[12][15]               | 13     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_10/delay_line_left_reg[16][15]              | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_10/delay_line_left_reg[22][15]              | 6      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_10/delay_line_left_reg[24][0]               | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[30][15]              | 5      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[30][0]               | 6      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[44][15]              | 12     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_left_reg[60][15]              | 10     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_9/delay_line_right_reg[12][15]              | 13     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_10/delay_line_right_reg[16][15]             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_10/delay_line_right_reg[22][15]             | 6      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_10/delay_line_right_reg[24][0]              | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[30][15]             | 6      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[44][15]             | 12     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/effects_select_test/reverb_module_3/comb_module_11/delay_line_right_reg[60][15]             | 16     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|audio_lookback | i2s_tx/fir_complex_200_high_out/fir_module_200_high_left/data_inreg_reg[10][15]                    | 11     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|audio_lookback | i2s_tx/fir_complex_200_high_out/fir_module_200_high_right/data_inreg_reg[10][15]                   | 11     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|audio_lookback | UDP_Stack_Module_u0/Ethernet_MAC_u0/MAC_rx_u0/ri_GMII_data_4d_reg[7]                               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+---------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |RAM_8_1600          |         2|
|2     |FIFO_ASYNC_11_64    |         2|
|3     |clk_wiz_0           |         1|
|4     |PLLA                |         1|
|5     |FIFO_8X2048_2CLK    |         1|
|6     |FIFO_16X16_2CLK     |         1|
|7     |FIFO_8X256          |         4|
|8     |FIFO_32X16          |         4|
|9     |RAM_IP              |         1|
|10    |RAM_MAC             |         1|
|11    |FIFO_MAC_8X64       |         3|
|12    |RAM_8x1500_TrueDual |         1|
|13    |FIFO_11X64          |         1|
|14    |FIFO_16X64          |         2|
|15    |fifo_delay_left     |         1|
|16    |fifo_delay_right    |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |FIFO_11X64          |     1|
|2     |FIFO_16X16_2CLK     |     1|
|3     |FIFO_16X64          |     1|
|4     |FIFO_16X64__2       |     1|
|5     |FIFO_32X16          |     1|
|6     |FIFO_32X16__4       |     1|
|7     |FIFO_32X16__5       |     1|
|8     |FIFO_32X16__6       |     1|
|9     |FIFO_8X2048_2CLK    |     1|
|10    |FIFO_8X256          |     1|
|11    |FIFO_8X256__4       |     1|
|12    |FIFO_8X256__5       |     1|
|13    |FIFO_8X256__6       |     1|
|14    |FIFO_ASYNC_11_64    |     1|
|15    |FIFO_ASYNC_11_64__2 |     1|
|16    |FIFO_MAC_8X64       |     1|
|17    |FIFO_MAC_8X64__3    |     1|
|18    |FIFO_MAC_8X64__4    |     1|
|19    |PLLA                |     1|
|20    |RAM_8_1600          |     1|
|21    |RAM_8_1600__2       |     1|
|22    |RAM_8x1500_TrueDual |     1|
|23    |RAM_IP              |     1|
|24    |RAM_MAC             |     1|
|25    |clk_wiz_0           |     1|
|26    |fifo_delay_left     |     1|
|27    |fifo_delay_right    |     1|
|28    |BUFG                |     3|
|29    |BUFIO               |     1|
|30    |CARRY4              |  2229|
|31    |DSP48E1             |     9|
|32    |DSP48E1_1           |    41|
|33    |IDDR                |     5|
|34    |LUT1                |   373|
|35    |LUT2                |  6013|
|36    |LUT3                |  1353|
|37    |LUT4                |  1551|
|38    |LUT5                |   751|
|39    |LUT6                |  1075|
|40    |MUXF7               |     3|
|41    |ODDR                |     5|
|42    |RAMB18E1            |     2|
|43    |SRL16E              |   502|
|44    |SRLC32E             |   512|
|45    |FDCE                |  8725|
|46    |FDPE                |   102|
|47    |FDRE                |  1505|
|48    |IBUF                |    10|
|49    |IOBUF               |     1|
|50    |OBUF                |    42|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------+------+
|      |Instance                                     |Module                              |Cells |
+------+---------------------------------------------+------------------------------------+------+
|1     |top                                          |                                    | 25325|
|2     |  GMII2RGMII_Drive_u0                        |GMII2RGMII_Drive                    |   322|
|3     |    RGMII_RAM_u0                             |RGMII_RAM                           |   288|
|4     |    RGMII_Tri_u0                             |RGMII_Tri                           |    34|
|5     |  AXIS_BUF_2CLK_8X2048_U0                    |AXIS_BUF_2CLK_8X2048                |   215|
|6     |  UDP_Stack_Module_u0                        |UDP_Stack_Module                    |  3287|
|7     |    Data_2to1_ARP_IP_U0                      |Data_2to1__parameterized0           |   333|
|8     |    Data_2to1_ICMP_UDP                       |Data_2to1                           |   267|
|9     |    Ethernet_ARP_u0                          |Ethernet_ARP                        |   694|
|10    |      ARP_Table_u0                           |ARP_Table                           |   367|
|11    |      ARP_rx_U0                              |ARP_rx                              |   156|
|12    |      ARP_tx_u0                              |ARP_tx                              |   167|
|13    |    Ethernet_ICMP_u0                         |Ethernet_ICMP                       |   280|
|14    |      ICMP_rx_u0                             |ICMP_rx                             |    79|
|15    |      ICMP_tx_u0                             |ICMP_tx                             |   201|
|16    |    Ethernet_IP_u0                           |Ethernet_IP                         |   552|
|17    |      IP_rx_u0                               |IP_rx                               |   180|
|18    |      IP_tx_u0                               |IP_tx                               |   372|
|19    |    Ethernet_MAC_u0                          |Ethernet_MAC                        |   984|
|20    |      CRC_Data_Pro_u0                        |CRC_Data_Pro                        |   342|
|21    |      MAC_rx_u0                              |MAC_rx                              |   168|
|22    |      MAC_tx_u0                              |MAC_tx                              |   456|
|23    |        CRC32_D8_u0                          |CRC32_D8                            |    89|
|24    |      mac_arp_ip_mux_u0                      |mac_arp_ip_mux                      |    18|
|25    |    Ethernet_UDP_u0                          |Ethernet_UDP                        |   177|
|26    |      UDP_rx_u0                              |UDP_rx                              |   157|
|27    |      UDP_tx_u0                              |UDP_tx                              |    20|
|28    |  es8388_Init                                |es8388_Init                         |   233|
|29    |    I2C_Init_Dev                             |I2C_Init_Dev                        |   205|
|30    |      i2c_control                            |i2c_control                         |   132|
|31    |        i2c_bit_shift                        |i2c_bit_shift                       |    93|
|32    |      wm8960_init_table                      |wm8960_init_table                   |    43|
|33    |  i2s_rx                                     |i2s_rx                              |   322|
|34    |    adc_fifo                                 |async_fifo_8                        |   172|
|35    |      async_fifo_ctrl_inst                   |async_fifo_ctrl_9                   |   139|
|36    |      dpram_inst                             |dpram_10                            |     1|
|37    |  i2s_tx                                     |i2s_tx                              | 19920|
|38    |    dac_fifo                                 |async_fifo                          |   527|
|39    |      async_fifo_ctrl_inst                   |async_fifo_ctrl                     |   136|
|40    |      dpram_inst                             |dpram                               |     1|
|41    |    effects_select_test                      |effects_select                      | 18249|
|42    |      delay_module                           |delay_module                        |   132|
|43    |      equalier_control_test                  |equalier_control                    |  9226|
|44    |        fir_module_equalier_low_left_test_1  |fir_module_equalier_low             |  1901|
|45    |        fir_module_equalier_low_left_test_2  |fir_module_equalier_mid             |   673|
|46    |        fir_module_equalier_low_left_test_3  |fir_module_equalier_high            |   771|
|47    |        fir_module_equalier_low_left_test_4  |fir_module_equalier_most            |  1193|
|48    |        fir_module_equalier_low_right_test_1 |fir_module_equalier_low_4           |  2055|
|49    |        fir_module_equalier_low_right_test_2 |fir_module_equalier_mid_5           |   637|
|50    |        fir_module_equalier_low_right_test_3 |fir_module_equalier_high_6          |   946|
|51    |        fir_module_equalier_low_right_test_4 |fir_module_equalier_most_7          |   901|
|52    |      reverb_module_1                        |reverb_module_1                     |  2227|
|53    |        allcross_iir_module_1                |allcross_iir_module_3               |   536|
|54    |        allcross_iir_module_2                |allcross_iir_module__parameterized0 |   424|
|55    |        comb_module_1                        |comb_module                         |   180|
|56    |        comb_module_2                        |comb_module__parameterized0         |   304|
|57    |        comb_module_3                        |comb_module__parameterized1         |   240|
|58    |        comb_module_4                        |comb_module__parameterized2         |   541|
|59    |      reverb_module_2                        |reverb_module_2                     |  2323|
|60    |        allcross_iir_module_3                |allcross_iir_module__parameterized1 |   595|
|61    |        allcross_iir_module_4                |allcross_iir_module__parameterized2 |   670|
|62    |        comb_module_5                        |comb_module__parameterized3         |    94|
|63    |        comb_module_6                        |comb_module__parameterized4         |   104|
|64    |        comb_module_7                        |comb_module__parameterized5         |   142|
|65    |        comb_module_8                        |comb_module__parameterized6         |   406|
|66    |      reverb_module_3                        |reverb_module_3                     |  4263|
|67    |        allcross_iir_module_5                |allcross_iir_module                 |   504|
|68    |        comb_module_10                       |comb_module__parameterized8         |   517|
|69    |        comb_module_11                       |comb_module__parameterized9         |   598|
|70    |        comb_module_12                       |comb_module__parameterized10        |   158|
|71    |        comb_module_13                       |comb_module__parameterized11        |    44|
|72    |        comb_module_14                       |comb_module__parameterized12        |    79|
|73    |        comb_module_9                        |comb_module__parameterized7         |   375|
|74    |        fir_module_reverb_left               |fir_module_reverb                   |   997|
|75    |        fir_module_reverb_right              |fir_module_reverb_2                 |   989|
|76    |    fir_complex_200_high_out                 |fir_complex_200_high                |  1054|
|77    |      fir_module_200_high_left               |fir_module_200_high                 |   532|
|78    |      fir_module_200_high_right              |fir_module_200_high_1               |   522|
|79    |  rst_gen_module_125M_rst                    |rst_gen_module                      |    26|
|80    |  rst_gen_module_clk50M_rst                  |rst_gen_module_0                    |    25|
|81    |  sys_clk_divi                               |sys_divi                            |    37|
+------+---------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:01:54 . Memory (MB): peak = 1274.367 ; gain = 609.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:44 . Memory (MB): peak = 1274.367 ; gain = 330.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:01:56 . Memory (MB): peak = 1274.367 ; gain = 609.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1274.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
646 Infos, 383 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:02:07 . Memory (MB): peak = 1274.367 ; gain = 885.734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1274.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/a00aa_music/vivado_Music/vivado_Music/vivado_Music.runs/synth_1/audio_lookback.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_lookback_utilization_synth.rpt -pb audio_lookback_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 16:19:34 2025...
